circuit FFTTop :
  module FFTTwiddle :
    output io : { flip nk : UInt<11>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[513] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hff9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hff6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hff4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hff2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hff0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfeb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfe8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hfe6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hfe3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hfe0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hfdc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hfd9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hfd5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hfd2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hfce"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hfca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hfc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hfc2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hfbd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hfb8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hfb4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hfaf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("hfaa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("hfa5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("hf9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("hf9a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("hf94"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("hf8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("hf88"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("hf82"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hf7c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hf76"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hf6f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hf68"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hf61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hf5a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hf53"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hf4c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hf45"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hf3d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hf35"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hf2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hf25"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hf1d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hf15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hf0c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hf04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hefb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hef2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hee9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hee0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hed6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hecd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hec3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("heba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("heb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("hea6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("he9b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("he91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("he87"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("he7c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("he71"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("he66"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("he5b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("he50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("he45"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("he3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("he2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("he22"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("he16"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("he0a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("hdfe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("hdf2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("hde6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("hdd9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("hdcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("hdc0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("hdb3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("hda6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("hd99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("hd8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("hd7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("hd70"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("hd62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("hd55"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("hd47"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("hd39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("hd2a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("hd1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("hd0e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("hcff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("hcf0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("hce1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("hcd2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("hcc3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("hcb4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("hca5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("hc95"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("hc86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("hc76"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("hc66"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("hc56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("hc46"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("hc36"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("hc26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("hc15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("hc05"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("hbf4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("hbe3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("hbd2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("hbc1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("hbb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("hb9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("hb7c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("hb6b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("hb59"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[257] <= asFixedPoint(UInt<14>("hb47"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[258] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[259] <= asFixedPoint(UInt<14>("hb36"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[260] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[261] <= asFixedPoint(UInt<14>("hb24"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[262] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[263] <= asFixedPoint(UInt<14>("hb11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[264] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[265] <= asFixedPoint(UInt<14>("haff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[266] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[267] <= asFixedPoint(UInt<14>("haed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[268] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[269] <= asFixedPoint(UInt<14>("hadb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[270] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[271] <= asFixedPoint(UInt<14>("hac8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[272] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[273] <= asFixedPoint(UInt<14>("hab5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[274] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[275] <= asFixedPoint(UInt<14>("haa3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[276] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[277] <= asFixedPoint(UInt<14>("ha90"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[278] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[279] <= asFixedPoint(UInt<14>("ha7d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[280] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[281] <= asFixedPoint(UInt<14>("ha6a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[282] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[283] <= asFixedPoint(UInt<14>("ha57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[284] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[285] <= asFixedPoint(UInt<14>("ha44"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[286] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[287] <= asFixedPoint(UInt<14>("ha30"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[288] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[289] <= asFixedPoint(UInt<14>("ha1d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[290] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[291] <= asFixedPoint(UInt<14>("ha09"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[292] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[293] <= asFixedPoint(UInt<14>("h9f6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[294] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[295] <= asFixedPoint(UInt<14>("h9e2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[296] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[297] <= asFixedPoint(UInt<14>("h9ce"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[298] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[299] <= asFixedPoint(UInt<14>("h9ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[300] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[301] <= asFixedPoint(UInt<14>("h9a6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[302] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[303] <= asFixedPoint(UInt<14>("h992"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[304] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[305] <= asFixedPoint(UInt<14>("h97e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[306] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[307] <= asFixedPoint(UInt<14>("h96a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[308] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[309] <= asFixedPoint(UInt<14>("h955"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[310] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[311] <= asFixedPoint(UInt<14>("h941"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[312] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[313] <= asFixedPoint(UInt<14>("h92c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[314] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[315] <= asFixedPoint(UInt<14>("h918"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[316] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[317] <= asFixedPoint(UInt<14>("h903"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[318] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[319] <= asFixedPoint(UInt<14>("h8ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[320] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[321] <= asFixedPoint(UInt<14>("h8d9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[322] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[323] <= asFixedPoint(UInt<14>("h8c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[324] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[325] <= asFixedPoint(UInt<14>("h8af"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[326] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[327] <= asFixedPoint(UInt<14>("h89a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[328] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[329] <= asFixedPoint(UInt<14>("h885"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[330] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[331] <= asFixedPoint(UInt<14>("h86f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[332] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[333] <= asFixedPoint(UInt<14>("h85a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[334] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[335] <= asFixedPoint(UInt<14>("h845"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[336] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[337] <= asFixedPoint(UInt<14>("h82f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[338] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[339] <= asFixedPoint(UInt<14>("h819"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[340] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[341] <= asFixedPoint(UInt<14>("h804"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[342] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[343] <= asFixedPoint(UInt<14>("h7ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[344] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[345] <= asFixedPoint(UInt<14>("h7d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[346] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[347] <= asFixedPoint(UInt<14>("h7c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[348] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[349] <= asFixedPoint(UInt<14>("h7ac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[350] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[351] <= asFixedPoint(UInt<14>("h796"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[352] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[353] <= asFixedPoint(UInt<14>("h780"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[354] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[355] <= asFixedPoint(UInt<14>("h76a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[356] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[357] <= asFixedPoint(UInt<14>("h753"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[358] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[359] <= asFixedPoint(UInt<14>("h73d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[360] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[361] <= asFixedPoint(UInt<14>("h726"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[362] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[363] <= asFixedPoint(UInt<14>("h710"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[364] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[365] <= asFixedPoint(UInt<14>("h6f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[366] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[367] <= asFixedPoint(UInt<14>("h6e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[368] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[369] <= asFixedPoint(UInt<14>("h6cc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[370] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[371] <= asFixedPoint(UInt<14>("h6b5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[372] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[373] <= asFixedPoint(UInt<14>("h69e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[374] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[375] <= asFixedPoint(UInt<14>("h687"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[376] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[377] <= asFixedPoint(UInt<14>("h670"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[378] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[379] <= asFixedPoint(UInt<14>("h659"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[380] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[381] <= asFixedPoint(UInt<14>("h642"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[382] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[383] <= asFixedPoint(UInt<14>("h62b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[384] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[385] <= asFixedPoint(UInt<14>("h614"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[386] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[387] <= asFixedPoint(UInt<14>("h5fd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[388] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[389] <= asFixedPoint(UInt<14>("h5e5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[390] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[391] <= asFixedPoint(UInt<14>("h5ce"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[392] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[393] <= asFixedPoint(UInt<14>("h5b6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[394] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[395] <= asFixedPoint(UInt<14>("h59f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[396] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[397] <= asFixedPoint(UInt<14>("h587"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[398] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[399] <= asFixedPoint(UInt<14>("h570"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[400] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[401] <= asFixedPoint(UInt<14>("h558"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[402] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[403] <= asFixedPoint(UInt<14>("h540"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[404] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[405] <= asFixedPoint(UInt<14>("h529"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[406] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[407] <= asFixedPoint(UInt<14>("h511"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[408] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[409] <= asFixedPoint(UInt<14>("h4f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[410] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[411] <= asFixedPoint(UInt<14>("h4e1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[412] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[413] <= asFixedPoint(UInt<14>("h4c9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[414] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[415] <= asFixedPoint(UInt<14>("h4b1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[416] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[417] <= asFixedPoint(UInt<14>("h499"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[418] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[419] <= asFixedPoint(UInt<14>("h481"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[420] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[421] <= asFixedPoint(UInt<14>("h469"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[422] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[423] <= asFixedPoint(UInt<14>("h451"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[424] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[425] <= asFixedPoint(UInt<14>("h438"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[426] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[427] <= asFixedPoint(UInt<14>("h420"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[428] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[429] <= asFixedPoint(UInt<14>("h408"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[430] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[431] <= asFixedPoint(UInt<14>("h3ef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[432] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[433] <= asFixedPoint(UInt<14>("h3d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[434] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[435] <= asFixedPoint(UInt<14>("h3bf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[436] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[437] <= asFixedPoint(UInt<14>("h3a6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[438] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[439] <= asFixedPoint(UInt<14>("h38e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[440] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[441] <= asFixedPoint(UInt<14>("h375"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[442] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[443] <= asFixedPoint(UInt<14>("h35d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[444] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[445] <= asFixedPoint(UInt<14>("h344"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[446] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[447] <= asFixedPoint(UInt<14>("h32b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[448] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[449] <= asFixedPoint(UInt<14>("h313"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[450] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[451] <= asFixedPoint(UInt<14>("h2fa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[452] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[453] <= asFixedPoint(UInt<14>("h2e1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[454] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[455] <= asFixedPoint(UInt<14>("h2c9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[456] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[457] <= asFixedPoint(UInt<14>("h2b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[458] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[459] <= asFixedPoint(UInt<14>("h297"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[460] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[461] <= asFixedPoint(UInt<14>("h27e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[462] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[463] <= asFixedPoint(UInt<14>("h265"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[464] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[465] <= asFixedPoint(UInt<14>("h24d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[466] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[467] <= asFixedPoint(UInt<14>("h234"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[468] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[469] <= asFixedPoint(UInt<14>("h21b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[470] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[471] <= asFixedPoint(UInt<14>("h202"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[472] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[473] <= asFixedPoint(UInt<14>("h1e9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[474] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[475] <= asFixedPoint(UInt<14>("h1d0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[476] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[477] <= asFixedPoint(UInt<14>("h1b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[478] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[479] <= asFixedPoint(UInt<14>("h19e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[480] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[481] <= asFixedPoint(UInt<14>("h185"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[482] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[483] <= asFixedPoint(UInt<14>("h16c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[484] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[485] <= asFixedPoint(UInt<14>("h153"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[486] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[487] <= asFixedPoint(UInt<14>("h13a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[488] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[489] <= asFixedPoint(UInt<14>("h121"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[490] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[491] <= asFixedPoint(UInt<14>("h108"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[492] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[493] <= asFixedPoint(UInt<14>("hef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[494] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[495] <= asFixedPoint(UInt<14>("hd6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[496] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[497] <= asFixedPoint(UInt<14>("hbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[498] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[499] <= asFixedPoint(UInt<14>("ha3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[500] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[501] <= asFixedPoint(UInt<14>("h8a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[502] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[503] <= asFixedPoint(UInt<14>("h71"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[504] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[505] <= asFixedPoint(UInt<14>("h58"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[506] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[507] <= asFixedPoint(UInt<14>("h3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[508] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[509] <= asFixedPoint(UInt<14>("h26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[510] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[511] <= asFixedPoint(UInt<14>("hd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[512] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[513] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h58"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h71"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h8a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("ha3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("hbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hd6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h108"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h121"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h13a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h153"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h16c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h185"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h19e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h1b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h1d0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h1e9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h202"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h21b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h234"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h24d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h265"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h27e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h297"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h2b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h2c9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h2e1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h2fa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h313"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h32b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h344"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h35d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h375"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h38e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h3a6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h3bf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h3d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h3ef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h408"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h420"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h438"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h451"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h469"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h481"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h499"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h4b1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h4c9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h4e1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h4f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h511"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h529"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h540"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("h558"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("h570"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("h587"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("h59f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("h5b6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("h5ce"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("h5e5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("h5fd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("h614"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("h62b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("h642"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("h659"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("h670"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("h687"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("h69e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("h6b5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("h6cc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("h6e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("h6f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("h710"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("h726"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("h73d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("h753"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("h76a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("h780"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("h796"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("h7ac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("h7c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("h7d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("h7ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("h804"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("h819"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("h82f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("h845"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("h85a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("h86f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("h885"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("h89a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("h8af"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("h8c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("h8d9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("h8ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("h903"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("h918"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("h92c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("h941"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("h955"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("h96a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("h97e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("h992"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("h9a6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("h9ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("h9ce"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("h9e2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("h9f6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("ha09"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("ha1d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("ha30"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("ha44"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("ha57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("ha6a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("ha7d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("ha90"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("haa3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hab5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hac8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hadb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("haed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("haff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hb11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hb24"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hb36"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("hb47"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[257] <= asFixedPoint(UInt<14>("hb59"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[258] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[259] <= asFixedPoint(UInt<14>("hb6b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[260] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[261] <= asFixedPoint(UInt<14>("hb7c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[262] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[263] <= asFixedPoint(UInt<14>("hb8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[264] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[265] <= asFixedPoint(UInt<14>("hb9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[266] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[267] <= asFixedPoint(UInt<14>("hbb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[268] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[269] <= asFixedPoint(UInt<14>("hbc1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[270] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[271] <= asFixedPoint(UInt<14>("hbd2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[272] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[273] <= asFixedPoint(UInt<14>("hbe3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[274] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[275] <= asFixedPoint(UInt<14>("hbf4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[276] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[277] <= asFixedPoint(UInt<14>("hc05"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[278] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[279] <= asFixedPoint(UInt<14>("hc15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[280] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[281] <= asFixedPoint(UInt<14>("hc26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[282] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[283] <= asFixedPoint(UInt<14>("hc36"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[284] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[285] <= asFixedPoint(UInt<14>("hc46"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[286] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[287] <= asFixedPoint(UInt<14>("hc56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[288] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[289] <= asFixedPoint(UInt<14>("hc66"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[290] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[291] <= asFixedPoint(UInt<14>("hc76"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[292] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[293] <= asFixedPoint(UInt<14>("hc86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[294] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[295] <= asFixedPoint(UInt<14>("hc95"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[296] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[297] <= asFixedPoint(UInt<14>("hca5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[298] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[299] <= asFixedPoint(UInt<14>("hcb4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[300] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[301] <= asFixedPoint(UInt<14>("hcc3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[302] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[303] <= asFixedPoint(UInt<14>("hcd2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[304] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[305] <= asFixedPoint(UInt<14>("hce1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[306] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[307] <= asFixedPoint(UInt<14>("hcf0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[308] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[309] <= asFixedPoint(UInt<14>("hcff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[310] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[311] <= asFixedPoint(UInt<14>("hd0e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[312] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[313] <= asFixedPoint(UInt<14>("hd1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[314] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[315] <= asFixedPoint(UInt<14>("hd2a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[316] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[317] <= asFixedPoint(UInt<14>("hd39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[318] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[319] <= asFixedPoint(UInt<14>("hd47"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[320] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[321] <= asFixedPoint(UInt<14>("hd55"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[322] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[323] <= asFixedPoint(UInt<14>("hd62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[324] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[325] <= asFixedPoint(UInt<14>("hd70"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[326] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[327] <= asFixedPoint(UInt<14>("hd7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[328] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[329] <= asFixedPoint(UInt<14>("hd8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[330] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[331] <= asFixedPoint(UInt<14>("hd99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[332] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[333] <= asFixedPoint(UInt<14>("hda6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[334] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[335] <= asFixedPoint(UInt<14>("hdb3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[336] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[337] <= asFixedPoint(UInt<14>("hdc0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[338] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[339] <= asFixedPoint(UInt<14>("hdcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[340] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[341] <= asFixedPoint(UInt<14>("hdd9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[342] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[343] <= asFixedPoint(UInt<14>("hde6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[344] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[345] <= asFixedPoint(UInt<14>("hdf2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[346] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[347] <= asFixedPoint(UInt<14>("hdfe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[348] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[349] <= asFixedPoint(UInt<14>("he0a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[350] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[351] <= asFixedPoint(UInt<14>("he16"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[352] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[353] <= asFixedPoint(UInt<14>("he22"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[354] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[355] <= asFixedPoint(UInt<14>("he2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[356] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[357] <= asFixedPoint(UInt<14>("he3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[358] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[359] <= asFixedPoint(UInt<14>("he45"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[360] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[361] <= asFixedPoint(UInt<14>("he50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[362] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[363] <= asFixedPoint(UInt<14>("he5b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[364] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[365] <= asFixedPoint(UInt<14>("he66"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[366] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[367] <= asFixedPoint(UInt<14>("he71"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[368] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[369] <= asFixedPoint(UInt<14>("he7c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[370] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[371] <= asFixedPoint(UInt<14>("he87"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[372] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[373] <= asFixedPoint(UInt<14>("he91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[374] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[375] <= asFixedPoint(UInt<14>("he9b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[376] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[377] <= asFixedPoint(UInt<14>("hea6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[378] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[379] <= asFixedPoint(UInt<14>("heb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[380] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[381] <= asFixedPoint(UInt<14>("heba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[382] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[383] <= asFixedPoint(UInt<14>("hec3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[384] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[385] <= asFixedPoint(UInt<14>("hecd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[386] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[387] <= asFixedPoint(UInt<14>("hed6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[388] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[389] <= asFixedPoint(UInt<14>("hee0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[390] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[391] <= asFixedPoint(UInt<14>("hee9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[392] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[393] <= asFixedPoint(UInt<14>("hef2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[394] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[395] <= asFixedPoint(UInt<14>("hefb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[396] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[397] <= asFixedPoint(UInt<14>("hf04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[398] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[399] <= asFixedPoint(UInt<14>("hf0c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[400] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[401] <= asFixedPoint(UInt<14>("hf15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[402] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[403] <= asFixedPoint(UInt<14>("hf1d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[404] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[405] <= asFixedPoint(UInt<14>("hf25"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[406] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[407] <= asFixedPoint(UInt<14>("hf2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[408] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[409] <= asFixedPoint(UInt<14>("hf35"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[410] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[411] <= asFixedPoint(UInt<14>("hf3d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[412] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[413] <= asFixedPoint(UInt<14>("hf45"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[414] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[415] <= asFixedPoint(UInt<14>("hf4c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[416] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[417] <= asFixedPoint(UInt<14>("hf53"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[418] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[419] <= asFixedPoint(UInt<14>("hf5a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[420] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[421] <= asFixedPoint(UInt<14>("hf61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[422] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[423] <= asFixedPoint(UInt<14>("hf68"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[424] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[425] <= asFixedPoint(UInt<14>("hf6f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[426] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[427] <= asFixedPoint(UInt<14>("hf76"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[428] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[429] <= asFixedPoint(UInt<14>("hf7c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[430] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[431] <= asFixedPoint(UInt<14>("hf82"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[432] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[433] <= asFixedPoint(UInt<14>("hf88"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[434] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[435] <= asFixedPoint(UInt<14>("hf8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[436] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[437] <= asFixedPoint(UInt<14>("hf94"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[438] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[439] <= asFixedPoint(UInt<14>("hf9a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[440] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[441] <= asFixedPoint(UInt<14>("hf9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[442] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[443] <= asFixedPoint(UInt<14>("hfa5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[444] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[445] <= asFixedPoint(UInt<14>("hfaa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[446] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[447] <= asFixedPoint(UInt<14>("hfaf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[448] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[449] <= asFixedPoint(UInt<14>("hfb4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[450] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[451] <= asFixedPoint(UInt<14>("hfb8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[452] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[453] <= asFixedPoint(UInt<14>("hfbd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[454] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[455] <= asFixedPoint(UInt<14>("hfc2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[456] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[457] <= asFixedPoint(UInt<14>("hfc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[458] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[459] <= asFixedPoint(UInt<14>("hfca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[460] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[461] <= asFixedPoint(UInt<14>("hfce"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[462] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[463] <= asFixedPoint(UInt<14>("hfd2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[464] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[465] <= asFixedPoint(UInt<14>("hfd5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[466] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[467] <= asFixedPoint(UInt<14>("hfd9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[468] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[469] <= asFixedPoint(UInt<14>("hfdc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[470] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[471] <= asFixedPoint(UInt<14>("hfe0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[472] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[473] <= asFixedPoint(UInt<14>("hfe3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[474] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[475] <= asFixedPoint(UInt<14>("hfe6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[476] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[477] <= asFixedPoint(UInt<14>("hfe8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[478] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[479] <= asFixedPoint(UInt<14>("hfeb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[480] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[481] <= asFixedPoint(UInt<14>("hfed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[482] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[483] <= asFixedPoint(UInt<14>("hff0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[484] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[485] <= asFixedPoint(UInt<14>("hff2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[486] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[487] <= asFixedPoint(UInt<14>("hff4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[488] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[489] <= asFixedPoint(UInt<14>("hff6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[490] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[491] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[492] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[493] <= asFixedPoint(UInt<14>("hff9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[494] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[495] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[496] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[497] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[498] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[499] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[500] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[501] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[502] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[503] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[504] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[505] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[506] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[507] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[508] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[509] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[510] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[511] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[512] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 10, 10) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 9, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 9, 9) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 8, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 9, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 9, 9) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 8, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 9, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 10, 10) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTTwiddle_1 :
    output io : { flip nk : UInt<10>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 8, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 8, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 8, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle_1 @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTTwiddle_2 :
    output io : { flip nk : UInt<10>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 8, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 8, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 8, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle_2 @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTTwiddle_3 :
    output io : { flip nk : UInt<10>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 8, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 8, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 8, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle_3 @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTTwiddle_4 :
    output io : { flip nk : UInt<10>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 8, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 8, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 8, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle_4 @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTTwiddle_5 :
    output io : { flip nk : UInt<10>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 8, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 8, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 8, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle_5 @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTTwiddle_6 :
    output io : { flip nk : UInt<10>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 8, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 8, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 8, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle_6 @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTTwiddle_7 :
    output io : { flip nk : UInt<10>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[33] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[34] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[35] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[36] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[37] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[38] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[39] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[40] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[41] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[42] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[43] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[44] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[45] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[46] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[47] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[48] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[49] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[50] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[51] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[52] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[53] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[54] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[55] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[56] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[57] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[58] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[59] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[60] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[61] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[62] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[63] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[64] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[65] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[66] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[67] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[68] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[69] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[70] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[71] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[72] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[73] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[74] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[75] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[76] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[77] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[78] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[79] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[80] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[81] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[82] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[83] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[84] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[85] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[86] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[87] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[88] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[89] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[90] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[91] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[92] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[93] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[94] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[95] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[96] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[97] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[98] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[99] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[100] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[101] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[102] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[103] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[104] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[105] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[106] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[107] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[108] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[109] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[110] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[111] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[112] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[113] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[114] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[115] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[116] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[117] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[118] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[119] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[120] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[121] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[122] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[123] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[124] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[125] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[126] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[127] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[129] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[130] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[131] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[132] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[133] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[134] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[135] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[136] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[137] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[138] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[139] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[140] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[141] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[142] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[143] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[144] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[145] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[146] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[147] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[148] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[149] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[150] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[151] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[152] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[153] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[154] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[155] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[156] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[157] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[158] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[159] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[160] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[161] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[162] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[163] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[164] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[165] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[166] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[167] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[168] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[169] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[170] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[171] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[172] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[173] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[174] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[175] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[176] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[177] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[178] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[179] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[180] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[181] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[182] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[183] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[184] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[185] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[186] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[187] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[188] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[189] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[190] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[191] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[192] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[193] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[194] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[195] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[196] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[197] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[198] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[199] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[200] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[201] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[202] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[203] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[204] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[205] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[206] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[207] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[208] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[209] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[210] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[211] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[212] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[213] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[214] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[215] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[216] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[217] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[218] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[219] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[220] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[221] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[222] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[223] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[224] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[225] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[226] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[227] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[228] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[229] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[230] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[231] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[232] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[233] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[234] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[235] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[236] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[237] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[238] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[239] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[240] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[241] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[242] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[243] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[244] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[245] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[246] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[247] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[248] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[249] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[250] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[251] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[252] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[253] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[254] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[255] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[256] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[257] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("h19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("hb0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("he2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("hfb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h114"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h12d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h146"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("h15f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("h178"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("h1aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("h1c3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("h1dc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("h1f5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("h20e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("h227"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("h240"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("h272"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("h28b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("h2a3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("h2bc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("h2d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("h2ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("h306"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[33] <= asFixedPoint(UInt<14>("h338"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[34] <= asFixedPoint(UInt<14>("h350"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[35] <= asFixedPoint(UInt<14>("h369"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[36] <= asFixedPoint(UInt<14>("h381"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[37] <= asFixedPoint(UInt<14>("h39a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[38] <= asFixedPoint(UInt<14>("h3b2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[39] <= asFixedPoint(UInt<14>("h3cb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[40] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[41] <= asFixedPoint(UInt<14>("h3fc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[42] <= asFixedPoint(UInt<14>("h414"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[43] <= asFixedPoint(UInt<14>("h42c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[44] <= asFixedPoint(UInt<14>("h444"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[45] <= asFixedPoint(UInt<14>("h45d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[46] <= asFixedPoint(UInt<14>("h475"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[47] <= asFixedPoint(UInt<14>("h48d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[48] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[49] <= asFixedPoint(UInt<14>("h4bd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[50] <= asFixedPoint(UInt<14>("h4d5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[51] <= asFixedPoint(UInt<14>("h4ed"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[52] <= asFixedPoint(UInt<14>("h505"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[53] <= asFixedPoint(UInt<14>("h51d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[54] <= asFixedPoint(UInt<14>("h534"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[55] <= asFixedPoint(UInt<14>("h54c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[56] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[57] <= asFixedPoint(UInt<14>("h57c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[58] <= asFixedPoint(UInt<14>("h593"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[59] <= asFixedPoint(UInt<14>("h5ab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[60] <= asFixedPoint(UInt<14>("h5c2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[61] <= asFixedPoint(UInt<14>("h5da"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[62] <= asFixedPoint(UInt<14>("h5f1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[63] <= asFixedPoint(UInt<14>("h608"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[64] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[65] <= asFixedPoint(UInt<14>("h637"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[66] <= asFixedPoint(UInt<14>("h64e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[67] <= asFixedPoint(UInt<14>("h665"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[68] <= asFixedPoint(UInt<14>("h67c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[69] <= asFixedPoint(UInt<14>("h693"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[70] <= asFixedPoint(UInt<14>("h6aa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[71] <= asFixedPoint(UInt<14>("h6c1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[72] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[73] <= asFixedPoint(UInt<14>("h6ee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[74] <= asFixedPoint(UInt<14>("h705"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[75] <= asFixedPoint(UInt<14>("h71b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[76] <= asFixedPoint(UInt<14>("h732"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[77] <= asFixedPoint(UInt<14>("h748"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[78] <= asFixedPoint(UInt<14>("h75e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[79] <= asFixedPoint(UInt<14>("h775"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[80] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[81] <= asFixedPoint(UInt<14>("h7a1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[82] <= asFixedPoint(UInt<14>("h7b7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[83] <= asFixedPoint(UInt<14>("h7cd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[84] <= asFixedPoint(UInt<14>("h7e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[85] <= asFixedPoint(UInt<14>("h7f9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[86] <= asFixedPoint(UInt<14>("h80e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[87] <= asFixedPoint(UInt<14>("h824"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[88] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[89] <= asFixedPoint(UInt<14>("h84f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[90] <= asFixedPoint(UInt<14>("h865"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[91] <= asFixedPoint(UInt<14>("h87a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[92] <= asFixedPoint(UInt<14>("h88f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[93] <= asFixedPoint(UInt<14>("h8a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[94] <= asFixedPoint(UInt<14>("h8ba"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[95] <= asFixedPoint(UInt<14>("h8cf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[96] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[97] <= asFixedPoint(UInt<14>("h8f8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[98] <= asFixedPoint(UInt<14>("h90d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[99] <= asFixedPoint(UInt<14>("h922"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[100] <= asFixedPoint(UInt<14>("h937"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[101] <= asFixedPoint(UInt<14>("h94b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[102] <= asFixedPoint(UInt<14>("h95f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[103] <= asFixedPoint(UInt<14>("h974"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[104] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[105] <= asFixedPoint(UInt<14>("h99c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[106] <= asFixedPoint(UInt<14>("h9b0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[107] <= asFixedPoint(UInt<14>("h9c4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[108] <= asFixedPoint(UInt<14>("h9d8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[109] <= asFixedPoint(UInt<14>("h9ec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[110] <= asFixedPoint(UInt<14>("h9ff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[111] <= asFixedPoint(UInt<14>("ha13"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[112] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[113] <= asFixedPoint(UInt<14>("ha3a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[114] <= asFixedPoint(UInt<14>("ha4d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[115] <= asFixedPoint(UInt<14>("ha60"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[116] <= asFixedPoint(UInt<14>("ha73"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[117] <= asFixedPoint(UInt<14>("ha86"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[118] <= asFixedPoint(UInt<14>("ha99"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[119] <= asFixedPoint(UInt<14>("haac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[120] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[121] <= asFixedPoint(UInt<14>("had1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[122] <= asFixedPoint(UInt<14>("hae4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[123] <= asFixedPoint(UInt<14>("haf6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[124] <= asFixedPoint(UInt<14>("hb08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[125] <= asFixedPoint(UInt<14>("hb1b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[126] <= asFixedPoint(UInt<14>("hb2d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[127] <= asFixedPoint(UInt<14>("hb3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[128] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[129] <= asFixedPoint(UInt<14>("hb62"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[130] <= asFixedPoint(UInt<14>("hb74"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[131] <= asFixedPoint(UInt<14>("hb85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[132] <= asFixedPoint(UInt<14>("hb97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[133] <= asFixedPoint(UInt<14>("hba8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[134] <= asFixedPoint(UInt<14>("hbb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[135] <= asFixedPoint(UInt<14>("hbca"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[136] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[137] <= asFixedPoint(UInt<14>("hbec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[138] <= asFixedPoint(UInt<14>("hbfc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[139] <= asFixedPoint(UInt<14>("hc0d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[140] <= asFixedPoint(UInt<14>("hc1e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[141] <= asFixedPoint(UInt<14>("hc2e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[142] <= asFixedPoint(UInt<14>("hc3e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[143] <= asFixedPoint(UInt<14>("hc4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[144] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[145] <= asFixedPoint(UInt<14>("hc6e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[146] <= asFixedPoint(UInt<14>("hc7e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[147] <= asFixedPoint(UInt<14>("hc8e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[148] <= asFixedPoint(UInt<14>("hc9d"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[149] <= asFixedPoint(UInt<14>("hcac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[150] <= asFixedPoint(UInt<14>("hcbc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[151] <= asFixedPoint(UInt<14>("hccb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[152] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[153] <= asFixedPoint(UInt<14>("hce9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[154] <= asFixedPoint(UInt<14>("hcf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[155] <= asFixedPoint(UInt<14>("hd06"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[156] <= asFixedPoint(UInt<14>("hd15"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[157] <= asFixedPoint(UInt<14>("hd23"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[158] <= asFixedPoint(UInt<14>("hd32"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[159] <= asFixedPoint(UInt<14>("hd40"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[160] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[161] <= asFixedPoint(UInt<14>("hd5c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[162] <= asFixedPoint(UInt<14>("hd69"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[163] <= asFixedPoint(UInt<14>("hd77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[164] <= asFixedPoint(UInt<14>("hd85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[165] <= asFixedPoint(UInt<14>("hd92"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[166] <= asFixedPoint(UInt<14>("hd9f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[167] <= asFixedPoint(UInt<14>("hdac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[168] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[169] <= asFixedPoint(UInt<14>("hdc6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[170] <= asFixedPoint(UInt<14>("hdd3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[171] <= asFixedPoint(UInt<14>("hddf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[172] <= asFixedPoint(UInt<14>("hdec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[173] <= asFixedPoint(UInt<14>("hdf8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[174] <= asFixedPoint(UInt<14>("he04"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[175] <= asFixedPoint(UInt<14>("he10"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[176] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[177] <= asFixedPoint(UInt<14>("he28"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[178] <= asFixedPoint(UInt<14>("he34"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[179] <= asFixedPoint(UInt<14>("he3f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[180] <= asFixedPoint(UInt<14>("he4b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[181] <= asFixedPoint(UInt<14>("he56"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[182] <= asFixedPoint(UInt<14>("he61"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[183] <= asFixedPoint(UInt<14>("he6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[184] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[185] <= asFixedPoint(UInt<14>("he81"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[186] <= asFixedPoint(UInt<14>("he8c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[187] <= asFixedPoint(UInt<14>("he96"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[188] <= asFixedPoint(UInt<14>("hea1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[189] <= asFixedPoint(UInt<14>("heab"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[190] <= asFixedPoint(UInt<14>("heb5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[191] <= asFixedPoint(UInt<14>("hebf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[192] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[193] <= asFixedPoint(UInt<14>("hed2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[194] <= asFixedPoint(UInt<14>("hedb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[195] <= asFixedPoint(UInt<14>("hee4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[196] <= asFixedPoint(UInt<14>("heee"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[197] <= asFixedPoint(UInt<14>("hef7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[198] <= asFixedPoint(UInt<14>("heff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[199] <= asFixedPoint(UInt<14>("hf08"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[200] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[201] <= asFixedPoint(UInt<14>("hf19"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[202] <= asFixedPoint(UInt<14>("hf21"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[203] <= asFixedPoint(UInt<14>("hf29"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[204] <= asFixedPoint(UInt<14>("hf31"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[205] <= asFixedPoint(UInt<14>("hf39"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[206] <= asFixedPoint(UInt<14>("hf41"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[207] <= asFixedPoint(UInt<14>("hf48"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[208] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[209] <= asFixedPoint(UInt<14>("hf57"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[210] <= asFixedPoint(UInt<14>("hf5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[211] <= asFixedPoint(UInt<14>("hf65"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[212] <= asFixedPoint(UInt<14>("hf6c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[213] <= asFixedPoint(UInt<14>("hf72"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[214] <= asFixedPoint(UInt<14>("hf79"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[215] <= asFixedPoint(UInt<14>("hf7f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[216] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[217] <= asFixedPoint(UInt<14>("hf8b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[218] <= asFixedPoint(UInt<14>("hf91"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[219] <= asFixedPoint(UInt<14>("hf97"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[220] <= asFixedPoint(UInt<14>("hf9c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[221] <= asFixedPoint(UInt<14>("hfa2"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[222] <= asFixedPoint(UInt<14>("hfa7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[223] <= asFixedPoint(UInt<14>("hfac"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[224] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[225] <= asFixedPoint(UInt<14>("hfb6"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[226] <= asFixedPoint(UInt<14>("hfbb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[227] <= asFixedPoint(UInt<14>("hfbf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[228] <= asFixedPoint(UInt<14>("hfc4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[229] <= asFixedPoint(UInt<14>("hfc8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[230] <= asFixedPoint(UInt<14>("hfcc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[231] <= asFixedPoint(UInt<14>("hfd0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[232] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[233] <= asFixedPoint(UInt<14>("hfd7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[234] <= asFixedPoint(UInt<14>("hfdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[235] <= asFixedPoint(UInt<14>("hfde"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[236] <= asFixedPoint(UInt<14>("hfe1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[237] <= asFixedPoint(UInt<14>("hfe4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[238] <= asFixedPoint(UInt<14>("hfe7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[239] <= asFixedPoint(UInt<14>("hfea"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[240] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[241] <= asFixedPoint(UInt<14>("hfef"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[242] <= asFixedPoint(UInt<14>("hff1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[243] <= asFixedPoint(UInt<14>("hff3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[244] <= asFixedPoint(UInt<14>("hff5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[245] <= asFixedPoint(UInt<14>("hff7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[246] <= asFixedPoint(UInt<14>("hff8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[247] <= asFixedPoint(UInt<14>("hffa"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[248] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[249] <= asFixedPoint(UInt<14>("hffc"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[250] <= asFixedPoint(UInt<14>("hffd"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[251] <= asFixedPoint(UInt<14>("hffe"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[252] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[253] <= asFixedPoint(UInt<14>("hfff"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[254] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[255] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[256] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 8, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 8, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 8, 8) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 7, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 8, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 9, 9) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineCalc_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip dataInSR : Fixed<16><<15>>, flip dataInSI : Fixed<16><<15>>, flip dataInTR : Fixed<16><<15>>, flip dataInTI : Fixed<16><<15>>, dataOutSR3c : Fixed<16><<15>>, dataOutSI3c : Fixed<16><<15>>, dataOutTR3c : Fixed<16><<15>>, dataOutTI3c : Fixed<16><<15>>, flip nk : UInt, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node _dataInSRRnd_T = bits(io.dataInSR, 15, 15) @[FFT3PipelineCalc.scala 29:38]
    node _dataInSRRnd_T_1 = bits(io.dataInSR, 15, 1) @[FFT3PipelineCalc.scala 29:69]
    node _dataInSRRnd_T_2 = cat(_dataInSRRnd_T, _dataInSRRnd_T_1) @[Cat.scala 33:92]
    node _dataInSRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSRRnd_T_4 = bits(io.dataInSR, 0, 0) @[FFT3PipelineCalc.scala 29:138]
    node _dataInSRRnd_T_5 = cat(_dataInSRRnd_T_3, _dataInSRRnd_T_4) @[Cat.scala 33:92]
    node _dataInSRRnd_T_6 = add(_dataInSRRnd_T_2, _dataInSRRnd_T_5) @[FFT3PipelineCalc.scala 29:92]
    node dataInSRRnd = tail(_dataInSRRnd_T_6, 1) @[FFT3PipelineCalc.scala 29:92]
    node _dataInSIRnd_T = bits(io.dataInSI, 15, 15) @[FFT3PipelineCalc.scala 30:38]
    node _dataInSIRnd_T_1 = bits(io.dataInSI, 15, 1) @[FFT3PipelineCalc.scala 30:69]
    node _dataInSIRnd_T_2 = cat(_dataInSIRnd_T, _dataInSIRnd_T_1) @[Cat.scala 33:92]
    node _dataInSIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInSIRnd_T_4 = bits(io.dataInSI, 0, 0) @[FFT3PipelineCalc.scala 30:138]
    node _dataInSIRnd_T_5 = cat(_dataInSIRnd_T_3, _dataInSIRnd_T_4) @[Cat.scala 33:92]
    node _dataInSIRnd_T_6 = add(_dataInSIRnd_T_2, _dataInSIRnd_T_5) @[FFT3PipelineCalc.scala 30:92]
    node dataInSIRnd = tail(_dataInSIRnd_T_6, 1) @[FFT3PipelineCalc.scala 30:92]
    node _dataInTRRnd_T = bits(io.dataInTR, 15, 15) @[FFT3PipelineCalc.scala 31:38]
    node _dataInTRRnd_T_1 = bits(io.dataInTR, 15, 1) @[FFT3PipelineCalc.scala 31:69]
    node _dataInTRRnd_T_2 = cat(_dataInTRRnd_T, _dataInTRRnd_T_1) @[Cat.scala 33:92]
    node _dataInTRRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTRRnd_T_4 = bits(io.dataInTR, 0, 0) @[FFT3PipelineCalc.scala 31:138]
    node _dataInTRRnd_T_5 = cat(_dataInTRRnd_T_3, _dataInTRRnd_T_4) @[Cat.scala 33:92]
    node _dataInTRRnd_T_6 = add(_dataInTRRnd_T_2, _dataInTRRnd_T_5) @[FFT3PipelineCalc.scala 31:92]
    node dataInTRRnd = tail(_dataInTRRnd_T_6, 1) @[FFT3PipelineCalc.scala 31:92]
    node _dataInTIRnd_T = bits(io.dataInTI, 15, 15) @[FFT3PipelineCalc.scala 32:38]
    node _dataInTIRnd_T_1 = bits(io.dataInTI, 15, 1) @[FFT3PipelineCalc.scala 32:69]
    node _dataInTIRnd_T_2 = cat(_dataInTIRnd_T, _dataInTIRnd_T_1) @[Cat.scala 33:92]
    node _dataInTIRnd_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInTIRnd_T_4 = bits(io.dataInTI, 0, 0) @[FFT3PipelineCalc.scala 32:138]
    node _dataInTIRnd_T_5 = cat(_dataInTIRnd_T_3, _dataInTIRnd_T_4) @[Cat.scala 33:92]
    node _dataInTIRnd_T_6 = add(_dataInTIRnd_T_2, _dataInTIRnd_T_5) @[FFT3PipelineCalc.scala 32:92]
    node dataInTIRnd = tail(_dataInTIRnd_T_6, 1) @[FFT3PipelineCalc.scala 32:92]
    node _dataInSR1c_T = asFixedPoint(dataInSRRnd, 15) @[FFT3PipelineCalc.scala 34:64]
    node dataInSR1c = mux(io.rShiftSym, _dataInSR1c_T, io.dataInSR) @[FFT3PipelineCalc.scala 34:25]
    node _dataInSI1c_T = asFixedPoint(dataInSIRnd, 15) @[FFT3PipelineCalc.scala 35:64]
    node dataInSI1c = mux(io.rShiftSym, _dataInSI1c_T, io.dataInSI) @[FFT3PipelineCalc.scala 35:25]
    node _dataInTR1c_T = asFixedPoint(dataInTRRnd, 15) @[FFT3PipelineCalc.scala 36:64]
    node dataInTR1c = mux(io.rShiftSym, _dataInTR1c_T, io.dataInTR) @[FFT3PipelineCalc.scala 36:25]
    node _dataInTI1c_T = asFixedPoint(dataInTIRnd, 15) @[FFT3PipelineCalc.scala 37:64]
    node dataInTI1c = mux(io.rShiftSym, _dataInTI1c_T, io.dataInTI) @[FFT3PipelineCalc.scala 37:25]
    reg nk1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      nk1c <= io.nk @[Reg.scala 36:22]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineCalc.scala 43:30]
    inst fftTwiddle of FFTTwiddle_7 @[FFT3PipelineCalc.scala 45:28]
    fftTwiddle.io.nk <= nk1c @[FFT3PipelineCalc.scala 46:22]
    fftTwiddle.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineCalc.scala 47:35]
    reg sR2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sR2c <= dataInSR1c @[Reg.scala 36:22]
    reg sI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      sI2c <= dataInSI1c @[Reg.scala 36:22]
    reg qR2cProc : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      qR2cProc <= dataInTR1c @[Reg.scala 36:22]
    reg tI2c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      tI2c <= dataInTI1c @[Reg.scala 36:22]
    reg wR2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c <= fftTwiddle.io.wR @[Reg.scala 36:22]
    reg wI2c : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c <= fftTwiddle.io.wI @[Reg.scala 36:22]
    node _addTRI_T = add(qR2cProc, tI2c) @[FFT3PipelineCalc.scala 58:23]
    node _addTRI_T_1 = tail(_addTRI_T, 1) @[FFT3PipelineCalc.scala 58:23]
    node addTRI = asFixedPoint(_addTRI_T_1, 15) @[FFT3PipelineCalc.scala 58:23]
    node _addWRI_T = add(wR2c, wI2c) @[FFT3PipelineCalc.scala 59:23]
    node _addWRI_T_1 = tail(_addWRI_T, 1) @[FFT3PipelineCalc.scala 59:23]
    node addWRI = asFixedPoint(_addWRI_T_1, 12) @[FFT3PipelineCalc.scala 59:23]
    node multS = mul(addTRI, addWRI) @[FFT3PipelineCalc.scala 60:24]
    node multR = mul(qR2cProc, wR2c) @[FFT3PipelineCalc.scala 62:25]
    node multI = mul(tI2c, wI2c) @[FFT3PipelineCalc.scala 65:25]
    node _qR2cKernel_T = sub(multR, multI) @[FFT3PipelineCalc.scala 68:28]
    node _qR2cKernel_T_1 = tail(_qR2cKernel_T, 1) @[FFT3PipelineCalc.scala 68:28]
    node qR2cKernel = asFixedPoint(_qR2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 68:28]
    node _qI2cKernel_T = sub(multS, multR) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_1 = tail(_qI2cKernel_T, 1) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_2 = asFixedPoint(_qI2cKernel_T_1, 27) @[FFT3PipelineCalc.scala 69:28]
    node _qI2cKernel_T_3 = sub(_qI2cKernel_T_2, multI) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cKernel_T_4 = tail(_qI2cKernel_T_3, 1) @[FFT3PipelineCalc.scala 69:36]
    node qI2cKernel = asFixedPoint(_qI2cKernel_T_4, 27) @[FFT3PipelineCalc.scala 69:36]
    node _qI2cProc_T = sub(asFixedPoint(UInt<1>("h0"), 0), tI2c) @[FFT3PipelineCalc.scala 72:20]
    node _qI2cProc_T_1 = tail(_qI2cProc_T, 1) @[FFT3PipelineCalc.scala 72:20]
    node qI2cProc = asFixedPoint(_qI2cProc_T_1, 15) @[FFT3PipelineCalc.scala 72:20]
    node qR2c = mux(io.procMode, qR2cProc, qR2cKernel) @[FFT3PipelineCalc.scala 74:19]
    node qI2c = mux(io.procMode, qI2cProc, qI2cKernel) @[FFT3PipelineCalc.scala 75:19]
    reg sR3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sR3c <= sR2c @[Reg.scala 36:22]
    reg sI3c : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      sI3c <= sI2c @[Reg.scala 36:22]
    reg qR3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qR3c <= qR2c @[Reg.scala 36:22]
    reg qI3c : Fixed<30><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<30>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      qI3c <= qI2c @[Reg.scala 36:22]
    node _xR3cPrePre_T = add(sR3c, qR3c) @[FFT3PipelineCalc.scala 83:27]
    node _xR3cPrePre_T_1 = tail(_xR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 83:27]
    node xR3cPrePre = asFixedPoint(_xR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 83:27]
    node _xI3cPrePre_T = add(sI3c, qI3c) @[FFT3PipelineCalc.scala 84:27]
    node _xI3cPrePre_T_1 = tail(_xI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 84:27]
    node xI3cPrePre = asFixedPoint(_xI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 84:27]
    node _xR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:28]
    node _xR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 86:56]
    node _xR3cPre_T_2 = eq(_xR3cPre_T, _xR3cPre_T_1) @[FFT3PipelineCalc.scala 86:48]
    node _xR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 86:85]
    node _xR3cPre_T_4 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:119]
    node _xR3cPre_T_5 = neq(_xR3cPre_T_3, _xR3cPre_T_4) @[FFT3PipelineCalc.scala 86:105]
    node _xR3cPre_T_6 = and(_xR3cPre_T_2, _xR3cPre_T_5) @[FFT3PipelineCalc.scala 86:77]
    node _xR3cPre_T_7 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:161]
    node _xR3cPre_T_8 = bits(xR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 86:222]
    node _xR3cPre_T_9 = bits(_xR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xR3cPre_T_10 = mux(_xR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xR3cPre_T_11 = not(_xR3cPre_T_10) @[FFT3PipelineCalc.scala 86:188]
    node _xR3cPre_T_12 = cat(_xR3cPre_T_7, _xR3cPre_T_11) @[Cat.scala 33:92]
    node _xR3cPre_T_13 = asFixedPoint(_xR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 86:262]
    node xR3cPre = mux(_xR3cPre_T_6, _xR3cPre_T_13, xR3cPrePre) @[FFT3PipelineCalc.scala 86:22]
    node _xI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:28]
    node _xI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 87:56]
    node _xI3cPre_T_2 = eq(_xI3cPre_T, _xI3cPre_T_1) @[FFT3PipelineCalc.scala 87:48]
    node _xI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 87:85]
    node _xI3cPre_T_4 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:119]
    node _xI3cPre_T_5 = neq(_xI3cPre_T_3, _xI3cPre_T_4) @[FFT3PipelineCalc.scala 87:105]
    node _xI3cPre_T_6 = and(_xI3cPre_T_2, _xI3cPre_T_5) @[FFT3PipelineCalc.scala 87:77]
    node _xI3cPre_T_7 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:161]
    node _xI3cPre_T_8 = bits(xI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 87:222]
    node _xI3cPre_T_9 = bits(_xI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _xI3cPre_T_10 = mux(_xI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _xI3cPre_T_11 = not(_xI3cPre_T_10) @[FFT3PipelineCalc.scala 87:188]
    node _xI3cPre_T_12 = cat(_xI3cPre_T_7, _xI3cPre_T_11) @[Cat.scala 33:92]
    node _xI3cPre_T_13 = asFixedPoint(_xI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 87:262]
    node xI3cPre = mux(_xI3cPre_T_6, _xI3cPre_T_13, xI3cPrePre) @[FFT3PipelineCalc.scala 87:22]
    node _io_dataOutSR3c_T = bits(xR3cPre, 15, 0) @[FFT3PipelineCalc.scala 89:30]
    node _io_dataOutSR3c_T_1 = asFixedPoint(_io_dataOutSR3c_T, 15) @[FFT3PipelineCalc.scala 89:64]
    io.dataOutSR3c <= _io_dataOutSR3c_T_1 @[FFT3PipelineCalc.scala 89:20]
    node _io_dataOutSI3c_T = bits(xI3cPre, 15, 0) @[FFT3PipelineCalc.scala 90:30]
    node _io_dataOutSI3c_T_1 = asFixedPoint(_io_dataOutSI3c_T, 15) @[FFT3PipelineCalc.scala 90:64]
    io.dataOutSI3c <= _io_dataOutSI3c_T_1 @[FFT3PipelineCalc.scala 90:20]
    node _yR3cPrePre_T = sub(sR3c, qR3c) @[FFT3PipelineCalc.scala 92:27]
    node _yR3cPrePre_T_1 = tail(_yR3cPrePre_T, 1) @[FFT3PipelineCalc.scala 92:27]
    node yR3cPrePre = asFixedPoint(_yR3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 92:27]
    node _yI3cPrePre_T = sub(sI3c, qI3c) @[FFT3PipelineCalc.scala 93:27]
    node _yI3cPrePre_T_1 = tail(_yI3cPrePre_T, 1) @[FFT3PipelineCalc.scala 93:27]
    node yI3cPrePre = asFixedPoint(_yI3cPrePre_T_1, 15) @[FFT3PipelineCalc.scala 93:27]
    node _yR3cPre_T = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:28]
    node _yR3cPre_T_1 = bits(qR3c, 29, 29) @[FFT3PipelineCalc.scala 95:56]
    node _yR3cPre_T_2 = neq(_yR3cPre_T, _yR3cPre_T_1) @[FFT3PipelineCalc.scala 95:48]
    node _yR3cPre_T_3 = bits(sR3c, 15, 15) @[FFT3PipelineCalc.scala 95:85]
    node _yR3cPre_T_4 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:119]
    node _yR3cPre_T_5 = neq(_yR3cPre_T_3, _yR3cPre_T_4) @[FFT3PipelineCalc.scala 95:105]
    node _yR3cPre_T_6 = and(_yR3cPre_T_2, _yR3cPre_T_5) @[FFT3PipelineCalc.scala 95:77]
    node _yR3cPre_T_7 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:161]
    node _yR3cPre_T_8 = bits(yR3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 95:222]
    node _yR3cPre_T_9 = bits(_yR3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yR3cPre_T_10 = mux(_yR3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yR3cPre_T_11 = not(_yR3cPre_T_10) @[FFT3PipelineCalc.scala 95:188]
    node _yR3cPre_T_12 = cat(_yR3cPre_T_7, _yR3cPre_T_11) @[Cat.scala 33:92]
    node _yR3cPre_T_13 = asFixedPoint(_yR3cPre_T_12, 15) @[FFT3PipelineCalc.scala 95:262]
    node yR3cPre = mux(_yR3cPre_T_6, _yR3cPre_T_13, yR3cPrePre) @[FFT3PipelineCalc.scala 95:22]
    node _yI3cPre_T = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:28]
    node _yI3cPre_T_1 = bits(qI3c, 29, 29) @[FFT3PipelineCalc.scala 96:56]
    node _yI3cPre_T_2 = neq(_yI3cPre_T, _yI3cPre_T_1) @[FFT3PipelineCalc.scala 96:48]
    node _yI3cPre_T_3 = bits(sI3c, 15, 15) @[FFT3PipelineCalc.scala 96:85]
    node _yI3cPre_T_4 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:119]
    node _yI3cPre_T_5 = neq(_yI3cPre_T_3, _yI3cPre_T_4) @[FFT3PipelineCalc.scala 96:105]
    node _yI3cPre_T_6 = and(_yI3cPre_T_2, _yI3cPre_T_5) @[FFT3PipelineCalc.scala 96:77]
    node _yI3cPre_T_7 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:161]
    node _yI3cPre_T_8 = bits(yI3cPrePre, 29, 29) @[FFT3PipelineCalc.scala 96:222]
    node _yI3cPre_T_9 = bits(_yI3cPre_T_8, 0, 0) @[Bitwise.scala 77:15]
    node _yI3cPre_T_10 = mux(_yI3cPre_T_9, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _yI3cPre_T_11 = not(_yI3cPre_T_10) @[FFT3PipelineCalc.scala 96:188]
    node _yI3cPre_T_12 = cat(_yI3cPre_T_7, _yI3cPre_T_11) @[Cat.scala 33:92]
    node _yI3cPre_T_13 = asFixedPoint(_yI3cPre_T_12, 15) @[FFT3PipelineCalc.scala 96:262]
    node yI3cPre = mux(_yI3cPre_T_6, _yI3cPre_T_13, yI3cPrePre) @[FFT3PipelineCalc.scala 96:22]
    node _io_dataOutTR3c_T = bits(yR3cPre, 15, 0) @[FFT3PipelineCalc.scala 98:30]
    node _io_dataOutTR3c_T_1 = asFixedPoint(_io_dataOutTR3c_T, 15) @[FFT3PipelineCalc.scala 98:64]
    io.dataOutTR3c <= _io_dataOutTR3c_T_1 @[FFT3PipelineCalc.scala 98:20]
    node _io_dataOutTI3c_T = bits(yI3cPre, 15, 0) @[FFT3PipelineCalc.scala 99:30]
    node _io_dataOutTI3c_T_1 = asFixedPoint(_io_dataOutTI3c_T, 15) @[FFT3PipelineCalc.scala 99:64]
    io.dataOutTI3c <= _io_dataOutTI3c_T_1 @[FFT3PipelineCalc.scala 99:20]

  module FFTEngine :
    input clock : Clock
    input reset : Reset
    output io : { flip readDataSram0Bank : UInt<32>[16], flip readDataSram1Bank : UInt<32>[16], readEnableSram0Bank : UInt<1>[16], readEnableSram1Bank : UInt<1>[16], writeDataSram0Bank : UInt<32>[16], writeDataSram1Bank : UInt<32>[16], writeEnableSram0Bank : UInt<1>[16], writeEnableSram1Bank : UInt<1>[16], addrSram0Bank : UInt<6>[16], addrSram1Bank : UInt<6>[16], fftDone : UInt<1>, flip fftEngineKick : UInt<1>, flip fftMode : UInt<1>, flip fftRShiftP0 : UInt<1>[10]}

    clock is invalid
    reset is invalid
    io is invalid
    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[FFTEngine.scala 46:27]
    reg addrSProc : UInt<10>, clock with :
      reset => (reset, UInt<10>("h0")) @[FFTEngine.scala 48:29]
    reg phaseCount : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[FFTEngine.scala 50:29]
    node _T = eq(UInt<3>("h0"), stateReg) @[FFTEngine.scala 53:26]
    when _T : @[FFTEngine.scala 53:26]
      when io.fftEngineKick : @[FFTEngine.scala 55:44]
        node _stateReg_T = mux(io.fftMode, UInt<3>("h1"), UInt<3>("h4")) @[FFTEngine.scala 56:40]
        stateReg <= _stateReg_T @[FFTEngine.scala 56:34]
      else :
        stateReg <= stateReg @[FFTEngine.scala 58:34]
    else :
      node _T_1 = eq(UInt<3>("h1"), stateReg) @[FFTEngine.scala 53:26]
      when _T_1 : @[FFTEngine.scala 53:26]
        node _T_2 = eq(addrSProc, UInt<6>("h3f")) @[FFTEngine.scala 62:33]
        when _T_2 : @[FFTEngine.scala 62:50]
          stateReg <= UInt<3>("h2") @[FFTEngine.scala 63:30]
        else :
          stateReg <= stateReg @[FFTEngine.scala 65:30]
      else :
        node _T_3 = eq(UInt<3>("h2"), stateReg) @[FFTEngine.scala 53:26]
        when _T_3 : @[FFTEngine.scala 53:26]
          node _T_4 = eq(addrSProc, UInt<2>("h3")) @[FFTEngine.scala 69:33]
          when _T_4 : @[FFTEngine.scala 69:49]
            stateReg <= UInt<3>("h3") @[FFTEngine.scala 70:30]
          else :
            stateReg <= stateReg @[FFTEngine.scala 72:30]
        else :
          node _T_5 = eq(UInt<3>("h3"), stateReg) @[FFTEngine.scala 53:26]
          when _T_5 : @[FFTEngine.scala 53:26]
            node _T_6 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 76:33]
            when _T_6 : @[FFTEngine.scala 76:50]
              node _stateReg_T_1 = mux(io.fftMode, UInt<3>("h4"), UInt<3>("h7")) @[FFTEngine.scala 77:36]
              stateReg <= _stateReg_T_1 @[FFTEngine.scala 77:30]
            else :
              stateReg <= UInt<3>("h1") @[FFTEngine.scala 79:30]
          else :
            node _T_7 = eq(UInt<3>("h4"), stateReg) @[FFTEngine.scala 53:26]
            when _T_7 : @[FFTEngine.scala 53:26]
              node _T_8 = eq(addrSProc, UInt<9>("h1ff")) @[FFTEngine.scala 83:33]
              when _T_8 : @[FFTEngine.scala 83:51]
                stateReg <= UInt<3>("h5") @[FFTEngine.scala 84:30]
              else :
                stateReg <= stateReg @[FFTEngine.scala 86:30]
            else :
              node _T_9 = eq(UInt<3>("h5"), stateReg) @[FFTEngine.scala 53:26]
              when _T_9 : @[FFTEngine.scala 53:26]
                node _T_10 = eq(addrSProc, UInt<2>("h3")) @[FFTEngine.scala 90:33]
                when _T_10 : @[FFTEngine.scala 90:50]
                  stateReg <= UInt<3>("h6") @[FFTEngine.scala 91:30]
                else :
                  stateReg <= stateReg @[FFTEngine.scala 93:30]
              else :
                node _T_11 = eq(UInt<3>("h6"), stateReg) @[FFTEngine.scala 53:26]
                when _T_11 : @[FFTEngine.scala 53:26]
                  node _T_12 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 97:33]
                  when _T_12 : @[FFTEngine.scala 97:51]
                    node _stateReg_T_2 = mux(io.fftMode, UInt<3>("h7"), UInt<3>("h1")) @[FFTEngine.scala 98:36]
                    stateReg <= _stateReg_T_2 @[FFTEngine.scala 98:30]
                  else :
                    stateReg <= UInt<3>("h4") @[FFTEngine.scala 100:30]
                else :
                  node _T_13 = eq(UInt<3>("h7"), stateReg) @[FFTEngine.scala 53:26]
                  when _T_13 : @[FFTEngine.scala 53:26]
                    stateReg <= UInt<3>("h0") @[FFTEngine.scala 104:26]
    node _radixInit_T = eq(stateReg, UInt<3>("h0")) @[FFTEngine.scala 143:31]
    node _radixInit_T_1 = eq(stateReg, UInt<3>("h1")) @[FFTEngine.scala 144:16]
    node _radixInit_T_2 = eq(addrSProc, UInt<6>("h3f")) @[FFTEngine.scala 144:45]
    node _radixInit_T_3 = and(_radixInit_T_1, _radixInit_T_2) @[FFTEngine.scala 144:30]
    node _radixInit_T_4 = or(_radixInit_T, _radixInit_T_3) @[FFTEngine.scala 143:45]
    node _radixInit_T_5 = eq(stateReg, UInt<3>("h2")) @[FFTEngine.scala 145:16]
    node _radixInit_T_6 = eq(addrSProc, UInt<2>("h3")) @[FFTEngine.scala 145:46]
    node _radixInit_T_7 = and(_radixInit_T_5, _radixInit_T_6) @[FFTEngine.scala 145:31]
    node _radixInit_T_8 = or(_radixInit_T_4, _radixInit_T_7) @[FFTEngine.scala 144:63]
    node _radixInit_T_9 = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 146:15]
    node _radixInit_T_10 = or(_radixInit_T_8, _radixInit_T_9) @[FFTEngine.scala 145:63]
    node _radixInit_T_11 = eq(stateReg, UInt<3>("h4")) @[FFTEngine.scala 147:16]
    node _radixInit_T_12 = eq(addrSProc, UInt<9>("h1ff")) @[FFTEngine.scala 147:43]
    node _radixInit_T_13 = and(_radixInit_T_11, _radixInit_T_12) @[FFTEngine.scala 147:28]
    node _radixInit_T_14 = or(_radixInit_T_10, _radixInit_T_13) @[FFTEngine.scala 146:32]
    node _radixInit_T_15 = eq(stateReg, UInt<3>("h5")) @[FFTEngine.scala 148:16]
    node _radixInit_T_16 = eq(addrSProc, UInt<2>("h3")) @[FFTEngine.scala 148:44]
    node _radixInit_T_17 = and(_radixInit_T_15, _radixInit_T_16) @[FFTEngine.scala 148:29]
    node _radixInit_T_18 = or(_radixInit_T_14, _radixInit_T_17) @[FFTEngine.scala 147:62]
    node _radixInit_T_19 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 149:15]
    node _radixInit_T_20 = or(_radixInit_T_18, _radixInit_T_19) @[FFTEngine.scala 148:62]
    node _radixInit_T_21 = eq(stateReg, UInt<3>("h7")) @[FFTEngine.scala 150:15]
    node radixInit = or(_radixInit_T_20, _radixInit_T_21) @[FFTEngine.scala 149:30]
    node _radixUp_T = eq(stateReg, UInt<3>("h1")) @[FFTEngine.scala 152:29]
    node _radixUp_T_1 = eq(stateReg, UInt<3>("h2")) @[FFTEngine.scala 152:55]
    node _radixUp_T_2 = or(_radixUp_T, _radixUp_T_1) @[FFTEngine.scala 152:43]
    node _radixUp_T_3 = eq(stateReg, UInt<3>("h4")) @[FFTEngine.scala 153:15]
    node _radixUp_T_4 = or(_radixUp_T_2, _radixUp_T_3) @[FFTEngine.scala 152:70]
    node _radixUp_T_5 = eq(stateReg, UInt<3>("h5")) @[FFTEngine.scala 153:39]
    node radixUp = or(_radixUp_T_4, _radixUp_T_5) @[FFTEngine.scala 153:27]
    when radixInit : @[FFTEngine.scala 156:21]
      addrSProc <= UInt<1>("h0") @[FFTEngine.scala 157:20]
    else :
      when radixUp : @[FFTEngine.scala 158:26]
        node _radixCount_T = add(addrSProc, UInt<1>("h1")) @[FFTEngine.scala 159:34]
        node _radixCount_T_1 = tail(_radixCount_T, 1) @[FFTEngine.scala 159:34]
        addrSProc <= _radixCount_T_1 @[FFTEngine.scala 159:20]
      else :
        addrSProc <= addrSProc @[FFTEngine.scala 161:20]
    node _phaseInit_T = eq(stateReg, UInt<3>("h0")) @[FFTEngine.scala 164:31]
    node _phaseInit_T_1 = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 165:16]
    node _phaseInit_T_2 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 165:47]
    node _phaseInit_T_3 = and(_phaseInit_T_1, _phaseInit_T_2) @[FFTEngine.scala 165:33]
    node _phaseInit_T_4 = or(_phaseInit_T, _phaseInit_T_3) @[FFTEngine.scala 164:45]
    node _phaseInit_T_5 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 166:16]
    node _phaseInit_T_6 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 166:45]
    node _phaseInit_T_7 = and(_phaseInit_T_5, _phaseInit_T_6) @[FFTEngine.scala 166:31]
    node _phaseInit_T_8 = or(_phaseInit_T_4, _phaseInit_T_7) @[FFTEngine.scala 165:65]
    node _phaseInit_T_9 = eq(stateReg, UInt<3>("h7")) @[FFTEngine.scala 167:15]
    node phaseInit = or(_phaseInit_T_8, _phaseInit_T_9) @[FFTEngine.scala 166:64]
    node _phaseUp_T = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 169:29]
    node _phaseUp_T_1 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 169:58]
    node phaseUp = or(_phaseUp_T, _phaseUp_T_1) @[FFTEngine.scala 169:46]
    when phaseInit : @[FFTEngine.scala 171:21]
      phaseCount <= UInt<1>("h0") @[FFTEngine.scala 172:20]
    else :
      when phaseUp : @[FFTEngine.scala 173:26]
        node _phaseCount_T = add(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 174:34]
        node _phaseCount_T_1 = tail(_phaseCount_T, 1) @[FFTEngine.scala 174:34]
        phaseCount <= _phaseCount_T_1 @[FFTEngine.scala 174:20]
      else :
        phaseCount <= phaseCount @[FFTEngine.scala 176:20]
    reg srcBuffer : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[FFTEngine.scala 179:28]
    node _srcBufferNext_T = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 181:35]
    node _srcBufferNext_T_1 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 181:62]
    node _srcBufferNext_T_2 = or(_srcBufferNext_T, _srcBufferNext_T_1) @[FFTEngine.scala 181:51]
    node _srcBufferNext_T_3 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 181:79]
    node srcBufferNext = and(_srcBufferNext_T_2, _srcBufferNext_T_3) @[FFTEngine.scala 181:77]
    node _srcUp_T = eq(stateReg, UInt<3>("h0")) @[FFTEngine.scala 183:27]
    node _srcUp_T_1 = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 183:53]
    node _srcUp_T_2 = or(_srcUp_T, _srcUp_T_1) @[FFTEngine.scala 183:41]
    node _srcUp_T_3 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 183:82]
    node srcUp = or(_srcUp_T_2, _srcUp_T_3) @[FFTEngine.scala 183:70]
    when srcUp : @[FFTEngine.scala 185:17]
      srcBuffer <= srcBufferNext @[FFTEngine.scala 186:19]
    else :
      srcBuffer <= srcBuffer @[FFTEngine.scala 188:19]
    node kernelState = eq(stateReg, UInt<3>("h1")) @[FFTEngine.scala 191:33]
    node procState = eq(stateReg, UInt<3>("h4")) @[FFTEngine.scala 192:31]
    node readEnable = or(kernelState, procState) @[FFTEngine.scala 194:34]
    node radixCountTemp = bits(addrSProc, 5, 0) @[FFTEngine.scala 196:36]
    wire nk : UInt[8] @[FFTEngine.scala 204:18]
    node _T_14 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 238:25]
    when _T_14 : @[FFTEngine.scala 238:42]
      node _nk_0_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_0_T_1 = cat(UInt<1>("h0"), _nk_0_T) @[Cat.scala 33:92]
      nk[0] <= _nk_0_T_1 @[FFTEngine.scala 240:23]
      node _nk_1_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_1_T_1 = cat(UInt<1>("h1"), _nk_1_T) @[Cat.scala 33:92]
      nk[1] <= _nk_1_T_1 @[FFTEngine.scala 240:23]
      node _nk_2_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_2_T_1 = cat(UInt<2>("h2"), _nk_2_T) @[Cat.scala 33:92]
      nk[2] <= _nk_2_T_1 @[FFTEngine.scala 240:23]
      node _nk_3_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_3_T_1 = cat(UInt<2>("h3"), _nk_3_T) @[Cat.scala 33:92]
      nk[3] <= _nk_3_T_1 @[FFTEngine.scala 240:23]
      node _nk_4_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_4_T_1 = cat(UInt<3>("h4"), _nk_4_T) @[Cat.scala 33:92]
      nk[4] <= _nk_4_T_1 @[FFTEngine.scala 240:23]
      node _nk_5_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_5_T_1 = cat(UInt<3>("h5"), _nk_5_T) @[Cat.scala 33:92]
      nk[5] <= _nk_5_T_1 @[FFTEngine.scala 240:23]
      node _nk_6_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_6_T_1 = cat(UInt<3>("h6"), _nk_6_T) @[Cat.scala 33:92]
      nk[6] <= _nk_6_T_1 @[FFTEngine.scala 240:23]
      node _nk_7_T = bits(addrSProc, 5, 0) @[FFTEngine.scala 240:45]
      node _nk_7_T_1 = cat(UInt<3>("h7"), _nk_7_T) @[Cat.scala 33:92]
      nk[7] <= _nk_7_T_1 @[FFTEngine.scala 240:23]
    else :
      node _T_15 = eq(phaseCount, UInt<4>("h8")) @[FFTEngine.scala 242:32]
      when _T_15 : @[FFTEngine.scala 242:51]
        node _nk_0_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_0_hi = cat(UInt<1>("h0"), _nk_0_T_2) @[Cat.scala 33:92]
        node _nk_0_T_3 = cat(nk_0_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[0] <= _nk_0_T_3 @[FFTEngine.scala 247:27]
        node _nk_1_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_1_hi = cat(UInt<1>("h1"), _nk_1_T_2) @[Cat.scala 33:92]
        node _nk_1_T_3 = cat(nk_1_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[1] <= _nk_1_T_3 @[FFTEngine.scala 247:27]
        node _nk_2_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_2_hi = cat(UInt<2>("h2"), _nk_2_T_2) @[Cat.scala 33:92]
        node _nk_2_T_3 = cat(nk_2_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[2] <= _nk_2_T_3 @[FFTEngine.scala 247:27]
        node _nk_3_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_3_hi = cat(UInt<2>("h3"), _nk_3_T_2) @[Cat.scala 33:92]
        node _nk_3_T_3 = cat(nk_3_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[3] <= _nk_3_T_3 @[FFTEngine.scala 247:27]
        node _nk_4_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_4_hi = cat(UInt<3>("h4"), _nk_4_T_2) @[Cat.scala 33:92]
        node _nk_4_T_3 = cat(nk_4_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[4] <= _nk_4_T_3 @[FFTEngine.scala 247:27]
        node _nk_5_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_5_hi = cat(UInt<3>("h5"), _nk_5_T_2) @[Cat.scala 33:92]
        node _nk_5_T_3 = cat(nk_5_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[5] <= _nk_5_T_3 @[FFTEngine.scala 247:27]
        node _nk_6_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_6_hi = cat(UInt<3>("h6"), _nk_6_T_2) @[Cat.scala 33:92]
        node _nk_6_T_3 = cat(nk_6_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[6] <= _nk_6_T_3 @[FFTEngine.scala 247:27]
        node _nk_7_T_2 = bits(addrSProc, 5, 1) @[FFTEngine.scala 247:49]
        node nk_7_hi = cat(UInt<3>("h7"), _nk_7_T_2) @[Cat.scala 33:92]
        node _nk_7_T_3 = cat(nk_7_hi, UInt<1>("h0")) @[Cat.scala 33:92]
        nk[7] <= _nk_7_T_3 @[FFTEngine.scala 247:27]
      else :
        node _T_16 = sub(UInt<4>("h8"), UInt<1>("h1")) @[FFTEngine.scala 251:50]
        node _T_17 = tail(_T_16, 1) @[FFTEngine.scala 251:50]
        node _T_18 = eq(phaseCount, _T_17) @[FFTEngine.scala 251:32]
        when _T_18 : @[FFTEngine.scala 251:57]
          node _nk_0_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_0_hi_1 = cat(UInt<1>("h0"), _nk_0_T_4) @[Cat.scala 33:92]
          node _nk_0_T_5 = cat(nk_0_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[0] <= _nk_0_T_5 @[FFTEngine.scala 253:27]
          node _nk_1_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_1_hi_1 = cat(UInt<1>("h1"), _nk_1_T_4) @[Cat.scala 33:92]
          node _nk_1_T_5 = cat(nk_1_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[1] <= _nk_1_T_5 @[FFTEngine.scala 253:27]
          node _nk_2_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_2_hi_1 = cat(UInt<2>("h2"), _nk_2_T_4) @[Cat.scala 33:92]
          node _nk_2_T_5 = cat(nk_2_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[2] <= _nk_2_T_5 @[FFTEngine.scala 253:27]
          node _nk_3_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_3_hi_1 = cat(UInt<2>("h3"), _nk_3_T_4) @[Cat.scala 33:92]
          node _nk_3_T_5 = cat(nk_3_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[3] <= _nk_3_T_5 @[FFTEngine.scala 253:27]
          node _nk_4_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_4_hi_1 = cat(UInt<3>("h4"), _nk_4_T_4) @[Cat.scala 33:92]
          node _nk_4_T_5 = cat(nk_4_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[4] <= _nk_4_T_5 @[FFTEngine.scala 253:27]
          node _nk_5_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_5_hi_1 = cat(UInt<3>("h5"), _nk_5_T_4) @[Cat.scala 33:92]
          node _nk_5_T_5 = cat(nk_5_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[5] <= _nk_5_T_5 @[FFTEngine.scala 253:27]
          node _nk_6_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_6_hi_1 = cat(UInt<3>("h6"), _nk_6_T_4) @[Cat.scala 33:92]
          node _nk_6_T_5 = cat(nk_6_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[6] <= _nk_6_T_5 @[FFTEngine.scala 253:27]
          node _nk_7_T_4 = bits(addrSProc, 5, 2) @[FFTEngine.scala 253:49]
          node nk_7_hi_1 = cat(UInt<3>("h7"), _nk_7_T_4) @[Cat.scala 33:92]
          node _nk_7_T_5 = cat(nk_7_hi_1, UInt<2>("h0")) @[Cat.scala 33:92]
          nk[7] <= _nk_7_T_5 @[FFTEngine.scala 253:27]
        else :
          node _nk_0_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_0_T_7 = cat(_nk_0_T_6, UInt<3>("h0")) @[Cat.scala 33:92]
          wire _nk_0_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_0_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_0_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_0_lo_lo = cat(_nk_0_WIRE[1], _nk_0_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_0_lo_hi = cat(_nk_0_WIRE[3], _nk_0_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_0_lo = cat(nk_0_lo_hi, nk_0_lo_lo) @[FFTEngine.scala 257:156]
          node nk_0_hi_lo = cat(_nk_0_WIRE[5], _nk_0_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_0_hi_hi_hi = cat(_nk_0_WIRE[8], _nk_0_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_0_hi_hi = cat(nk_0_hi_hi_hi, _nk_0_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_0_hi_2 = cat(nk_0_hi_hi, nk_0_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_0_T_8 = cat(nk_0_hi_2, nk_0_lo) @[FFTEngine.scala 257:156]
          node _nk_0_T_9 = cat(UInt<1>("h0"), _nk_0_T_8) @[Cat.scala 33:92]
          node _nk_0_T_10 = dshr(_nk_0_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_0_T_11 = not(_nk_0_T_10) @[FFTEngine.scala 257:102]
          node _nk_0_T_12 = and(_nk_0_T_7, _nk_0_T_11) @[FFTEngine.scala 257:100]
          nk[0] <= _nk_0_T_12 @[FFTEngine.scala 257:23]
          node _nk_1_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_1_T_7 = cat(_nk_1_T_6, UInt<3>("h1")) @[Cat.scala 33:92]
          wire _nk_1_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_1_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_1_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_1_lo_lo = cat(_nk_1_WIRE[1], _nk_1_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_1_lo_hi = cat(_nk_1_WIRE[3], _nk_1_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_1_lo = cat(nk_1_lo_hi, nk_1_lo_lo) @[FFTEngine.scala 257:156]
          node nk_1_hi_lo = cat(_nk_1_WIRE[5], _nk_1_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_1_hi_hi_hi = cat(_nk_1_WIRE[8], _nk_1_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_1_hi_hi = cat(nk_1_hi_hi_hi, _nk_1_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_1_hi_2 = cat(nk_1_hi_hi, nk_1_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_1_T_8 = cat(nk_1_hi_2, nk_1_lo) @[FFTEngine.scala 257:156]
          node _nk_1_T_9 = cat(UInt<1>("h0"), _nk_1_T_8) @[Cat.scala 33:92]
          node _nk_1_T_10 = dshr(_nk_1_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_1_T_11 = not(_nk_1_T_10) @[FFTEngine.scala 257:102]
          node _nk_1_T_12 = and(_nk_1_T_7, _nk_1_T_11) @[FFTEngine.scala 257:100]
          nk[1] <= _nk_1_T_12 @[FFTEngine.scala 257:23]
          node _nk_2_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_2_T_7 = cat(_nk_2_T_6, UInt<3>("h2")) @[Cat.scala 33:92]
          wire _nk_2_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_2_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_2_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_2_lo_lo = cat(_nk_2_WIRE[1], _nk_2_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_2_lo_hi = cat(_nk_2_WIRE[3], _nk_2_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_2_lo = cat(nk_2_lo_hi, nk_2_lo_lo) @[FFTEngine.scala 257:156]
          node nk_2_hi_lo = cat(_nk_2_WIRE[5], _nk_2_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_2_hi_hi_hi = cat(_nk_2_WIRE[8], _nk_2_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_2_hi_hi = cat(nk_2_hi_hi_hi, _nk_2_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_2_hi_2 = cat(nk_2_hi_hi, nk_2_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_2_T_8 = cat(nk_2_hi_2, nk_2_lo) @[FFTEngine.scala 257:156]
          node _nk_2_T_9 = cat(UInt<1>("h0"), _nk_2_T_8) @[Cat.scala 33:92]
          node _nk_2_T_10 = dshr(_nk_2_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_2_T_11 = not(_nk_2_T_10) @[FFTEngine.scala 257:102]
          node _nk_2_T_12 = and(_nk_2_T_7, _nk_2_T_11) @[FFTEngine.scala 257:100]
          nk[2] <= _nk_2_T_12 @[FFTEngine.scala 257:23]
          node _nk_3_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_3_T_7 = cat(_nk_3_T_6, UInt<3>("h3")) @[Cat.scala 33:92]
          wire _nk_3_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_3_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_3_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_3_lo_lo = cat(_nk_3_WIRE[1], _nk_3_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_3_lo_hi = cat(_nk_3_WIRE[3], _nk_3_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_3_lo = cat(nk_3_lo_hi, nk_3_lo_lo) @[FFTEngine.scala 257:156]
          node nk_3_hi_lo = cat(_nk_3_WIRE[5], _nk_3_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_3_hi_hi_hi = cat(_nk_3_WIRE[8], _nk_3_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_3_hi_hi = cat(nk_3_hi_hi_hi, _nk_3_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_3_hi_2 = cat(nk_3_hi_hi, nk_3_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_3_T_8 = cat(nk_3_hi_2, nk_3_lo) @[FFTEngine.scala 257:156]
          node _nk_3_T_9 = cat(UInt<1>("h0"), _nk_3_T_8) @[Cat.scala 33:92]
          node _nk_3_T_10 = dshr(_nk_3_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_3_T_11 = not(_nk_3_T_10) @[FFTEngine.scala 257:102]
          node _nk_3_T_12 = and(_nk_3_T_7, _nk_3_T_11) @[FFTEngine.scala 257:100]
          nk[3] <= _nk_3_T_12 @[FFTEngine.scala 257:23]
          node _nk_4_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_4_T_7 = cat(_nk_4_T_6, UInt<3>("h4")) @[Cat.scala 33:92]
          wire _nk_4_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_4_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_4_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_4_lo_lo = cat(_nk_4_WIRE[1], _nk_4_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_4_lo_hi = cat(_nk_4_WIRE[3], _nk_4_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_4_lo = cat(nk_4_lo_hi, nk_4_lo_lo) @[FFTEngine.scala 257:156]
          node nk_4_hi_lo = cat(_nk_4_WIRE[5], _nk_4_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_4_hi_hi_hi = cat(_nk_4_WIRE[8], _nk_4_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_4_hi_hi = cat(nk_4_hi_hi_hi, _nk_4_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_4_hi_2 = cat(nk_4_hi_hi, nk_4_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_4_T_8 = cat(nk_4_hi_2, nk_4_lo) @[FFTEngine.scala 257:156]
          node _nk_4_T_9 = cat(UInt<1>("h0"), _nk_4_T_8) @[Cat.scala 33:92]
          node _nk_4_T_10 = dshr(_nk_4_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_4_T_11 = not(_nk_4_T_10) @[FFTEngine.scala 257:102]
          node _nk_4_T_12 = and(_nk_4_T_7, _nk_4_T_11) @[FFTEngine.scala 257:100]
          nk[4] <= _nk_4_T_12 @[FFTEngine.scala 257:23]
          node _nk_5_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_5_T_7 = cat(_nk_5_T_6, UInt<3>("h5")) @[Cat.scala 33:92]
          wire _nk_5_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_5_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_5_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_5_lo_lo = cat(_nk_5_WIRE[1], _nk_5_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_5_lo_hi = cat(_nk_5_WIRE[3], _nk_5_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_5_lo = cat(nk_5_lo_hi, nk_5_lo_lo) @[FFTEngine.scala 257:156]
          node nk_5_hi_lo = cat(_nk_5_WIRE[5], _nk_5_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_5_hi_hi_hi = cat(_nk_5_WIRE[8], _nk_5_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_5_hi_hi = cat(nk_5_hi_hi_hi, _nk_5_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_5_hi_2 = cat(nk_5_hi_hi, nk_5_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_5_T_8 = cat(nk_5_hi_2, nk_5_lo) @[FFTEngine.scala 257:156]
          node _nk_5_T_9 = cat(UInt<1>("h0"), _nk_5_T_8) @[Cat.scala 33:92]
          node _nk_5_T_10 = dshr(_nk_5_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_5_T_11 = not(_nk_5_T_10) @[FFTEngine.scala 257:102]
          node _nk_5_T_12 = and(_nk_5_T_7, _nk_5_T_11) @[FFTEngine.scala 257:100]
          nk[5] <= _nk_5_T_12 @[FFTEngine.scala 257:23]
          node _nk_6_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_6_T_7 = cat(_nk_6_T_6, UInt<3>("h6")) @[Cat.scala 33:92]
          wire _nk_6_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_6_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_6_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_6_lo_lo = cat(_nk_6_WIRE[1], _nk_6_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_6_lo_hi = cat(_nk_6_WIRE[3], _nk_6_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_6_lo = cat(nk_6_lo_hi, nk_6_lo_lo) @[FFTEngine.scala 257:156]
          node nk_6_hi_lo = cat(_nk_6_WIRE[5], _nk_6_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_6_hi_hi_hi = cat(_nk_6_WIRE[8], _nk_6_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_6_hi_hi = cat(nk_6_hi_hi_hi, _nk_6_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_6_hi_2 = cat(nk_6_hi_hi, nk_6_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_6_T_8 = cat(nk_6_hi_2, nk_6_lo) @[FFTEngine.scala 257:156]
          node _nk_6_T_9 = cat(UInt<1>("h0"), _nk_6_T_8) @[Cat.scala 33:92]
          node _nk_6_T_10 = dshr(_nk_6_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_6_T_11 = not(_nk_6_T_10) @[FFTEngine.scala 257:102]
          node _nk_6_T_12 = and(_nk_6_T_7, _nk_6_T_11) @[FFTEngine.scala 257:100]
          nk[6] <= _nk_6_T_12 @[FFTEngine.scala 257:23]
          node _nk_7_T_6 = bits(addrSProc, 8, 0) @[FFTEngine.scala 257:40]
          node _nk_7_T_7 = cat(_nk_7_T_6, UInt<3>("h7")) @[Cat.scala 33:92]
          wire _nk_7_WIRE : UInt<1>[9] @[FFTEngine.scala 257:125]
          _nk_7_WIRE[0] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[1] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[2] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[3] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[4] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[5] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[6] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[7] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          _nk_7_WIRE[8] <= UInt<1>("h1") @[FFTEngine.scala 257:125]
          node nk_7_lo_lo = cat(_nk_7_WIRE[1], _nk_7_WIRE[0]) @[FFTEngine.scala 257:156]
          node nk_7_lo_hi = cat(_nk_7_WIRE[3], _nk_7_WIRE[2]) @[FFTEngine.scala 257:156]
          node nk_7_lo = cat(nk_7_lo_hi, nk_7_lo_lo) @[FFTEngine.scala 257:156]
          node nk_7_hi_lo = cat(_nk_7_WIRE[5], _nk_7_WIRE[4]) @[FFTEngine.scala 257:156]
          node nk_7_hi_hi_hi = cat(_nk_7_WIRE[8], _nk_7_WIRE[7]) @[FFTEngine.scala 257:156]
          node nk_7_hi_hi = cat(nk_7_hi_hi_hi, _nk_7_WIRE[6]) @[FFTEngine.scala 257:156]
          node nk_7_hi_2 = cat(nk_7_hi_hi, nk_7_hi_lo) @[FFTEngine.scala 257:156]
          node _nk_7_T_8 = cat(nk_7_hi_2, nk_7_lo) @[FFTEngine.scala 257:156]
          node _nk_7_T_9 = cat(UInt<1>("h0"), _nk_7_T_8) @[Cat.scala 33:92]
          node _nk_7_T_10 = dshr(_nk_7_T_9, phaseCount) @[FFTEngine.scala 257:164]
          node _nk_7_T_11 = not(_nk_7_T_10) @[FFTEngine.scala 257:102]
          node _nk_7_T_12 = and(_nk_7_T_7, _nk_7_T_11) @[FFTEngine.scala 257:100]
          nk[7] <= _nk_7_T_12 @[FFTEngine.scala 257:23]
    wire addrSKernelPre : UInt[8] @[FFTEngine.scala 272:30]
    wire addrTKernelPre : UInt[8] @[FFTEngine.scala 273:30]
    node _T_19 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 308:25]
    when _T_19 : @[FFTEngine.scala 308:42]
      node addrSKernelPre_0_hi = cat(UInt<1>("h0"), UInt<3>("h0")) @[Cat.scala 33:92]
      node _addrSKernelPre_0_T = cat(addrSKernelPre_0_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_0_dataTemp_T = cat(_addrSKernelPre_0_T, _addrSKernelPre_0_T) @[Cat.scala 33:92]
      node addrSKernelPre_0_dataTemp = dshr(_addrSKernelPre_0_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_0_T_1 = bits(addrSKernelPre_0_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[0] <= _addrSKernelPre_0_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_0_hi = cat(UInt<1>("h1"), UInt<3>("h0")) @[Cat.scala 33:92]
      node _addrTKernelPre_0_T = cat(addrTKernelPre_0_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_0_dataTemp_T = cat(_addrTKernelPre_0_T, _addrTKernelPre_0_T) @[Cat.scala 33:92]
      node addrTKernelPre_0_dataTemp = dshr(_addrTKernelPre_0_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_0_T_1 = bits(addrTKernelPre_0_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[0] <= _addrTKernelPre_0_T_1 @[FFTEngine.scala 311:35]
      node addrSKernelPre_1_hi = cat(UInt<1>("h0"), UInt<3>("h1")) @[Cat.scala 33:92]
      node _addrSKernelPre_1_T = cat(addrSKernelPre_1_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_1_dataTemp_T = cat(_addrSKernelPre_1_T, _addrSKernelPre_1_T) @[Cat.scala 33:92]
      node addrSKernelPre_1_dataTemp = dshr(_addrSKernelPre_1_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_1_T_1 = bits(addrSKernelPre_1_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[1] <= _addrSKernelPre_1_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_1_hi = cat(UInt<1>("h1"), UInt<3>("h1")) @[Cat.scala 33:92]
      node _addrTKernelPre_1_T = cat(addrTKernelPre_1_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_1_dataTemp_T = cat(_addrTKernelPre_1_T, _addrTKernelPre_1_T) @[Cat.scala 33:92]
      node addrTKernelPre_1_dataTemp = dshr(_addrTKernelPre_1_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_1_T_1 = bits(addrTKernelPre_1_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[1] <= _addrTKernelPre_1_T_1 @[FFTEngine.scala 311:35]
      node addrSKernelPre_2_hi = cat(UInt<1>("h0"), UInt<3>("h2")) @[Cat.scala 33:92]
      node _addrSKernelPre_2_T = cat(addrSKernelPre_2_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_2_dataTemp_T = cat(_addrSKernelPre_2_T, _addrSKernelPre_2_T) @[Cat.scala 33:92]
      node addrSKernelPre_2_dataTemp = dshr(_addrSKernelPre_2_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_2_T_1 = bits(addrSKernelPre_2_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[2] <= _addrSKernelPre_2_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_2_hi = cat(UInt<1>("h1"), UInt<3>("h2")) @[Cat.scala 33:92]
      node _addrTKernelPre_2_T = cat(addrTKernelPre_2_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_2_dataTemp_T = cat(_addrTKernelPre_2_T, _addrTKernelPre_2_T) @[Cat.scala 33:92]
      node addrTKernelPre_2_dataTemp = dshr(_addrTKernelPre_2_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_2_T_1 = bits(addrTKernelPre_2_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[2] <= _addrTKernelPre_2_T_1 @[FFTEngine.scala 311:35]
      node addrSKernelPre_3_hi = cat(UInt<1>("h0"), UInt<3>("h3")) @[Cat.scala 33:92]
      node _addrSKernelPre_3_T = cat(addrSKernelPre_3_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_3_dataTemp_T = cat(_addrSKernelPre_3_T, _addrSKernelPre_3_T) @[Cat.scala 33:92]
      node addrSKernelPre_3_dataTemp = dshr(_addrSKernelPre_3_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_3_T_1 = bits(addrSKernelPre_3_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[3] <= _addrSKernelPre_3_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_3_hi = cat(UInt<1>("h1"), UInt<3>("h3")) @[Cat.scala 33:92]
      node _addrTKernelPre_3_T = cat(addrTKernelPre_3_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_3_dataTemp_T = cat(_addrTKernelPre_3_T, _addrTKernelPre_3_T) @[Cat.scala 33:92]
      node addrTKernelPre_3_dataTemp = dshr(_addrTKernelPre_3_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_3_T_1 = bits(addrTKernelPre_3_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[3] <= _addrTKernelPre_3_T_1 @[FFTEngine.scala 311:35]
      node addrSKernelPre_4_hi = cat(UInt<1>("h0"), UInt<3>("h4")) @[Cat.scala 33:92]
      node _addrSKernelPre_4_T = cat(addrSKernelPre_4_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_4_dataTemp_T = cat(_addrSKernelPre_4_T, _addrSKernelPre_4_T) @[Cat.scala 33:92]
      node addrSKernelPre_4_dataTemp = dshr(_addrSKernelPre_4_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_4_T_1 = bits(addrSKernelPre_4_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[4] <= _addrSKernelPre_4_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_4_hi = cat(UInt<1>("h1"), UInt<3>("h4")) @[Cat.scala 33:92]
      node _addrTKernelPre_4_T = cat(addrTKernelPre_4_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_4_dataTemp_T = cat(_addrTKernelPre_4_T, _addrTKernelPre_4_T) @[Cat.scala 33:92]
      node addrTKernelPre_4_dataTemp = dshr(_addrTKernelPre_4_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_4_T_1 = bits(addrTKernelPre_4_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[4] <= _addrTKernelPre_4_T_1 @[FFTEngine.scala 311:35]
      node addrSKernelPre_5_hi = cat(UInt<1>("h0"), UInt<3>("h5")) @[Cat.scala 33:92]
      node _addrSKernelPre_5_T = cat(addrSKernelPre_5_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_5_dataTemp_T = cat(_addrSKernelPre_5_T, _addrSKernelPre_5_T) @[Cat.scala 33:92]
      node addrSKernelPre_5_dataTemp = dshr(_addrSKernelPre_5_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_5_T_1 = bits(addrSKernelPre_5_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[5] <= _addrSKernelPre_5_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_5_hi = cat(UInt<1>("h1"), UInt<3>("h5")) @[Cat.scala 33:92]
      node _addrTKernelPre_5_T = cat(addrTKernelPre_5_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_5_dataTemp_T = cat(_addrTKernelPre_5_T, _addrTKernelPre_5_T) @[Cat.scala 33:92]
      node addrTKernelPre_5_dataTemp = dshr(_addrTKernelPre_5_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_5_T_1 = bits(addrTKernelPre_5_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[5] <= _addrTKernelPre_5_T_1 @[FFTEngine.scala 311:35]
      node addrSKernelPre_6_hi = cat(UInt<1>("h0"), UInt<3>("h6")) @[Cat.scala 33:92]
      node _addrSKernelPre_6_T = cat(addrSKernelPre_6_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_6_dataTemp_T = cat(_addrSKernelPre_6_T, _addrSKernelPre_6_T) @[Cat.scala 33:92]
      node addrSKernelPre_6_dataTemp = dshr(_addrSKernelPre_6_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_6_T_1 = bits(addrSKernelPre_6_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[6] <= _addrSKernelPre_6_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_6_hi = cat(UInt<1>("h1"), UInt<3>("h6")) @[Cat.scala 33:92]
      node _addrTKernelPre_6_T = cat(addrTKernelPre_6_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_6_dataTemp_T = cat(_addrTKernelPre_6_T, _addrTKernelPre_6_T) @[Cat.scala 33:92]
      node addrTKernelPre_6_dataTemp = dshr(_addrTKernelPre_6_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_6_T_1 = bits(addrTKernelPre_6_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[6] <= _addrTKernelPre_6_T_1 @[FFTEngine.scala 311:35]
      node addrSKernelPre_7_hi = cat(UInt<1>("h0"), UInt<3>("h7")) @[Cat.scala 33:92]
      node _addrSKernelPre_7_T = cat(addrSKernelPre_7_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrSKernelPre_7_dataTemp_T = cat(_addrSKernelPre_7_T, _addrSKernelPre_7_T) @[Cat.scala 33:92]
      node addrSKernelPre_7_dataTemp = dshr(_addrSKernelPre_7_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrSKernelPre_7_T_1 = bits(addrSKernelPre_7_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrSKernelPre[7] <= _addrSKernelPre_7_T_1 @[FFTEngine.scala 310:35]
      node addrTKernelPre_7_hi = cat(UInt<1>("h1"), UInt<3>("h7")) @[Cat.scala 33:92]
      node _addrTKernelPre_7_T = cat(addrTKernelPre_7_hi, radixCountTemp) @[Cat.scala 33:92]
      node _addrTKernelPre_7_dataTemp_T = cat(_addrTKernelPre_7_T, _addrTKernelPre_7_T) @[Cat.scala 33:92]
      node addrTKernelPre_7_dataTemp = dshr(_addrTKernelPre_7_dataTemp_T, UInt<1>("h0")) @[FFTEngine.scala 268:40]
      node _addrTKernelPre_7_T_1 = bits(addrTKernelPre_7_dataTemp, 9, 0) @[FFTEngine.scala 269:17]
      addrTKernelPre[7] <= _addrTKernelPre_7_T_1 @[FFTEngine.scala 311:35]
    else :
      node _T_20 = eq(phaseCount, UInt<4>("h8")) @[FFTEngine.scala 313:32]
      when _T_20 : @[FFTEngine.scala 313:51]
        node addrSKernelPre_0_hi_1 = cat(UInt<1>("h0"), UInt<3>("h0")) @[Cat.scala 33:92]
        node _addrSKernelPre_0_T_2 = cat(addrSKernelPre_0_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_0_dataTemp_T_1 = cat(_addrSKernelPre_0_T_2, _addrSKernelPre_0_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_0_dataTemp_1 = dshr(_addrSKernelPre_0_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_0_T_3 = bits(addrSKernelPre_0_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[0] <= _addrSKernelPre_0_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_0_hi_1 = cat(UInt<1>("h1"), UInt<3>("h0")) @[Cat.scala 33:92]
        node _addrTKernelPre_0_T_2 = cat(addrTKernelPre_0_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_0_dataTemp_T_1 = cat(_addrTKernelPre_0_T_2, _addrTKernelPre_0_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_0_dataTemp_1 = dshr(_addrTKernelPre_0_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_0_T_3 = bits(addrTKernelPre_0_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[0] <= _addrTKernelPre_0_T_3 @[FFTEngine.scala 316:35]
        node addrSKernelPre_1_hi_1 = cat(UInt<1>("h0"), UInt<3>("h1")) @[Cat.scala 33:92]
        node _addrSKernelPre_1_T_2 = cat(addrSKernelPre_1_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_1_dataTemp_T_1 = cat(_addrSKernelPre_1_T_2, _addrSKernelPre_1_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_1_dataTemp_1 = dshr(_addrSKernelPre_1_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_1_T_3 = bits(addrSKernelPre_1_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[1] <= _addrSKernelPre_1_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_1_hi_1 = cat(UInt<1>("h1"), UInt<3>("h1")) @[Cat.scala 33:92]
        node _addrTKernelPre_1_T_2 = cat(addrTKernelPre_1_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_1_dataTemp_T_1 = cat(_addrTKernelPre_1_T_2, _addrTKernelPre_1_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_1_dataTemp_1 = dshr(_addrTKernelPre_1_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_1_T_3 = bits(addrTKernelPre_1_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[1] <= _addrTKernelPre_1_T_3 @[FFTEngine.scala 316:35]
        node addrSKernelPre_2_hi_1 = cat(UInt<1>("h0"), UInt<3>("h2")) @[Cat.scala 33:92]
        node _addrSKernelPre_2_T_2 = cat(addrSKernelPre_2_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_2_dataTemp_T_1 = cat(_addrSKernelPre_2_T_2, _addrSKernelPre_2_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_2_dataTemp_1 = dshr(_addrSKernelPre_2_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_2_T_3 = bits(addrSKernelPre_2_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[2] <= _addrSKernelPre_2_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_2_hi_1 = cat(UInt<1>("h1"), UInt<3>("h2")) @[Cat.scala 33:92]
        node _addrTKernelPre_2_T_2 = cat(addrTKernelPre_2_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_2_dataTemp_T_1 = cat(_addrTKernelPre_2_T_2, _addrTKernelPre_2_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_2_dataTemp_1 = dshr(_addrTKernelPre_2_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_2_T_3 = bits(addrTKernelPre_2_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[2] <= _addrTKernelPre_2_T_3 @[FFTEngine.scala 316:35]
        node addrSKernelPre_3_hi_1 = cat(UInt<1>("h0"), UInt<3>("h3")) @[Cat.scala 33:92]
        node _addrSKernelPre_3_T_2 = cat(addrSKernelPre_3_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_3_dataTemp_T_1 = cat(_addrSKernelPre_3_T_2, _addrSKernelPre_3_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_3_dataTemp_1 = dshr(_addrSKernelPre_3_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_3_T_3 = bits(addrSKernelPre_3_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[3] <= _addrSKernelPre_3_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_3_hi_1 = cat(UInt<1>("h1"), UInt<3>("h3")) @[Cat.scala 33:92]
        node _addrTKernelPre_3_T_2 = cat(addrTKernelPre_3_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_3_dataTemp_T_1 = cat(_addrTKernelPre_3_T_2, _addrTKernelPre_3_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_3_dataTemp_1 = dshr(_addrTKernelPre_3_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_3_T_3 = bits(addrTKernelPre_3_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[3] <= _addrTKernelPre_3_T_3 @[FFTEngine.scala 316:35]
        node addrSKernelPre_4_hi_1 = cat(UInt<1>("h0"), UInt<3>("h4")) @[Cat.scala 33:92]
        node _addrSKernelPre_4_T_2 = cat(addrSKernelPre_4_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_4_dataTemp_T_1 = cat(_addrSKernelPre_4_T_2, _addrSKernelPre_4_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_4_dataTemp_1 = dshr(_addrSKernelPre_4_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_4_T_3 = bits(addrSKernelPre_4_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[4] <= _addrSKernelPre_4_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_4_hi_1 = cat(UInt<1>("h1"), UInt<3>("h4")) @[Cat.scala 33:92]
        node _addrTKernelPre_4_T_2 = cat(addrTKernelPre_4_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_4_dataTemp_T_1 = cat(_addrTKernelPre_4_T_2, _addrTKernelPre_4_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_4_dataTemp_1 = dshr(_addrTKernelPre_4_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_4_T_3 = bits(addrTKernelPre_4_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[4] <= _addrTKernelPre_4_T_3 @[FFTEngine.scala 316:35]
        node addrSKernelPre_5_hi_1 = cat(UInt<1>("h0"), UInt<3>("h5")) @[Cat.scala 33:92]
        node _addrSKernelPre_5_T_2 = cat(addrSKernelPre_5_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_5_dataTemp_T_1 = cat(_addrSKernelPre_5_T_2, _addrSKernelPre_5_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_5_dataTemp_1 = dshr(_addrSKernelPre_5_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_5_T_3 = bits(addrSKernelPre_5_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[5] <= _addrSKernelPre_5_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_5_hi_1 = cat(UInt<1>("h1"), UInt<3>("h5")) @[Cat.scala 33:92]
        node _addrTKernelPre_5_T_2 = cat(addrTKernelPre_5_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_5_dataTemp_T_1 = cat(_addrTKernelPre_5_T_2, _addrTKernelPre_5_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_5_dataTemp_1 = dshr(_addrTKernelPre_5_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_5_T_3 = bits(addrTKernelPre_5_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[5] <= _addrTKernelPre_5_T_3 @[FFTEngine.scala 316:35]
        node addrSKernelPre_6_hi_1 = cat(UInt<1>("h0"), UInt<3>("h6")) @[Cat.scala 33:92]
        node _addrSKernelPre_6_T_2 = cat(addrSKernelPre_6_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_6_dataTemp_T_1 = cat(_addrSKernelPre_6_T_2, _addrSKernelPre_6_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_6_dataTemp_1 = dshr(_addrSKernelPre_6_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_6_T_3 = bits(addrSKernelPre_6_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[6] <= _addrSKernelPre_6_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_6_hi_1 = cat(UInt<1>("h1"), UInt<3>("h6")) @[Cat.scala 33:92]
        node _addrTKernelPre_6_T_2 = cat(addrTKernelPre_6_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_6_dataTemp_T_1 = cat(_addrTKernelPre_6_T_2, _addrTKernelPre_6_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_6_dataTemp_1 = dshr(_addrTKernelPre_6_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_6_T_3 = bits(addrTKernelPre_6_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[6] <= _addrTKernelPre_6_T_3 @[FFTEngine.scala 316:35]
        node addrSKernelPre_7_hi_1 = cat(UInt<1>("h0"), UInt<3>("h7")) @[Cat.scala 33:92]
        node _addrSKernelPre_7_T_2 = cat(addrSKernelPre_7_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrSKernelPre_7_dataTemp_T_1 = cat(_addrSKernelPre_7_T_2, _addrSKernelPre_7_T_2) @[Cat.scala 33:92]
        node addrSKernelPre_7_dataTemp_1 = dshr(_addrSKernelPre_7_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrSKernelPre_7_T_3 = bits(addrSKernelPre_7_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrSKernelPre[7] <= _addrSKernelPre_7_T_3 @[FFTEngine.scala 315:35]
        node addrTKernelPre_7_hi_1 = cat(UInt<1>("h1"), UInt<3>("h7")) @[Cat.scala 33:92]
        node _addrTKernelPre_7_T_2 = cat(addrTKernelPre_7_hi_1, radixCountTemp) @[Cat.scala 33:92]
        node _addrTKernelPre_7_dataTemp_T_1 = cat(_addrTKernelPre_7_T_2, _addrTKernelPre_7_T_2) @[Cat.scala 33:92]
        node addrTKernelPre_7_dataTemp_1 = dshr(_addrTKernelPre_7_dataTemp_T_1, UInt<1>("h1")) @[FFTEngine.scala 268:40]
        node _addrTKernelPre_7_T_3 = bits(addrTKernelPre_7_dataTemp_1, 9, 0) @[FFTEngine.scala 269:17]
        addrTKernelPre[7] <= _addrTKernelPre_7_T_3 @[FFTEngine.scala 316:35]
      else :
        node _T_21 = sub(UInt<4>("h8"), UInt<1>("h1")) @[FFTEngine.scala 318:51]
        node _T_22 = tail(_T_21, 1) @[FFTEngine.scala 318:51]
        node _T_23 = eq(phaseCount, _T_22) @[FFTEngine.scala 318:32]
        when _T_23 : @[FFTEngine.scala 318:59]
          node addrSKernelPre_0_hi_2 = cat(UInt<1>("h0"), UInt<3>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_0_T_4 = cat(addrSKernelPre_0_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_0_dataTemp_T_2 = cat(_addrSKernelPre_0_T_4, _addrSKernelPre_0_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_0_dataTemp_2 = dshr(_addrSKernelPre_0_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_0_T_5 = bits(addrSKernelPre_0_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[0] <= _addrSKernelPre_0_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_0_hi_2 = cat(UInt<1>("h1"), UInt<3>("h0")) @[Cat.scala 33:92]
          node _addrTKernelPre_0_T_4 = cat(addrTKernelPre_0_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_0_dataTemp_T_2 = cat(_addrTKernelPre_0_T_4, _addrTKernelPre_0_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_0_dataTemp_2 = dshr(_addrTKernelPre_0_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_0_T_5 = bits(addrTKernelPre_0_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[0] <= _addrTKernelPre_0_T_5 @[FFTEngine.scala 321:35]
          node addrSKernelPre_1_hi_2 = cat(UInt<1>("h0"), UInt<3>("h1")) @[Cat.scala 33:92]
          node _addrSKernelPre_1_T_4 = cat(addrSKernelPre_1_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_1_dataTemp_T_2 = cat(_addrSKernelPre_1_T_4, _addrSKernelPre_1_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_1_dataTemp_2 = dshr(_addrSKernelPre_1_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_1_T_5 = bits(addrSKernelPre_1_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[1] <= _addrSKernelPre_1_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_1_hi_2 = cat(UInt<1>("h1"), UInt<3>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_1_T_4 = cat(addrTKernelPre_1_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_1_dataTemp_T_2 = cat(_addrTKernelPre_1_T_4, _addrTKernelPre_1_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_1_dataTemp_2 = dshr(_addrTKernelPre_1_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_1_T_5 = bits(addrTKernelPre_1_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[1] <= _addrTKernelPre_1_T_5 @[FFTEngine.scala 321:35]
          node addrSKernelPre_2_hi_2 = cat(UInt<1>("h0"), UInt<3>("h2")) @[Cat.scala 33:92]
          node _addrSKernelPre_2_T_4 = cat(addrSKernelPre_2_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_2_dataTemp_T_2 = cat(_addrSKernelPre_2_T_4, _addrSKernelPre_2_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_2_dataTemp_2 = dshr(_addrSKernelPre_2_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_2_T_5 = bits(addrSKernelPre_2_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[2] <= _addrSKernelPre_2_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_2_hi_2 = cat(UInt<1>("h1"), UInt<3>("h2")) @[Cat.scala 33:92]
          node _addrTKernelPre_2_T_4 = cat(addrTKernelPre_2_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_2_dataTemp_T_2 = cat(_addrTKernelPre_2_T_4, _addrTKernelPre_2_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_2_dataTemp_2 = dshr(_addrTKernelPre_2_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_2_T_5 = bits(addrTKernelPre_2_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[2] <= _addrTKernelPre_2_T_5 @[FFTEngine.scala 321:35]
          node addrSKernelPre_3_hi_2 = cat(UInt<1>("h0"), UInt<3>("h3")) @[Cat.scala 33:92]
          node _addrSKernelPre_3_T_4 = cat(addrSKernelPre_3_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_3_dataTemp_T_2 = cat(_addrSKernelPre_3_T_4, _addrSKernelPre_3_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_3_dataTemp_2 = dshr(_addrSKernelPre_3_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_3_T_5 = bits(addrSKernelPre_3_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[3] <= _addrSKernelPre_3_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_3_hi_2 = cat(UInt<1>("h1"), UInt<3>("h3")) @[Cat.scala 33:92]
          node _addrTKernelPre_3_T_4 = cat(addrTKernelPre_3_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_3_dataTemp_T_2 = cat(_addrTKernelPre_3_T_4, _addrTKernelPre_3_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_3_dataTemp_2 = dshr(_addrTKernelPre_3_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_3_T_5 = bits(addrTKernelPre_3_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[3] <= _addrTKernelPre_3_T_5 @[FFTEngine.scala 321:35]
          node addrSKernelPre_4_hi_2 = cat(UInt<1>("h0"), UInt<3>("h4")) @[Cat.scala 33:92]
          node _addrSKernelPre_4_T_4 = cat(addrSKernelPre_4_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_4_dataTemp_T_2 = cat(_addrSKernelPre_4_T_4, _addrSKernelPre_4_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_4_dataTemp_2 = dshr(_addrSKernelPre_4_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_4_T_5 = bits(addrSKernelPre_4_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[4] <= _addrSKernelPre_4_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_4_hi_2 = cat(UInt<1>("h1"), UInt<3>("h4")) @[Cat.scala 33:92]
          node _addrTKernelPre_4_T_4 = cat(addrTKernelPre_4_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_4_dataTemp_T_2 = cat(_addrTKernelPre_4_T_4, _addrTKernelPre_4_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_4_dataTemp_2 = dshr(_addrTKernelPre_4_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_4_T_5 = bits(addrTKernelPre_4_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[4] <= _addrTKernelPre_4_T_5 @[FFTEngine.scala 321:35]
          node addrSKernelPre_5_hi_2 = cat(UInt<1>("h0"), UInt<3>("h5")) @[Cat.scala 33:92]
          node _addrSKernelPre_5_T_4 = cat(addrSKernelPre_5_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_5_dataTemp_T_2 = cat(_addrSKernelPre_5_T_4, _addrSKernelPre_5_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_5_dataTemp_2 = dshr(_addrSKernelPre_5_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_5_T_5 = bits(addrSKernelPre_5_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[5] <= _addrSKernelPre_5_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_5_hi_2 = cat(UInt<1>("h1"), UInt<3>("h5")) @[Cat.scala 33:92]
          node _addrTKernelPre_5_T_4 = cat(addrTKernelPre_5_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_5_dataTemp_T_2 = cat(_addrTKernelPre_5_T_4, _addrTKernelPre_5_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_5_dataTemp_2 = dshr(_addrTKernelPre_5_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_5_T_5 = bits(addrTKernelPre_5_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[5] <= _addrTKernelPre_5_T_5 @[FFTEngine.scala 321:35]
          node addrSKernelPre_6_hi_2 = cat(UInt<1>("h0"), UInt<3>("h6")) @[Cat.scala 33:92]
          node _addrSKernelPre_6_T_4 = cat(addrSKernelPre_6_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_6_dataTemp_T_2 = cat(_addrSKernelPre_6_T_4, _addrSKernelPre_6_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_6_dataTemp_2 = dshr(_addrSKernelPre_6_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_6_T_5 = bits(addrSKernelPre_6_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[6] <= _addrSKernelPre_6_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_6_hi_2 = cat(UInt<1>("h1"), UInt<3>("h6")) @[Cat.scala 33:92]
          node _addrTKernelPre_6_T_4 = cat(addrTKernelPre_6_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_6_dataTemp_T_2 = cat(_addrTKernelPre_6_T_4, _addrTKernelPre_6_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_6_dataTemp_2 = dshr(_addrTKernelPre_6_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_6_T_5 = bits(addrTKernelPre_6_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[6] <= _addrTKernelPre_6_T_5 @[FFTEngine.scala 321:35]
          node addrSKernelPre_7_hi_2 = cat(UInt<1>("h0"), UInt<3>("h7")) @[Cat.scala 33:92]
          node _addrSKernelPre_7_T_4 = cat(addrSKernelPre_7_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrSKernelPre_7_dataTemp_T_2 = cat(_addrSKernelPre_7_T_4, _addrSKernelPre_7_T_4) @[Cat.scala 33:92]
          node addrSKernelPre_7_dataTemp_2 = dshr(_addrSKernelPre_7_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrSKernelPre_7_T_5 = bits(addrSKernelPre_7_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrSKernelPre[7] <= _addrSKernelPre_7_T_5 @[FFTEngine.scala 320:35]
          node addrTKernelPre_7_hi_2 = cat(UInt<1>("h1"), UInt<3>("h7")) @[Cat.scala 33:92]
          node _addrTKernelPre_7_T_4 = cat(addrTKernelPre_7_hi_2, radixCountTemp) @[Cat.scala 33:92]
          node _addrTKernelPre_7_dataTemp_T_2 = cat(_addrTKernelPre_7_T_4, _addrTKernelPre_7_T_4) @[Cat.scala 33:92]
          node addrTKernelPre_7_dataTemp_2 = dshr(_addrTKernelPre_7_dataTemp_T_2, UInt<2>("h2")) @[FFTEngine.scala 268:40]
          node _addrTKernelPre_7_T_5 = bits(addrTKernelPre_7_dataTemp_2, 9, 0) @[FFTEngine.scala 269:17]
          addrTKernelPre[7] <= _addrTKernelPre_7_T_5 @[FFTEngine.scala 321:35]
        else :
          node addrSKernelPre_0_hi_3 = cat(radixCountTemp, UInt<3>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_0_T_6 = cat(addrSKernelPre_0_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_0_dataTemp_T_3 = cat(_addrSKernelPre_0_T_6, _addrSKernelPre_0_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_0_dataTemp_3 = dshl(_addrSKernelPre_0_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_0_T_7 = bits(addrSKernelPre_0_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[0] <= _addrSKernelPre_0_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_0_hi_3 = cat(radixCountTemp, UInt<3>("h0")) @[Cat.scala 33:92]
          node _addrTKernelPre_0_T_6 = cat(addrTKernelPre_0_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_0_dataTemp_T_3 = cat(_addrTKernelPre_0_T_6, _addrTKernelPre_0_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_0_dataTemp_3 = dshl(_addrTKernelPre_0_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_0_T_7 = bits(addrTKernelPre_0_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[0] <= _addrTKernelPre_0_T_7 @[FFTEngine.scala 326:35]
          node addrSKernelPre_1_hi_3 = cat(radixCountTemp, UInt<3>("h1")) @[Cat.scala 33:92]
          node _addrSKernelPre_1_T_6 = cat(addrSKernelPre_1_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_1_dataTemp_T_3 = cat(_addrSKernelPre_1_T_6, _addrSKernelPre_1_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_1_dataTemp_3 = dshl(_addrSKernelPre_1_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_1_T_7 = bits(addrSKernelPre_1_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[1] <= _addrSKernelPre_1_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_1_hi_3 = cat(radixCountTemp, UInt<3>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_1_T_6 = cat(addrTKernelPre_1_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_1_dataTemp_T_3 = cat(_addrTKernelPre_1_T_6, _addrTKernelPre_1_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_1_dataTemp_3 = dshl(_addrTKernelPre_1_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_1_T_7 = bits(addrTKernelPre_1_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[1] <= _addrTKernelPre_1_T_7 @[FFTEngine.scala 326:35]
          node addrSKernelPre_2_hi_3 = cat(radixCountTemp, UInt<3>("h2")) @[Cat.scala 33:92]
          node _addrSKernelPre_2_T_6 = cat(addrSKernelPre_2_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_2_dataTemp_T_3 = cat(_addrSKernelPre_2_T_6, _addrSKernelPre_2_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_2_dataTemp_3 = dshl(_addrSKernelPre_2_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_2_T_7 = bits(addrSKernelPre_2_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[2] <= _addrSKernelPre_2_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_2_hi_3 = cat(radixCountTemp, UInt<3>("h2")) @[Cat.scala 33:92]
          node _addrTKernelPre_2_T_6 = cat(addrTKernelPre_2_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_2_dataTemp_T_3 = cat(_addrTKernelPre_2_T_6, _addrTKernelPre_2_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_2_dataTemp_3 = dshl(_addrTKernelPre_2_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_2_T_7 = bits(addrTKernelPre_2_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[2] <= _addrTKernelPre_2_T_7 @[FFTEngine.scala 326:35]
          node addrSKernelPre_3_hi_3 = cat(radixCountTemp, UInt<3>("h3")) @[Cat.scala 33:92]
          node _addrSKernelPre_3_T_6 = cat(addrSKernelPre_3_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_3_dataTemp_T_3 = cat(_addrSKernelPre_3_T_6, _addrSKernelPre_3_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_3_dataTemp_3 = dshl(_addrSKernelPre_3_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_3_T_7 = bits(addrSKernelPre_3_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[3] <= _addrSKernelPre_3_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_3_hi_3 = cat(radixCountTemp, UInt<3>("h3")) @[Cat.scala 33:92]
          node _addrTKernelPre_3_T_6 = cat(addrTKernelPre_3_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_3_dataTemp_T_3 = cat(_addrTKernelPre_3_T_6, _addrTKernelPre_3_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_3_dataTemp_3 = dshl(_addrTKernelPre_3_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_3_T_7 = bits(addrTKernelPre_3_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[3] <= _addrTKernelPre_3_T_7 @[FFTEngine.scala 326:35]
          node addrSKernelPre_4_hi_3 = cat(radixCountTemp, UInt<3>("h4")) @[Cat.scala 33:92]
          node _addrSKernelPre_4_T_6 = cat(addrSKernelPre_4_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_4_dataTemp_T_3 = cat(_addrSKernelPre_4_T_6, _addrSKernelPre_4_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_4_dataTemp_3 = dshl(_addrSKernelPre_4_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_4_T_7 = bits(addrSKernelPre_4_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[4] <= _addrSKernelPre_4_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_4_hi_3 = cat(radixCountTemp, UInt<3>("h4")) @[Cat.scala 33:92]
          node _addrTKernelPre_4_T_6 = cat(addrTKernelPre_4_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_4_dataTemp_T_3 = cat(_addrTKernelPre_4_T_6, _addrTKernelPre_4_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_4_dataTemp_3 = dshl(_addrTKernelPre_4_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_4_T_7 = bits(addrTKernelPre_4_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[4] <= _addrTKernelPre_4_T_7 @[FFTEngine.scala 326:35]
          node addrSKernelPre_5_hi_3 = cat(radixCountTemp, UInt<3>("h5")) @[Cat.scala 33:92]
          node _addrSKernelPre_5_T_6 = cat(addrSKernelPre_5_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_5_dataTemp_T_3 = cat(_addrSKernelPre_5_T_6, _addrSKernelPre_5_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_5_dataTemp_3 = dshl(_addrSKernelPre_5_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_5_T_7 = bits(addrSKernelPre_5_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[5] <= _addrSKernelPre_5_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_5_hi_3 = cat(radixCountTemp, UInt<3>("h5")) @[Cat.scala 33:92]
          node _addrTKernelPre_5_T_6 = cat(addrTKernelPre_5_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_5_dataTemp_T_3 = cat(_addrTKernelPre_5_T_6, _addrTKernelPre_5_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_5_dataTemp_3 = dshl(_addrTKernelPre_5_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_5_T_7 = bits(addrTKernelPre_5_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[5] <= _addrTKernelPre_5_T_7 @[FFTEngine.scala 326:35]
          node addrSKernelPre_6_hi_3 = cat(radixCountTemp, UInt<3>("h6")) @[Cat.scala 33:92]
          node _addrSKernelPre_6_T_6 = cat(addrSKernelPre_6_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_6_dataTemp_T_3 = cat(_addrSKernelPre_6_T_6, _addrSKernelPre_6_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_6_dataTemp_3 = dshl(_addrSKernelPre_6_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_6_T_7 = bits(addrSKernelPre_6_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[6] <= _addrSKernelPre_6_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_6_hi_3 = cat(radixCountTemp, UInt<3>("h6")) @[Cat.scala 33:92]
          node _addrTKernelPre_6_T_6 = cat(addrTKernelPre_6_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_6_dataTemp_T_3 = cat(_addrTKernelPre_6_T_6, _addrTKernelPre_6_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_6_dataTemp_3 = dshl(_addrTKernelPre_6_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_6_T_7 = bits(addrTKernelPre_6_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[6] <= _addrTKernelPre_6_T_7 @[FFTEngine.scala 326:35]
          node addrSKernelPre_7_hi_3 = cat(radixCountTemp, UInt<3>("h7")) @[Cat.scala 33:92]
          node _addrSKernelPre_7_T_6 = cat(addrSKernelPre_7_hi_3, UInt<1>("h0")) @[Cat.scala 33:92]
          node _addrSKernelPre_7_dataTemp_T_3 = cat(_addrSKernelPre_7_T_6, _addrSKernelPre_7_T_6) @[Cat.scala 33:92]
          node addrSKernelPre_7_dataTemp_3 = dshl(_addrSKernelPre_7_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrSKernelPre_7_T_7 = bits(addrSKernelPre_7_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrSKernelPre[7] <= _addrSKernelPre_7_T_7 @[FFTEngine.scala 325:35]
          node addrTKernelPre_7_hi_3 = cat(radixCountTemp, UInt<3>("h7")) @[Cat.scala 33:92]
          node _addrTKernelPre_7_T_6 = cat(addrTKernelPre_7_hi_3, UInt<1>("h1")) @[Cat.scala 33:92]
          node _addrTKernelPre_7_dataTemp_T_3 = cat(_addrTKernelPre_7_T_6, _addrTKernelPre_7_T_6) @[Cat.scala 33:92]
          node addrTKernelPre_7_dataTemp_3 = dshl(_addrTKernelPre_7_dataTemp_T_3, phaseCount) @[FFTEngine.scala 263:40]
          node _addrTKernelPre_7_T_7 = bits(addrTKernelPre_7_dataTemp_3, 19, 10) @[FFTEngine.scala 264:17]
          addrTKernelPre[7] <= _addrTKernelPre_7_T_7 @[FFTEngine.scala 326:35]
    node _addrTProc_T = not(addrSProc) @[FFTEngine.scala 332:22]
    node _addrTProc_T_1 = add(_addrTProc_T, UInt<1>("h1")) @[FFTEngine.scala 332:34]
    node _addrTProc_T_2 = tail(_addrTProc_T_1, 1) @[FFTEngine.scala 332:34]
    node addrTProc = bits(_addrTProc_T_2, 9, 0) @[FFTEngine.scala 332:40]
    wire addrS : UInt<10>[8] @[FFTEngine.scala 334:21]
    wire addrT : UInt<10>[8] @[FFTEngine.scala 335:21]
    node _addrS_0_temp_T = bits(addrSProc, 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_1 = bits(addrSProc, 0, 0) @[FFTEngine.scala 200:55]
    node addrS_0_temp_0 = mux(io.fftMode, _addrS_0_temp_T, _addrS_0_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_2 = bits(addrSProc, 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_3 = bits(addrSProc, 1, 1) @[FFTEngine.scala 200:55]
    node addrS_0_temp_1 = mux(io.fftMode, _addrS_0_temp_T_2, _addrS_0_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_4 = bits(addrSProc, 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_5 = bits(addrSProc, 2, 2) @[FFTEngine.scala 200:55]
    node addrS_0_temp_2 = mux(io.fftMode, _addrS_0_temp_T_4, _addrS_0_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_6 = bits(addrSProc, 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_7 = bits(addrSProc, 3, 3) @[FFTEngine.scala 200:55]
    node addrS_0_temp_3 = mux(io.fftMode, _addrS_0_temp_T_6, _addrS_0_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_8 = bits(addrSProc, 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_9 = bits(addrSProc, 4, 4) @[FFTEngine.scala 200:55]
    node addrS_0_temp_4 = mux(io.fftMode, _addrS_0_temp_T_8, _addrS_0_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_10 = bits(addrSProc, 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_11 = bits(addrSProc, 5, 5) @[FFTEngine.scala 200:55]
    node addrS_0_temp_5 = mux(io.fftMode, _addrS_0_temp_T_10, _addrS_0_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_12 = bits(addrSProc, 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_13 = bits(addrSProc, 6, 6) @[FFTEngine.scala 200:55]
    node addrS_0_temp_6 = mux(io.fftMode, _addrS_0_temp_T_12, _addrS_0_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_14 = bits(addrSProc, 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_15 = bits(addrSProc, 7, 7) @[FFTEngine.scala 200:55]
    node addrS_0_temp_7 = mux(io.fftMode, _addrS_0_temp_T_14, _addrS_0_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_16 = bits(addrSProc, 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_17 = bits(addrSProc, 8, 8) @[FFTEngine.scala 200:55]
    node addrS_0_temp_8 = mux(io.fftMode, _addrS_0_temp_T_16, _addrS_0_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_18 = bits(addrSProc, 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_19 = bits(addrSProc, 9, 9) @[FFTEngine.scala 200:55]
    node addrS_0_temp_9 = mux(io.fftMode, _addrS_0_temp_T_18, _addrS_0_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_0_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[0] <= addrS_0_temp_0 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[1] <= addrS_0_temp_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[2] <= addrS_0_temp_2 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[3] <= addrS_0_temp_3 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[4] <= addrS_0_temp_4 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[5] <= addrS_0_temp_5 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[6] <= addrS_0_temp_6 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[7] <= addrS_0_temp_7 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[8] <= addrS_0_temp_8 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE[9] <= addrS_0_temp_9 @[FFTEngine.scala 201:16]
    node addrS_0_lo_lo = cat(_addrS_0_WIRE[1], _addrS_0_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_0_lo_hi_hi = cat(_addrS_0_WIRE[4], _addrS_0_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_0_lo_hi = cat(addrS_0_lo_hi_hi, _addrS_0_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_0_lo = cat(addrS_0_lo_hi, addrS_0_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_0_hi_lo = cat(_addrS_0_WIRE[6], _addrS_0_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_0_hi_hi_hi = cat(_addrS_0_WIRE[9], _addrS_0_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_0_hi_hi = cat(addrS_0_hi_hi_hi, _addrS_0_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_0_hi = cat(addrS_0_hi_hi, addrS_0_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_0_T = cat(addrS_0_hi, addrS_0_lo) @[FFTEngine.scala 201:23]
    node _addrS_0_temp_T_20 = bits(addrSKernelPre[0], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_21 = bits(addrSKernelPre[0], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_0_temp_0_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_20, _addrS_0_temp_T_21) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_22 = bits(addrSKernelPre[0], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_23 = bits(addrSKernelPre[0], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_0_temp_1_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_22, _addrS_0_temp_T_23) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_24 = bits(addrSKernelPre[0], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_25 = bits(addrSKernelPre[0], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_0_temp_2_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_24, _addrS_0_temp_T_25) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_26 = bits(addrSKernelPre[0], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_27 = bits(addrSKernelPre[0], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_0_temp_3_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_26, _addrS_0_temp_T_27) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_28 = bits(addrSKernelPre[0], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_29 = bits(addrSKernelPre[0], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_0_temp_4_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_28, _addrS_0_temp_T_29) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_30 = bits(addrSKernelPre[0], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_31 = bits(addrSKernelPre[0], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_0_temp_5_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_30, _addrS_0_temp_T_31) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_32 = bits(addrSKernelPre[0], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_33 = bits(addrSKernelPre[0], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_0_temp_6_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_32, _addrS_0_temp_T_33) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_34 = bits(addrSKernelPre[0], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_35 = bits(addrSKernelPre[0], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_0_temp_7_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_34, _addrS_0_temp_T_35) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_36 = bits(addrSKernelPre[0], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_37 = bits(addrSKernelPre[0], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_0_temp_8_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_36, _addrS_0_temp_T_37) @[FFTEngine.scala 200:26]
    node _addrS_0_temp_T_38 = bits(addrSKernelPre[0], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_0_temp_T_39 = bits(addrSKernelPre[0], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_0_temp_9_1 = mux(UInt<1>("h1"), _addrS_0_temp_T_38, _addrS_0_temp_T_39) @[FFTEngine.scala 200:26]
    wire _addrS_0_WIRE_1 : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[0] <= addrS_0_temp_0_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[1] <= addrS_0_temp_1_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[2] <= addrS_0_temp_2_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[3] <= addrS_0_temp_3_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[4] <= addrS_0_temp_4_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[5] <= addrS_0_temp_5_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[6] <= addrS_0_temp_6_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[7] <= addrS_0_temp_7_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[8] <= addrS_0_temp_8_1 @[FFTEngine.scala 201:16]
    _addrS_0_WIRE_1[9] <= addrS_0_temp_9_1 @[FFTEngine.scala 201:16]
    node addrS_0_lo_lo_1 = cat(_addrS_0_WIRE_1[1], _addrS_0_WIRE_1[0]) @[FFTEngine.scala 201:23]
    node addrS_0_lo_hi_hi_1 = cat(_addrS_0_WIRE_1[4], _addrS_0_WIRE_1[3]) @[FFTEngine.scala 201:23]
    node addrS_0_lo_hi_1 = cat(addrS_0_lo_hi_hi_1, _addrS_0_WIRE_1[2]) @[FFTEngine.scala 201:23]
    node addrS_0_lo_1 = cat(addrS_0_lo_hi_1, addrS_0_lo_lo_1) @[FFTEngine.scala 201:23]
    node addrS_0_hi_lo_1 = cat(_addrS_0_WIRE_1[6], _addrS_0_WIRE_1[5]) @[FFTEngine.scala 201:23]
    node addrS_0_hi_hi_hi_1 = cat(_addrS_0_WIRE_1[9], _addrS_0_WIRE_1[8]) @[FFTEngine.scala 201:23]
    node addrS_0_hi_hi_1 = cat(addrS_0_hi_hi_hi_1, _addrS_0_WIRE_1[7]) @[FFTEngine.scala 201:23]
    node addrS_0_hi_1 = cat(addrS_0_hi_hi_1, addrS_0_hi_lo_1) @[FFTEngine.scala 201:23]
    node _addrS_0_T_1 = cat(addrS_0_hi_1, addrS_0_lo_1) @[FFTEngine.scala 201:23]
    node _addrS_0_T_2 = mux(procState, _addrS_0_T, _addrS_0_T_1) @[FFTEngine.scala 338:28]
    addrS[0] <= _addrS_0_T_2 @[FFTEngine.scala 338:22]
    node _addrT_0_temp_T = bits(addrTProc, 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_1 = bits(addrTProc, 0, 0) @[FFTEngine.scala 200:55]
    node addrT_0_temp_0 = mux(io.fftMode, _addrT_0_temp_T, _addrT_0_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_2 = bits(addrTProc, 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_3 = bits(addrTProc, 1, 1) @[FFTEngine.scala 200:55]
    node addrT_0_temp_1 = mux(io.fftMode, _addrT_0_temp_T_2, _addrT_0_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_4 = bits(addrTProc, 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_5 = bits(addrTProc, 2, 2) @[FFTEngine.scala 200:55]
    node addrT_0_temp_2 = mux(io.fftMode, _addrT_0_temp_T_4, _addrT_0_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_6 = bits(addrTProc, 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_7 = bits(addrTProc, 3, 3) @[FFTEngine.scala 200:55]
    node addrT_0_temp_3 = mux(io.fftMode, _addrT_0_temp_T_6, _addrT_0_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_8 = bits(addrTProc, 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_9 = bits(addrTProc, 4, 4) @[FFTEngine.scala 200:55]
    node addrT_0_temp_4 = mux(io.fftMode, _addrT_0_temp_T_8, _addrT_0_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_10 = bits(addrTProc, 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_11 = bits(addrTProc, 5, 5) @[FFTEngine.scala 200:55]
    node addrT_0_temp_5 = mux(io.fftMode, _addrT_0_temp_T_10, _addrT_0_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_12 = bits(addrTProc, 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_13 = bits(addrTProc, 6, 6) @[FFTEngine.scala 200:55]
    node addrT_0_temp_6 = mux(io.fftMode, _addrT_0_temp_T_12, _addrT_0_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_14 = bits(addrTProc, 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_15 = bits(addrTProc, 7, 7) @[FFTEngine.scala 200:55]
    node addrT_0_temp_7 = mux(io.fftMode, _addrT_0_temp_T_14, _addrT_0_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_16 = bits(addrTProc, 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_17 = bits(addrTProc, 8, 8) @[FFTEngine.scala 200:55]
    node addrT_0_temp_8 = mux(io.fftMode, _addrT_0_temp_T_16, _addrT_0_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_18 = bits(addrTProc, 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_19 = bits(addrTProc, 9, 9) @[FFTEngine.scala 200:55]
    node addrT_0_temp_9 = mux(io.fftMode, _addrT_0_temp_T_18, _addrT_0_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_0_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[0] <= addrT_0_temp_0 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[1] <= addrT_0_temp_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[2] <= addrT_0_temp_2 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[3] <= addrT_0_temp_3 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[4] <= addrT_0_temp_4 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[5] <= addrT_0_temp_5 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[6] <= addrT_0_temp_6 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[7] <= addrT_0_temp_7 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[8] <= addrT_0_temp_8 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE[9] <= addrT_0_temp_9 @[FFTEngine.scala 201:16]
    node addrT_0_lo_lo = cat(_addrT_0_WIRE[1], _addrT_0_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_0_lo_hi_hi = cat(_addrT_0_WIRE[4], _addrT_0_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_0_lo_hi = cat(addrT_0_lo_hi_hi, _addrT_0_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_0_lo = cat(addrT_0_lo_hi, addrT_0_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_0_hi_lo = cat(_addrT_0_WIRE[6], _addrT_0_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_0_hi_hi_hi = cat(_addrT_0_WIRE[9], _addrT_0_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_0_hi_hi = cat(addrT_0_hi_hi_hi, _addrT_0_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_0_hi = cat(addrT_0_hi_hi, addrT_0_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_0_T = cat(addrT_0_hi, addrT_0_lo) @[FFTEngine.scala 201:23]
    node _addrT_0_temp_T_20 = bits(addrTKernelPre[0], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_21 = bits(addrTKernelPre[0], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_0_temp_0_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_20, _addrT_0_temp_T_21) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_22 = bits(addrTKernelPre[0], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_23 = bits(addrTKernelPre[0], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_0_temp_1_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_22, _addrT_0_temp_T_23) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_24 = bits(addrTKernelPre[0], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_25 = bits(addrTKernelPre[0], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_0_temp_2_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_24, _addrT_0_temp_T_25) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_26 = bits(addrTKernelPre[0], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_27 = bits(addrTKernelPre[0], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_0_temp_3_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_26, _addrT_0_temp_T_27) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_28 = bits(addrTKernelPre[0], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_29 = bits(addrTKernelPre[0], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_0_temp_4_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_28, _addrT_0_temp_T_29) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_30 = bits(addrTKernelPre[0], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_31 = bits(addrTKernelPre[0], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_0_temp_5_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_30, _addrT_0_temp_T_31) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_32 = bits(addrTKernelPre[0], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_33 = bits(addrTKernelPre[0], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_0_temp_6_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_32, _addrT_0_temp_T_33) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_34 = bits(addrTKernelPre[0], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_35 = bits(addrTKernelPre[0], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_0_temp_7_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_34, _addrT_0_temp_T_35) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_36 = bits(addrTKernelPre[0], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_37 = bits(addrTKernelPre[0], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_0_temp_8_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_36, _addrT_0_temp_T_37) @[FFTEngine.scala 200:26]
    node _addrT_0_temp_T_38 = bits(addrTKernelPre[0], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_0_temp_T_39 = bits(addrTKernelPre[0], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_0_temp_9_1 = mux(UInt<1>("h1"), _addrT_0_temp_T_38, _addrT_0_temp_T_39) @[FFTEngine.scala 200:26]
    wire _addrT_0_WIRE_1 : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[0] <= addrT_0_temp_0_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[1] <= addrT_0_temp_1_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[2] <= addrT_0_temp_2_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[3] <= addrT_0_temp_3_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[4] <= addrT_0_temp_4_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[5] <= addrT_0_temp_5_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[6] <= addrT_0_temp_6_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[7] <= addrT_0_temp_7_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[8] <= addrT_0_temp_8_1 @[FFTEngine.scala 201:16]
    _addrT_0_WIRE_1[9] <= addrT_0_temp_9_1 @[FFTEngine.scala 201:16]
    node addrT_0_lo_lo_1 = cat(_addrT_0_WIRE_1[1], _addrT_0_WIRE_1[0]) @[FFTEngine.scala 201:23]
    node addrT_0_lo_hi_hi_1 = cat(_addrT_0_WIRE_1[4], _addrT_0_WIRE_1[3]) @[FFTEngine.scala 201:23]
    node addrT_0_lo_hi_1 = cat(addrT_0_lo_hi_hi_1, _addrT_0_WIRE_1[2]) @[FFTEngine.scala 201:23]
    node addrT_0_lo_1 = cat(addrT_0_lo_hi_1, addrT_0_lo_lo_1) @[FFTEngine.scala 201:23]
    node addrT_0_hi_lo_1 = cat(_addrT_0_WIRE_1[6], _addrT_0_WIRE_1[5]) @[FFTEngine.scala 201:23]
    node addrT_0_hi_hi_hi_1 = cat(_addrT_0_WIRE_1[9], _addrT_0_WIRE_1[8]) @[FFTEngine.scala 201:23]
    node addrT_0_hi_hi_1 = cat(addrT_0_hi_hi_hi_1, _addrT_0_WIRE_1[7]) @[FFTEngine.scala 201:23]
    node addrT_0_hi_1 = cat(addrT_0_hi_hi_1, addrT_0_hi_lo_1) @[FFTEngine.scala 201:23]
    node _addrT_0_T_1 = cat(addrT_0_hi_1, addrT_0_lo_1) @[FFTEngine.scala 201:23]
    node _addrT_0_T_2 = mux(procState, _addrT_0_T, _addrT_0_T_1) @[FFTEngine.scala 339:28]
    addrT[0] <= _addrT_0_T_2 @[FFTEngine.scala 339:22]
    node _addrS_1_temp_T = bits(addrSKernelPre[1], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_1 = bits(addrSKernelPre[1], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_1_temp_0 = mux(UInt<1>("h1"), _addrS_1_temp_T, _addrS_1_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_2 = bits(addrSKernelPre[1], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_3 = bits(addrSKernelPre[1], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_1_temp_1 = mux(UInt<1>("h1"), _addrS_1_temp_T_2, _addrS_1_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_4 = bits(addrSKernelPre[1], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_5 = bits(addrSKernelPre[1], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_1_temp_2 = mux(UInt<1>("h1"), _addrS_1_temp_T_4, _addrS_1_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_6 = bits(addrSKernelPre[1], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_7 = bits(addrSKernelPre[1], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_1_temp_3 = mux(UInt<1>("h1"), _addrS_1_temp_T_6, _addrS_1_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_8 = bits(addrSKernelPre[1], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_9 = bits(addrSKernelPre[1], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_1_temp_4 = mux(UInt<1>("h1"), _addrS_1_temp_T_8, _addrS_1_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_10 = bits(addrSKernelPre[1], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_11 = bits(addrSKernelPre[1], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_1_temp_5 = mux(UInt<1>("h1"), _addrS_1_temp_T_10, _addrS_1_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_12 = bits(addrSKernelPre[1], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_13 = bits(addrSKernelPre[1], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_1_temp_6 = mux(UInt<1>("h1"), _addrS_1_temp_T_12, _addrS_1_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_14 = bits(addrSKernelPre[1], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_15 = bits(addrSKernelPre[1], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_1_temp_7 = mux(UInt<1>("h1"), _addrS_1_temp_T_14, _addrS_1_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_16 = bits(addrSKernelPre[1], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_17 = bits(addrSKernelPre[1], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_1_temp_8 = mux(UInt<1>("h1"), _addrS_1_temp_T_16, _addrS_1_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_1_temp_T_18 = bits(addrSKernelPre[1], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_1_temp_T_19 = bits(addrSKernelPre[1], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_1_temp_9 = mux(UInt<1>("h1"), _addrS_1_temp_T_18, _addrS_1_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_1_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[0] <= addrS_1_temp_0 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[1] <= addrS_1_temp_1 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[2] <= addrS_1_temp_2 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[3] <= addrS_1_temp_3 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[4] <= addrS_1_temp_4 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[5] <= addrS_1_temp_5 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[6] <= addrS_1_temp_6 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[7] <= addrS_1_temp_7 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[8] <= addrS_1_temp_8 @[FFTEngine.scala 201:16]
    _addrS_1_WIRE[9] <= addrS_1_temp_9 @[FFTEngine.scala 201:16]
    node addrS_1_lo_lo = cat(_addrS_1_WIRE[1], _addrS_1_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_1_lo_hi_hi = cat(_addrS_1_WIRE[4], _addrS_1_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_1_lo_hi = cat(addrS_1_lo_hi_hi, _addrS_1_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_1_lo = cat(addrS_1_lo_hi, addrS_1_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_1_hi_lo = cat(_addrS_1_WIRE[6], _addrS_1_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_1_hi_hi_hi = cat(_addrS_1_WIRE[9], _addrS_1_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_1_hi_hi = cat(addrS_1_hi_hi_hi, _addrS_1_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_1_hi = cat(addrS_1_hi_hi, addrS_1_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_1_T = cat(addrS_1_hi, addrS_1_lo) @[FFTEngine.scala 201:23]
    addrS[1] <= _addrS_1_T @[FFTEngine.scala 341:22]
    node _addrT_1_temp_T = bits(addrTKernelPre[1], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_1 = bits(addrTKernelPre[1], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_1_temp_0 = mux(UInt<1>("h1"), _addrT_1_temp_T, _addrT_1_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_2 = bits(addrTKernelPre[1], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_3 = bits(addrTKernelPre[1], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_1_temp_1 = mux(UInt<1>("h1"), _addrT_1_temp_T_2, _addrT_1_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_4 = bits(addrTKernelPre[1], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_5 = bits(addrTKernelPre[1], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_1_temp_2 = mux(UInt<1>("h1"), _addrT_1_temp_T_4, _addrT_1_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_6 = bits(addrTKernelPre[1], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_7 = bits(addrTKernelPre[1], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_1_temp_3 = mux(UInt<1>("h1"), _addrT_1_temp_T_6, _addrT_1_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_8 = bits(addrTKernelPre[1], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_9 = bits(addrTKernelPre[1], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_1_temp_4 = mux(UInt<1>("h1"), _addrT_1_temp_T_8, _addrT_1_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_10 = bits(addrTKernelPre[1], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_11 = bits(addrTKernelPre[1], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_1_temp_5 = mux(UInt<1>("h1"), _addrT_1_temp_T_10, _addrT_1_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_12 = bits(addrTKernelPre[1], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_13 = bits(addrTKernelPre[1], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_1_temp_6 = mux(UInt<1>("h1"), _addrT_1_temp_T_12, _addrT_1_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_14 = bits(addrTKernelPre[1], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_15 = bits(addrTKernelPre[1], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_1_temp_7 = mux(UInt<1>("h1"), _addrT_1_temp_T_14, _addrT_1_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_16 = bits(addrTKernelPre[1], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_17 = bits(addrTKernelPre[1], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_1_temp_8 = mux(UInt<1>("h1"), _addrT_1_temp_T_16, _addrT_1_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_1_temp_T_18 = bits(addrTKernelPre[1], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_1_temp_T_19 = bits(addrTKernelPre[1], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_1_temp_9 = mux(UInt<1>("h1"), _addrT_1_temp_T_18, _addrT_1_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_1_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[0] <= addrT_1_temp_0 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[1] <= addrT_1_temp_1 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[2] <= addrT_1_temp_2 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[3] <= addrT_1_temp_3 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[4] <= addrT_1_temp_4 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[5] <= addrT_1_temp_5 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[6] <= addrT_1_temp_6 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[7] <= addrT_1_temp_7 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[8] <= addrT_1_temp_8 @[FFTEngine.scala 201:16]
    _addrT_1_WIRE[9] <= addrT_1_temp_9 @[FFTEngine.scala 201:16]
    node addrT_1_lo_lo = cat(_addrT_1_WIRE[1], _addrT_1_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_1_lo_hi_hi = cat(_addrT_1_WIRE[4], _addrT_1_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_1_lo_hi = cat(addrT_1_lo_hi_hi, _addrT_1_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_1_lo = cat(addrT_1_lo_hi, addrT_1_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_1_hi_lo = cat(_addrT_1_WIRE[6], _addrT_1_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_1_hi_hi_hi = cat(_addrT_1_WIRE[9], _addrT_1_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_1_hi_hi = cat(addrT_1_hi_hi_hi, _addrT_1_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_1_hi = cat(addrT_1_hi_hi, addrT_1_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_1_T = cat(addrT_1_hi, addrT_1_lo) @[FFTEngine.scala 201:23]
    addrT[1] <= _addrT_1_T @[FFTEngine.scala 342:22]
    node _addrS_2_temp_T = bits(addrSKernelPre[2], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_1 = bits(addrSKernelPre[2], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_2_temp_0 = mux(UInt<1>("h1"), _addrS_2_temp_T, _addrS_2_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_2 = bits(addrSKernelPre[2], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_3 = bits(addrSKernelPre[2], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_2_temp_1 = mux(UInt<1>("h1"), _addrS_2_temp_T_2, _addrS_2_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_4 = bits(addrSKernelPre[2], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_5 = bits(addrSKernelPre[2], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_2_temp_2 = mux(UInt<1>("h1"), _addrS_2_temp_T_4, _addrS_2_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_6 = bits(addrSKernelPre[2], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_7 = bits(addrSKernelPre[2], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_2_temp_3 = mux(UInt<1>("h1"), _addrS_2_temp_T_6, _addrS_2_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_8 = bits(addrSKernelPre[2], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_9 = bits(addrSKernelPre[2], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_2_temp_4 = mux(UInt<1>("h1"), _addrS_2_temp_T_8, _addrS_2_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_10 = bits(addrSKernelPre[2], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_11 = bits(addrSKernelPre[2], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_2_temp_5 = mux(UInt<1>("h1"), _addrS_2_temp_T_10, _addrS_2_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_12 = bits(addrSKernelPre[2], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_13 = bits(addrSKernelPre[2], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_2_temp_6 = mux(UInt<1>("h1"), _addrS_2_temp_T_12, _addrS_2_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_14 = bits(addrSKernelPre[2], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_15 = bits(addrSKernelPre[2], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_2_temp_7 = mux(UInt<1>("h1"), _addrS_2_temp_T_14, _addrS_2_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_16 = bits(addrSKernelPre[2], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_17 = bits(addrSKernelPre[2], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_2_temp_8 = mux(UInt<1>("h1"), _addrS_2_temp_T_16, _addrS_2_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_2_temp_T_18 = bits(addrSKernelPre[2], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_2_temp_T_19 = bits(addrSKernelPre[2], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_2_temp_9 = mux(UInt<1>("h1"), _addrS_2_temp_T_18, _addrS_2_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_2_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[0] <= addrS_2_temp_0 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[1] <= addrS_2_temp_1 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[2] <= addrS_2_temp_2 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[3] <= addrS_2_temp_3 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[4] <= addrS_2_temp_4 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[5] <= addrS_2_temp_5 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[6] <= addrS_2_temp_6 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[7] <= addrS_2_temp_7 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[8] <= addrS_2_temp_8 @[FFTEngine.scala 201:16]
    _addrS_2_WIRE[9] <= addrS_2_temp_9 @[FFTEngine.scala 201:16]
    node addrS_2_lo_lo = cat(_addrS_2_WIRE[1], _addrS_2_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_2_lo_hi_hi = cat(_addrS_2_WIRE[4], _addrS_2_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_2_lo_hi = cat(addrS_2_lo_hi_hi, _addrS_2_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_2_lo = cat(addrS_2_lo_hi, addrS_2_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_2_hi_lo = cat(_addrS_2_WIRE[6], _addrS_2_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_2_hi_hi_hi = cat(_addrS_2_WIRE[9], _addrS_2_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_2_hi_hi = cat(addrS_2_hi_hi_hi, _addrS_2_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_2_hi = cat(addrS_2_hi_hi, addrS_2_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_2_T = cat(addrS_2_hi, addrS_2_lo) @[FFTEngine.scala 201:23]
    addrS[2] <= _addrS_2_T @[FFTEngine.scala 341:22]
    node _addrT_2_temp_T = bits(addrTKernelPre[2], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_1 = bits(addrTKernelPre[2], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_2_temp_0 = mux(UInt<1>("h1"), _addrT_2_temp_T, _addrT_2_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_2 = bits(addrTKernelPre[2], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_3 = bits(addrTKernelPre[2], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_2_temp_1 = mux(UInt<1>("h1"), _addrT_2_temp_T_2, _addrT_2_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_4 = bits(addrTKernelPre[2], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_5 = bits(addrTKernelPre[2], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_2_temp_2 = mux(UInt<1>("h1"), _addrT_2_temp_T_4, _addrT_2_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_6 = bits(addrTKernelPre[2], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_7 = bits(addrTKernelPre[2], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_2_temp_3 = mux(UInt<1>("h1"), _addrT_2_temp_T_6, _addrT_2_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_8 = bits(addrTKernelPre[2], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_9 = bits(addrTKernelPre[2], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_2_temp_4 = mux(UInt<1>("h1"), _addrT_2_temp_T_8, _addrT_2_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_10 = bits(addrTKernelPre[2], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_11 = bits(addrTKernelPre[2], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_2_temp_5 = mux(UInt<1>("h1"), _addrT_2_temp_T_10, _addrT_2_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_12 = bits(addrTKernelPre[2], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_13 = bits(addrTKernelPre[2], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_2_temp_6 = mux(UInt<1>("h1"), _addrT_2_temp_T_12, _addrT_2_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_14 = bits(addrTKernelPre[2], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_15 = bits(addrTKernelPre[2], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_2_temp_7 = mux(UInt<1>("h1"), _addrT_2_temp_T_14, _addrT_2_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_16 = bits(addrTKernelPre[2], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_17 = bits(addrTKernelPre[2], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_2_temp_8 = mux(UInt<1>("h1"), _addrT_2_temp_T_16, _addrT_2_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_2_temp_T_18 = bits(addrTKernelPre[2], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_2_temp_T_19 = bits(addrTKernelPre[2], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_2_temp_9 = mux(UInt<1>("h1"), _addrT_2_temp_T_18, _addrT_2_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_2_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[0] <= addrT_2_temp_0 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[1] <= addrT_2_temp_1 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[2] <= addrT_2_temp_2 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[3] <= addrT_2_temp_3 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[4] <= addrT_2_temp_4 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[5] <= addrT_2_temp_5 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[6] <= addrT_2_temp_6 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[7] <= addrT_2_temp_7 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[8] <= addrT_2_temp_8 @[FFTEngine.scala 201:16]
    _addrT_2_WIRE[9] <= addrT_2_temp_9 @[FFTEngine.scala 201:16]
    node addrT_2_lo_lo = cat(_addrT_2_WIRE[1], _addrT_2_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_2_lo_hi_hi = cat(_addrT_2_WIRE[4], _addrT_2_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_2_lo_hi = cat(addrT_2_lo_hi_hi, _addrT_2_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_2_lo = cat(addrT_2_lo_hi, addrT_2_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_2_hi_lo = cat(_addrT_2_WIRE[6], _addrT_2_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_2_hi_hi_hi = cat(_addrT_2_WIRE[9], _addrT_2_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_2_hi_hi = cat(addrT_2_hi_hi_hi, _addrT_2_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_2_hi = cat(addrT_2_hi_hi, addrT_2_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_2_T = cat(addrT_2_hi, addrT_2_lo) @[FFTEngine.scala 201:23]
    addrT[2] <= _addrT_2_T @[FFTEngine.scala 342:22]
    node _addrS_3_temp_T = bits(addrSKernelPre[3], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_1 = bits(addrSKernelPre[3], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_3_temp_0 = mux(UInt<1>("h1"), _addrS_3_temp_T, _addrS_3_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_2 = bits(addrSKernelPre[3], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_3 = bits(addrSKernelPre[3], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_3_temp_1 = mux(UInt<1>("h1"), _addrS_3_temp_T_2, _addrS_3_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_4 = bits(addrSKernelPre[3], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_5 = bits(addrSKernelPre[3], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_3_temp_2 = mux(UInt<1>("h1"), _addrS_3_temp_T_4, _addrS_3_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_6 = bits(addrSKernelPre[3], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_7 = bits(addrSKernelPre[3], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_3_temp_3 = mux(UInt<1>("h1"), _addrS_3_temp_T_6, _addrS_3_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_8 = bits(addrSKernelPre[3], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_9 = bits(addrSKernelPre[3], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_3_temp_4 = mux(UInt<1>("h1"), _addrS_3_temp_T_8, _addrS_3_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_10 = bits(addrSKernelPre[3], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_11 = bits(addrSKernelPre[3], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_3_temp_5 = mux(UInt<1>("h1"), _addrS_3_temp_T_10, _addrS_3_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_12 = bits(addrSKernelPre[3], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_13 = bits(addrSKernelPre[3], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_3_temp_6 = mux(UInt<1>("h1"), _addrS_3_temp_T_12, _addrS_3_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_14 = bits(addrSKernelPre[3], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_15 = bits(addrSKernelPre[3], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_3_temp_7 = mux(UInt<1>("h1"), _addrS_3_temp_T_14, _addrS_3_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_16 = bits(addrSKernelPre[3], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_17 = bits(addrSKernelPre[3], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_3_temp_8 = mux(UInt<1>("h1"), _addrS_3_temp_T_16, _addrS_3_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_3_temp_T_18 = bits(addrSKernelPre[3], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_3_temp_T_19 = bits(addrSKernelPre[3], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_3_temp_9 = mux(UInt<1>("h1"), _addrS_3_temp_T_18, _addrS_3_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_3_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[0] <= addrS_3_temp_0 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[1] <= addrS_3_temp_1 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[2] <= addrS_3_temp_2 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[3] <= addrS_3_temp_3 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[4] <= addrS_3_temp_4 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[5] <= addrS_3_temp_5 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[6] <= addrS_3_temp_6 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[7] <= addrS_3_temp_7 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[8] <= addrS_3_temp_8 @[FFTEngine.scala 201:16]
    _addrS_3_WIRE[9] <= addrS_3_temp_9 @[FFTEngine.scala 201:16]
    node addrS_3_lo_lo = cat(_addrS_3_WIRE[1], _addrS_3_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_3_lo_hi_hi = cat(_addrS_3_WIRE[4], _addrS_3_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_3_lo_hi = cat(addrS_3_lo_hi_hi, _addrS_3_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_3_lo = cat(addrS_3_lo_hi, addrS_3_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_3_hi_lo = cat(_addrS_3_WIRE[6], _addrS_3_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_3_hi_hi_hi = cat(_addrS_3_WIRE[9], _addrS_3_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_3_hi_hi = cat(addrS_3_hi_hi_hi, _addrS_3_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_3_hi = cat(addrS_3_hi_hi, addrS_3_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_3_T = cat(addrS_3_hi, addrS_3_lo) @[FFTEngine.scala 201:23]
    addrS[3] <= _addrS_3_T @[FFTEngine.scala 341:22]
    node _addrT_3_temp_T = bits(addrTKernelPre[3], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_1 = bits(addrTKernelPre[3], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_3_temp_0 = mux(UInt<1>("h1"), _addrT_3_temp_T, _addrT_3_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_2 = bits(addrTKernelPre[3], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_3 = bits(addrTKernelPre[3], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_3_temp_1 = mux(UInt<1>("h1"), _addrT_3_temp_T_2, _addrT_3_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_4 = bits(addrTKernelPre[3], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_5 = bits(addrTKernelPre[3], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_3_temp_2 = mux(UInt<1>("h1"), _addrT_3_temp_T_4, _addrT_3_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_6 = bits(addrTKernelPre[3], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_7 = bits(addrTKernelPre[3], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_3_temp_3 = mux(UInt<1>("h1"), _addrT_3_temp_T_6, _addrT_3_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_8 = bits(addrTKernelPre[3], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_9 = bits(addrTKernelPre[3], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_3_temp_4 = mux(UInt<1>("h1"), _addrT_3_temp_T_8, _addrT_3_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_10 = bits(addrTKernelPre[3], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_11 = bits(addrTKernelPre[3], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_3_temp_5 = mux(UInt<1>("h1"), _addrT_3_temp_T_10, _addrT_3_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_12 = bits(addrTKernelPre[3], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_13 = bits(addrTKernelPre[3], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_3_temp_6 = mux(UInt<1>("h1"), _addrT_3_temp_T_12, _addrT_3_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_14 = bits(addrTKernelPre[3], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_15 = bits(addrTKernelPre[3], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_3_temp_7 = mux(UInt<1>("h1"), _addrT_3_temp_T_14, _addrT_3_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_16 = bits(addrTKernelPre[3], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_17 = bits(addrTKernelPre[3], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_3_temp_8 = mux(UInt<1>("h1"), _addrT_3_temp_T_16, _addrT_3_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_3_temp_T_18 = bits(addrTKernelPre[3], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_3_temp_T_19 = bits(addrTKernelPre[3], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_3_temp_9 = mux(UInt<1>("h1"), _addrT_3_temp_T_18, _addrT_3_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_3_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[0] <= addrT_3_temp_0 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[1] <= addrT_3_temp_1 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[2] <= addrT_3_temp_2 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[3] <= addrT_3_temp_3 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[4] <= addrT_3_temp_4 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[5] <= addrT_3_temp_5 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[6] <= addrT_3_temp_6 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[7] <= addrT_3_temp_7 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[8] <= addrT_3_temp_8 @[FFTEngine.scala 201:16]
    _addrT_3_WIRE[9] <= addrT_3_temp_9 @[FFTEngine.scala 201:16]
    node addrT_3_lo_lo = cat(_addrT_3_WIRE[1], _addrT_3_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_3_lo_hi_hi = cat(_addrT_3_WIRE[4], _addrT_3_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_3_lo_hi = cat(addrT_3_lo_hi_hi, _addrT_3_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_3_lo = cat(addrT_3_lo_hi, addrT_3_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_3_hi_lo = cat(_addrT_3_WIRE[6], _addrT_3_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_3_hi_hi_hi = cat(_addrT_3_WIRE[9], _addrT_3_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_3_hi_hi = cat(addrT_3_hi_hi_hi, _addrT_3_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_3_hi = cat(addrT_3_hi_hi, addrT_3_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_3_T = cat(addrT_3_hi, addrT_3_lo) @[FFTEngine.scala 201:23]
    addrT[3] <= _addrT_3_T @[FFTEngine.scala 342:22]
    node _addrS_4_temp_T = bits(addrSKernelPre[4], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_1 = bits(addrSKernelPre[4], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_4_temp_0 = mux(UInt<1>("h1"), _addrS_4_temp_T, _addrS_4_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_2 = bits(addrSKernelPre[4], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_3 = bits(addrSKernelPre[4], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_4_temp_1 = mux(UInt<1>("h1"), _addrS_4_temp_T_2, _addrS_4_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_4 = bits(addrSKernelPre[4], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_5 = bits(addrSKernelPre[4], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_4_temp_2 = mux(UInt<1>("h1"), _addrS_4_temp_T_4, _addrS_4_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_6 = bits(addrSKernelPre[4], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_7 = bits(addrSKernelPre[4], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_4_temp_3 = mux(UInt<1>("h1"), _addrS_4_temp_T_6, _addrS_4_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_8 = bits(addrSKernelPre[4], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_9 = bits(addrSKernelPre[4], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_4_temp_4 = mux(UInt<1>("h1"), _addrS_4_temp_T_8, _addrS_4_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_10 = bits(addrSKernelPre[4], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_11 = bits(addrSKernelPre[4], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_4_temp_5 = mux(UInt<1>("h1"), _addrS_4_temp_T_10, _addrS_4_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_12 = bits(addrSKernelPre[4], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_13 = bits(addrSKernelPre[4], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_4_temp_6 = mux(UInt<1>("h1"), _addrS_4_temp_T_12, _addrS_4_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_14 = bits(addrSKernelPre[4], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_15 = bits(addrSKernelPre[4], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_4_temp_7 = mux(UInt<1>("h1"), _addrS_4_temp_T_14, _addrS_4_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_16 = bits(addrSKernelPre[4], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_17 = bits(addrSKernelPre[4], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_4_temp_8 = mux(UInt<1>("h1"), _addrS_4_temp_T_16, _addrS_4_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_4_temp_T_18 = bits(addrSKernelPre[4], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_4_temp_T_19 = bits(addrSKernelPre[4], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_4_temp_9 = mux(UInt<1>("h1"), _addrS_4_temp_T_18, _addrS_4_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_4_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[0] <= addrS_4_temp_0 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[1] <= addrS_4_temp_1 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[2] <= addrS_4_temp_2 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[3] <= addrS_4_temp_3 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[4] <= addrS_4_temp_4 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[5] <= addrS_4_temp_5 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[6] <= addrS_4_temp_6 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[7] <= addrS_4_temp_7 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[8] <= addrS_4_temp_8 @[FFTEngine.scala 201:16]
    _addrS_4_WIRE[9] <= addrS_4_temp_9 @[FFTEngine.scala 201:16]
    node addrS_4_lo_lo = cat(_addrS_4_WIRE[1], _addrS_4_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_4_lo_hi_hi = cat(_addrS_4_WIRE[4], _addrS_4_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_4_lo_hi = cat(addrS_4_lo_hi_hi, _addrS_4_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_4_lo = cat(addrS_4_lo_hi, addrS_4_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_4_hi_lo = cat(_addrS_4_WIRE[6], _addrS_4_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_4_hi_hi_hi = cat(_addrS_4_WIRE[9], _addrS_4_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_4_hi_hi = cat(addrS_4_hi_hi_hi, _addrS_4_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_4_hi = cat(addrS_4_hi_hi, addrS_4_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_4_T = cat(addrS_4_hi, addrS_4_lo) @[FFTEngine.scala 201:23]
    addrS[4] <= _addrS_4_T @[FFTEngine.scala 341:22]
    node _addrT_4_temp_T = bits(addrTKernelPre[4], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_1 = bits(addrTKernelPre[4], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_4_temp_0 = mux(UInt<1>("h1"), _addrT_4_temp_T, _addrT_4_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_2 = bits(addrTKernelPre[4], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_3 = bits(addrTKernelPre[4], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_4_temp_1 = mux(UInt<1>("h1"), _addrT_4_temp_T_2, _addrT_4_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_4 = bits(addrTKernelPre[4], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_5 = bits(addrTKernelPre[4], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_4_temp_2 = mux(UInt<1>("h1"), _addrT_4_temp_T_4, _addrT_4_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_6 = bits(addrTKernelPre[4], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_7 = bits(addrTKernelPre[4], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_4_temp_3 = mux(UInt<1>("h1"), _addrT_4_temp_T_6, _addrT_4_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_8 = bits(addrTKernelPre[4], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_9 = bits(addrTKernelPre[4], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_4_temp_4 = mux(UInt<1>("h1"), _addrT_4_temp_T_8, _addrT_4_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_10 = bits(addrTKernelPre[4], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_11 = bits(addrTKernelPre[4], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_4_temp_5 = mux(UInt<1>("h1"), _addrT_4_temp_T_10, _addrT_4_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_12 = bits(addrTKernelPre[4], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_13 = bits(addrTKernelPre[4], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_4_temp_6 = mux(UInt<1>("h1"), _addrT_4_temp_T_12, _addrT_4_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_14 = bits(addrTKernelPre[4], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_15 = bits(addrTKernelPre[4], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_4_temp_7 = mux(UInt<1>("h1"), _addrT_4_temp_T_14, _addrT_4_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_16 = bits(addrTKernelPre[4], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_17 = bits(addrTKernelPre[4], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_4_temp_8 = mux(UInt<1>("h1"), _addrT_4_temp_T_16, _addrT_4_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_4_temp_T_18 = bits(addrTKernelPre[4], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_4_temp_T_19 = bits(addrTKernelPre[4], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_4_temp_9 = mux(UInt<1>("h1"), _addrT_4_temp_T_18, _addrT_4_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_4_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[0] <= addrT_4_temp_0 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[1] <= addrT_4_temp_1 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[2] <= addrT_4_temp_2 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[3] <= addrT_4_temp_3 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[4] <= addrT_4_temp_4 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[5] <= addrT_4_temp_5 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[6] <= addrT_4_temp_6 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[7] <= addrT_4_temp_7 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[8] <= addrT_4_temp_8 @[FFTEngine.scala 201:16]
    _addrT_4_WIRE[9] <= addrT_4_temp_9 @[FFTEngine.scala 201:16]
    node addrT_4_lo_lo = cat(_addrT_4_WIRE[1], _addrT_4_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_4_lo_hi_hi = cat(_addrT_4_WIRE[4], _addrT_4_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_4_lo_hi = cat(addrT_4_lo_hi_hi, _addrT_4_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_4_lo = cat(addrT_4_lo_hi, addrT_4_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_4_hi_lo = cat(_addrT_4_WIRE[6], _addrT_4_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_4_hi_hi_hi = cat(_addrT_4_WIRE[9], _addrT_4_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_4_hi_hi = cat(addrT_4_hi_hi_hi, _addrT_4_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_4_hi = cat(addrT_4_hi_hi, addrT_4_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_4_T = cat(addrT_4_hi, addrT_4_lo) @[FFTEngine.scala 201:23]
    addrT[4] <= _addrT_4_T @[FFTEngine.scala 342:22]
    node _addrS_5_temp_T = bits(addrSKernelPre[5], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_1 = bits(addrSKernelPre[5], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_5_temp_0 = mux(UInt<1>("h1"), _addrS_5_temp_T, _addrS_5_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_2 = bits(addrSKernelPre[5], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_3 = bits(addrSKernelPre[5], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_5_temp_1 = mux(UInt<1>("h1"), _addrS_5_temp_T_2, _addrS_5_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_4 = bits(addrSKernelPre[5], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_5 = bits(addrSKernelPre[5], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_5_temp_2 = mux(UInt<1>("h1"), _addrS_5_temp_T_4, _addrS_5_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_6 = bits(addrSKernelPre[5], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_7 = bits(addrSKernelPre[5], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_5_temp_3 = mux(UInt<1>("h1"), _addrS_5_temp_T_6, _addrS_5_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_8 = bits(addrSKernelPre[5], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_9 = bits(addrSKernelPre[5], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_5_temp_4 = mux(UInt<1>("h1"), _addrS_5_temp_T_8, _addrS_5_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_10 = bits(addrSKernelPre[5], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_11 = bits(addrSKernelPre[5], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_5_temp_5 = mux(UInt<1>("h1"), _addrS_5_temp_T_10, _addrS_5_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_12 = bits(addrSKernelPre[5], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_13 = bits(addrSKernelPre[5], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_5_temp_6 = mux(UInt<1>("h1"), _addrS_5_temp_T_12, _addrS_5_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_14 = bits(addrSKernelPre[5], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_15 = bits(addrSKernelPre[5], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_5_temp_7 = mux(UInt<1>("h1"), _addrS_5_temp_T_14, _addrS_5_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_16 = bits(addrSKernelPre[5], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_17 = bits(addrSKernelPre[5], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_5_temp_8 = mux(UInt<1>("h1"), _addrS_5_temp_T_16, _addrS_5_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_5_temp_T_18 = bits(addrSKernelPre[5], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_5_temp_T_19 = bits(addrSKernelPre[5], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_5_temp_9 = mux(UInt<1>("h1"), _addrS_5_temp_T_18, _addrS_5_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_5_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[0] <= addrS_5_temp_0 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[1] <= addrS_5_temp_1 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[2] <= addrS_5_temp_2 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[3] <= addrS_5_temp_3 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[4] <= addrS_5_temp_4 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[5] <= addrS_5_temp_5 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[6] <= addrS_5_temp_6 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[7] <= addrS_5_temp_7 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[8] <= addrS_5_temp_8 @[FFTEngine.scala 201:16]
    _addrS_5_WIRE[9] <= addrS_5_temp_9 @[FFTEngine.scala 201:16]
    node addrS_5_lo_lo = cat(_addrS_5_WIRE[1], _addrS_5_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_5_lo_hi_hi = cat(_addrS_5_WIRE[4], _addrS_5_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_5_lo_hi = cat(addrS_5_lo_hi_hi, _addrS_5_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_5_lo = cat(addrS_5_lo_hi, addrS_5_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_5_hi_lo = cat(_addrS_5_WIRE[6], _addrS_5_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_5_hi_hi_hi = cat(_addrS_5_WIRE[9], _addrS_5_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_5_hi_hi = cat(addrS_5_hi_hi_hi, _addrS_5_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_5_hi = cat(addrS_5_hi_hi, addrS_5_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_5_T = cat(addrS_5_hi, addrS_5_lo) @[FFTEngine.scala 201:23]
    addrS[5] <= _addrS_5_T @[FFTEngine.scala 341:22]
    node _addrT_5_temp_T = bits(addrTKernelPre[5], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_1 = bits(addrTKernelPre[5], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_5_temp_0 = mux(UInt<1>("h1"), _addrT_5_temp_T, _addrT_5_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_2 = bits(addrTKernelPre[5], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_3 = bits(addrTKernelPre[5], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_5_temp_1 = mux(UInt<1>("h1"), _addrT_5_temp_T_2, _addrT_5_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_4 = bits(addrTKernelPre[5], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_5 = bits(addrTKernelPre[5], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_5_temp_2 = mux(UInt<1>("h1"), _addrT_5_temp_T_4, _addrT_5_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_6 = bits(addrTKernelPre[5], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_7 = bits(addrTKernelPre[5], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_5_temp_3 = mux(UInt<1>("h1"), _addrT_5_temp_T_6, _addrT_5_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_8 = bits(addrTKernelPre[5], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_9 = bits(addrTKernelPre[5], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_5_temp_4 = mux(UInt<1>("h1"), _addrT_5_temp_T_8, _addrT_5_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_10 = bits(addrTKernelPre[5], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_11 = bits(addrTKernelPre[5], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_5_temp_5 = mux(UInt<1>("h1"), _addrT_5_temp_T_10, _addrT_5_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_12 = bits(addrTKernelPre[5], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_13 = bits(addrTKernelPre[5], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_5_temp_6 = mux(UInt<1>("h1"), _addrT_5_temp_T_12, _addrT_5_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_14 = bits(addrTKernelPre[5], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_15 = bits(addrTKernelPre[5], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_5_temp_7 = mux(UInt<1>("h1"), _addrT_5_temp_T_14, _addrT_5_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_16 = bits(addrTKernelPre[5], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_17 = bits(addrTKernelPre[5], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_5_temp_8 = mux(UInt<1>("h1"), _addrT_5_temp_T_16, _addrT_5_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_5_temp_T_18 = bits(addrTKernelPre[5], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_5_temp_T_19 = bits(addrTKernelPre[5], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_5_temp_9 = mux(UInt<1>("h1"), _addrT_5_temp_T_18, _addrT_5_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_5_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[0] <= addrT_5_temp_0 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[1] <= addrT_5_temp_1 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[2] <= addrT_5_temp_2 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[3] <= addrT_5_temp_3 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[4] <= addrT_5_temp_4 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[5] <= addrT_5_temp_5 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[6] <= addrT_5_temp_6 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[7] <= addrT_5_temp_7 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[8] <= addrT_5_temp_8 @[FFTEngine.scala 201:16]
    _addrT_5_WIRE[9] <= addrT_5_temp_9 @[FFTEngine.scala 201:16]
    node addrT_5_lo_lo = cat(_addrT_5_WIRE[1], _addrT_5_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_5_lo_hi_hi = cat(_addrT_5_WIRE[4], _addrT_5_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_5_lo_hi = cat(addrT_5_lo_hi_hi, _addrT_5_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_5_lo = cat(addrT_5_lo_hi, addrT_5_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_5_hi_lo = cat(_addrT_5_WIRE[6], _addrT_5_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_5_hi_hi_hi = cat(_addrT_5_WIRE[9], _addrT_5_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_5_hi_hi = cat(addrT_5_hi_hi_hi, _addrT_5_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_5_hi = cat(addrT_5_hi_hi, addrT_5_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_5_T = cat(addrT_5_hi, addrT_5_lo) @[FFTEngine.scala 201:23]
    addrT[5] <= _addrT_5_T @[FFTEngine.scala 342:22]
    node _addrS_6_temp_T = bits(addrSKernelPre[6], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_1 = bits(addrSKernelPre[6], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_6_temp_0 = mux(UInt<1>("h1"), _addrS_6_temp_T, _addrS_6_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_2 = bits(addrSKernelPre[6], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_3 = bits(addrSKernelPre[6], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_6_temp_1 = mux(UInt<1>("h1"), _addrS_6_temp_T_2, _addrS_6_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_4 = bits(addrSKernelPre[6], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_5 = bits(addrSKernelPre[6], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_6_temp_2 = mux(UInt<1>("h1"), _addrS_6_temp_T_4, _addrS_6_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_6 = bits(addrSKernelPre[6], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_7 = bits(addrSKernelPre[6], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_6_temp_3 = mux(UInt<1>("h1"), _addrS_6_temp_T_6, _addrS_6_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_8 = bits(addrSKernelPre[6], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_9 = bits(addrSKernelPre[6], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_6_temp_4 = mux(UInt<1>("h1"), _addrS_6_temp_T_8, _addrS_6_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_10 = bits(addrSKernelPre[6], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_11 = bits(addrSKernelPre[6], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_6_temp_5 = mux(UInt<1>("h1"), _addrS_6_temp_T_10, _addrS_6_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_12 = bits(addrSKernelPre[6], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_13 = bits(addrSKernelPre[6], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_6_temp_6 = mux(UInt<1>("h1"), _addrS_6_temp_T_12, _addrS_6_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_14 = bits(addrSKernelPre[6], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_15 = bits(addrSKernelPre[6], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_6_temp_7 = mux(UInt<1>("h1"), _addrS_6_temp_T_14, _addrS_6_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_16 = bits(addrSKernelPre[6], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_17 = bits(addrSKernelPre[6], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_6_temp_8 = mux(UInt<1>("h1"), _addrS_6_temp_T_16, _addrS_6_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_6_temp_T_18 = bits(addrSKernelPre[6], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_6_temp_T_19 = bits(addrSKernelPre[6], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_6_temp_9 = mux(UInt<1>("h1"), _addrS_6_temp_T_18, _addrS_6_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_6_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[0] <= addrS_6_temp_0 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[1] <= addrS_6_temp_1 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[2] <= addrS_6_temp_2 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[3] <= addrS_6_temp_3 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[4] <= addrS_6_temp_4 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[5] <= addrS_6_temp_5 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[6] <= addrS_6_temp_6 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[7] <= addrS_6_temp_7 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[8] <= addrS_6_temp_8 @[FFTEngine.scala 201:16]
    _addrS_6_WIRE[9] <= addrS_6_temp_9 @[FFTEngine.scala 201:16]
    node addrS_6_lo_lo = cat(_addrS_6_WIRE[1], _addrS_6_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_6_lo_hi_hi = cat(_addrS_6_WIRE[4], _addrS_6_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_6_lo_hi = cat(addrS_6_lo_hi_hi, _addrS_6_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_6_lo = cat(addrS_6_lo_hi, addrS_6_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_6_hi_lo = cat(_addrS_6_WIRE[6], _addrS_6_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_6_hi_hi_hi = cat(_addrS_6_WIRE[9], _addrS_6_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_6_hi_hi = cat(addrS_6_hi_hi_hi, _addrS_6_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_6_hi = cat(addrS_6_hi_hi, addrS_6_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_6_T = cat(addrS_6_hi, addrS_6_lo) @[FFTEngine.scala 201:23]
    addrS[6] <= _addrS_6_T @[FFTEngine.scala 341:22]
    node _addrT_6_temp_T = bits(addrTKernelPre[6], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_1 = bits(addrTKernelPre[6], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_6_temp_0 = mux(UInt<1>("h1"), _addrT_6_temp_T, _addrT_6_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_2 = bits(addrTKernelPre[6], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_3 = bits(addrTKernelPre[6], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_6_temp_1 = mux(UInt<1>("h1"), _addrT_6_temp_T_2, _addrT_6_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_4 = bits(addrTKernelPre[6], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_5 = bits(addrTKernelPre[6], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_6_temp_2 = mux(UInt<1>("h1"), _addrT_6_temp_T_4, _addrT_6_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_6 = bits(addrTKernelPre[6], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_7 = bits(addrTKernelPre[6], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_6_temp_3 = mux(UInt<1>("h1"), _addrT_6_temp_T_6, _addrT_6_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_8 = bits(addrTKernelPre[6], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_9 = bits(addrTKernelPre[6], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_6_temp_4 = mux(UInt<1>("h1"), _addrT_6_temp_T_8, _addrT_6_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_10 = bits(addrTKernelPre[6], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_11 = bits(addrTKernelPre[6], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_6_temp_5 = mux(UInt<1>("h1"), _addrT_6_temp_T_10, _addrT_6_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_12 = bits(addrTKernelPre[6], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_13 = bits(addrTKernelPre[6], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_6_temp_6 = mux(UInt<1>("h1"), _addrT_6_temp_T_12, _addrT_6_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_14 = bits(addrTKernelPre[6], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_15 = bits(addrTKernelPre[6], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_6_temp_7 = mux(UInt<1>("h1"), _addrT_6_temp_T_14, _addrT_6_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_16 = bits(addrTKernelPre[6], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_17 = bits(addrTKernelPre[6], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_6_temp_8 = mux(UInt<1>("h1"), _addrT_6_temp_T_16, _addrT_6_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_6_temp_T_18 = bits(addrTKernelPre[6], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_6_temp_T_19 = bits(addrTKernelPre[6], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_6_temp_9 = mux(UInt<1>("h1"), _addrT_6_temp_T_18, _addrT_6_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_6_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[0] <= addrT_6_temp_0 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[1] <= addrT_6_temp_1 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[2] <= addrT_6_temp_2 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[3] <= addrT_6_temp_3 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[4] <= addrT_6_temp_4 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[5] <= addrT_6_temp_5 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[6] <= addrT_6_temp_6 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[7] <= addrT_6_temp_7 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[8] <= addrT_6_temp_8 @[FFTEngine.scala 201:16]
    _addrT_6_WIRE[9] <= addrT_6_temp_9 @[FFTEngine.scala 201:16]
    node addrT_6_lo_lo = cat(_addrT_6_WIRE[1], _addrT_6_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_6_lo_hi_hi = cat(_addrT_6_WIRE[4], _addrT_6_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_6_lo_hi = cat(addrT_6_lo_hi_hi, _addrT_6_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_6_lo = cat(addrT_6_lo_hi, addrT_6_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_6_hi_lo = cat(_addrT_6_WIRE[6], _addrT_6_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_6_hi_hi_hi = cat(_addrT_6_WIRE[9], _addrT_6_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_6_hi_hi = cat(addrT_6_hi_hi_hi, _addrT_6_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_6_hi = cat(addrT_6_hi_hi, addrT_6_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_6_T = cat(addrT_6_hi, addrT_6_lo) @[FFTEngine.scala 201:23]
    addrT[6] <= _addrT_6_T @[FFTEngine.scala 342:22]
    node _addrS_7_temp_T = bits(addrSKernelPre[7], 9, 9) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_1 = bits(addrSKernelPre[7], 0, 0) @[FFTEngine.scala 200:55]
    node addrS_7_temp_0 = mux(UInt<1>("h1"), _addrS_7_temp_T, _addrS_7_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_2 = bits(addrSKernelPre[7], 8, 8) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_3 = bits(addrSKernelPre[7], 1, 1) @[FFTEngine.scala 200:55]
    node addrS_7_temp_1 = mux(UInt<1>("h1"), _addrS_7_temp_T_2, _addrS_7_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_4 = bits(addrSKernelPre[7], 7, 7) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_5 = bits(addrSKernelPre[7], 2, 2) @[FFTEngine.scala 200:55]
    node addrS_7_temp_2 = mux(UInt<1>("h1"), _addrS_7_temp_T_4, _addrS_7_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_6 = bits(addrSKernelPre[7], 6, 6) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_7 = bits(addrSKernelPre[7], 3, 3) @[FFTEngine.scala 200:55]
    node addrS_7_temp_3 = mux(UInt<1>("h1"), _addrS_7_temp_T_6, _addrS_7_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_8 = bits(addrSKernelPre[7], 5, 5) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_9 = bits(addrSKernelPre[7], 4, 4) @[FFTEngine.scala 200:55]
    node addrS_7_temp_4 = mux(UInt<1>("h1"), _addrS_7_temp_T_8, _addrS_7_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_10 = bits(addrSKernelPre[7], 4, 4) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_11 = bits(addrSKernelPre[7], 5, 5) @[FFTEngine.scala 200:55]
    node addrS_7_temp_5 = mux(UInt<1>("h1"), _addrS_7_temp_T_10, _addrS_7_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_12 = bits(addrSKernelPre[7], 3, 3) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_13 = bits(addrSKernelPre[7], 6, 6) @[FFTEngine.scala 200:55]
    node addrS_7_temp_6 = mux(UInt<1>("h1"), _addrS_7_temp_T_12, _addrS_7_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_14 = bits(addrSKernelPre[7], 2, 2) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_15 = bits(addrSKernelPre[7], 7, 7) @[FFTEngine.scala 200:55]
    node addrS_7_temp_7 = mux(UInt<1>("h1"), _addrS_7_temp_T_14, _addrS_7_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_16 = bits(addrSKernelPre[7], 1, 1) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_17 = bits(addrSKernelPre[7], 8, 8) @[FFTEngine.scala 200:55]
    node addrS_7_temp_8 = mux(UInt<1>("h1"), _addrS_7_temp_T_16, _addrS_7_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrS_7_temp_T_18 = bits(addrSKernelPre[7], 0, 0) @[FFTEngine.scala 200:34]
    node _addrS_7_temp_T_19 = bits(addrSKernelPre[7], 9, 9) @[FFTEngine.scala 200:55]
    node addrS_7_temp_9 = mux(UInt<1>("h1"), _addrS_7_temp_T_18, _addrS_7_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrS_7_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[0] <= addrS_7_temp_0 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[1] <= addrS_7_temp_1 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[2] <= addrS_7_temp_2 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[3] <= addrS_7_temp_3 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[4] <= addrS_7_temp_4 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[5] <= addrS_7_temp_5 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[6] <= addrS_7_temp_6 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[7] <= addrS_7_temp_7 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[8] <= addrS_7_temp_8 @[FFTEngine.scala 201:16]
    _addrS_7_WIRE[9] <= addrS_7_temp_9 @[FFTEngine.scala 201:16]
    node addrS_7_lo_lo = cat(_addrS_7_WIRE[1], _addrS_7_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrS_7_lo_hi_hi = cat(_addrS_7_WIRE[4], _addrS_7_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrS_7_lo_hi = cat(addrS_7_lo_hi_hi, _addrS_7_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrS_7_lo = cat(addrS_7_lo_hi, addrS_7_lo_lo) @[FFTEngine.scala 201:23]
    node addrS_7_hi_lo = cat(_addrS_7_WIRE[6], _addrS_7_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrS_7_hi_hi_hi = cat(_addrS_7_WIRE[9], _addrS_7_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrS_7_hi_hi = cat(addrS_7_hi_hi_hi, _addrS_7_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrS_7_hi = cat(addrS_7_hi_hi, addrS_7_hi_lo) @[FFTEngine.scala 201:23]
    node _addrS_7_T = cat(addrS_7_hi, addrS_7_lo) @[FFTEngine.scala 201:23]
    addrS[7] <= _addrS_7_T @[FFTEngine.scala 341:22]
    node _addrT_7_temp_T = bits(addrTKernelPre[7], 9, 9) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_1 = bits(addrTKernelPre[7], 0, 0) @[FFTEngine.scala 200:55]
    node addrT_7_temp_0 = mux(UInt<1>("h1"), _addrT_7_temp_T, _addrT_7_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_2 = bits(addrTKernelPre[7], 8, 8) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_3 = bits(addrTKernelPre[7], 1, 1) @[FFTEngine.scala 200:55]
    node addrT_7_temp_1 = mux(UInt<1>("h1"), _addrT_7_temp_T_2, _addrT_7_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_4 = bits(addrTKernelPre[7], 7, 7) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_5 = bits(addrTKernelPre[7], 2, 2) @[FFTEngine.scala 200:55]
    node addrT_7_temp_2 = mux(UInt<1>("h1"), _addrT_7_temp_T_4, _addrT_7_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_6 = bits(addrTKernelPre[7], 6, 6) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_7 = bits(addrTKernelPre[7], 3, 3) @[FFTEngine.scala 200:55]
    node addrT_7_temp_3 = mux(UInt<1>("h1"), _addrT_7_temp_T_6, _addrT_7_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_8 = bits(addrTKernelPre[7], 5, 5) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_9 = bits(addrTKernelPre[7], 4, 4) @[FFTEngine.scala 200:55]
    node addrT_7_temp_4 = mux(UInt<1>("h1"), _addrT_7_temp_T_8, _addrT_7_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_10 = bits(addrTKernelPre[7], 4, 4) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_11 = bits(addrTKernelPre[7], 5, 5) @[FFTEngine.scala 200:55]
    node addrT_7_temp_5 = mux(UInt<1>("h1"), _addrT_7_temp_T_10, _addrT_7_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_12 = bits(addrTKernelPre[7], 3, 3) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_13 = bits(addrTKernelPre[7], 6, 6) @[FFTEngine.scala 200:55]
    node addrT_7_temp_6 = mux(UInt<1>("h1"), _addrT_7_temp_T_12, _addrT_7_temp_T_13) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_14 = bits(addrTKernelPre[7], 2, 2) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_15 = bits(addrTKernelPre[7], 7, 7) @[FFTEngine.scala 200:55]
    node addrT_7_temp_7 = mux(UInt<1>("h1"), _addrT_7_temp_T_14, _addrT_7_temp_T_15) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_16 = bits(addrTKernelPre[7], 1, 1) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_17 = bits(addrTKernelPre[7], 8, 8) @[FFTEngine.scala 200:55]
    node addrT_7_temp_8 = mux(UInt<1>("h1"), _addrT_7_temp_T_16, _addrT_7_temp_T_17) @[FFTEngine.scala 200:26]
    node _addrT_7_temp_T_18 = bits(addrTKernelPre[7], 0, 0) @[FFTEngine.scala 200:34]
    node _addrT_7_temp_T_19 = bits(addrTKernelPre[7], 9, 9) @[FFTEngine.scala 200:55]
    node addrT_7_temp_9 = mux(UInt<1>("h1"), _addrT_7_temp_T_18, _addrT_7_temp_T_19) @[FFTEngine.scala 200:26]
    wire _addrT_7_WIRE : UInt<1>[10] @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[0] <= addrT_7_temp_0 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[1] <= addrT_7_temp_1 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[2] <= addrT_7_temp_2 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[3] <= addrT_7_temp_3 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[4] <= addrT_7_temp_4 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[5] <= addrT_7_temp_5 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[6] <= addrT_7_temp_6 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[7] <= addrT_7_temp_7 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[8] <= addrT_7_temp_8 @[FFTEngine.scala 201:16]
    _addrT_7_WIRE[9] <= addrT_7_temp_9 @[FFTEngine.scala 201:16]
    node addrT_7_lo_lo = cat(_addrT_7_WIRE[1], _addrT_7_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrT_7_lo_hi_hi = cat(_addrT_7_WIRE[4], _addrT_7_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrT_7_lo_hi = cat(addrT_7_lo_hi_hi, _addrT_7_WIRE[2]) @[FFTEngine.scala 201:23]
    node addrT_7_lo = cat(addrT_7_lo_hi, addrT_7_lo_lo) @[FFTEngine.scala 201:23]
    node addrT_7_hi_lo = cat(_addrT_7_WIRE[6], _addrT_7_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrT_7_hi_hi_hi = cat(_addrT_7_WIRE[9], _addrT_7_WIRE[8]) @[FFTEngine.scala 201:23]
    node addrT_7_hi_hi = cat(addrT_7_hi_hi_hi, _addrT_7_WIRE[7]) @[FFTEngine.scala 201:23]
    node addrT_7_hi = cat(addrT_7_hi_hi, addrT_7_hi_lo) @[FFTEngine.scala 201:23]
    node _addrT_7_T = cat(addrT_7_hi, addrT_7_lo) @[FFTEngine.scala 201:23]
    addrT[7] <= _addrT_7_T @[FFTEngine.scala 342:22]
    node sameAddr = eq(addrS[0], addrT[0]) @[FFTEngine.scala 346:29]
    node _addrSBankSelKernelPrePre_sum_T = dshr(addrS[0], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_1 = bits(_addrSBankSelKernelPrePre_sum_T, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_2 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_3 = tail(_addrSBankSelKernelPrePre_sum_T_2, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_4 = dshr(addrS[0], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_5 = bits(_addrSBankSelKernelPrePre_sum_T_4, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_6 = add(_addrSBankSelKernelPrePre_sum_T_3, _addrSBankSelKernelPrePre_sum_T_5) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_0_0 = tail(_addrSBankSelKernelPrePre_sum_T_6, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_7 = dshr(addrS[0], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_8 = bits(_addrSBankSelKernelPrePre_sum_T_7, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_9 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_8) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_10 = tail(_addrSBankSelKernelPrePre_sum_T_9, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_11 = dshr(addrS[0], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_12 = bits(_addrSBankSelKernelPrePre_sum_T_11, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_13 = add(_addrSBankSelKernelPrePre_sum_T_10, _addrSBankSelKernelPrePre_sum_T_12) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_0_1 = tail(_addrSBankSelKernelPrePre_sum_T_13, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_14 = dshr(addrS[0], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_15 = bits(_addrSBankSelKernelPrePre_sum_T_14, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_16 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_15) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_17 = tail(_addrSBankSelKernelPrePre_sum_T_16, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_18 = dshr(addrS[0], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_19 = bits(_addrSBankSelKernelPrePre_sum_T_18, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_20 = add(_addrSBankSelKernelPrePre_sum_T_17, _addrSBankSelKernelPrePre_sum_T_19) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_21 = tail(_addrSBankSelKernelPrePre_sum_T_20, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_22 = dshr(addrS[0], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_23 = bits(_addrSBankSelKernelPrePre_sum_T_22, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_24 = add(_addrSBankSelKernelPrePre_sum_T_21, _addrSBankSelKernelPrePre_sum_T_23) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_0_2 = tail(_addrSBankSelKernelPrePre_sum_T_24, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_25 = dshr(addrS[0], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_26 = bits(_addrSBankSelKernelPrePre_sum_T_25, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_27 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_26) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_28 = tail(_addrSBankSelKernelPrePre_sum_T_27, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_29 = dshr(addrS[0], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_30 = bits(_addrSBankSelKernelPrePre_sum_T_29, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_31 = add(_addrSBankSelKernelPrePre_sum_T_28, _addrSBankSelKernelPrePre_sum_T_30) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_32 = tail(_addrSBankSelKernelPrePre_sum_T_31, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_33 = dshr(addrS[0], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_34 = bits(_addrSBankSelKernelPrePre_sum_T_33, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_35 = add(_addrSBankSelKernelPrePre_sum_T_32, _addrSBankSelKernelPrePre_sum_T_34) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_0_3 = tail(_addrSBankSelKernelPrePre_sum_T_35, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_36 = dshr(addrS[1], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_37 = bits(_addrSBankSelKernelPrePre_sum_T_36, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_38 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_37) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_39 = tail(_addrSBankSelKernelPrePre_sum_T_38, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_40 = dshr(addrS[1], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_41 = bits(_addrSBankSelKernelPrePre_sum_T_40, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_42 = add(_addrSBankSelKernelPrePre_sum_T_39, _addrSBankSelKernelPrePre_sum_T_41) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_1_0 = tail(_addrSBankSelKernelPrePre_sum_T_42, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_43 = dshr(addrS[1], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_44 = bits(_addrSBankSelKernelPrePre_sum_T_43, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_45 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_44) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_46 = tail(_addrSBankSelKernelPrePre_sum_T_45, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_47 = dshr(addrS[1], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_48 = bits(_addrSBankSelKernelPrePre_sum_T_47, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_49 = add(_addrSBankSelKernelPrePre_sum_T_46, _addrSBankSelKernelPrePre_sum_T_48) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_1_1 = tail(_addrSBankSelKernelPrePre_sum_T_49, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_50 = dshr(addrS[1], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_51 = bits(_addrSBankSelKernelPrePre_sum_T_50, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_52 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_51) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_53 = tail(_addrSBankSelKernelPrePre_sum_T_52, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_54 = dshr(addrS[1], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_55 = bits(_addrSBankSelKernelPrePre_sum_T_54, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_56 = add(_addrSBankSelKernelPrePre_sum_T_53, _addrSBankSelKernelPrePre_sum_T_55) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_57 = tail(_addrSBankSelKernelPrePre_sum_T_56, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_58 = dshr(addrS[1], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_59 = bits(_addrSBankSelKernelPrePre_sum_T_58, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_60 = add(_addrSBankSelKernelPrePre_sum_T_57, _addrSBankSelKernelPrePre_sum_T_59) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_1_2 = tail(_addrSBankSelKernelPrePre_sum_T_60, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_61 = dshr(addrS[1], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_62 = bits(_addrSBankSelKernelPrePre_sum_T_61, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_63 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_62) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_64 = tail(_addrSBankSelKernelPrePre_sum_T_63, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_65 = dshr(addrS[1], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_66 = bits(_addrSBankSelKernelPrePre_sum_T_65, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_67 = add(_addrSBankSelKernelPrePre_sum_T_64, _addrSBankSelKernelPrePre_sum_T_66) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_68 = tail(_addrSBankSelKernelPrePre_sum_T_67, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_69 = dshr(addrS[1], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_70 = bits(_addrSBankSelKernelPrePre_sum_T_69, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_71 = add(_addrSBankSelKernelPrePre_sum_T_68, _addrSBankSelKernelPrePre_sum_T_70) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_1_3 = tail(_addrSBankSelKernelPrePre_sum_T_71, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_72 = dshr(addrS[2], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_73 = bits(_addrSBankSelKernelPrePre_sum_T_72, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_74 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_73) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_75 = tail(_addrSBankSelKernelPrePre_sum_T_74, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_76 = dshr(addrS[2], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_77 = bits(_addrSBankSelKernelPrePre_sum_T_76, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_78 = add(_addrSBankSelKernelPrePre_sum_T_75, _addrSBankSelKernelPrePre_sum_T_77) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_2_0 = tail(_addrSBankSelKernelPrePre_sum_T_78, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_79 = dshr(addrS[2], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_80 = bits(_addrSBankSelKernelPrePre_sum_T_79, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_81 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_80) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_82 = tail(_addrSBankSelKernelPrePre_sum_T_81, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_83 = dshr(addrS[2], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_84 = bits(_addrSBankSelKernelPrePre_sum_T_83, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_85 = add(_addrSBankSelKernelPrePre_sum_T_82, _addrSBankSelKernelPrePre_sum_T_84) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_2_1 = tail(_addrSBankSelKernelPrePre_sum_T_85, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_86 = dshr(addrS[2], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_87 = bits(_addrSBankSelKernelPrePre_sum_T_86, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_88 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_87) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_89 = tail(_addrSBankSelKernelPrePre_sum_T_88, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_90 = dshr(addrS[2], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_91 = bits(_addrSBankSelKernelPrePre_sum_T_90, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_92 = add(_addrSBankSelKernelPrePre_sum_T_89, _addrSBankSelKernelPrePre_sum_T_91) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_93 = tail(_addrSBankSelKernelPrePre_sum_T_92, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_94 = dshr(addrS[2], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_95 = bits(_addrSBankSelKernelPrePre_sum_T_94, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_96 = add(_addrSBankSelKernelPrePre_sum_T_93, _addrSBankSelKernelPrePre_sum_T_95) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_2_2 = tail(_addrSBankSelKernelPrePre_sum_T_96, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_97 = dshr(addrS[2], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_98 = bits(_addrSBankSelKernelPrePre_sum_T_97, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_99 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_98) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_100 = tail(_addrSBankSelKernelPrePre_sum_T_99, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_101 = dshr(addrS[2], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_102 = bits(_addrSBankSelKernelPrePre_sum_T_101, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_103 = add(_addrSBankSelKernelPrePre_sum_T_100, _addrSBankSelKernelPrePre_sum_T_102) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_104 = tail(_addrSBankSelKernelPrePre_sum_T_103, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_105 = dshr(addrS[2], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_106 = bits(_addrSBankSelKernelPrePre_sum_T_105, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_107 = add(_addrSBankSelKernelPrePre_sum_T_104, _addrSBankSelKernelPrePre_sum_T_106) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_2_3 = tail(_addrSBankSelKernelPrePre_sum_T_107, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_108 = dshr(addrS[3], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_109 = bits(_addrSBankSelKernelPrePre_sum_T_108, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_110 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_109) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_111 = tail(_addrSBankSelKernelPrePre_sum_T_110, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_112 = dshr(addrS[3], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_113 = bits(_addrSBankSelKernelPrePre_sum_T_112, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_114 = add(_addrSBankSelKernelPrePre_sum_T_111, _addrSBankSelKernelPrePre_sum_T_113) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_3_0 = tail(_addrSBankSelKernelPrePre_sum_T_114, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_115 = dshr(addrS[3], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_116 = bits(_addrSBankSelKernelPrePre_sum_T_115, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_117 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_116) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_118 = tail(_addrSBankSelKernelPrePre_sum_T_117, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_119 = dshr(addrS[3], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_120 = bits(_addrSBankSelKernelPrePre_sum_T_119, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_121 = add(_addrSBankSelKernelPrePre_sum_T_118, _addrSBankSelKernelPrePre_sum_T_120) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_3_1 = tail(_addrSBankSelKernelPrePre_sum_T_121, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_122 = dshr(addrS[3], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_123 = bits(_addrSBankSelKernelPrePre_sum_T_122, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_124 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_123) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_125 = tail(_addrSBankSelKernelPrePre_sum_T_124, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_126 = dshr(addrS[3], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_127 = bits(_addrSBankSelKernelPrePre_sum_T_126, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_128 = add(_addrSBankSelKernelPrePre_sum_T_125, _addrSBankSelKernelPrePre_sum_T_127) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_129 = tail(_addrSBankSelKernelPrePre_sum_T_128, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_130 = dshr(addrS[3], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_131 = bits(_addrSBankSelKernelPrePre_sum_T_130, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_132 = add(_addrSBankSelKernelPrePre_sum_T_129, _addrSBankSelKernelPrePre_sum_T_131) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_3_2 = tail(_addrSBankSelKernelPrePre_sum_T_132, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_133 = dshr(addrS[3], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_134 = bits(_addrSBankSelKernelPrePre_sum_T_133, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_135 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_134) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_136 = tail(_addrSBankSelKernelPrePre_sum_T_135, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_137 = dshr(addrS[3], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_138 = bits(_addrSBankSelKernelPrePre_sum_T_137, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_139 = add(_addrSBankSelKernelPrePre_sum_T_136, _addrSBankSelKernelPrePre_sum_T_138) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_140 = tail(_addrSBankSelKernelPrePre_sum_T_139, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_141 = dshr(addrS[3], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_142 = bits(_addrSBankSelKernelPrePre_sum_T_141, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_143 = add(_addrSBankSelKernelPrePre_sum_T_140, _addrSBankSelKernelPrePre_sum_T_142) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_3_3 = tail(_addrSBankSelKernelPrePre_sum_T_143, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_144 = dshr(addrS[4], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_145 = bits(_addrSBankSelKernelPrePre_sum_T_144, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_146 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_145) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_147 = tail(_addrSBankSelKernelPrePre_sum_T_146, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_148 = dshr(addrS[4], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_149 = bits(_addrSBankSelKernelPrePre_sum_T_148, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_150 = add(_addrSBankSelKernelPrePre_sum_T_147, _addrSBankSelKernelPrePre_sum_T_149) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_4_0 = tail(_addrSBankSelKernelPrePre_sum_T_150, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_151 = dshr(addrS[4], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_152 = bits(_addrSBankSelKernelPrePre_sum_T_151, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_153 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_152) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_154 = tail(_addrSBankSelKernelPrePre_sum_T_153, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_155 = dshr(addrS[4], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_156 = bits(_addrSBankSelKernelPrePre_sum_T_155, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_157 = add(_addrSBankSelKernelPrePre_sum_T_154, _addrSBankSelKernelPrePre_sum_T_156) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_4_1 = tail(_addrSBankSelKernelPrePre_sum_T_157, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_158 = dshr(addrS[4], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_159 = bits(_addrSBankSelKernelPrePre_sum_T_158, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_160 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_159) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_161 = tail(_addrSBankSelKernelPrePre_sum_T_160, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_162 = dshr(addrS[4], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_163 = bits(_addrSBankSelKernelPrePre_sum_T_162, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_164 = add(_addrSBankSelKernelPrePre_sum_T_161, _addrSBankSelKernelPrePre_sum_T_163) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_165 = tail(_addrSBankSelKernelPrePre_sum_T_164, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_166 = dshr(addrS[4], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_167 = bits(_addrSBankSelKernelPrePre_sum_T_166, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_168 = add(_addrSBankSelKernelPrePre_sum_T_165, _addrSBankSelKernelPrePre_sum_T_167) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_4_2 = tail(_addrSBankSelKernelPrePre_sum_T_168, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_169 = dshr(addrS[4], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_170 = bits(_addrSBankSelKernelPrePre_sum_T_169, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_171 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_170) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_172 = tail(_addrSBankSelKernelPrePre_sum_T_171, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_173 = dshr(addrS[4], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_174 = bits(_addrSBankSelKernelPrePre_sum_T_173, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_175 = add(_addrSBankSelKernelPrePre_sum_T_172, _addrSBankSelKernelPrePre_sum_T_174) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_176 = tail(_addrSBankSelKernelPrePre_sum_T_175, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_177 = dshr(addrS[4], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_178 = bits(_addrSBankSelKernelPrePre_sum_T_177, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_179 = add(_addrSBankSelKernelPrePre_sum_T_176, _addrSBankSelKernelPrePre_sum_T_178) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_4_3 = tail(_addrSBankSelKernelPrePre_sum_T_179, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_180 = dshr(addrS[5], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_181 = bits(_addrSBankSelKernelPrePre_sum_T_180, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_182 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_181) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_183 = tail(_addrSBankSelKernelPrePre_sum_T_182, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_184 = dshr(addrS[5], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_185 = bits(_addrSBankSelKernelPrePre_sum_T_184, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_186 = add(_addrSBankSelKernelPrePre_sum_T_183, _addrSBankSelKernelPrePre_sum_T_185) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_5_0 = tail(_addrSBankSelKernelPrePre_sum_T_186, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_187 = dshr(addrS[5], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_188 = bits(_addrSBankSelKernelPrePre_sum_T_187, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_189 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_188) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_190 = tail(_addrSBankSelKernelPrePre_sum_T_189, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_191 = dshr(addrS[5], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_192 = bits(_addrSBankSelKernelPrePre_sum_T_191, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_193 = add(_addrSBankSelKernelPrePre_sum_T_190, _addrSBankSelKernelPrePre_sum_T_192) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_5_1 = tail(_addrSBankSelKernelPrePre_sum_T_193, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_194 = dshr(addrS[5], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_195 = bits(_addrSBankSelKernelPrePre_sum_T_194, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_196 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_195) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_197 = tail(_addrSBankSelKernelPrePre_sum_T_196, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_198 = dshr(addrS[5], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_199 = bits(_addrSBankSelKernelPrePre_sum_T_198, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_200 = add(_addrSBankSelKernelPrePre_sum_T_197, _addrSBankSelKernelPrePre_sum_T_199) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_201 = tail(_addrSBankSelKernelPrePre_sum_T_200, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_202 = dshr(addrS[5], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_203 = bits(_addrSBankSelKernelPrePre_sum_T_202, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_204 = add(_addrSBankSelKernelPrePre_sum_T_201, _addrSBankSelKernelPrePre_sum_T_203) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_5_2 = tail(_addrSBankSelKernelPrePre_sum_T_204, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_205 = dshr(addrS[5], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_206 = bits(_addrSBankSelKernelPrePre_sum_T_205, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_207 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_206) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_208 = tail(_addrSBankSelKernelPrePre_sum_T_207, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_209 = dshr(addrS[5], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_210 = bits(_addrSBankSelKernelPrePre_sum_T_209, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_211 = add(_addrSBankSelKernelPrePre_sum_T_208, _addrSBankSelKernelPrePre_sum_T_210) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_212 = tail(_addrSBankSelKernelPrePre_sum_T_211, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_213 = dshr(addrS[5], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_214 = bits(_addrSBankSelKernelPrePre_sum_T_213, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_215 = add(_addrSBankSelKernelPrePre_sum_T_212, _addrSBankSelKernelPrePre_sum_T_214) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_5_3 = tail(_addrSBankSelKernelPrePre_sum_T_215, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_216 = dshr(addrS[6], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_217 = bits(_addrSBankSelKernelPrePre_sum_T_216, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_218 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_217) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_219 = tail(_addrSBankSelKernelPrePre_sum_T_218, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_220 = dshr(addrS[6], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_221 = bits(_addrSBankSelKernelPrePre_sum_T_220, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_222 = add(_addrSBankSelKernelPrePre_sum_T_219, _addrSBankSelKernelPrePre_sum_T_221) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_6_0 = tail(_addrSBankSelKernelPrePre_sum_T_222, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_223 = dshr(addrS[6], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_224 = bits(_addrSBankSelKernelPrePre_sum_T_223, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_225 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_224) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_226 = tail(_addrSBankSelKernelPrePre_sum_T_225, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_227 = dshr(addrS[6], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_228 = bits(_addrSBankSelKernelPrePre_sum_T_227, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_229 = add(_addrSBankSelKernelPrePre_sum_T_226, _addrSBankSelKernelPrePre_sum_T_228) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_6_1 = tail(_addrSBankSelKernelPrePre_sum_T_229, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_230 = dshr(addrS[6], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_231 = bits(_addrSBankSelKernelPrePre_sum_T_230, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_232 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_231) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_233 = tail(_addrSBankSelKernelPrePre_sum_T_232, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_234 = dshr(addrS[6], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_235 = bits(_addrSBankSelKernelPrePre_sum_T_234, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_236 = add(_addrSBankSelKernelPrePre_sum_T_233, _addrSBankSelKernelPrePre_sum_T_235) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_237 = tail(_addrSBankSelKernelPrePre_sum_T_236, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_238 = dshr(addrS[6], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_239 = bits(_addrSBankSelKernelPrePre_sum_T_238, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_240 = add(_addrSBankSelKernelPrePre_sum_T_237, _addrSBankSelKernelPrePre_sum_T_239) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_6_2 = tail(_addrSBankSelKernelPrePre_sum_T_240, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_241 = dshr(addrS[6], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_242 = bits(_addrSBankSelKernelPrePre_sum_T_241, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_243 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_242) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_244 = tail(_addrSBankSelKernelPrePre_sum_T_243, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_245 = dshr(addrS[6], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_246 = bits(_addrSBankSelKernelPrePre_sum_T_245, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_247 = add(_addrSBankSelKernelPrePre_sum_T_244, _addrSBankSelKernelPrePre_sum_T_246) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_248 = tail(_addrSBankSelKernelPrePre_sum_T_247, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_249 = dshr(addrS[6], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_250 = bits(_addrSBankSelKernelPrePre_sum_T_249, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_251 = add(_addrSBankSelKernelPrePre_sum_T_248, _addrSBankSelKernelPrePre_sum_T_250) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_6_3 = tail(_addrSBankSelKernelPrePre_sum_T_251, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_252 = dshr(addrS[7], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_253 = bits(_addrSBankSelKernelPrePre_sum_T_252, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_254 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_253) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_255 = tail(_addrSBankSelKernelPrePre_sum_T_254, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_256 = dshr(addrS[7], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_257 = bits(_addrSBankSelKernelPrePre_sum_T_256, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_258 = add(_addrSBankSelKernelPrePre_sum_T_255, _addrSBankSelKernelPrePre_sum_T_257) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_7_0 = tail(_addrSBankSelKernelPrePre_sum_T_258, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_259 = dshr(addrS[7], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_260 = bits(_addrSBankSelKernelPrePre_sum_T_259, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_261 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_260) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_262 = tail(_addrSBankSelKernelPrePre_sum_T_261, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_263 = dshr(addrS[7], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_264 = bits(_addrSBankSelKernelPrePre_sum_T_263, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_265 = add(_addrSBankSelKernelPrePre_sum_T_262, _addrSBankSelKernelPrePre_sum_T_264) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_7_1 = tail(_addrSBankSelKernelPrePre_sum_T_265, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_266 = dshr(addrS[7], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_267 = bits(_addrSBankSelKernelPrePre_sum_T_266, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_268 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_267) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_269 = tail(_addrSBankSelKernelPrePre_sum_T_268, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_270 = dshr(addrS[7], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_271 = bits(_addrSBankSelKernelPrePre_sum_T_270, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_272 = add(_addrSBankSelKernelPrePre_sum_T_269, _addrSBankSelKernelPrePre_sum_T_271) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_273 = tail(_addrSBankSelKernelPrePre_sum_T_272, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_274 = dshr(addrS[7], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_275 = bits(_addrSBankSelKernelPrePre_sum_T_274, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_276 = add(_addrSBankSelKernelPrePre_sum_T_273, _addrSBankSelKernelPrePre_sum_T_275) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_7_2 = tail(_addrSBankSelKernelPrePre_sum_T_276, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_277 = dshr(addrS[7], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_278 = bits(_addrSBankSelKernelPrePre_sum_T_277, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_279 = add(UInt<4>("h0"), _addrSBankSelKernelPrePre_sum_T_278) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_280 = tail(_addrSBankSelKernelPrePre_sum_T_279, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_281 = dshr(addrS[7], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_282 = bits(_addrSBankSelKernelPrePre_sum_T_281, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_283 = add(_addrSBankSelKernelPrePre_sum_T_280, _addrSBankSelKernelPrePre_sum_T_282) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_284 = tail(_addrSBankSelKernelPrePre_sum_T_283, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPrePre_sum_T_285 = dshr(addrS[7], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_286 = bits(_addrSBankSelKernelPrePre_sum_T_285, 0, 0) @[FFTEngine.scala 349:115]
    node _addrSBankSelKernelPrePre_sum_T_287 = add(_addrSBankSelKernelPrePre_sum_T_284, _addrSBankSelKernelPrePre_sum_T_286) @[FFTEngine.scala 349:107]
    node addrSBankSelKernelPrePre_7_3 = tail(_addrSBankSelKernelPrePre_sum_T_287, 1) @[FFTEngine.scala 349:107]
    node _addrSBankSelKernelPre_T = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_1 = add(_addrSBankSelKernelPre_T, addrSBankSelKernelPrePre_0_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_2 = tail(_addrSBankSelKernelPre_T_1, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_3 = shl(_addrSBankSelKernelPre_T_2, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_4 = add(_addrSBankSelKernelPre_T_3, addrSBankSelKernelPrePre_0_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_5 = tail(_addrSBankSelKernelPre_T_4, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_6 = shl(_addrSBankSelKernelPre_T_5, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_7 = add(_addrSBankSelKernelPre_T_6, addrSBankSelKernelPrePre_0_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_8 = tail(_addrSBankSelKernelPre_T_7, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_9 = shl(_addrSBankSelKernelPre_T_8, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_10 = add(_addrSBankSelKernelPre_T_9, addrSBankSelKernelPrePre_0_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_11 = tail(_addrSBankSelKernelPre_T_10, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_12 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_13 = add(_addrSBankSelKernelPre_T_12, addrSBankSelKernelPrePre_1_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_14 = tail(_addrSBankSelKernelPre_T_13, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_15 = shl(_addrSBankSelKernelPre_T_14, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_16 = add(_addrSBankSelKernelPre_T_15, addrSBankSelKernelPrePre_1_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_17 = tail(_addrSBankSelKernelPre_T_16, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_18 = shl(_addrSBankSelKernelPre_T_17, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_19 = add(_addrSBankSelKernelPre_T_18, addrSBankSelKernelPrePre_1_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_20 = tail(_addrSBankSelKernelPre_T_19, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_21 = shl(_addrSBankSelKernelPre_T_20, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_22 = add(_addrSBankSelKernelPre_T_21, addrSBankSelKernelPrePre_1_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_23 = tail(_addrSBankSelKernelPre_T_22, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_24 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_25 = add(_addrSBankSelKernelPre_T_24, addrSBankSelKernelPrePre_2_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_26 = tail(_addrSBankSelKernelPre_T_25, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_27 = shl(_addrSBankSelKernelPre_T_26, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_28 = add(_addrSBankSelKernelPre_T_27, addrSBankSelKernelPrePre_2_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_29 = tail(_addrSBankSelKernelPre_T_28, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_30 = shl(_addrSBankSelKernelPre_T_29, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_31 = add(_addrSBankSelKernelPre_T_30, addrSBankSelKernelPrePre_2_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_32 = tail(_addrSBankSelKernelPre_T_31, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_33 = shl(_addrSBankSelKernelPre_T_32, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_34 = add(_addrSBankSelKernelPre_T_33, addrSBankSelKernelPrePre_2_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_35 = tail(_addrSBankSelKernelPre_T_34, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_36 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_37 = add(_addrSBankSelKernelPre_T_36, addrSBankSelKernelPrePre_3_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_38 = tail(_addrSBankSelKernelPre_T_37, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_39 = shl(_addrSBankSelKernelPre_T_38, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_40 = add(_addrSBankSelKernelPre_T_39, addrSBankSelKernelPrePre_3_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_41 = tail(_addrSBankSelKernelPre_T_40, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_42 = shl(_addrSBankSelKernelPre_T_41, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_43 = add(_addrSBankSelKernelPre_T_42, addrSBankSelKernelPrePre_3_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_44 = tail(_addrSBankSelKernelPre_T_43, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_45 = shl(_addrSBankSelKernelPre_T_44, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_46 = add(_addrSBankSelKernelPre_T_45, addrSBankSelKernelPrePre_3_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_47 = tail(_addrSBankSelKernelPre_T_46, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_48 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_49 = add(_addrSBankSelKernelPre_T_48, addrSBankSelKernelPrePre_4_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_50 = tail(_addrSBankSelKernelPre_T_49, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_51 = shl(_addrSBankSelKernelPre_T_50, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_52 = add(_addrSBankSelKernelPre_T_51, addrSBankSelKernelPrePre_4_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_53 = tail(_addrSBankSelKernelPre_T_52, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_54 = shl(_addrSBankSelKernelPre_T_53, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_55 = add(_addrSBankSelKernelPre_T_54, addrSBankSelKernelPrePre_4_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_56 = tail(_addrSBankSelKernelPre_T_55, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_57 = shl(_addrSBankSelKernelPre_T_56, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_58 = add(_addrSBankSelKernelPre_T_57, addrSBankSelKernelPrePre_4_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_59 = tail(_addrSBankSelKernelPre_T_58, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_60 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_61 = add(_addrSBankSelKernelPre_T_60, addrSBankSelKernelPrePre_5_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_62 = tail(_addrSBankSelKernelPre_T_61, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_63 = shl(_addrSBankSelKernelPre_T_62, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_64 = add(_addrSBankSelKernelPre_T_63, addrSBankSelKernelPrePre_5_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_65 = tail(_addrSBankSelKernelPre_T_64, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_66 = shl(_addrSBankSelKernelPre_T_65, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_67 = add(_addrSBankSelKernelPre_T_66, addrSBankSelKernelPrePre_5_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_68 = tail(_addrSBankSelKernelPre_T_67, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_69 = shl(_addrSBankSelKernelPre_T_68, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_70 = add(_addrSBankSelKernelPre_T_69, addrSBankSelKernelPrePre_5_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_71 = tail(_addrSBankSelKernelPre_T_70, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_72 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_73 = add(_addrSBankSelKernelPre_T_72, addrSBankSelKernelPrePre_6_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_74 = tail(_addrSBankSelKernelPre_T_73, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_75 = shl(_addrSBankSelKernelPre_T_74, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_76 = add(_addrSBankSelKernelPre_T_75, addrSBankSelKernelPrePre_6_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_77 = tail(_addrSBankSelKernelPre_T_76, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_78 = shl(_addrSBankSelKernelPre_T_77, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_79 = add(_addrSBankSelKernelPre_T_78, addrSBankSelKernelPrePre_6_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_80 = tail(_addrSBankSelKernelPre_T_79, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_81 = shl(_addrSBankSelKernelPre_T_80, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_82 = add(_addrSBankSelKernelPre_T_81, addrSBankSelKernelPrePre_6_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_83 = tail(_addrSBankSelKernelPre_T_82, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_84 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_85 = add(_addrSBankSelKernelPre_T_84, addrSBankSelKernelPrePre_7_0) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_86 = tail(_addrSBankSelKernelPre_T_85, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_87 = shl(_addrSBankSelKernelPre_T_86, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_88 = add(_addrSBankSelKernelPre_T_87, addrSBankSelKernelPrePre_7_1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_89 = tail(_addrSBankSelKernelPre_T_88, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_90 = shl(_addrSBankSelKernelPre_T_89, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_91 = add(_addrSBankSelKernelPre_T_90, addrSBankSelKernelPrePre_7_2) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_92 = tail(_addrSBankSelKernelPre_T_91, 1) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_93 = shl(_addrSBankSelKernelPre_T_92, 1) @[FFTEngine.scala 355:138]
    node _addrSBankSelKernelPre_T_94 = add(_addrSBankSelKernelPre_T_93, addrSBankSelKernelPrePre_7_3) @[FFTEngine.scala 355:144]
    node _addrSBankSelKernelPre_T_95 = tail(_addrSBankSelKernelPre_T_94, 1) @[FFTEngine.scala 355:144]
    node addrSBankSelKernelPre_0 = bits(_addrSBankSelKernelPre_T_11, 3, 0) @[FFTEngine.scala 355:160]
    node addrSBankSelKernelPre_1 = bits(_addrSBankSelKernelPre_T_23, 3, 0) @[FFTEngine.scala 355:160]
    node addrSBankSelKernelPre_2 = bits(_addrSBankSelKernelPre_T_35, 3, 0) @[FFTEngine.scala 355:160]
    node addrSBankSelKernelPre_3 = bits(_addrSBankSelKernelPre_T_47, 3, 0) @[FFTEngine.scala 355:160]
    node addrSBankSelKernelPre_4 = bits(_addrSBankSelKernelPre_T_59, 3, 0) @[FFTEngine.scala 355:160]
    node addrSBankSelKernelPre_5 = bits(_addrSBankSelKernelPre_T_71, 3, 0) @[FFTEngine.scala 355:160]
    node addrSBankSelKernelPre_6 = bits(_addrSBankSelKernelPre_T_83, 3, 0) @[FFTEngine.scala 355:160]
    node addrSBankSelKernelPre_7 = bits(_addrSBankSelKernelPre_T_95, 3, 0) @[FFTEngine.scala 355:160]
    wire addrSBankSelKernel : UInt<4>[8] @[FFTEngine.scala 357:34]
    node _addrTBankSelKernelPrePre_sum_T = dshr(addrT[0], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_1 = bits(_addrTBankSelKernelPrePre_sum_T, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_2 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_3 = tail(_addrTBankSelKernelPrePre_sum_T_2, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_4 = dshr(addrT[0], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_5 = bits(_addrTBankSelKernelPrePre_sum_T_4, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_6 = add(_addrTBankSelKernelPrePre_sum_T_3, _addrTBankSelKernelPrePre_sum_T_5) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_0_0 = tail(_addrTBankSelKernelPrePre_sum_T_6, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_7 = dshr(addrT[0], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_8 = bits(_addrTBankSelKernelPrePre_sum_T_7, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_9 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_8) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_10 = tail(_addrTBankSelKernelPrePre_sum_T_9, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_11 = dshr(addrT[0], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_12 = bits(_addrTBankSelKernelPrePre_sum_T_11, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_13 = add(_addrTBankSelKernelPrePre_sum_T_10, _addrTBankSelKernelPrePre_sum_T_12) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_0_1 = tail(_addrTBankSelKernelPrePre_sum_T_13, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_14 = dshr(addrT[0], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_15 = bits(_addrTBankSelKernelPrePre_sum_T_14, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_16 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_15) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_17 = tail(_addrTBankSelKernelPrePre_sum_T_16, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_18 = dshr(addrT[0], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_19 = bits(_addrTBankSelKernelPrePre_sum_T_18, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_20 = add(_addrTBankSelKernelPrePre_sum_T_17, _addrTBankSelKernelPrePre_sum_T_19) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_21 = tail(_addrTBankSelKernelPrePre_sum_T_20, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_22 = dshr(addrT[0], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_23 = bits(_addrTBankSelKernelPrePre_sum_T_22, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_24 = add(_addrTBankSelKernelPrePre_sum_T_21, _addrTBankSelKernelPrePre_sum_T_23) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_0_2 = tail(_addrTBankSelKernelPrePre_sum_T_24, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_25 = dshr(addrT[0], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_26 = bits(_addrTBankSelKernelPrePre_sum_T_25, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_27 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_26) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_28 = tail(_addrTBankSelKernelPrePre_sum_T_27, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_29 = dshr(addrT[0], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_30 = bits(_addrTBankSelKernelPrePre_sum_T_29, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_31 = add(_addrTBankSelKernelPrePre_sum_T_28, _addrTBankSelKernelPrePre_sum_T_30) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_32 = tail(_addrTBankSelKernelPrePre_sum_T_31, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_33 = dshr(addrT[0], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_34 = bits(_addrTBankSelKernelPrePre_sum_T_33, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_35 = add(_addrTBankSelKernelPrePre_sum_T_32, _addrTBankSelKernelPrePre_sum_T_34) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_0_3 = tail(_addrTBankSelKernelPrePre_sum_T_35, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_36 = dshr(addrT[1], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_37 = bits(_addrTBankSelKernelPrePre_sum_T_36, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_38 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_37) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_39 = tail(_addrTBankSelKernelPrePre_sum_T_38, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_40 = dshr(addrT[1], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_41 = bits(_addrTBankSelKernelPrePre_sum_T_40, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_42 = add(_addrTBankSelKernelPrePre_sum_T_39, _addrTBankSelKernelPrePre_sum_T_41) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_1_0 = tail(_addrTBankSelKernelPrePre_sum_T_42, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_43 = dshr(addrT[1], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_44 = bits(_addrTBankSelKernelPrePre_sum_T_43, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_45 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_44) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_46 = tail(_addrTBankSelKernelPrePre_sum_T_45, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_47 = dshr(addrT[1], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_48 = bits(_addrTBankSelKernelPrePre_sum_T_47, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_49 = add(_addrTBankSelKernelPrePre_sum_T_46, _addrTBankSelKernelPrePre_sum_T_48) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_1_1 = tail(_addrTBankSelKernelPrePre_sum_T_49, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_50 = dshr(addrT[1], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_51 = bits(_addrTBankSelKernelPrePre_sum_T_50, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_52 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_51) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_53 = tail(_addrTBankSelKernelPrePre_sum_T_52, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_54 = dshr(addrT[1], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_55 = bits(_addrTBankSelKernelPrePre_sum_T_54, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_56 = add(_addrTBankSelKernelPrePre_sum_T_53, _addrTBankSelKernelPrePre_sum_T_55) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_57 = tail(_addrTBankSelKernelPrePre_sum_T_56, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_58 = dshr(addrT[1], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_59 = bits(_addrTBankSelKernelPrePre_sum_T_58, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_60 = add(_addrTBankSelKernelPrePre_sum_T_57, _addrTBankSelKernelPrePre_sum_T_59) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_1_2 = tail(_addrTBankSelKernelPrePre_sum_T_60, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_61 = dshr(addrT[1], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_62 = bits(_addrTBankSelKernelPrePre_sum_T_61, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_63 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_62) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_64 = tail(_addrTBankSelKernelPrePre_sum_T_63, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_65 = dshr(addrT[1], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_66 = bits(_addrTBankSelKernelPrePre_sum_T_65, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_67 = add(_addrTBankSelKernelPrePre_sum_T_64, _addrTBankSelKernelPrePre_sum_T_66) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_68 = tail(_addrTBankSelKernelPrePre_sum_T_67, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_69 = dshr(addrT[1], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_70 = bits(_addrTBankSelKernelPrePre_sum_T_69, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_71 = add(_addrTBankSelKernelPrePre_sum_T_68, _addrTBankSelKernelPrePre_sum_T_70) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_1_3 = tail(_addrTBankSelKernelPrePre_sum_T_71, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_72 = dshr(addrT[2], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_73 = bits(_addrTBankSelKernelPrePre_sum_T_72, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_74 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_73) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_75 = tail(_addrTBankSelKernelPrePre_sum_T_74, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_76 = dshr(addrT[2], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_77 = bits(_addrTBankSelKernelPrePre_sum_T_76, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_78 = add(_addrTBankSelKernelPrePre_sum_T_75, _addrTBankSelKernelPrePre_sum_T_77) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_2_0 = tail(_addrTBankSelKernelPrePre_sum_T_78, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_79 = dshr(addrT[2], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_80 = bits(_addrTBankSelKernelPrePre_sum_T_79, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_81 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_80) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_82 = tail(_addrTBankSelKernelPrePre_sum_T_81, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_83 = dshr(addrT[2], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_84 = bits(_addrTBankSelKernelPrePre_sum_T_83, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_85 = add(_addrTBankSelKernelPrePre_sum_T_82, _addrTBankSelKernelPrePre_sum_T_84) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_2_1 = tail(_addrTBankSelKernelPrePre_sum_T_85, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_86 = dshr(addrT[2], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_87 = bits(_addrTBankSelKernelPrePre_sum_T_86, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_88 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_87) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_89 = tail(_addrTBankSelKernelPrePre_sum_T_88, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_90 = dshr(addrT[2], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_91 = bits(_addrTBankSelKernelPrePre_sum_T_90, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_92 = add(_addrTBankSelKernelPrePre_sum_T_89, _addrTBankSelKernelPrePre_sum_T_91) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_93 = tail(_addrTBankSelKernelPrePre_sum_T_92, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_94 = dshr(addrT[2], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_95 = bits(_addrTBankSelKernelPrePre_sum_T_94, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_96 = add(_addrTBankSelKernelPrePre_sum_T_93, _addrTBankSelKernelPrePre_sum_T_95) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_2_2 = tail(_addrTBankSelKernelPrePre_sum_T_96, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_97 = dshr(addrT[2], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_98 = bits(_addrTBankSelKernelPrePre_sum_T_97, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_99 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_98) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_100 = tail(_addrTBankSelKernelPrePre_sum_T_99, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_101 = dshr(addrT[2], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_102 = bits(_addrTBankSelKernelPrePre_sum_T_101, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_103 = add(_addrTBankSelKernelPrePre_sum_T_100, _addrTBankSelKernelPrePre_sum_T_102) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_104 = tail(_addrTBankSelKernelPrePre_sum_T_103, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_105 = dshr(addrT[2], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_106 = bits(_addrTBankSelKernelPrePre_sum_T_105, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_107 = add(_addrTBankSelKernelPrePre_sum_T_104, _addrTBankSelKernelPrePre_sum_T_106) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_2_3 = tail(_addrTBankSelKernelPrePre_sum_T_107, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_108 = dshr(addrT[3], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_109 = bits(_addrTBankSelKernelPrePre_sum_T_108, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_110 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_109) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_111 = tail(_addrTBankSelKernelPrePre_sum_T_110, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_112 = dshr(addrT[3], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_113 = bits(_addrTBankSelKernelPrePre_sum_T_112, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_114 = add(_addrTBankSelKernelPrePre_sum_T_111, _addrTBankSelKernelPrePre_sum_T_113) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_3_0 = tail(_addrTBankSelKernelPrePre_sum_T_114, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_115 = dshr(addrT[3], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_116 = bits(_addrTBankSelKernelPrePre_sum_T_115, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_117 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_116) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_118 = tail(_addrTBankSelKernelPrePre_sum_T_117, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_119 = dshr(addrT[3], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_120 = bits(_addrTBankSelKernelPrePre_sum_T_119, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_121 = add(_addrTBankSelKernelPrePre_sum_T_118, _addrTBankSelKernelPrePre_sum_T_120) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_3_1 = tail(_addrTBankSelKernelPrePre_sum_T_121, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_122 = dshr(addrT[3], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_123 = bits(_addrTBankSelKernelPrePre_sum_T_122, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_124 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_123) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_125 = tail(_addrTBankSelKernelPrePre_sum_T_124, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_126 = dshr(addrT[3], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_127 = bits(_addrTBankSelKernelPrePre_sum_T_126, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_128 = add(_addrTBankSelKernelPrePre_sum_T_125, _addrTBankSelKernelPrePre_sum_T_127) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_129 = tail(_addrTBankSelKernelPrePre_sum_T_128, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_130 = dshr(addrT[3], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_131 = bits(_addrTBankSelKernelPrePre_sum_T_130, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_132 = add(_addrTBankSelKernelPrePre_sum_T_129, _addrTBankSelKernelPrePre_sum_T_131) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_3_2 = tail(_addrTBankSelKernelPrePre_sum_T_132, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_133 = dshr(addrT[3], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_134 = bits(_addrTBankSelKernelPrePre_sum_T_133, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_135 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_134) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_136 = tail(_addrTBankSelKernelPrePre_sum_T_135, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_137 = dshr(addrT[3], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_138 = bits(_addrTBankSelKernelPrePre_sum_T_137, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_139 = add(_addrTBankSelKernelPrePre_sum_T_136, _addrTBankSelKernelPrePre_sum_T_138) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_140 = tail(_addrTBankSelKernelPrePre_sum_T_139, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_141 = dshr(addrT[3], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_142 = bits(_addrTBankSelKernelPrePre_sum_T_141, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_143 = add(_addrTBankSelKernelPrePre_sum_T_140, _addrTBankSelKernelPrePre_sum_T_142) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_3_3 = tail(_addrTBankSelKernelPrePre_sum_T_143, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_144 = dshr(addrT[4], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_145 = bits(_addrTBankSelKernelPrePre_sum_T_144, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_146 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_145) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_147 = tail(_addrTBankSelKernelPrePre_sum_T_146, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_148 = dshr(addrT[4], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_149 = bits(_addrTBankSelKernelPrePre_sum_T_148, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_150 = add(_addrTBankSelKernelPrePre_sum_T_147, _addrTBankSelKernelPrePre_sum_T_149) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_4_0 = tail(_addrTBankSelKernelPrePre_sum_T_150, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_151 = dshr(addrT[4], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_152 = bits(_addrTBankSelKernelPrePre_sum_T_151, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_153 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_152) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_154 = tail(_addrTBankSelKernelPrePre_sum_T_153, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_155 = dshr(addrT[4], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_156 = bits(_addrTBankSelKernelPrePre_sum_T_155, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_157 = add(_addrTBankSelKernelPrePre_sum_T_154, _addrTBankSelKernelPrePre_sum_T_156) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_4_1 = tail(_addrTBankSelKernelPrePre_sum_T_157, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_158 = dshr(addrT[4], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_159 = bits(_addrTBankSelKernelPrePre_sum_T_158, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_160 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_159) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_161 = tail(_addrTBankSelKernelPrePre_sum_T_160, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_162 = dshr(addrT[4], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_163 = bits(_addrTBankSelKernelPrePre_sum_T_162, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_164 = add(_addrTBankSelKernelPrePre_sum_T_161, _addrTBankSelKernelPrePre_sum_T_163) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_165 = tail(_addrTBankSelKernelPrePre_sum_T_164, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_166 = dshr(addrT[4], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_167 = bits(_addrTBankSelKernelPrePre_sum_T_166, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_168 = add(_addrTBankSelKernelPrePre_sum_T_165, _addrTBankSelKernelPrePre_sum_T_167) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_4_2 = tail(_addrTBankSelKernelPrePre_sum_T_168, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_169 = dshr(addrT[4], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_170 = bits(_addrTBankSelKernelPrePre_sum_T_169, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_171 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_170) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_172 = tail(_addrTBankSelKernelPrePre_sum_T_171, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_173 = dshr(addrT[4], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_174 = bits(_addrTBankSelKernelPrePre_sum_T_173, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_175 = add(_addrTBankSelKernelPrePre_sum_T_172, _addrTBankSelKernelPrePre_sum_T_174) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_176 = tail(_addrTBankSelKernelPrePre_sum_T_175, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_177 = dshr(addrT[4], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_178 = bits(_addrTBankSelKernelPrePre_sum_T_177, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_179 = add(_addrTBankSelKernelPrePre_sum_T_176, _addrTBankSelKernelPrePre_sum_T_178) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_4_3 = tail(_addrTBankSelKernelPrePre_sum_T_179, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_180 = dshr(addrT[5], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_181 = bits(_addrTBankSelKernelPrePre_sum_T_180, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_182 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_181) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_183 = tail(_addrTBankSelKernelPrePre_sum_T_182, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_184 = dshr(addrT[5], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_185 = bits(_addrTBankSelKernelPrePre_sum_T_184, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_186 = add(_addrTBankSelKernelPrePre_sum_T_183, _addrTBankSelKernelPrePre_sum_T_185) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_5_0 = tail(_addrTBankSelKernelPrePre_sum_T_186, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_187 = dshr(addrT[5], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_188 = bits(_addrTBankSelKernelPrePre_sum_T_187, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_189 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_188) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_190 = tail(_addrTBankSelKernelPrePre_sum_T_189, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_191 = dshr(addrT[5], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_192 = bits(_addrTBankSelKernelPrePre_sum_T_191, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_193 = add(_addrTBankSelKernelPrePre_sum_T_190, _addrTBankSelKernelPrePre_sum_T_192) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_5_1 = tail(_addrTBankSelKernelPrePre_sum_T_193, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_194 = dshr(addrT[5], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_195 = bits(_addrTBankSelKernelPrePre_sum_T_194, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_196 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_195) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_197 = tail(_addrTBankSelKernelPrePre_sum_T_196, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_198 = dshr(addrT[5], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_199 = bits(_addrTBankSelKernelPrePre_sum_T_198, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_200 = add(_addrTBankSelKernelPrePre_sum_T_197, _addrTBankSelKernelPrePre_sum_T_199) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_201 = tail(_addrTBankSelKernelPrePre_sum_T_200, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_202 = dshr(addrT[5], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_203 = bits(_addrTBankSelKernelPrePre_sum_T_202, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_204 = add(_addrTBankSelKernelPrePre_sum_T_201, _addrTBankSelKernelPrePre_sum_T_203) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_5_2 = tail(_addrTBankSelKernelPrePre_sum_T_204, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_205 = dshr(addrT[5], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_206 = bits(_addrTBankSelKernelPrePre_sum_T_205, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_207 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_206) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_208 = tail(_addrTBankSelKernelPrePre_sum_T_207, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_209 = dshr(addrT[5], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_210 = bits(_addrTBankSelKernelPrePre_sum_T_209, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_211 = add(_addrTBankSelKernelPrePre_sum_T_208, _addrTBankSelKernelPrePre_sum_T_210) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_212 = tail(_addrTBankSelKernelPrePre_sum_T_211, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_213 = dshr(addrT[5], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_214 = bits(_addrTBankSelKernelPrePre_sum_T_213, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_215 = add(_addrTBankSelKernelPrePre_sum_T_212, _addrTBankSelKernelPrePre_sum_T_214) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_5_3 = tail(_addrTBankSelKernelPrePre_sum_T_215, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_216 = dshr(addrT[6], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_217 = bits(_addrTBankSelKernelPrePre_sum_T_216, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_218 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_217) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_219 = tail(_addrTBankSelKernelPrePre_sum_T_218, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_220 = dshr(addrT[6], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_221 = bits(_addrTBankSelKernelPrePre_sum_T_220, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_222 = add(_addrTBankSelKernelPrePre_sum_T_219, _addrTBankSelKernelPrePre_sum_T_221) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_6_0 = tail(_addrTBankSelKernelPrePre_sum_T_222, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_223 = dshr(addrT[6], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_224 = bits(_addrTBankSelKernelPrePre_sum_T_223, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_225 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_224) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_226 = tail(_addrTBankSelKernelPrePre_sum_T_225, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_227 = dshr(addrT[6], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_228 = bits(_addrTBankSelKernelPrePre_sum_T_227, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_229 = add(_addrTBankSelKernelPrePre_sum_T_226, _addrTBankSelKernelPrePre_sum_T_228) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_6_1 = tail(_addrTBankSelKernelPrePre_sum_T_229, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_230 = dshr(addrT[6], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_231 = bits(_addrTBankSelKernelPrePre_sum_T_230, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_232 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_231) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_233 = tail(_addrTBankSelKernelPrePre_sum_T_232, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_234 = dshr(addrT[6], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_235 = bits(_addrTBankSelKernelPrePre_sum_T_234, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_236 = add(_addrTBankSelKernelPrePre_sum_T_233, _addrTBankSelKernelPrePre_sum_T_235) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_237 = tail(_addrTBankSelKernelPrePre_sum_T_236, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_238 = dshr(addrT[6], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_239 = bits(_addrTBankSelKernelPrePre_sum_T_238, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_240 = add(_addrTBankSelKernelPrePre_sum_T_237, _addrTBankSelKernelPrePre_sum_T_239) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_6_2 = tail(_addrTBankSelKernelPrePre_sum_T_240, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_241 = dshr(addrT[6], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_242 = bits(_addrTBankSelKernelPrePre_sum_T_241, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_243 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_242) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_244 = tail(_addrTBankSelKernelPrePre_sum_T_243, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_245 = dshr(addrT[6], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_246 = bits(_addrTBankSelKernelPrePre_sum_T_245, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_247 = add(_addrTBankSelKernelPrePre_sum_T_244, _addrTBankSelKernelPrePre_sum_T_246) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_248 = tail(_addrTBankSelKernelPrePre_sum_T_247, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_249 = dshr(addrT[6], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_250 = bits(_addrTBankSelKernelPrePre_sum_T_249, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_251 = add(_addrTBankSelKernelPrePre_sum_T_248, _addrTBankSelKernelPrePre_sum_T_250) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_6_3 = tail(_addrTBankSelKernelPrePre_sum_T_251, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_252 = dshr(addrT[7], UInt<2>("h3")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_253 = bits(_addrTBankSelKernelPrePre_sum_T_252, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_254 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_253) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_255 = tail(_addrTBankSelKernelPrePre_sum_T_254, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_256 = dshr(addrT[7], UInt<3>("h7")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_257 = bits(_addrTBankSelKernelPrePre_sum_T_256, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_258 = add(_addrTBankSelKernelPrePre_sum_T_255, _addrTBankSelKernelPrePre_sum_T_257) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_7_0 = tail(_addrTBankSelKernelPrePre_sum_T_258, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_259 = dshr(addrT[7], UInt<2>("h2")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_260 = bits(_addrTBankSelKernelPrePre_sum_T_259, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_261 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_260) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_262 = tail(_addrTBankSelKernelPrePre_sum_T_261, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_263 = dshr(addrT[7], UInt<3>("h6")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_264 = bits(_addrTBankSelKernelPrePre_sum_T_263, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_265 = add(_addrTBankSelKernelPrePre_sum_T_262, _addrTBankSelKernelPrePre_sum_T_264) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_7_1 = tail(_addrTBankSelKernelPrePre_sum_T_265, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_266 = dshr(addrT[7], UInt<1>("h1")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_267 = bits(_addrTBankSelKernelPrePre_sum_T_266, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_268 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_267) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_269 = tail(_addrTBankSelKernelPrePre_sum_T_268, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_270 = dshr(addrT[7], UInt<3>("h5")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_271 = bits(_addrTBankSelKernelPrePre_sum_T_270, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_272 = add(_addrTBankSelKernelPrePre_sum_T_269, _addrTBankSelKernelPrePre_sum_T_271) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_273 = tail(_addrTBankSelKernelPrePre_sum_T_272, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_274 = dshr(addrT[7], UInt<4>("h9")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_275 = bits(_addrTBankSelKernelPrePre_sum_T_274, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_276 = add(_addrTBankSelKernelPrePre_sum_T_273, _addrTBankSelKernelPrePre_sum_T_275) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_7_2 = tail(_addrTBankSelKernelPrePre_sum_T_276, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_277 = dshr(addrT[7], UInt<1>("h0")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_278 = bits(_addrTBankSelKernelPrePre_sum_T_277, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_279 = add(UInt<4>("h0"), _addrTBankSelKernelPrePre_sum_T_278) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_280 = tail(_addrTBankSelKernelPrePre_sum_T_279, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_281 = dshr(addrT[7], UInt<3>("h4")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_282 = bits(_addrTBankSelKernelPrePre_sum_T_281, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_283 = add(_addrTBankSelKernelPrePre_sum_T_280, _addrTBankSelKernelPrePre_sum_T_282) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_284 = tail(_addrTBankSelKernelPrePre_sum_T_283, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPrePre_sum_T_285 = dshr(addrT[7], UInt<4>("h8")) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_286 = bits(_addrTBankSelKernelPrePre_sum_T_285, 0, 0) @[FFTEngine.scala 349:115]
    node _addrTBankSelKernelPrePre_sum_T_287 = add(_addrTBankSelKernelPrePre_sum_T_284, _addrTBankSelKernelPrePre_sum_T_286) @[FFTEngine.scala 349:107]
    node addrTBankSelKernelPrePre_7_3 = tail(_addrTBankSelKernelPrePre_sum_T_287, 1) @[FFTEngine.scala 349:107]
    node _addrTBankSelKernelPre_T = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_1 = add(_addrTBankSelKernelPre_T, addrTBankSelKernelPrePre_0_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_2 = tail(_addrTBankSelKernelPre_T_1, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_3 = shl(_addrTBankSelKernelPre_T_2, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_4 = add(_addrTBankSelKernelPre_T_3, addrTBankSelKernelPrePre_0_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_5 = tail(_addrTBankSelKernelPre_T_4, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_6 = shl(_addrTBankSelKernelPre_T_5, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_7 = add(_addrTBankSelKernelPre_T_6, addrTBankSelKernelPrePre_0_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_8 = tail(_addrTBankSelKernelPre_T_7, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_9 = shl(_addrTBankSelKernelPre_T_8, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_10 = add(_addrTBankSelKernelPre_T_9, addrTBankSelKernelPrePre_0_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_11 = tail(_addrTBankSelKernelPre_T_10, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_12 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_13 = add(_addrTBankSelKernelPre_T_12, addrTBankSelKernelPrePre_1_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_14 = tail(_addrTBankSelKernelPre_T_13, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_15 = shl(_addrTBankSelKernelPre_T_14, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_16 = add(_addrTBankSelKernelPre_T_15, addrTBankSelKernelPrePre_1_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_17 = tail(_addrTBankSelKernelPre_T_16, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_18 = shl(_addrTBankSelKernelPre_T_17, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_19 = add(_addrTBankSelKernelPre_T_18, addrTBankSelKernelPrePre_1_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_20 = tail(_addrTBankSelKernelPre_T_19, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_21 = shl(_addrTBankSelKernelPre_T_20, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_22 = add(_addrTBankSelKernelPre_T_21, addrTBankSelKernelPrePre_1_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_23 = tail(_addrTBankSelKernelPre_T_22, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_24 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_25 = add(_addrTBankSelKernelPre_T_24, addrTBankSelKernelPrePre_2_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_26 = tail(_addrTBankSelKernelPre_T_25, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_27 = shl(_addrTBankSelKernelPre_T_26, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_28 = add(_addrTBankSelKernelPre_T_27, addrTBankSelKernelPrePre_2_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_29 = tail(_addrTBankSelKernelPre_T_28, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_30 = shl(_addrTBankSelKernelPre_T_29, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_31 = add(_addrTBankSelKernelPre_T_30, addrTBankSelKernelPrePre_2_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_32 = tail(_addrTBankSelKernelPre_T_31, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_33 = shl(_addrTBankSelKernelPre_T_32, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_34 = add(_addrTBankSelKernelPre_T_33, addrTBankSelKernelPrePre_2_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_35 = tail(_addrTBankSelKernelPre_T_34, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_36 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_37 = add(_addrTBankSelKernelPre_T_36, addrTBankSelKernelPrePre_3_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_38 = tail(_addrTBankSelKernelPre_T_37, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_39 = shl(_addrTBankSelKernelPre_T_38, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_40 = add(_addrTBankSelKernelPre_T_39, addrTBankSelKernelPrePre_3_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_41 = tail(_addrTBankSelKernelPre_T_40, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_42 = shl(_addrTBankSelKernelPre_T_41, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_43 = add(_addrTBankSelKernelPre_T_42, addrTBankSelKernelPrePre_3_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_44 = tail(_addrTBankSelKernelPre_T_43, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_45 = shl(_addrTBankSelKernelPre_T_44, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_46 = add(_addrTBankSelKernelPre_T_45, addrTBankSelKernelPrePre_3_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_47 = tail(_addrTBankSelKernelPre_T_46, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_48 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_49 = add(_addrTBankSelKernelPre_T_48, addrTBankSelKernelPrePre_4_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_50 = tail(_addrTBankSelKernelPre_T_49, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_51 = shl(_addrTBankSelKernelPre_T_50, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_52 = add(_addrTBankSelKernelPre_T_51, addrTBankSelKernelPrePre_4_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_53 = tail(_addrTBankSelKernelPre_T_52, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_54 = shl(_addrTBankSelKernelPre_T_53, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_55 = add(_addrTBankSelKernelPre_T_54, addrTBankSelKernelPrePre_4_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_56 = tail(_addrTBankSelKernelPre_T_55, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_57 = shl(_addrTBankSelKernelPre_T_56, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_58 = add(_addrTBankSelKernelPre_T_57, addrTBankSelKernelPrePre_4_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_59 = tail(_addrTBankSelKernelPre_T_58, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_60 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_61 = add(_addrTBankSelKernelPre_T_60, addrTBankSelKernelPrePre_5_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_62 = tail(_addrTBankSelKernelPre_T_61, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_63 = shl(_addrTBankSelKernelPre_T_62, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_64 = add(_addrTBankSelKernelPre_T_63, addrTBankSelKernelPrePre_5_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_65 = tail(_addrTBankSelKernelPre_T_64, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_66 = shl(_addrTBankSelKernelPre_T_65, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_67 = add(_addrTBankSelKernelPre_T_66, addrTBankSelKernelPrePre_5_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_68 = tail(_addrTBankSelKernelPre_T_67, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_69 = shl(_addrTBankSelKernelPre_T_68, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_70 = add(_addrTBankSelKernelPre_T_69, addrTBankSelKernelPrePre_5_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_71 = tail(_addrTBankSelKernelPre_T_70, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_72 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_73 = add(_addrTBankSelKernelPre_T_72, addrTBankSelKernelPrePre_6_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_74 = tail(_addrTBankSelKernelPre_T_73, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_75 = shl(_addrTBankSelKernelPre_T_74, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_76 = add(_addrTBankSelKernelPre_T_75, addrTBankSelKernelPrePre_6_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_77 = tail(_addrTBankSelKernelPre_T_76, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_78 = shl(_addrTBankSelKernelPre_T_77, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_79 = add(_addrTBankSelKernelPre_T_78, addrTBankSelKernelPrePre_6_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_80 = tail(_addrTBankSelKernelPre_T_79, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_81 = shl(_addrTBankSelKernelPre_T_80, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_82 = add(_addrTBankSelKernelPre_T_81, addrTBankSelKernelPrePre_6_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_83 = tail(_addrTBankSelKernelPre_T_82, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_84 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_85 = add(_addrTBankSelKernelPre_T_84, addrTBankSelKernelPrePre_7_0) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_86 = tail(_addrTBankSelKernelPre_T_85, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_87 = shl(_addrTBankSelKernelPre_T_86, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_88 = add(_addrTBankSelKernelPre_T_87, addrTBankSelKernelPrePre_7_1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_89 = tail(_addrTBankSelKernelPre_T_88, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_90 = shl(_addrTBankSelKernelPre_T_89, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_91 = add(_addrTBankSelKernelPre_T_90, addrTBankSelKernelPrePre_7_2) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_92 = tail(_addrTBankSelKernelPre_T_91, 1) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_93 = shl(_addrTBankSelKernelPre_T_92, 1) @[FFTEngine.scala 361:138]
    node _addrTBankSelKernelPre_T_94 = add(_addrTBankSelKernelPre_T_93, addrTBankSelKernelPrePre_7_3) @[FFTEngine.scala 361:144]
    node _addrTBankSelKernelPre_T_95 = tail(_addrTBankSelKernelPre_T_94, 1) @[FFTEngine.scala 361:144]
    node addrTBankSelKernelPre_0 = bits(_addrTBankSelKernelPre_T_11, 3, 0) @[FFTEngine.scala 361:160]
    node addrTBankSelKernelPre_1 = bits(_addrTBankSelKernelPre_T_23, 3, 0) @[FFTEngine.scala 361:160]
    node addrTBankSelKernelPre_2 = bits(_addrTBankSelKernelPre_T_35, 3, 0) @[FFTEngine.scala 361:160]
    node addrTBankSelKernelPre_3 = bits(_addrTBankSelKernelPre_T_47, 3, 0) @[FFTEngine.scala 361:160]
    node addrTBankSelKernelPre_4 = bits(_addrTBankSelKernelPre_T_59, 3, 0) @[FFTEngine.scala 361:160]
    node addrTBankSelKernelPre_5 = bits(_addrTBankSelKernelPre_T_71, 3, 0) @[FFTEngine.scala 361:160]
    node addrTBankSelKernelPre_6 = bits(_addrTBankSelKernelPre_T_83, 3, 0) @[FFTEngine.scala 361:160]
    node addrTBankSelKernelPre_7 = bits(_addrTBankSelKernelPre_T_95, 3, 0) @[FFTEngine.scala 361:160]
    wire addrTBankSelKernel : UInt<4>[8] @[FFTEngine.scala 363:34]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[0] <= addrSBankSelKernelPre_0 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[0] <= addrTBankSelKernelPre_0 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[0] <= UInt<4>("h0") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[0] <= UInt<4>("h1") @[FFTEngine.scala 371:35]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[1] <= addrSBankSelKernelPre_1 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[1] <= addrTBankSelKernelPre_1 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[1] <= UInt<4>("h2") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[1] <= UInt<4>("h3") @[FFTEngine.scala 371:35]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[2] <= addrSBankSelKernelPre_2 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[2] <= addrTBankSelKernelPre_2 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[2] <= UInt<4>("h4") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[2] <= UInt<4>("h5") @[FFTEngine.scala 371:35]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[3] <= addrSBankSelKernelPre_3 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[3] <= addrTBankSelKernelPre_3 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[3] <= UInt<4>("h6") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[3] <= UInt<4>("h7") @[FFTEngine.scala 371:35]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[4] <= addrSBankSelKernelPre_4 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[4] <= addrTBankSelKernelPre_4 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[4] <= UInt<4>("h8") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[4] <= UInt<4>("h9") @[FFTEngine.scala 371:35]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[5] <= addrSBankSelKernelPre_5 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[5] <= addrTBankSelKernelPre_5 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[5] <= UInt<4>("ha") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[5] <= UInt<4>("hb") @[FFTEngine.scala 371:35]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[6] <= addrSBankSelKernelPre_6 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[6] <= addrTBankSelKernelPre_6 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[6] <= UInt<4>("hc") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[6] <= UInt<4>("hd") @[FFTEngine.scala 371:35]
    when kernelState : @[FFTEngine.scala 366:27]
      addrSBankSelKernel[7] <= addrSBankSelKernelPre_7 @[FFTEngine.scala 367:35]
      addrTBankSelKernel[7] <= addrTBankSelKernelPre_7 @[FFTEngine.scala 368:35]
    else :
      addrSBankSelKernel[7] <= UInt<4>("he") @[FFTEngine.scala 370:35]
      addrTBankSelKernel[7] <= UInt<4>("hf") @[FFTEngine.scala 371:35]
    wire addrSBankSelProc : UInt[8] @[FFTEngine.scala 375:32]
    wire addrTBankSelProc : UInt[8] @[FFTEngine.scala 376:32]
    wire addrSBankSelProcPre : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T = bits(addrS[0], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_1 = bits(addrS[0], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_2 = xor(_addrSBankSelProcPre_0_T, _addrSBankSelProcPre_0_T_1) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre[0] <= _addrSBankSelProcPre_0_T_2 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T = bits(addrT[0], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_1 = bits(addrT[0], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_2 = xor(_addrTBankSelProcPre_0_T, _addrTBankSelProcPre_0_T_1) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre[0] <= _addrTBankSelProcPre_0_T_2 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T = bits(addrS[0], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_1 = bits(addrS[0], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_2 = xor(_addrSBankSelProcPre_1_T, _addrSBankSelProcPre_1_T_1) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre[1] <= _addrSBankSelProcPre_1_T_2 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T = bits(addrT[0], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_1 = bits(addrT[0], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_2 = xor(_addrTBankSelProcPre_1_T, _addrTBankSelProcPre_1_T_1) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre[1] <= _addrTBankSelProcPre_1_T_2 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T = bits(addrS[0], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_1 = bits(addrS[0], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_2 = xor(_addrSBankSelProcPre_2_T, _addrSBankSelProcPre_2_T_1) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre[2] <= _addrSBankSelProcPre_2_T_2 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T = bits(addrT[0], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_1 = bits(addrT[0], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_2 = xor(_addrTBankSelProcPre_2_T, _addrTBankSelProcPre_2_T_1) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre[2] <= _addrTBankSelProcPre_2_T_2 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T = bits(addrS[0], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_1 = bits(addrS[0], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_2 = xor(_addrSBankSelProcPre_3_T, _addrSBankSelProcPre_3_T_1) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre[3] <= _addrSBankSelProcPre_3_T_2 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T = bits(addrT[0], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_1 = bits(addrT[0], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_2 = xor(_addrTBankSelProcPre_3_T, _addrTBankSelProcPre_3_T_1) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre[3] <= _addrTBankSelProcPre_3_T_2 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_0_T = cat(addrSBankSelProcPre[0], addrSBankSelProcPre[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_0_T_1 = cat(_addrSBankSelProc_0_T, addrSBankSelProcPre[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_0_T_2 = cat(_addrSBankSelProc_0_T_1, addrSBankSelProcPre[3]) @[Cat.scala 33:92]
    addrSBankSelProc[0] <= _addrSBankSelProc_0_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_0_T = cat(addrTBankSelProcPre[0], addrTBankSelProcPre[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_0_T_1 = cat(_addrTBankSelProc_0_T, addrTBankSelProcPre[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_0_T_2 = cat(_addrTBankSelProc_0_T_1, addrTBankSelProcPre[3]) @[Cat.scala 33:92]
    addrTBankSelProc[0] <= _addrTBankSelProc_0_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelProcPre_1 : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre_1 : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T_3 = bits(addrS[1], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_4 = bits(addrS[1], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_5 = xor(_addrSBankSelProcPre_0_T_3, _addrSBankSelProcPre_0_T_4) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_1[0] <= _addrSBankSelProcPre_0_T_5 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T_3 = bits(addrT[1], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_4 = bits(addrT[1], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_5 = xor(_addrTBankSelProcPre_0_T_3, _addrTBankSelProcPre_0_T_4) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_1[0] <= _addrTBankSelProcPre_0_T_5 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T_3 = bits(addrS[1], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_4 = bits(addrS[1], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_5 = xor(_addrSBankSelProcPre_1_T_3, _addrSBankSelProcPre_1_T_4) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_1[1] <= _addrSBankSelProcPre_1_T_5 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T_3 = bits(addrT[1], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_4 = bits(addrT[1], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_5 = xor(_addrTBankSelProcPre_1_T_3, _addrTBankSelProcPre_1_T_4) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_1[1] <= _addrTBankSelProcPre_1_T_5 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T_3 = bits(addrS[1], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_4 = bits(addrS[1], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_5 = xor(_addrSBankSelProcPre_2_T_3, _addrSBankSelProcPre_2_T_4) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_1[2] <= _addrSBankSelProcPre_2_T_5 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T_3 = bits(addrT[1], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_4 = bits(addrT[1], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_5 = xor(_addrTBankSelProcPre_2_T_3, _addrTBankSelProcPre_2_T_4) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_1[2] <= _addrTBankSelProcPre_2_T_5 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T_3 = bits(addrS[1], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_4 = bits(addrS[1], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_5 = xor(_addrSBankSelProcPre_3_T_3, _addrSBankSelProcPre_3_T_4) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_1[3] <= _addrSBankSelProcPre_3_T_5 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T_3 = bits(addrT[1], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_4 = bits(addrT[1], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_5 = xor(_addrTBankSelProcPre_3_T_3, _addrTBankSelProcPre_3_T_4) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_1[3] <= _addrTBankSelProcPre_3_T_5 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_1_T = cat(addrSBankSelProcPre_1[0], addrSBankSelProcPre_1[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_1_T_1 = cat(_addrSBankSelProc_1_T, addrSBankSelProcPre_1[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_1_T_2 = cat(_addrSBankSelProc_1_T_1, addrSBankSelProcPre_1[3]) @[Cat.scala 33:92]
    addrSBankSelProc[1] <= _addrSBankSelProc_1_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_1_T = cat(addrTBankSelProcPre_1[0], addrTBankSelProcPre_1[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_1_T_1 = cat(_addrTBankSelProc_1_T, addrTBankSelProcPre_1[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_1_T_2 = cat(_addrTBankSelProc_1_T_1, addrTBankSelProcPre_1[3]) @[Cat.scala 33:92]
    addrTBankSelProc[1] <= _addrTBankSelProc_1_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelProcPre_2 : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre_2 : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T_6 = bits(addrS[2], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_7 = bits(addrS[2], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_8 = xor(_addrSBankSelProcPre_0_T_6, _addrSBankSelProcPre_0_T_7) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_2[0] <= _addrSBankSelProcPre_0_T_8 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T_6 = bits(addrT[2], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_7 = bits(addrT[2], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_8 = xor(_addrTBankSelProcPre_0_T_6, _addrTBankSelProcPre_0_T_7) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_2[0] <= _addrTBankSelProcPre_0_T_8 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T_6 = bits(addrS[2], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_7 = bits(addrS[2], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_8 = xor(_addrSBankSelProcPre_1_T_6, _addrSBankSelProcPre_1_T_7) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_2[1] <= _addrSBankSelProcPre_1_T_8 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T_6 = bits(addrT[2], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_7 = bits(addrT[2], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_8 = xor(_addrTBankSelProcPre_1_T_6, _addrTBankSelProcPre_1_T_7) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_2[1] <= _addrTBankSelProcPre_1_T_8 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T_6 = bits(addrS[2], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_7 = bits(addrS[2], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_8 = xor(_addrSBankSelProcPre_2_T_6, _addrSBankSelProcPre_2_T_7) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_2[2] <= _addrSBankSelProcPre_2_T_8 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T_6 = bits(addrT[2], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_7 = bits(addrT[2], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_8 = xor(_addrTBankSelProcPre_2_T_6, _addrTBankSelProcPre_2_T_7) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_2[2] <= _addrTBankSelProcPre_2_T_8 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T_6 = bits(addrS[2], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_7 = bits(addrS[2], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_8 = xor(_addrSBankSelProcPre_3_T_6, _addrSBankSelProcPre_3_T_7) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_2[3] <= _addrSBankSelProcPre_3_T_8 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T_6 = bits(addrT[2], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_7 = bits(addrT[2], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_8 = xor(_addrTBankSelProcPre_3_T_6, _addrTBankSelProcPre_3_T_7) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_2[3] <= _addrTBankSelProcPre_3_T_8 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_2_T = cat(addrSBankSelProcPre_2[0], addrSBankSelProcPre_2[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_2_T_1 = cat(_addrSBankSelProc_2_T, addrSBankSelProcPre_2[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_2_T_2 = cat(_addrSBankSelProc_2_T_1, addrSBankSelProcPre_2[3]) @[Cat.scala 33:92]
    addrSBankSelProc[2] <= _addrSBankSelProc_2_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_2_T = cat(addrTBankSelProcPre_2[0], addrTBankSelProcPre_2[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_2_T_1 = cat(_addrTBankSelProc_2_T, addrTBankSelProcPre_2[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_2_T_2 = cat(_addrTBankSelProc_2_T_1, addrTBankSelProcPre_2[3]) @[Cat.scala 33:92]
    addrTBankSelProc[2] <= _addrTBankSelProc_2_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelProcPre_3 : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre_3 : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T_9 = bits(addrS[3], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_10 = bits(addrS[3], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_11 = xor(_addrSBankSelProcPre_0_T_9, _addrSBankSelProcPre_0_T_10) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_3[0] <= _addrSBankSelProcPre_0_T_11 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T_9 = bits(addrT[3], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_10 = bits(addrT[3], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_11 = xor(_addrTBankSelProcPre_0_T_9, _addrTBankSelProcPre_0_T_10) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_3[0] <= _addrTBankSelProcPre_0_T_11 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T_9 = bits(addrS[3], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_10 = bits(addrS[3], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_11 = xor(_addrSBankSelProcPre_1_T_9, _addrSBankSelProcPre_1_T_10) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_3[1] <= _addrSBankSelProcPre_1_T_11 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T_9 = bits(addrT[3], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_10 = bits(addrT[3], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_11 = xor(_addrTBankSelProcPre_1_T_9, _addrTBankSelProcPre_1_T_10) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_3[1] <= _addrTBankSelProcPre_1_T_11 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T_9 = bits(addrS[3], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_10 = bits(addrS[3], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_11 = xor(_addrSBankSelProcPre_2_T_9, _addrSBankSelProcPre_2_T_10) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_3[2] <= _addrSBankSelProcPre_2_T_11 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T_9 = bits(addrT[3], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_10 = bits(addrT[3], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_11 = xor(_addrTBankSelProcPre_2_T_9, _addrTBankSelProcPre_2_T_10) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_3[2] <= _addrTBankSelProcPre_2_T_11 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T_9 = bits(addrS[3], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_10 = bits(addrS[3], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_11 = xor(_addrSBankSelProcPre_3_T_9, _addrSBankSelProcPre_3_T_10) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_3[3] <= _addrSBankSelProcPre_3_T_11 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T_9 = bits(addrT[3], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_10 = bits(addrT[3], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_11 = xor(_addrTBankSelProcPre_3_T_9, _addrTBankSelProcPre_3_T_10) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_3[3] <= _addrTBankSelProcPre_3_T_11 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_3_T = cat(addrSBankSelProcPre_3[0], addrSBankSelProcPre_3[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_3_T_1 = cat(_addrSBankSelProc_3_T, addrSBankSelProcPre_3[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_3_T_2 = cat(_addrSBankSelProc_3_T_1, addrSBankSelProcPre_3[3]) @[Cat.scala 33:92]
    addrSBankSelProc[3] <= _addrSBankSelProc_3_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_3_T = cat(addrTBankSelProcPre_3[0], addrTBankSelProcPre_3[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_3_T_1 = cat(_addrTBankSelProc_3_T, addrTBankSelProcPre_3[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_3_T_2 = cat(_addrTBankSelProc_3_T_1, addrTBankSelProcPre_3[3]) @[Cat.scala 33:92]
    addrTBankSelProc[3] <= _addrTBankSelProc_3_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelProcPre_4 : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre_4 : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T_12 = bits(addrS[4], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_13 = bits(addrS[4], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_14 = xor(_addrSBankSelProcPre_0_T_12, _addrSBankSelProcPre_0_T_13) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_4[0] <= _addrSBankSelProcPre_0_T_14 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T_12 = bits(addrT[4], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_13 = bits(addrT[4], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_14 = xor(_addrTBankSelProcPre_0_T_12, _addrTBankSelProcPre_0_T_13) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_4[0] <= _addrTBankSelProcPre_0_T_14 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T_12 = bits(addrS[4], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_13 = bits(addrS[4], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_14 = xor(_addrSBankSelProcPre_1_T_12, _addrSBankSelProcPre_1_T_13) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_4[1] <= _addrSBankSelProcPre_1_T_14 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T_12 = bits(addrT[4], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_13 = bits(addrT[4], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_14 = xor(_addrTBankSelProcPre_1_T_12, _addrTBankSelProcPre_1_T_13) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_4[1] <= _addrTBankSelProcPre_1_T_14 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T_12 = bits(addrS[4], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_13 = bits(addrS[4], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_14 = xor(_addrSBankSelProcPre_2_T_12, _addrSBankSelProcPre_2_T_13) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_4[2] <= _addrSBankSelProcPre_2_T_14 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T_12 = bits(addrT[4], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_13 = bits(addrT[4], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_14 = xor(_addrTBankSelProcPre_2_T_12, _addrTBankSelProcPre_2_T_13) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_4[2] <= _addrTBankSelProcPre_2_T_14 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T_12 = bits(addrS[4], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_13 = bits(addrS[4], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_14 = xor(_addrSBankSelProcPre_3_T_12, _addrSBankSelProcPre_3_T_13) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_4[3] <= _addrSBankSelProcPre_3_T_14 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T_12 = bits(addrT[4], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_13 = bits(addrT[4], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_14 = xor(_addrTBankSelProcPre_3_T_12, _addrTBankSelProcPre_3_T_13) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_4[3] <= _addrTBankSelProcPre_3_T_14 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_4_T = cat(addrSBankSelProcPre_4[0], addrSBankSelProcPre_4[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_4_T_1 = cat(_addrSBankSelProc_4_T, addrSBankSelProcPre_4[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_4_T_2 = cat(_addrSBankSelProc_4_T_1, addrSBankSelProcPre_4[3]) @[Cat.scala 33:92]
    addrSBankSelProc[4] <= _addrSBankSelProc_4_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_4_T = cat(addrTBankSelProcPre_4[0], addrTBankSelProcPre_4[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_4_T_1 = cat(_addrTBankSelProc_4_T, addrTBankSelProcPre_4[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_4_T_2 = cat(_addrTBankSelProc_4_T_1, addrTBankSelProcPre_4[3]) @[Cat.scala 33:92]
    addrTBankSelProc[4] <= _addrTBankSelProc_4_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelProcPre_5 : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre_5 : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T_15 = bits(addrS[5], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_16 = bits(addrS[5], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_17 = xor(_addrSBankSelProcPre_0_T_15, _addrSBankSelProcPre_0_T_16) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_5[0] <= _addrSBankSelProcPre_0_T_17 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T_15 = bits(addrT[5], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_16 = bits(addrT[5], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_17 = xor(_addrTBankSelProcPre_0_T_15, _addrTBankSelProcPre_0_T_16) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_5[0] <= _addrTBankSelProcPre_0_T_17 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T_15 = bits(addrS[5], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_16 = bits(addrS[5], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_17 = xor(_addrSBankSelProcPre_1_T_15, _addrSBankSelProcPre_1_T_16) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_5[1] <= _addrSBankSelProcPre_1_T_17 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T_15 = bits(addrT[5], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_16 = bits(addrT[5], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_17 = xor(_addrTBankSelProcPre_1_T_15, _addrTBankSelProcPre_1_T_16) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_5[1] <= _addrTBankSelProcPre_1_T_17 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T_15 = bits(addrS[5], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_16 = bits(addrS[5], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_17 = xor(_addrSBankSelProcPre_2_T_15, _addrSBankSelProcPre_2_T_16) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_5[2] <= _addrSBankSelProcPre_2_T_17 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T_15 = bits(addrT[5], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_16 = bits(addrT[5], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_17 = xor(_addrTBankSelProcPre_2_T_15, _addrTBankSelProcPre_2_T_16) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_5[2] <= _addrTBankSelProcPre_2_T_17 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T_15 = bits(addrS[5], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_16 = bits(addrS[5], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_17 = xor(_addrSBankSelProcPre_3_T_15, _addrSBankSelProcPre_3_T_16) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_5[3] <= _addrSBankSelProcPre_3_T_17 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T_15 = bits(addrT[5], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_16 = bits(addrT[5], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_17 = xor(_addrTBankSelProcPre_3_T_15, _addrTBankSelProcPre_3_T_16) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_5[3] <= _addrTBankSelProcPre_3_T_17 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_5_T = cat(addrSBankSelProcPre_5[0], addrSBankSelProcPre_5[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_5_T_1 = cat(_addrSBankSelProc_5_T, addrSBankSelProcPre_5[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_5_T_2 = cat(_addrSBankSelProc_5_T_1, addrSBankSelProcPre_5[3]) @[Cat.scala 33:92]
    addrSBankSelProc[5] <= _addrSBankSelProc_5_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_5_T = cat(addrTBankSelProcPre_5[0], addrTBankSelProcPre_5[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_5_T_1 = cat(_addrTBankSelProc_5_T, addrTBankSelProcPre_5[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_5_T_2 = cat(_addrTBankSelProc_5_T_1, addrTBankSelProcPre_5[3]) @[Cat.scala 33:92]
    addrTBankSelProc[5] <= _addrTBankSelProc_5_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelProcPre_6 : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre_6 : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T_18 = bits(addrS[6], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_19 = bits(addrS[6], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_20 = xor(_addrSBankSelProcPre_0_T_18, _addrSBankSelProcPre_0_T_19) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_6[0] <= _addrSBankSelProcPre_0_T_20 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T_18 = bits(addrT[6], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_19 = bits(addrT[6], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_20 = xor(_addrTBankSelProcPre_0_T_18, _addrTBankSelProcPre_0_T_19) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_6[0] <= _addrTBankSelProcPre_0_T_20 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T_18 = bits(addrS[6], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_19 = bits(addrS[6], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_20 = xor(_addrSBankSelProcPre_1_T_18, _addrSBankSelProcPre_1_T_19) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_6[1] <= _addrSBankSelProcPre_1_T_20 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T_18 = bits(addrT[6], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_19 = bits(addrT[6], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_20 = xor(_addrTBankSelProcPre_1_T_18, _addrTBankSelProcPre_1_T_19) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_6[1] <= _addrTBankSelProcPre_1_T_20 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T_18 = bits(addrS[6], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_19 = bits(addrS[6], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_20 = xor(_addrSBankSelProcPre_2_T_18, _addrSBankSelProcPre_2_T_19) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_6[2] <= _addrSBankSelProcPre_2_T_20 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T_18 = bits(addrT[6], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_19 = bits(addrT[6], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_20 = xor(_addrTBankSelProcPre_2_T_18, _addrTBankSelProcPre_2_T_19) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_6[2] <= _addrTBankSelProcPre_2_T_20 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T_18 = bits(addrS[6], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_19 = bits(addrS[6], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_20 = xor(_addrSBankSelProcPre_3_T_18, _addrSBankSelProcPre_3_T_19) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_6[3] <= _addrSBankSelProcPre_3_T_20 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T_18 = bits(addrT[6], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_19 = bits(addrT[6], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_20 = xor(_addrTBankSelProcPre_3_T_18, _addrTBankSelProcPre_3_T_19) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_6[3] <= _addrTBankSelProcPre_3_T_20 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_6_T = cat(addrSBankSelProcPre_6[0], addrSBankSelProcPre_6[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_6_T_1 = cat(_addrSBankSelProc_6_T, addrSBankSelProcPre_6[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_6_T_2 = cat(_addrSBankSelProc_6_T_1, addrSBankSelProcPre_6[3]) @[Cat.scala 33:92]
    addrSBankSelProc[6] <= _addrSBankSelProc_6_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_6_T = cat(addrTBankSelProcPre_6[0], addrTBankSelProcPre_6[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_6_T_1 = cat(_addrTBankSelProc_6_T, addrTBankSelProcPre_6[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_6_T_2 = cat(_addrTBankSelProc_6_T_1, addrTBankSelProcPre_6[3]) @[Cat.scala 33:92]
    addrTBankSelProc[6] <= _addrTBankSelProc_6_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelProcPre_7 : UInt<1>[4] @[FFTEngine.scala 378:39]
    wire addrTBankSelProcPre_7 : UInt<1>[4] @[FFTEngine.scala 379:39]
    node _addrSBankSelProcPre_0_T_21 = bits(addrS[7], 0, 0) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_0_T_22 = bits(addrS[7], 9, 9) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_0_T_23 = xor(_addrSBankSelProcPre_0_T_21, _addrSBankSelProcPre_0_T_22) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_7[0] <= _addrSBankSelProcPre_0_T_23 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_0_T_21 = bits(addrT[7], 0, 0) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_0_T_22 = bits(addrT[7], 9, 9) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_0_T_23 = xor(_addrTBankSelProcPre_0_T_21, _addrTBankSelProcPre_0_T_22) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_7[0] <= _addrTBankSelProcPre_0_T_23 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_1_T_21 = bits(addrS[7], 1, 1) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_1_T_22 = bits(addrS[7], 8, 8) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_1_T_23 = xor(_addrSBankSelProcPre_1_T_21, _addrSBankSelProcPre_1_T_22) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_7[1] <= _addrSBankSelProcPre_1_T_23 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_1_T_21 = bits(addrT[7], 1, 1) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_1_T_22 = bits(addrT[7], 8, 8) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_1_T_23 = xor(_addrTBankSelProcPre_1_T_21, _addrTBankSelProcPre_1_T_22) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_7[1] <= _addrTBankSelProcPre_1_T_23 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_2_T_21 = bits(addrS[7], 2, 2) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_2_T_22 = bits(addrS[7], 7, 7) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_2_T_23 = xor(_addrSBankSelProcPre_2_T_21, _addrSBankSelProcPre_2_T_22) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_7[2] <= _addrSBankSelProcPre_2_T_23 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_2_T_21 = bits(addrT[7], 2, 2) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_2_T_22 = bits(addrT[7], 7, 7) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_2_T_23 = xor(_addrTBankSelProcPre_2_T_21, _addrTBankSelProcPre_2_T_22) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_7[2] <= _addrTBankSelProcPre_2_T_23 @[FFTEngine.scala 382:36]
    node _addrSBankSelProcPre_3_T_21 = bits(addrS[7], 3, 3) @[FFTEngine.scala 381:47]
    node _addrSBankSelProcPre_3_T_22 = bits(addrS[7], 6, 6) @[FFTEngine.scala 381:61]
    node _addrSBankSelProcPre_3_T_23 = xor(_addrSBankSelProcPre_3_T_21, _addrSBankSelProcPre_3_T_22) @[FFTEngine.scala 381:51]
    addrSBankSelProcPre_7[3] <= _addrSBankSelProcPre_3_T_23 @[FFTEngine.scala 381:36]
    node _addrTBankSelProcPre_3_T_21 = bits(addrT[7], 3, 3) @[FFTEngine.scala 382:47]
    node _addrTBankSelProcPre_3_T_22 = bits(addrT[7], 6, 6) @[FFTEngine.scala 382:61]
    node _addrTBankSelProcPre_3_T_23 = xor(_addrTBankSelProcPre_3_T_21, _addrTBankSelProcPre_3_T_22) @[FFTEngine.scala 382:51]
    addrTBankSelProcPre_7[3] <= _addrTBankSelProcPre_3_T_23 @[FFTEngine.scala 382:36]
    node _addrSBankSelProc_7_T = cat(addrSBankSelProcPre_7[0], addrSBankSelProcPre_7[1]) @[Cat.scala 33:92]
    node _addrSBankSelProc_7_T_1 = cat(_addrSBankSelProc_7_T, addrSBankSelProcPre_7[2]) @[Cat.scala 33:92]
    node _addrSBankSelProc_7_T_2 = cat(_addrSBankSelProc_7_T_1, addrSBankSelProcPre_7[3]) @[Cat.scala 33:92]
    addrSBankSelProc[7] <= _addrSBankSelProc_7_T_2 @[FFTEngine.scala 384:29]
    node _addrTBankSelProc_7_T = cat(addrTBankSelProcPre_7[0], addrTBankSelProcPre_7[1]) @[Cat.scala 33:92]
    node _addrTBankSelProc_7_T_1 = cat(_addrTBankSelProc_7_T, addrTBankSelProcPre_7[2]) @[Cat.scala 33:92]
    node _addrTBankSelProc_7_T_2 = cat(_addrTBankSelProc_7_T_1, addrTBankSelProcPre_7[3]) @[Cat.scala 33:92]
    addrTBankSelProc[7] <= _addrTBankSelProc_7_T_2 @[FFTEngine.scala 385:29]
    wire addrSBankSelKernel1c : UInt[8] @[FFTEngine.scala 388:36]
    wire addrSBankSelKernel2c : UInt[8] @[FFTEngine.scala 389:36]
    wire addrSBankSelKernel3c : UInt[8] @[FFTEngine.scala 390:36]
    wire addrTBankSelKernel1c : UInt[8] @[FFTEngine.scala 391:36]
    wire addrTBankSelKernel2c : UInt[8] @[FFTEngine.scala 392:36]
    wire addrTBankSelKernel3c : UInt[8] @[FFTEngine.scala 393:36]
    reg addrSBankSelKernel1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_0_r <= addrSBankSelKernel[0] @[Reg.scala 36:22]
    addrSBankSelKernel1c[0] <= addrSBankSelKernel1c_0_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_0_r <= addrSBankSelKernel1c[0] @[Reg.scala 36:22]
    addrSBankSelKernel2c[0] <= addrSBankSelKernel2c_0_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_0_r <= addrSBankSelKernel2c[0] @[Reg.scala 36:22]
    addrSBankSelKernel3c[0] <= addrSBankSelKernel3c_0_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_0_r <= addrTBankSelKernel[0] @[Reg.scala 36:22]
    addrTBankSelKernel1c[0] <= addrTBankSelKernel1c_0_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_0_r <= addrTBankSelKernel1c[0] @[Reg.scala 36:22]
    addrTBankSelKernel2c[0] <= addrTBankSelKernel2c_0_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_0_r <= addrTBankSelKernel2c[0] @[Reg.scala 36:22]
    addrTBankSelKernel3c[0] <= addrTBankSelKernel3c_0_r @[FFTEngine.scala 401:33]
    reg addrSBankSelKernel1c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_1_r <= addrSBankSelKernel[1] @[Reg.scala 36:22]
    addrSBankSelKernel1c[1] <= addrSBankSelKernel1c_1_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_1_r <= addrSBankSelKernel1c[1] @[Reg.scala 36:22]
    addrSBankSelKernel2c[1] <= addrSBankSelKernel2c_1_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_1_r <= addrSBankSelKernel2c[1] @[Reg.scala 36:22]
    addrSBankSelKernel3c[1] <= addrSBankSelKernel3c_1_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h3")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_1_r <= addrTBankSelKernel[1] @[Reg.scala 36:22]
    addrTBankSelKernel1c[1] <= addrTBankSelKernel1c_1_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h3")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_1_r <= addrTBankSelKernel1c[1] @[Reg.scala 36:22]
    addrTBankSelKernel2c[1] <= addrTBankSelKernel2c_1_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h3")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_1_r <= addrTBankSelKernel2c[1] @[Reg.scala 36:22]
    addrTBankSelKernel3c[1] <= addrTBankSelKernel3c_1_r @[FFTEngine.scala 401:33]
    reg addrSBankSelKernel1c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_2_r <= addrSBankSelKernel[2] @[Reg.scala 36:22]
    addrSBankSelKernel1c[2] <= addrSBankSelKernel1c_2_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_2_r <= addrSBankSelKernel1c[2] @[Reg.scala 36:22]
    addrSBankSelKernel2c[2] <= addrSBankSelKernel2c_2_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_2_r <= addrSBankSelKernel2c[2] @[Reg.scala 36:22]
    addrSBankSelKernel3c[2] <= addrSBankSelKernel3c_2_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h5")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_2_r <= addrTBankSelKernel[2] @[Reg.scala 36:22]
    addrTBankSelKernel1c[2] <= addrTBankSelKernel1c_2_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h5")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_2_r <= addrTBankSelKernel1c[2] @[Reg.scala 36:22]
    addrTBankSelKernel2c[2] <= addrTBankSelKernel2c_2_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h5")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_2_r <= addrTBankSelKernel2c[2] @[Reg.scala 36:22]
    addrTBankSelKernel3c[2] <= addrTBankSelKernel3c_2_r @[FFTEngine.scala 401:33]
    reg addrSBankSelKernel1c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_3_r <= addrSBankSelKernel[3] @[Reg.scala 36:22]
    addrSBankSelKernel1c[3] <= addrSBankSelKernel1c_3_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_3_r <= addrSBankSelKernel1c[3] @[Reg.scala 36:22]
    addrSBankSelKernel2c[3] <= addrSBankSelKernel2c_3_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_3_r <= addrSBankSelKernel2c[3] @[Reg.scala 36:22]
    addrSBankSelKernel3c[3] <= addrSBankSelKernel3c_3_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_3_r <= addrTBankSelKernel[3] @[Reg.scala 36:22]
    addrTBankSelKernel1c[3] <= addrTBankSelKernel1c_3_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_3_r <= addrTBankSelKernel1c[3] @[Reg.scala 36:22]
    addrTBankSelKernel2c[3] <= addrTBankSelKernel2c_3_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_3_r <= addrTBankSelKernel2c[3] @[Reg.scala 36:22]
    addrTBankSelKernel3c[3] <= addrTBankSelKernel3c_3_r @[FFTEngine.scala 401:33]
    reg addrSBankSelKernel1c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_4_r <= addrSBankSelKernel[4] @[Reg.scala 36:22]
    addrSBankSelKernel1c[4] <= addrSBankSelKernel1c_4_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_4_r <= addrSBankSelKernel1c[4] @[Reg.scala 36:22]
    addrSBankSelKernel2c[4] <= addrSBankSelKernel2c_4_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_4_r <= addrSBankSelKernel2c[4] @[Reg.scala 36:22]
    addrSBankSelKernel3c[4] <= addrSBankSelKernel3c_4_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h9")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_4_r <= addrTBankSelKernel[4] @[Reg.scala 36:22]
    addrTBankSelKernel1c[4] <= addrTBankSelKernel1c_4_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h9")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_4_r <= addrTBankSelKernel1c[4] @[Reg.scala 36:22]
    addrTBankSelKernel2c[4] <= addrTBankSelKernel2c_4_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h9")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_4_r <= addrTBankSelKernel2c[4] @[Reg.scala 36:22]
    addrTBankSelKernel3c[4] <= addrTBankSelKernel3c_4_r @[FFTEngine.scala 401:33]
    reg addrSBankSelKernel1c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_5_r <= addrSBankSelKernel[5] @[Reg.scala 36:22]
    addrSBankSelKernel1c[5] <= addrSBankSelKernel1c_5_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_5_r <= addrSBankSelKernel1c[5] @[Reg.scala 36:22]
    addrSBankSelKernel2c[5] <= addrSBankSelKernel2c_5_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_5_r <= addrSBankSelKernel2c[5] @[Reg.scala 36:22]
    addrSBankSelKernel3c[5] <= addrSBankSelKernel3c_5_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("hb")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_5_r <= addrTBankSelKernel[5] @[Reg.scala 36:22]
    addrTBankSelKernel1c[5] <= addrTBankSelKernel1c_5_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("hb")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_5_r <= addrTBankSelKernel1c[5] @[Reg.scala 36:22]
    addrTBankSelKernel2c[5] <= addrTBankSelKernel2c_5_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("hb")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_5_r <= addrTBankSelKernel2c[5] @[Reg.scala 36:22]
    addrTBankSelKernel3c[5] <= addrTBankSelKernel3c_5_r @[FFTEngine.scala 401:33]
    reg addrSBankSelKernel1c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_6_r <= addrSBankSelKernel[6] @[Reg.scala 36:22]
    addrSBankSelKernel1c[6] <= addrSBankSelKernel1c_6_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_6_r <= addrSBankSelKernel1c[6] @[Reg.scala 36:22]
    addrSBankSelKernel2c[6] <= addrSBankSelKernel2c_6_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_6_r <= addrSBankSelKernel2c[6] @[Reg.scala 36:22]
    addrSBankSelKernel3c[6] <= addrSBankSelKernel3c_6_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hd")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_6_r <= addrTBankSelKernel[6] @[Reg.scala 36:22]
    addrTBankSelKernel1c[6] <= addrTBankSelKernel1c_6_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hd")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_6_r <= addrTBankSelKernel1c[6] @[Reg.scala 36:22]
    addrTBankSelKernel2c[6] <= addrTBankSelKernel2c_6_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hd")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_6_r <= addrTBankSelKernel2c[6] @[Reg.scala 36:22]
    addrTBankSelKernel3c[6] <= addrTBankSelKernel3c_6_r @[FFTEngine.scala 401:33]
    reg addrSBankSelKernel1c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel1c_7_r <= addrSBankSelKernel[7] @[Reg.scala 36:22]
    addrSBankSelKernel1c[7] <= addrSBankSelKernel1c_7_r @[FFTEngine.scala 396:33]
    reg addrSBankSelKernel2c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel2c_7_r <= addrSBankSelKernel1c[7] @[Reg.scala 36:22]
    addrSBankSelKernel2c[7] <= addrSBankSelKernel2c_7_r @[FFTEngine.scala 397:33]
    reg addrSBankSelKernel3c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelKernel3c_7_r <= addrSBankSelKernel2c[7] @[Reg.scala 36:22]
    addrSBankSelKernel3c[7] <= addrSBankSelKernel3c_7_r @[FFTEngine.scala 398:33]
    reg addrTBankSelKernel1c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("hf")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel1c_7_r <= addrTBankSelKernel[7] @[Reg.scala 36:22]
    addrTBankSelKernel1c[7] <= addrTBankSelKernel1c_7_r @[FFTEngine.scala 399:33]
    reg addrTBankSelKernel2c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("hf")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel2c_7_r <= addrTBankSelKernel1c[7] @[Reg.scala 36:22]
    addrTBankSelKernel2c[7] <= addrTBankSelKernel2c_7_r @[FFTEngine.scala 400:33]
    reg addrTBankSelKernel3c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("hf")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelKernel3c_7_r <= addrTBankSelKernel2c[7] @[Reg.scala 36:22]
    addrTBankSelKernel3c[7] <= addrTBankSelKernel3c_7_r @[FFTEngine.scala 401:33]
    wire addrSBankSelProc1c : UInt[8] @[FFTEngine.scala 404:34]
    wire addrSBankSelProc2c : UInt[8] @[FFTEngine.scala 405:34]
    wire addrSBankSelProc3c : UInt[8] @[FFTEngine.scala 406:34]
    wire addrTBankSelProc1c : UInt[8] @[FFTEngine.scala 407:34]
    wire addrTBankSelProc2c : UInt[8] @[FFTEngine.scala 408:34]
    wire addrTBankSelProc3c : UInt[8] @[FFTEngine.scala 409:34]
    reg addrSBankSelProc1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_0_r <= addrSBankSelProc[0] @[Reg.scala 36:22]
    addrSBankSelProc1c[0] <= addrSBankSelProc1c_0_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_0_r <= addrSBankSelProc1c[0] @[Reg.scala 36:22]
    addrSBankSelProc2c[0] <= addrSBankSelProc2c_0_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_0_r <= addrSBankSelProc2c[0] @[Reg.scala 36:22]
    addrSBankSelProc3c[0] <= addrSBankSelProc3c_0_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_0_r <= addrTBankSelProc[0] @[Reg.scala 36:22]
    addrTBankSelProc1c[0] <= addrTBankSelProc1c_0_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_0_r <= addrTBankSelProc1c[0] @[Reg.scala 36:22]
    addrTBankSelProc2c[0] <= addrTBankSelProc2c_0_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_0_r <= addrTBankSelProc2c[0] @[Reg.scala 36:22]
    addrTBankSelProc3c[0] <= addrTBankSelProc3c_0_r @[FFTEngine.scala 417:31]
    reg addrSBankSelProc1c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_1_r <= addrSBankSelProc[1] @[Reg.scala 36:22]
    addrSBankSelProc1c[1] <= addrSBankSelProc1c_1_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_1_r <= addrSBankSelProc1c[1] @[Reg.scala 36:22]
    addrSBankSelProc2c[1] <= addrSBankSelProc2c_1_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_1_r <= addrSBankSelProc2c[1] @[Reg.scala 36:22]
    addrSBankSelProc3c[1] <= addrSBankSelProc3c_1_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h3")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_1_r <= addrTBankSelProc[1] @[Reg.scala 36:22]
    addrTBankSelProc1c[1] <= addrTBankSelProc1c_1_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h3")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_1_r <= addrTBankSelProc1c[1] @[Reg.scala 36:22]
    addrTBankSelProc2c[1] <= addrTBankSelProc2c_1_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h3")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_1_r <= addrTBankSelProc2c[1] @[Reg.scala 36:22]
    addrTBankSelProc3c[1] <= addrTBankSelProc3c_1_r @[FFTEngine.scala 417:31]
    reg addrSBankSelProc1c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_2_r <= addrSBankSelProc[2] @[Reg.scala 36:22]
    addrSBankSelProc1c[2] <= addrSBankSelProc1c_2_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_2_r <= addrSBankSelProc1c[2] @[Reg.scala 36:22]
    addrSBankSelProc2c[2] <= addrSBankSelProc2c_2_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_2_r <= addrSBankSelProc2c[2] @[Reg.scala 36:22]
    addrSBankSelProc3c[2] <= addrSBankSelProc3c_2_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h5")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_2_r <= addrTBankSelProc[2] @[Reg.scala 36:22]
    addrTBankSelProc1c[2] <= addrTBankSelProc1c_2_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h5")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_2_r <= addrTBankSelProc1c[2] @[Reg.scala 36:22]
    addrTBankSelProc2c[2] <= addrTBankSelProc2c_2_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h5")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_2_r <= addrTBankSelProc2c[2] @[Reg.scala 36:22]
    addrTBankSelProc3c[2] <= addrTBankSelProc3c_2_r @[FFTEngine.scala 417:31]
    reg addrSBankSelProc1c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_3_r <= addrSBankSelProc[3] @[Reg.scala 36:22]
    addrSBankSelProc1c[3] <= addrSBankSelProc1c_3_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_3_r <= addrSBankSelProc1c[3] @[Reg.scala 36:22]
    addrSBankSelProc2c[3] <= addrSBankSelProc2c_3_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_3_r <= addrSBankSelProc2c[3] @[Reg.scala 36:22]
    addrSBankSelProc3c[3] <= addrSBankSelProc3c_3_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_3_r <= addrTBankSelProc[3] @[Reg.scala 36:22]
    addrTBankSelProc1c[3] <= addrTBankSelProc1c_3_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_3_r <= addrTBankSelProc1c[3] @[Reg.scala 36:22]
    addrTBankSelProc2c[3] <= addrTBankSelProc2c_3_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_3_r <= addrTBankSelProc2c[3] @[Reg.scala 36:22]
    addrTBankSelProc3c[3] <= addrTBankSelProc3c_3_r @[FFTEngine.scala 417:31]
    reg addrSBankSelProc1c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_4_r <= addrSBankSelProc[4] @[Reg.scala 36:22]
    addrSBankSelProc1c[4] <= addrSBankSelProc1c_4_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_4_r <= addrSBankSelProc1c[4] @[Reg.scala 36:22]
    addrSBankSelProc2c[4] <= addrSBankSelProc2c_4_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_4_r <= addrSBankSelProc2c[4] @[Reg.scala 36:22]
    addrSBankSelProc3c[4] <= addrSBankSelProc3c_4_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h9")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_4_r <= addrTBankSelProc[4] @[Reg.scala 36:22]
    addrTBankSelProc1c[4] <= addrTBankSelProc1c_4_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h9")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_4_r <= addrTBankSelProc1c[4] @[Reg.scala 36:22]
    addrTBankSelProc2c[4] <= addrTBankSelProc2c_4_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h9")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_4_r <= addrTBankSelProc2c[4] @[Reg.scala 36:22]
    addrTBankSelProc3c[4] <= addrTBankSelProc3c_4_r @[FFTEngine.scala 417:31]
    reg addrSBankSelProc1c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_5_r <= addrSBankSelProc[5] @[Reg.scala 36:22]
    addrSBankSelProc1c[5] <= addrSBankSelProc1c_5_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_5_r <= addrSBankSelProc1c[5] @[Reg.scala 36:22]
    addrSBankSelProc2c[5] <= addrSBankSelProc2c_5_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_5_r <= addrSBankSelProc2c[5] @[Reg.scala 36:22]
    addrSBankSelProc3c[5] <= addrSBankSelProc3c_5_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("hb")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_5_r <= addrTBankSelProc[5] @[Reg.scala 36:22]
    addrTBankSelProc1c[5] <= addrTBankSelProc1c_5_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("hb")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_5_r <= addrTBankSelProc1c[5] @[Reg.scala 36:22]
    addrTBankSelProc2c[5] <= addrTBankSelProc2c_5_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("hb")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_5_r <= addrTBankSelProc2c[5] @[Reg.scala 36:22]
    addrTBankSelProc3c[5] <= addrTBankSelProc3c_5_r @[FFTEngine.scala 417:31]
    reg addrSBankSelProc1c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_6_r <= addrSBankSelProc[6] @[Reg.scala 36:22]
    addrSBankSelProc1c[6] <= addrSBankSelProc1c_6_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_6_r <= addrSBankSelProc1c[6] @[Reg.scala 36:22]
    addrSBankSelProc2c[6] <= addrSBankSelProc2c_6_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_6_r <= addrSBankSelProc2c[6] @[Reg.scala 36:22]
    addrSBankSelProc3c[6] <= addrSBankSelProc3c_6_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hd")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_6_r <= addrTBankSelProc[6] @[Reg.scala 36:22]
    addrTBankSelProc1c[6] <= addrTBankSelProc1c_6_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hd")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_6_r <= addrTBankSelProc1c[6] @[Reg.scala 36:22]
    addrTBankSelProc2c[6] <= addrTBankSelProc2c_6_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hd")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_6_r <= addrTBankSelProc2c[6] @[Reg.scala 36:22]
    addrTBankSelProc3c[6] <= addrTBankSelProc3c_6_r @[FFTEngine.scala 417:31]
    reg addrSBankSelProc1c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc1c_7_r <= addrSBankSelProc[7] @[Reg.scala 36:22]
    addrSBankSelProc1c[7] <= addrSBankSelProc1c_7_r @[FFTEngine.scala 412:31]
    reg addrSBankSelProc2c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc2c_7_r <= addrSBankSelProc1c[7] @[Reg.scala 36:22]
    addrSBankSelProc2c[7] <= addrSBankSelProc2c_7_r @[FFTEngine.scala 413:31]
    reg addrSBankSelProc3c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSelProc3c_7_r <= addrSBankSelProc2c[7] @[Reg.scala 36:22]
    addrSBankSelProc3c[7] <= addrSBankSelProc3c_7_r @[FFTEngine.scala 414:31]
    reg addrTBankSelProc1c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("hf")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc1c_7_r <= addrTBankSelProc[7] @[Reg.scala 36:22]
    addrTBankSelProc1c[7] <= addrTBankSelProc1c_7_r @[FFTEngine.scala 415:31]
    reg addrTBankSelProc2c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("hf")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc2c_7_r <= addrTBankSelProc1c[7] @[Reg.scala 36:22]
    addrTBankSelProc2c[7] <= addrTBankSelProc2c_7_r @[FFTEngine.scala 416:31]
    reg addrTBankSelProc3c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("hf")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSelProc3c_7_r <= addrTBankSelProc2c[7] @[Reg.scala 36:22]
    addrTBankSelProc3c[7] <= addrTBankSelProc3c_7_r @[FFTEngine.scala 417:31]
    reg kernelState1c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      kernelState1c <= kernelState @[Reg.scala 36:22]
    reg kernelState2c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      kernelState2c <= kernelState1c @[Reg.scala 36:22]
    reg kernelState3c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      kernelState3c <= kernelState2c @[Reg.scala 36:22]
    reg procState1c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      procState1c <= procState @[Reg.scala 36:22]
    reg procState2c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      procState2c <= procState1c @[Reg.scala 36:22]
    reg procState3c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      procState3c <= procState2c @[Reg.scala 36:22]
    reg sameAddr1c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      sameAddr1c <= sameAddr @[Reg.scala 36:22]
    reg sameAddr2c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      sameAddr2c <= sameAddr1c @[Reg.scala 36:22]
    reg sameAddr3c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      sameAddr3c <= sameAddr2c @[Reg.scala 36:22]
    node _io_readEnableSram0Bank_0_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_0_T_1 = and(readEnable, _io_readEnableSram0Bank_0_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[0] <= _io_readEnableSram0Bank_0_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_0_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[0] <= _io_readEnableSram1Bank_0_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_1_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_1_T_1 = and(readEnable, _io_readEnableSram0Bank_1_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[1] <= _io_readEnableSram0Bank_1_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_1_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[1] <= _io_readEnableSram1Bank_1_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_2_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_2_T_1 = and(readEnable, _io_readEnableSram0Bank_2_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[2] <= _io_readEnableSram0Bank_2_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_2_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[2] <= _io_readEnableSram1Bank_2_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_3_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_3_T_1 = and(readEnable, _io_readEnableSram0Bank_3_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[3] <= _io_readEnableSram0Bank_3_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_3_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[3] <= _io_readEnableSram1Bank_3_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_4_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_4_T_1 = and(readEnable, _io_readEnableSram0Bank_4_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[4] <= _io_readEnableSram0Bank_4_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_4_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[4] <= _io_readEnableSram1Bank_4_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_5_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_5_T_1 = and(readEnable, _io_readEnableSram0Bank_5_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[5] <= _io_readEnableSram0Bank_5_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_5_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[5] <= _io_readEnableSram1Bank_5_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_6_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_6_T_1 = and(readEnable, _io_readEnableSram0Bank_6_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[6] <= _io_readEnableSram0Bank_6_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_6_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[6] <= _io_readEnableSram1Bank_6_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_7_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_7_T_1 = and(readEnable, _io_readEnableSram0Bank_7_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[7] <= _io_readEnableSram0Bank_7_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_7_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[7] <= _io_readEnableSram1Bank_7_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_8_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_8_T_1 = and(readEnable, _io_readEnableSram0Bank_8_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[8] <= _io_readEnableSram0Bank_8_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_8_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[8] <= _io_readEnableSram1Bank_8_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_9_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_9_T_1 = and(readEnable, _io_readEnableSram0Bank_9_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[9] <= _io_readEnableSram0Bank_9_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_9_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[9] <= _io_readEnableSram1Bank_9_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_10_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_10_T_1 = and(readEnable, _io_readEnableSram0Bank_10_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[10] <= _io_readEnableSram0Bank_10_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_10_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[10] <= _io_readEnableSram1Bank_10_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_11_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_11_T_1 = and(readEnable, _io_readEnableSram0Bank_11_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[11] <= _io_readEnableSram0Bank_11_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_11_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[11] <= _io_readEnableSram1Bank_11_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_12_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_12_T_1 = and(readEnable, _io_readEnableSram0Bank_12_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[12] <= _io_readEnableSram0Bank_12_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_12_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[12] <= _io_readEnableSram1Bank_12_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_13_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_13_T_1 = and(readEnable, _io_readEnableSram0Bank_13_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[13] <= _io_readEnableSram0Bank_13_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_13_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[13] <= _io_readEnableSram1Bank_13_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_14_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_14_T_1 = and(readEnable, _io_readEnableSram0Bank_14_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[14] <= _io_readEnableSram0Bank_14_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_14_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[14] <= _io_readEnableSram1Bank_14_T @[FFTEngine.scala 434:35]
    node _io_readEnableSram0Bank_15_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 433:51]
    node _io_readEnableSram0Bank_15_T_1 = and(readEnable, _io_readEnableSram0Bank_15_T) @[FFTEngine.scala 433:49]
    io.readEnableSram0Bank[15] <= _io_readEnableSram0Bank_15_T_1 @[FFTEngine.scala 433:35]
    node _io_readEnableSram1Bank_15_T = and(readEnable, srcBuffer) @[FFTEngine.scala 434:49]
    io.readEnableSram1Bank[15] <= _io_readEnableSram1Bank_15_T @[FFTEngine.scala 434:35]
    wire dataInPre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[16] @[FFTEngine.scala 437:25]
    wire _dataInPre_0_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_0_WIRE_1 : UInt<32>
    _dataInPre_0_WIRE_1 <= io.readDataSram1Bank[0]
    node _dataInPre_0_T = bits(_dataInPre_0_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_0_T_1 = asFixedPoint(_dataInPre_0_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_0_WIRE.re <= _dataInPre_0_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_0_T_2 = bits(_dataInPre_0_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_0_T_3 = asFixedPoint(_dataInPre_0_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_0_WIRE.im <= _dataInPre_0_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_0_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_0_WIRE_3 : UInt<32>
    _dataInPre_0_WIRE_3 <= io.readDataSram0Bank[0]
    node _dataInPre_0_T_4 = bits(_dataInPre_0_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_0_T_5 = asFixedPoint(_dataInPre_0_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_0_WIRE_2.re <= _dataInPre_0_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_0_T_6 = bits(_dataInPre_0_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_0_T_7 = asFixedPoint(_dataInPre_0_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_0_WIRE_2.im <= _dataInPre_0_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_0_T_8 = mux(srcBuffer, _dataInPre_0_WIRE, _dataInPre_0_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[0] <= _dataInPre_0_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_1_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_1_WIRE_1 : UInt<32>
    _dataInPre_1_WIRE_1 <= io.readDataSram1Bank[1]
    node _dataInPre_1_T = bits(_dataInPre_1_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_1_T_1 = asFixedPoint(_dataInPre_1_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_1_WIRE.re <= _dataInPre_1_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_1_T_2 = bits(_dataInPre_1_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_1_T_3 = asFixedPoint(_dataInPre_1_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_1_WIRE.im <= _dataInPre_1_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_1_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_1_WIRE_3 : UInt<32>
    _dataInPre_1_WIRE_3 <= io.readDataSram0Bank[1]
    node _dataInPre_1_T_4 = bits(_dataInPre_1_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_1_T_5 = asFixedPoint(_dataInPre_1_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_1_WIRE_2.re <= _dataInPre_1_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_1_T_6 = bits(_dataInPre_1_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_1_T_7 = asFixedPoint(_dataInPre_1_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_1_WIRE_2.im <= _dataInPre_1_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_1_T_8 = mux(srcBuffer, _dataInPre_1_WIRE, _dataInPre_1_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[1] <= _dataInPre_1_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_2_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_2_WIRE_1 : UInt<32>
    _dataInPre_2_WIRE_1 <= io.readDataSram1Bank[2]
    node _dataInPre_2_T = bits(_dataInPre_2_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_2_T_1 = asFixedPoint(_dataInPre_2_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_2_WIRE.re <= _dataInPre_2_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_2_T_2 = bits(_dataInPre_2_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_2_T_3 = asFixedPoint(_dataInPre_2_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_2_WIRE.im <= _dataInPre_2_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_2_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_2_WIRE_3 : UInt<32>
    _dataInPre_2_WIRE_3 <= io.readDataSram0Bank[2]
    node _dataInPre_2_T_4 = bits(_dataInPre_2_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_2_T_5 = asFixedPoint(_dataInPre_2_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_2_WIRE_2.re <= _dataInPre_2_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_2_T_6 = bits(_dataInPre_2_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_2_T_7 = asFixedPoint(_dataInPre_2_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_2_WIRE_2.im <= _dataInPre_2_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_2_T_8 = mux(srcBuffer, _dataInPre_2_WIRE, _dataInPre_2_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[2] <= _dataInPre_2_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_3_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_3_WIRE_1 : UInt<32>
    _dataInPre_3_WIRE_1 <= io.readDataSram1Bank[3]
    node _dataInPre_3_T = bits(_dataInPre_3_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_3_T_1 = asFixedPoint(_dataInPre_3_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_3_WIRE.re <= _dataInPre_3_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_3_T_2 = bits(_dataInPre_3_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_3_T_3 = asFixedPoint(_dataInPre_3_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_3_WIRE.im <= _dataInPre_3_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_3_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_3_WIRE_3 : UInt<32>
    _dataInPre_3_WIRE_3 <= io.readDataSram0Bank[3]
    node _dataInPre_3_T_4 = bits(_dataInPre_3_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_3_T_5 = asFixedPoint(_dataInPre_3_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_3_WIRE_2.re <= _dataInPre_3_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_3_T_6 = bits(_dataInPre_3_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_3_T_7 = asFixedPoint(_dataInPre_3_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_3_WIRE_2.im <= _dataInPre_3_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_3_T_8 = mux(srcBuffer, _dataInPre_3_WIRE, _dataInPre_3_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[3] <= _dataInPre_3_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_4_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_4_WIRE_1 : UInt<32>
    _dataInPre_4_WIRE_1 <= io.readDataSram1Bank[4]
    node _dataInPre_4_T = bits(_dataInPre_4_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_4_T_1 = asFixedPoint(_dataInPre_4_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_4_WIRE.re <= _dataInPre_4_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_4_T_2 = bits(_dataInPre_4_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_4_T_3 = asFixedPoint(_dataInPre_4_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_4_WIRE.im <= _dataInPre_4_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_4_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_4_WIRE_3 : UInt<32>
    _dataInPre_4_WIRE_3 <= io.readDataSram0Bank[4]
    node _dataInPre_4_T_4 = bits(_dataInPre_4_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_4_T_5 = asFixedPoint(_dataInPre_4_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_4_WIRE_2.re <= _dataInPre_4_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_4_T_6 = bits(_dataInPre_4_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_4_T_7 = asFixedPoint(_dataInPre_4_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_4_WIRE_2.im <= _dataInPre_4_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_4_T_8 = mux(srcBuffer, _dataInPre_4_WIRE, _dataInPre_4_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[4] <= _dataInPre_4_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_5_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_5_WIRE_1 : UInt<32>
    _dataInPre_5_WIRE_1 <= io.readDataSram1Bank[5]
    node _dataInPre_5_T = bits(_dataInPre_5_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_5_T_1 = asFixedPoint(_dataInPre_5_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_5_WIRE.re <= _dataInPre_5_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_5_T_2 = bits(_dataInPre_5_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_5_T_3 = asFixedPoint(_dataInPre_5_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_5_WIRE.im <= _dataInPre_5_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_5_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_5_WIRE_3 : UInt<32>
    _dataInPre_5_WIRE_3 <= io.readDataSram0Bank[5]
    node _dataInPre_5_T_4 = bits(_dataInPre_5_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_5_T_5 = asFixedPoint(_dataInPre_5_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_5_WIRE_2.re <= _dataInPre_5_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_5_T_6 = bits(_dataInPre_5_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_5_T_7 = asFixedPoint(_dataInPre_5_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_5_WIRE_2.im <= _dataInPre_5_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_5_T_8 = mux(srcBuffer, _dataInPre_5_WIRE, _dataInPre_5_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[5] <= _dataInPre_5_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_6_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_6_WIRE_1 : UInt<32>
    _dataInPre_6_WIRE_1 <= io.readDataSram1Bank[6]
    node _dataInPre_6_T = bits(_dataInPre_6_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_6_T_1 = asFixedPoint(_dataInPre_6_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_6_WIRE.re <= _dataInPre_6_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_6_T_2 = bits(_dataInPre_6_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_6_T_3 = asFixedPoint(_dataInPre_6_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_6_WIRE.im <= _dataInPre_6_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_6_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_6_WIRE_3 : UInt<32>
    _dataInPre_6_WIRE_3 <= io.readDataSram0Bank[6]
    node _dataInPre_6_T_4 = bits(_dataInPre_6_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_6_T_5 = asFixedPoint(_dataInPre_6_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_6_WIRE_2.re <= _dataInPre_6_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_6_T_6 = bits(_dataInPre_6_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_6_T_7 = asFixedPoint(_dataInPre_6_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_6_WIRE_2.im <= _dataInPre_6_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_6_T_8 = mux(srcBuffer, _dataInPre_6_WIRE, _dataInPre_6_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[6] <= _dataInPre_6_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_7_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_7_WIRE_1 : UInt<32>
    _dataInPre_7_WIRE_1 <= io.readDataSram1Bank[7]
    node _dataInPre_7_T = bits(_dataInPre_7_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_7_T_1 = asFixedPoint(_dataInPre_7_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_7_WIRE.re <= _dataInPre_7_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_7_T_2 = bits(_dataInPre_7_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_7_T_3 = asFixedPoint(_dataInPre_7_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_7_WIRE.im <= _dataInPre_7_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_7_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_7_WIRE_3 : UInt<32>
    _dataInPre_7_WIRE_3 <= io.readDataSram0Bank[7]
    node _dataInPre_7_T_4 = bits(_dataInPre_7_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_7_T_5 = asFixedPoint(_dataInPre_7_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_7_WIRE_2.re <= _dataInPre_7_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_7_T_6 = bits(_dataInPre_7_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_7_T_7 = asFixedPoint(_dataInPre_7_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_7_WIRE_2.im <= _dataInPre_7_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_7_T_8 = mux(srcBuffer, _dataInPre_7_WIRE, _dataInPre_7_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[7] <= _dataInPre_7_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_8_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_8_WIRE_1 : UInt<32>
    _dataInPre_8_WIRE_1 <= io.readDataSram1Bank[8]
    node _dataInPre_8_T = bits(_dataInPre_8_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_8_T_1 = asFixedPoint(_dataInPre_8_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_8_WIRE.re <= _dataInPre_8_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_8_T_2 = bits(_dataInPre_8_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_8_T_3 = asFixedPoint(_dataInPre_8_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_8_WIRE.im <= _dataInPre_8_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_8_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_8_WIRE_3 : UInt<32>
    _dataInPre_8_WIRE_3 <= io.readDataSram0Bank[8]
    node _dataInPre_8_T_4 = bits(_dataInPre_8_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_8_T_5 = asFixedPoint(_dataInPre_8_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_8_WIRE_2.re <= _dataInPre_8_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_8_T_6 = bits(_dataInPre_8_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_8_T_7 = asFixedPoint(_dataInPre_8_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_8_WIRE_2.im <= _dataInPre_8_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_8_T_8 = mux(srcBuffer, _dataInPre_8_WIRE, _dataInPre_8_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[8] <= _dataInPre_8_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_9_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_9_WIRE_1 : UInt<32>
    _dataInPre_9_WIRE_1 <= io.readDataSram1Bank[9]
    node _dataInPre_9_T = bits(_dataInPre_9_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_9_T_1 = asFixedPoint(_dataInPre_9_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_9_WIRE.re <= _dataInPre_9_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_9_T_2 = bits(_dataInPre_9_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_9_T_3 = asFixedPoint(_dataInPre_9_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_9_WIRE.im <= _dataInPre_9_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_9_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_9_WIRE_3 : UInt<32>
    _dataInPre_9_WIRE_3 <= io.readDataSram0Bank[9]
    node _dataInPre_9_T_4 = bits(_dataInPre_9_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_9_T_5 = asFixedPoint(_dataInPre_9_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_9_WIRE_2.re <= _dataInPre_9_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_9_T_6 = bits(_dataInPre_9_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_9_T_7 = asFixedPoint(_dataInPre_9_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_9_WIRE_2.im <= _dataInPre_9_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_9_T_8 = mux(srcBuffer, _dataInPre_9_WIRE, _dataInPre_9_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[9] <= _dataInPre_9_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_10_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_10_WIRE_1 : UInt<32>
    _dataInPre_10_WIRE_1 <= io.readDataSram1Bank[10]
    node _dataInPre_10_T = bits(_dataInPre_10_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_10_T_1 = asFixedPoint(_dataInPre_10_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_10_WIRE.re <= _dataInPre_10_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_10_T_2 = bits(_dataInPre_10_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_10_T_3 = asFixedPoint(_dataInPre_10_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_10_WIRE.im <= _dataInPre_10_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_10_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_10_WIRE_3 : UInt<32>
    _dataInPre_10_WIRE_3 <= io.readDataSram0Bank[10]
    node _dataInPre_10_T_4 = bits(_dataInPre_10_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_10_T_5 = asFixedPoint(_dataInPre_10_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_10_WIRE_2.re <= _dataInPre_10_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_10_T_6 = bits(_dataInPre_10_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_10_T_7 = asFixedPoint(_dataInPre_10_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_10_WIRE_2.im <= _dataInPre_10_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_10_T_8 = mux(srcBuffer, _dataInPre_10_WIRE, _dataInPre_10_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[10] <= _dataInPre_10_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_11_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_11_WIRE_1 : UInt<32>
    _dataInPre_11_WIRE_1 <= io.readDataSram1Bank[11]
    node _dataInPre_11_T = bits(_dataInPre_11_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_11_T_1 = asFixedPoint(_dataInPre_11_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_11_WIRE.re <= _dataInPre_11_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_11_T_2 = bits(_dataInPre_11_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_11_T_3 = asFixedPoint(_dataInPre_11_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_11_WIRE.im <= _dataInPre_11_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_11_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_11_WIRE_3 : UInt<32>
    _dataInPre_11_WIRE_3 <= io.readDataSram0Bank[11]
    node _dataInPre_11_T_4 = bits(_dataInPre_11_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_11_T_5 = asFixedPoint(_dataInPre_11_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_11_WIRE_2.re <= _dataInPre_11_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_11_T_6 = bits(_dataInPre_11_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_11_T_7 = asFixedPoint(_dataInPre_11_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_11_WIRE_2.im <= _dataInPre_11_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_11_T_8 = mux(srcBuffer, _dataInPre_11_WIRE, _dataInPre_11_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[11] <= _dataInPre_11_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_12_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_12_WIRE_1 : UInt<32>
    _dataInPre_12_WIRE_1 <= io.readDataSram1Bank[12]
    node _dataInPre_12_T = bits(_dataInPre_12_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_12_T_1 = asFixedPoint(_dataInPre_12_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_12_WIRE.re <= _dataInPre_12_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_12_T_2 = bits(_dataInPre_12_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_12_T_3 = asFixedPoint(_dataInPre_12_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_12_WIRE.im <= _dataInPre_12_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_12_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_12_WIRE_3 : UInt<32>
    _dataInPre_12_WIRE_3 <= io.readDataSram0Bank[12]
    node _dataInPre_12_T_4 = bits(_dataInPre_12_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_12_T_5 = asFixedPoint(_dataInPre_12_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_12_WIRE_2.re <= _dataInPre_12_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_12_T_6 = bits(_dataInPre_12_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_12_T_7 = asFixedPoint(_dataInPre_12_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_12_WIRE_2.im <= _dataInPre_12_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_12_T_8 = mux(srcBuffer, _dataInPre_12_WIRE, _dataInPre_12_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[12] <= _dataInPre_12_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_13_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_13_WIRE_1 : UInt<32>
    _dataInPre_13_WIRE_1 <= io.readDataSram1Bank[13]
    node _dataInPre_13_T = bits(_dataInPre_13_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_13_T_1 = asFixedPoint(_dataInPre_13_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_13_WIRE.re <= _dataInPre_13_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_13_T_2 = bits(_dataInPre_13_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_13_T_3 = asFixedPoint(_dataInPre_13_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_13_WIRE.im <= _dataInPre_13_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_13_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_13_WIRE_3 : UInt<32>
    _dataInPre_13_WIRE_3 <= io.readDataSram0Bank[13]
    node _dataInPre_13_T_4 = bits(_dataInPre_13_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_13_T_5 = asFixedPoint(_dataInPre_13_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_13_WIRE_2.re <= _dataInPre_13_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_13_T_6 = bits(_dataInPre_13_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_13_T_7 = asFixedPoint(_dataInPre_13_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_13_WIRE_2.im <= _dataInPre_13_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_13_T_8 = mux(srcBuffer, _dataInPre_13_WIRE, _dataInPre_13_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[13] <= _dataInPre_13_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_14_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_14_WIRE_1 : UInt<32>
    _dataInPre_14_WIRE_1 <= io.readDataSram1Bank[14]
    node _dataInPre_14_T = bits(_dataInPre_14_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_14_T_1 = asFixedPoint(_dataInPre_14_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_14_WIRE.re <= _dataInPre_14_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_14_T_2 = bits(_dataInPre_14_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_14_T_3 = asFixedPoint(_dataInPre_14_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_14_WIRE.im <= _dataInPre_14_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_14_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_14_WIRE_3 : UInt<32>
    _dataInPre_14_WIRE_3 <= io.readDataSram0Bank[14]
    node _dataInPre_14_T_4 = bits(_dataInPre_14_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_14_T_5 = asFixedPoint(_dataInPre_14_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_14_WIRE_2.re <= _dataInPre_14_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_14_T_6 = bits(_dataInPre_14_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_14_T_7 = asFixedPoint(_dataInPre_14_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_14_WIRE_2.im <= _dataInPre_14_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_14_T_8 = mux(srcBuffer, _dataInPre_14_WIRE, _dataInPre_14_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[14] <= _dataInPre_14_T_8 @[FFTEngine.scala 440:22]
    wire _dataInPre_15_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:72]
    wire _dataInPre_15_WIRE_1 : UInt<32>
    _dataInPre_15_WIRE_1 <= io.readDataSram1Bank[15]
    node _dataInPre_15_T = bits(_dataInPre_15_WIRE_1, 15, 0) @[FFTEngine.scala 440:72]
    node _dataInPre_15_T_1 = asFixedPoint(_dataInPre_15_T, 15) @[FFTEngine.scala 440:72]
    _dataInPre_15_WIRE.re <= _dataInPre_15_T_1 @[FFTEngine.scala 440:72]
    node _dataInPre_15_T_2 = bits(_dataInPre_15_WIRE_1, 31, 16) @[FFTEngine.scala 440:72]
    node _dataInPre_15_T_3 = asFixedPoint(_dataInPre_15_T_2, 15) @[FFTEngine.scala 440:72]
    _dataInPre_15_WIRE.im <= _dataInPre_15_T_3 @[FFTEngine.scala 440:72]
    wire _dataInPre_15_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 440:121]
    wire _dataInPre_15_WIRE_3 : UInt<32>
    _dataInPre_15_WIRE_3 <= io.readDataSram0Bank[15]
    node _dataInPre_15_T_4 = bits(_dataInPre_15_WIRE_3, 15, 0) @[FFTEngine.scala 440:121]
    node _dataInPre_15_T_5 = asFixedPoint(_dataInPre_15_T_4, 15) @[FFTEngine.scala 440:121]
    _dataInPre_15_WIRE_2.re <= _dataInPre_15_T_5 @[FFTEngine.scala 440:121]
    node _dataInPre_15_T_6 = bits(_dataInPre_15_WIRE_3, 31, 16) @[FFTEngine.scala 440:121]
    node _dataInPre_15_T_7 = asFixedPoint(_dataInPre_15_T_6, 15) @[FFTEngine.scala 440:121]
    _dataInPre_15_WIRE_2.im <= _dataInPre_15_T_7 @[FFTEngine.scala 440:121]
    node _dataInPre_15_T_8 = mux(srcBuffer, _dataInPre_15_WIRE, _dataInPre_15_WIRE_2) @[FFTEngine.scala 440:28]
    dataInPre[15] <= _dataInPre_15_T_8 @[FFTEngine.scala 440:22]
    node _addrS1c_T = bits(addrS[0], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c <= _addrS1c_T @[Reg.scala 36:22]
    reg addrS2c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c <= addrS1c @[Reg.scala 36:22]
    reg addrS3c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c <= addrS2c @[Reg.scala 36:22]
    node _addrT1c_T = bits(addrT[0], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c <= _addrT1c_T @[Reg.scala 36:22]
    reg addrT2c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c <= addrT1c @[Reg.scala 36:22]
    reg addrT3c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c <= addrT2c @[Reg.scala 36:22]
    wire addrSBankSel : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel : UInt @[FFTEngine.scala 453:32]
    node _addrSBankSel_T = mux(kernelState, addrSBankSelKernel[0], addrSBankSelProc[0]) @[FFTEngine.scala 456:32]
    addrSBankSel <= _addrSBankSel_T @[FFTEngine.scala 456:26]
    node _addrTBankSel_T = mux(kernelState, addrTBankSelKernel[0], addrTBankSelProc[0]) @[FFTEngine.scala 457:32]
    addrTBankSel <= _addrTBankSel_T @[FFTEngine.scala 457:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_1 = mux(procState, addrSBankSelProc[0], addrSBankSelKernel[0]) @[FFTEngine.scala 464:32]
      addrSBankSel <= _addrSBankSel_T_1 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_1 = mux(procState, addrTBankSelProc[0], addrTBankSelKernel[0]) @[FFTEngine.scala 465:32]
      addrTBankSel <= _addrTBankSel_T_1 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_2 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_3 = and(kernelState, _addrSBankSel_T_2) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_4 = or(procState, _addrSBankSel_T_3) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_5 = mux(_addrSBankSel_T_4, addrSBankSelProc[0], addrSBankSelKernel[0]) @[FFTEngine.scala 467:32]
      addrSBankSel <= _addrSBankSel_T_5 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_2 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_3 = and(kernelState, _addrTBankSel_T_2) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_4 = or(procState, _addrTBankSel_T_3) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_5 = mux(_addrTBankSel_T_4, addrTBankSelProc[0], addrTBankSelKernel[0]) @[FFTEngine.scala 468:32]
      addrTBankSel <= _addrTBankSel_T_5 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c <= addrSBankSel @[Reg.scala 36:22]
    reg addrTBankSel1c : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c <= addrTBankSel @[Reg.scala 36:22]
    inst fftCalc of FFT3PipelineCalc @[FFTEngine.scala 474:29]
    fftCalc.clock <= clock
    fftCalc.reset <= reset
    node _fftCalc_io_dataInSR_T = or(addrSBankSel1c, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_1 = bits(_fftCalc_io_dataInSR_T, 3, 0)
    fftCalc.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_1].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_1 = and(sameAddr1c, _fftCalc_io_dataInSI_T) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_2 = or(addrSBankSel1c, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_3 = bits(_fftCalc_io_dataInSI_T_2, 3, 0)
    node _fftCalc_io_dataInSI_T_4 = mux(_fftCalc_io_dataInSI_T_1, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_3].im) @[FFTEngine.scala 476:35]
    fftCalc.io.dataInSI <= _fftCalc_io_dataInSI_T_4 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_1 = and(sameAddr1c, _fftCalc_io_dataInTR_T) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_2 = or(addrTBankSel1c, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_3 = bits(_fftCalc_io_dataInTR_T_2, 3, 0)
    node _fftCalc_io_dataInTR_T_4 = or(addrTBankSel1c, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_5 = bits(_fftCalc_io_dataInTR_T_4, 3, 0)
    node _fftCalc_io_dataInTR_T_6 = mux(_fftCalc_io_dataInTR_T_1, dataInPre[_fftCalc_io_dataInTR_T_3].im, dataInPre[_fftCalc_io_dataInTR_T_5].re) @[FFTEngine.scala 477:35]
    fftCalc.io.dataInTR <= _fftCalc_io_dataInTR_T_6 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_1 = and(sameAddr1c, _fftCalc_io_dataInTI_T) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_2 = or(addrTBankSel1c, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_3 = bits(_fftCalc_io_dataInTI_T_2, 3, 0)
    node _fftCalc_io_dataInTI_T_4 = mux(_fftCalc_io_dataInTI_T_1, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_3].im) @[FFTEngine.scala 478:35]
    fftCalc.io.dataInTI <= _fftCalc_io_dataInTI_T_4 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T = bits(addrSProc, 9, 0) @[FFTEngine.scala 480:55]
    node _fftCalc_io_nk_T_1 = bits(nk[0], 8, 0) @[FFTEngine.scala 480:84]
    node _fftCalc_io_nk_T_2 = cat(_fftCalc_io_nk_T_1, UInt<1>("h0")) @[Cat.scala 33:92]
    node _fftCalc_io_nk_T_3 = mux(procState, _fftCalc_io_nk_T, _fftCalc_io_nk_T_2) @[FFTEngine.scala 480:33]
    fftCalc.io.nk <= _fftCalc_io_nk_T_3 @[FFTEngine.scala 480:27]
    node _fftCalc_io_rShiftSym_T = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_1 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T) @[FFTEngine.scala 484:36]
    fftCalc.io.rShiftSym <= _fftCalc_io_rShiftSym_T_1 @[FFTEngine.scala 484:30]
    fftCalc.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_1 = not(_fftCalc_io_procMode_T) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_2 = and(_fftCalc_io_procMode_T_1, procState2c) @[FFTEngine.scala 486:48]
    fftCalc.io.procMode <= _fftCalc_io_procMode_T_2 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc.io.state1c <= _fftCalc_io_state1c_T @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc.io.state2c <= _fftCalc_io_state2c_T @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_1 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_2 = tail(_writeDataTRPre3c_T_1, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_3 = asFixedPoint(_writeDataTRPre3c_T_2, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_4 = mux(io.fftMode, fftCalc.io.dataOutTI3c, _writeDataTRPre3c_T_3) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_5 = mux(_writeDataTRPre3c_T, fftCalc.io.dataOutTR3c, _writeDataTRPre3c_T_4) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c = mux(procState3c, _writeDataTRPre3c_T_5, fftCalc.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_1 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_2 = tail(_writeDataTIPre3c_T_1, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_3 = asFixedPoint(_writeDataTIPre3c_T_2, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_4 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_5 = tail(_writeDataTIPre3c_T_4, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_6 = asFixedPoint(_writeDataTIPre3c_T_5, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_7 = mux(io.fftMode, _writeDataTIPre3c_T_6, fftCalc.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_8 = mux(_writeDataTIPre3c_T, _writeDataTIPre3c_T_3, _writeDataTIPre3c_T_7) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c = mux(procState3c, _writeDataTIPre3c_T_8, fftCalc.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_1 = and(kernelState3c, _addrSBankSel3c_T) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_2 = or(procState3c, _addrSBankSel3c_T_1) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_3 = mux(_addrSBankSel3c_T_2, addrSBankSelProc3c[0], addrSBankSelKernel3c[0]) @[FFTEngine.scala 498:34]
      addrSBankSel3c <= _addrSBankSel3c_T_3 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_1 = and(kernelState3c, _addrTBankSel3c_T) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_2 = or(procState3c, _addrTBankSel3c_T_1) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_3 = mux(_addrTBankSel3c_T_2, addrTBankSelProc3c[0], addrTBankSelKernel3c[0]) @[FFTEngine.scala 499:34]
      addrTBankSel3c <= _addrTBankSel3c_T_3 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_4 = mux(procState3c, addrSBankSelProc3c[0], addrSBankSelKernel3c[0]) @[FFTEngine.scala 501:34]
      addrSBankSel3c <= _addrSBankSel3c_T_4 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_4 = mux(procState3c, addrTBankSelProc3c[0], addrTBankSelKernel3c[0]) @[FFTEngine.scala 502:34]
      addrTBankSel3c <= _addrTBankSel3c_T_4 @[FFTEngine.scala 502:28]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_24 = eq(UInt<1>("h0"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_25 = eq(UInt<1>("h0"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_26 = or(_T_24, _T_25) @[FFTEngine.scala 508:58]
      when _T_26 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_0_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[0] <= _io_writeEnableSram0Bank_0_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_0_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_0_T_1 = and(_io_writeEnableSram1Bank_0_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[0] <= _io_writeEnableSram1Bank_0_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[0] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[0] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_0_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[0] <= _io_writeEnableSram0Bank_0_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_0_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_0_T_3 = and(_io_writeEnableSram1Bank_0_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[0] <= _io_writeEnableSram1Bank_0_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_27 = eq(UInt<1>("h1"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_28 = eq(UInt<1>("h1"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_29 = or(_T_27, _T_28) @[FFTEngine.scala 508:58]
      when _T_29 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_1_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[1] <= _io_writeEnableSram0Bank_1_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_1_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_1_T_1 = and(_io_writeEnableSram1Bank_1_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[1] <= _io_writeEnableSram1Bank_1_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[1] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[1] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_1_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[1] <= _io_writeEnableSram0Bank_1_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_1_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_1_T_3 = and(_io_writeEnableSram1Bank_1_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[1] <= _io_writeEnableSram1Bank_1_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_30 = eq(UInt<2>("h2"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_31 = eq(UInt<2>("h2"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_32 = or(_T_30, _T_31) @[FFTEngine.scala 508:58]
      when _T_32 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_2_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[2] <= _io_writeEnableSram0Bank_2_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_2_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_2_T_1 = and(_io_writeEnableSram1Bank_2_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[2] <= _io_writeEnableSram1Bank_2_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[2] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[2] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_2_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[2] <= _io_writeEnableSram0Bank_2_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_2_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_2_T_3 = and(_io_writeEnableSram1Bank_2_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[2] <= _io_writeEnableSram1Bank_2_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_33 = eq(UInt<2>("h3"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_34 = eq(UInt<2>("h3"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_35 = or(_T_33, _T_34) @[FFTEngine.scala 508:58]
      when _T_35 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_3_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[3] <= _io_writeEnableSram0Bank_3_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_3_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_3_T_1 = and(_io_writeEnableSram1Bank_3_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[3] <= _io_writeEnableSram1Bank_3_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[3] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[3] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_3_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[3] <= _io_writeEnableSram0Bank_3_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_3_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_3_T_3 = and(_io_writeEnableSram1Bank_3_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[3] <= _io_writeEnableSram1Bank_3_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_36 = eq(UInt<3>("h4"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_37 = eq(UInt<3>("h4"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_38 = or(_T_36, _T_37) @[FFTEngine.scala 508:58]
      when _T_38 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_4_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[4] <= _io_writeEnableSram0Bank_4_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_4_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_4_T_1 = and(_io_writeEnableSram1Bank_4_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[4] <= _io_writeEnableSram1Bank_4_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[4] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[4] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_4_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[4] <= _io_writeEnableSram0Bank_4_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_4_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_4_T_3 = and(_io_writeEnableSram1Bank_4_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[4] <= _io_writeEnableSram1Bank_4_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_39 = eq(UInt<3>("h5"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_40 = eq(UInt<3>("h5"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_41 = or(_T_39, _T_40) @[FFTEngine.scala 508:58]
      when _T_41 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_5_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[5] <= _io_writeEnableSram0Bank_5_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_5_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_5_T_1 = and(_io_writeEnableSram1Bank_5_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[5] <= _io_writeEnableSram1Bank_5_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[5] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[5] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_5_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[5] <= _io_writeEnableSram0Bank_5_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_5_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_5_T_3 = and(_io_writeEnableSram1Bank_5_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[5] <= _io_writeEnableSram1Bank_5_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_42 = eq(UInt<3>("h6"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_43 = eq(UInt<3>("h6"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_44 = or(_T_42, _T_43) @[FFTEngine.scala 508:58]
      when _T_44 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_6_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[6] <= _io_writeEnableSram0Bank_6_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_6_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_6_T_1 = and(_io_writeEnableSram1Bank_6_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[6] <= _io_writeEnableSram1Bank_6_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[6] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[6] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_6_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[6] <= _io_writeEnableSram0Bank_6_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_6_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_6_T_3 = and(_io_writeEnableSram1Bank_6_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[6] <= _io_writeEnableSram1Bank_6_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_45 = eq(UInt<3>("h7"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_46 = eq(UInt<3>("h7"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_47 = or(_T_45, _T_46) @[FFTEngine.scala 508:58]
      when _T_47 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_7_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[7] <= _io_writeEnableSram0Bank_7_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_7_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_7_T_1 = and(_io_writeEnableSram1Bank_7_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[7] <= _io_writeEnableSram1Bank_7_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[7] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[7] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_7_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[7] <= _io_writeEnableSram0Bank_7_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_7_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_7_T_3 = and(_io_writeEnableSram1Bank_7_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[7] <= _io_writeEnableSram1Bank_7_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_48 = eq(UInt<4>("h8"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_49 = eq(UInt<4>("h8"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_50 = or(_T_48, _T_49) @[FFTEngine.scala 508:58]
      when _T_50 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_8_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[8] <= _io_writeEnableSram0Bank_8_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_8_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_8_T_1 = and(_io_writeEnableSram1Bank_8_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[8] <= _io_writeEnableSram1Bank_8_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[8] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[8] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_8_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[8] <= _io_writeEnableSram0Bank_8_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_8_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_8_T_3 = and(_io_writeEnableSram1Bank_8_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[8] <= _io_writeEnableSram1Bank_8_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_51 = eq(UInt<4>("h9"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_52 = eq(UInt<4>("h9"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_53 = or(_T_51, _T_52) @[FFTEngine.scala 508:58]
      when _T_53 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_9_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[9] <= _io_writeEnableSram0Bank_9_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_9_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_9_T_1 = and(_io_writeEnableSram1Bank_9_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[9] <= _io_writeEnableSram1Bank_9_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[9] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[9] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_9_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[9] <= _io_writeEnableSram0Bank_9_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_9_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_9_T_3 = and(_io_writeEnableSram1Bank_9_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[9] <= _io_writeEnableSram1Bank_9_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_54 = eq(UInt<4>("ha"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_55 = eq(UInt<4>("ha"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_56 = or(_T_54, _T_55) @[FFTEngine.scala 508:58]
      when _T_56 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_10_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[10] <= _io_writeEnableSram0Bank_10_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_10_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_10_T_1 = and(_io_writeEnableSram1Bank_10_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[10] <= _io_writeEnableSram1Bank_10_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[10] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[10] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_10_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[10] <= _io_writeEnableSram0Bank_10_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_10_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_10_T_3 = and(_io_writeEnableSram1Bank_10_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[10] <= _io_writeEnableSram1Bank_10_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_57 = eq(UInt<4>("hb"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_58 = eq(UInt<4>("hb"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_59 = or(_T_57, _T_58) @[FFTEngine.scala 508:58]
      when _T_59 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_11_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[11] <= _io_writeEnableSram0Bank_11_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_11_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_11_T_1 = and(_io_writeEnableSram1Bank_11_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[11] <= _io_writeEnableSram1Bank_11_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[11] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[11] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_11_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[11] <= _io_writeEnableSram0Bank_11_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_11_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_11_T_3 = and(_io_writeEnableSram1Bank_11_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[11] <= _io_writeEnableSram1Bank_11_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_60 = eq(UInt<4>("hc"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_61 = eq(UInt<4>("hc"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_62 = or(_T_60, _T_61) @[FFTEngine.scala 508:58]
      when _T_62 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_12_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[12] <= _io_writeEnableSram0Bank_12_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_12_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_12_T_1 = and(_io_writeEnableSram1Bank_12_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[12] <= _io_writeEnableSram1Bank_12_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[12] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[12] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_12_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[12] <= _io_writeEnableSram0Bank_12_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_12_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_12_T_3 = and(_io_writeEnableSram1Bank_12_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[12] <= _io_writeEnableSram1Bank_12_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_63 = eq(UInt<4>("hd"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_64 = eq(UInt<4>("hd"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_65 = or(_T_63, _T_64) @[FFTEngine.scala 508:58]
      when _T_65 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_13_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[13] <= _io_writeEnableSram0Bank_13_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_13_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_13_T_1 = and(_io_writeEnableSram1Bank_13_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[13] <= _io_writeEnableSram1Bank_13_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[13] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[13] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_13_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[13] <= _io_writeEnableSram0Bank_13_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_13_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_13_T_3 = and(_io_writeEnableSram1Bank_13_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[13] <= _io_writeEnableSram1Bank_13_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_66 = eq(UInt<4>("he"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_67 = eq(UInt<4>("he"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_68 = or(_T_66, _T_67) @[FFTEngine.scala 508:58]
      when _T_68 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_14_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[14] <= _io_writeEnableSram0Bank_14_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_14_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_14_T_1 = and(_io_writeEnableSram1Bank_14_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[14] <= _io_writeEnableSram1Bank_14_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[14] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[14] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_14_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[14] <= _io_writeEnableSram0Bank_14_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_14_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_14_T_3 = and(_io_writeEnableSram1Bank_14_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[14] <= _io_writeEnableSram1Bank_14_T_3 @[FFTEngine.scala 517:48]
    when procState3c : @[FFTEngine.scala 507:34]
      node _T_69 = eq(UInt<4>("hf"), addrSBankSelProc3c[0]) @[FFTEngine.scala 508:31]
      node _T_70 = eq(UInt<4>("hf"), addrTBankSelProc3c[0]) @[FFTEngine.scala 508:66]
      node _T_71 = or(_T_69, _T_70) @[FFTEngine.scala 508:58]
      when _T_71 : @[FFTEngine.scala 508:94]
        node _io_writeEnableSram0Bank_15_T = and(srcBuffer, procState3c) @[FFTEngine.scala 509:65]
        io.writeEnableSram0Bank[15] <= _io_writeEnableSram0Bank_15_T @[FFTEngine.scala 509:52]
        node _io_writeEnableSram1Bank_15_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 510:55]
        node _io_writeEnableSram1Bank_15_T_1 = and(_io_writeEnableSram1Bank_15_T, procState3c) @[FFTEngine.scala 510:66]
        io.writeEnableSram1Bank[15] <= _io_writeEnableSram1Bank_15_T_1 @[FFTEngine.scala 510:52]
      else :
        io.writeEnableSram0Bank[15] <= UInt<1>("h0") @[FFTEngine.scala 512:52]
        io.writeEnableSram1Bank[15] <= UInt<1>("h0") @[FFTEngine.scala 513:52]
    else :
      node _io_writeEnableSram0Bank_15_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 516:61]
      io.writeEnableSram0Bank[15] <= _io_writeEnableSram0Bank_15_T_1 @[FFTEngine.scala 516:48]
      node _io_writeEnableSram1Bank_15_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 517:51]
      node _io_writeEnableSram1Bank_15_T_3 = and(_io_writeEnableSram1Bank_15_T_2, kernelState3c) @[FFTEngine.scala 517:62]
      io.writeEnableSram1Bank[15] <= _io_writeEnableSram1Bank_15_T_3 @[FFTEngine.scala 517:48]
    node _T_72 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_72 : @[FFTEngine.scala 522:26]
      node _T_73 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_73 : @[FFTEngine.scala 523:37]
        node _T_74 = or(addrTBankSel, UInt<4>("h0"))
        node _T_75 = bits(_T_74, 3, 0)
        node _io_addrSram0Bank_T = bits(addrT[0], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_75] <= _io_addrSram0Bank_T @[FFTEngine.scala 524:48]
        node _T_76 = or(addrSBankSel, UInt<4>("h0"))
        node _T_77 = bits(_T_76, 3, 0)
        node _io_addrSram0Bank_T_1 = bits(addrS[0], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_77] <= _io_addrSram0Bank_T_1 @[FFTEngine.scala 525:48]
      else :
        node _T_78 = or(addrTBankSel, UInt<4>("h0"))
        node _T_79 = bits(_T_78, 3, 0)
        node _io_addrSram1Bank_T = bits(addrT[0], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_79] <= _io_addrSram1Bank_T @[FFTEngine.scala 527:48]
        node _T_80 = or(addrSBankSel, UInt<4>("h0"))
        node _T_81 = bits(_T_80, 3, 0)
        node _io_addrSram1Bank_T_1 = bits(addrS[0], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_81] <= _io_addrSram1Bank_T_1 @[FFTEngine.scala 528:48]
    else :
      node _T_82 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 532:36]
      when _T_82 : @[FFTEngine.scala 532:45]
        node _T_83 = or(addrTBankSel, UInt<4>("h0"))
        node _T_84 = bits(_T_83, 3, 0)
        node _io_addrSram0Bank_T_2 = bits(addrT[0], 5, 0) @[FFTEngine.scala 533:67]
        io.addrSram0Bank[_T_84] <= _io_addrSram0Bank_T_2 @[FFTEngine.scala 533:56]
        node _T_85 = or(addrSBankSel, UInt<4>("h0"))
        node _T_86 = bits(_T_85, 3, 0)
        node _io_addrSram0Bank_T_3 = bits(addrS[0], 5, 0) @[FFTEngine.scala 534:67]
        io.addrSram0Bank[_T_86] <= _io_addrSram0Bank_T_3 @[FFTEngine.scala 534:56]
      else :
        node _T_87 = or(addrTBankSel, UInt<4>("h0"))
        node _T_88 = bits(_T_87, 3, 0)
        node _io_addrSram1Bank_T_2 = bits(addrT[0], 5, 0) @[FFTEngine.scala 536:67]
        io.addrSram1Bank[_T_88] <= _io_addrSram1Bank_T_2 @[FFTEngine.scala 536:56]
        node _T_89 = or(addrSBankSel, UInt<4>("h0"))
        node _T_90 = bits(_T_89, 3, 0)
        node _io_addrSram1Bank_T_3 = bits(addrS[0], 5, 0) @[FFTEngine.scala 537:67]
        io.addrSram1Bank[_T_90] <= _io_addrSram1Bank_T_3 @[FFTEngine.scala 537:56]
    node _T_91 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_91 : @[FFTEngine.scala 542:28]
      node _T_92 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_92 : @[FFTEngine.scala 543:37]
        node _T_93 = or(addrTBankSel3c, UInt<4>("h0"))
        node _T_94 = bits(_T_93, 3, 0)
        io.addrSram1Bank[_T_94] <= addrT3c @[FFTEngine.scala 544:50]
        node _T_95 = or(addrSBankSel3c, UInt<4>("h0"))
        node _T_96 = bits(_T_95, 3, 0)
        io.addrSram1Bank[_T_96] <= addrS3c @[FFTEngine.scala 545:50]
      else :
        node _T_97 = or(addrTBankSel3c, UInt<4>("h0"))
        node _T_98 = bits(_T_97, 3, 0)
        io.addrSram0Bank[_T_98] <= addrT3c @[FFTEngine.scala 547:50]
        node _T_99 = or(addrSBankSel3c, UInt<4>("h0"))
        node _T_100 = bits(_T_99, 3, 0)
        io.addrSram0Bank[_T_100] <= addrS3c @[FFTEngine.scala 548:50]
    else :
      node _T_101 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 552:32]
      when _T_101 : @[FFTEngine.scala 552:41]
        node _T_102 = or(addrTBankSel3c, UInt<4>("h0"))
        node _T_103 = bits(_T_102, 3, 0)
        io.addrSram1Bank[_T_103] <= addrT3c @[FFTEngine.scala 553:54]
        node _T_104 = or(addrSBankSel3c, UInt<4>("h0"))
        node _T_105 = bits(_T_104, 3, 0)
        io.addrSram1Bank[_T_105] <= addrS3c @[FFTEngine.scala 554:54]
      else :
        node _T_106 = or(addrTBankSel3c, UInt<4>("h0"))
        node _T_107 = bits(_T_106, 3, 0)
        io.addrSram0Bank[_T_107] <= addrT3c @[FFTEngine.scala 556:54]
        node _T_108 = or(addrSBankSel3c, UInt<4>("h0"))
        node _T_109 = bits(_T_108, 3, 0)
        io.addrSram0Bank[_T_109] <= addrS3c @[FFTEngine.scala 557:54]
    wire writeDataS3c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_110 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_111 = and(io.fftMode, _T_110) @[FFTEngine.scala 567:24]
      when _T_111 : @[FFTEngine.scala 567:47]
        writeDataS3c.re <= fftCalc.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c.im <= writeDataTRPre3c @[FFTEngine.scala 569:33]
        writeDataT3c <= writeDataS3c @[FFTEngine.scala 570:30]
      else :
        node _T_112 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_113 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_114 = and(_T_112, _T_113) @[FFTEngine.scala 571:32]
        when _T_114 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T = shr(fftCalc.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c.re <= _writeDataS3c_re_T @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T = shr(writeDataTRPre3c, 1) @[FFTEngine.scala 573:53]
          writeDataS3c.im <= _writeDataS3c_im_T @[FFTEngine.scala 573:33]
          writeDataT3c <= writeDataS3c @[FFTEngine.scala 574:30]
        else :
          writeDataS3c.re <= fftCalc.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c.im <= fftCalc.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c.re <= writeDataTRPre3c @[FFTEngine.scala 578:33]
          writeDataT3c.im <= writeDataTIPre3c @[FFTEngine.scala 579:33]
    else :
      node _T_115 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_116 = and(kernelState3c, _T_115) @[FFTEngine.scala 581:35]
      node _T_117 = eq(addrTBankSel3c, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_118 = and(_T_116, _T_117) @[FFTEngine.scala 581:65]
      node _T_119 = eq(addrT3c, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_120 = and(_T_118, _T_119) @[FFTEngine.scala 581:100]
      when _T_120 : @[FFTEngine.scala 581:120]
        writeDataS3c.re <= fftCalc.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c.im <= fftCalc.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c.re <= writeDataTRPre3c @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_1 = tail(_writeDataT3c_im_T, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_2 = asFixedPoint(_writeDataT3c_im_T_1, 15) @[FFTEngine.scala 585:32]
        writeDataT3c.im <= _writeDataT3c_im_T_2 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c.re <= fftCalc.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c.im <= fftCalc.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c.re <= writeDataTRPre3c @[FFTEngine.scala 589:29]
        writeDataT3c.im <= writeDataTIPre3c @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_121 = eq(UInt<1>("h0"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_121 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_0_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_0_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_0_T_2 = cat(_io_writeDataSram0Bank_0_T_1, _io_writeDataSram0Bank_0_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_0_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_0_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_0_T_2 = cat(_io_writeDataSram1Bank_0_T_1, _io_writeDataSram1Bank_0_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_122 = eq(UInt<1>("h0"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_122 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_0_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_0_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_0_T_5 = cat(_io_writeDataSram0Bank_0_T_4, _io_writeDataSram0Bank_0_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_0_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_0_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_0_T_5 = cat(_io_writeDataSram1Bank_0_T_4, _io_writeDataSram1Bank_0_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_123 = eq(UInt<1>("h0"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_123 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_8 = cat(_io_writeDataSram0Bank_0_T_7, _io_writeDataSram0Bank_0_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_8 = cat(_io_writeDataSram1Bank_0_T_7, _io_writeDataSram1Bank_0_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_124 = eq(UInt<1>("h0"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_124 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_11 = cat(_io_writeDataSram0Bank_0_T_10, _io_writeDataSram0Bank_0_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_11 = cat(_io_writeDataSram1Bank_0_T_10, _io_writeDataSram1Bank_0_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_125 = eq(UInt<1>("h1"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_125 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_1_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_1_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_1_T_2 = cat(_io_writeDataSram0Bank_1_T_1, _io_writeDataSram0Bank_1_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_1_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_1_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_1_T_2 = cat(_io_writeDataSram1Bank_1_T_1, _io_writeDataSram1Bank_1_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_126 = eq(UInt<1>("h1"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_126 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_1_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_1_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_1_T_5 = cat(_io_writeDataSram0Bank_1_T_4, _io_writeDataSram0Bank_1_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_1_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_1_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_1_T_5 = cat(_io_writeDataSram1Bank_1_T_4, _io_writeDataSram1Bank_1_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_127 = eq(UInt<1>("h1"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_127 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_8 = cat(_io_writeDataSram0Bank_1_T_7, _io_writeDataSram0Bank_1_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_8 = cat(_io_writeDataSram1Bank_1_T_7, _io_writeDataSram1Bank_1_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_128 = eq(UInt<1>("h1"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_128 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_11 = cat(_io_writeDataSram0Bank_1_T_10, _io_writeDataSram0Bank_1_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_11 = cat(_io_writeDataSram1Bank_1_T_10, _io_writeDataSram1Bank_1_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_129 = eq(UInt<2>("h2"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_129 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_2_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_2_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_2_T_2 = cat(_io_writeDataSram0Bank_2_T_1, _io_writeDataSram0Bank_2_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_2_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_2_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_2_T_2 = cat(_io_writeDataSram1Bank_2_T_1, _io_writeDataSram1Bank_2_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_130 = eq(UInt<2>("h2"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_130 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_2_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_2_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_2_T_5 = cat(_io_writeDataSram0Bank_2_T_4, _io_writeDataSram0Bank_2_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_2_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_2_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_2_T_5 = cat(_io_writeDataSram1Bank_2_T_4, _io_writeDataSram1Bank_2_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_131 = eq(UInt<2>("h2"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_131 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_8 = cat(_io_writeDataSram0Bank_2_T_7, _io_writeDataSram0Bank_2_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_8 = cat(_io_writeDataSram1Bank_2_T_7, _io_writeDataSram1Bank_2_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_132 = eq(UInt<2>("h2"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_132 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_11 = cat(_io_writeDataSram0Bank_2_T_10, _io_writeDataSram0Bank_2_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_11 = cat(_io_writeDataSram1Bank_2_T_10, _io_writeDataSram1Bank_2_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_133 = eq(UInt<2>("h3"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_133 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_3_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_3_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_3_T_2 = cat(_io_writeDataSram0Bank_3_T_1, _io_writeDataSram0Bank_3_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_3_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_3_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_3_T_2 = cat(_io_writeDataSram1Bank_3_T_1, _io_writeDataSram1Bank_3_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_134 = eq(UInt<2>("h3"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_134 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_3_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_3_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_3_T_5 = cat(_io_writeDataSram0Bank_3_T_4, _io_writeDataSram0Bank_3_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_3_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_3_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_3_T_5 = cat(_io_writeDataSram1Bank_3_T_4, _io_writeDataSram1Bank_3_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_135 = eq(UInt<2>("h3"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_135 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_8 = cat(_io_writeDataSram0Bank_3_T_7, _io_writeDataSram0Bank_3_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_8 = cat(_io_writeDataSram1Bank_3_T_7, _io_writeDataSram1Bank_3_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_136 = eq(UInt<2>("h3"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_136 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_11 = cat(_io_writeDataSram0Bank_3_T_10, _io_writeDataSram0Bank_3_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_11 = cat(_io_writeDataSram1Bank_3_T_10, _io_writeDataSram1Bank_3_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_137 = eq(UInt<3>("h4"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_137 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_4_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_4_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_4_T_2 = cat(_io_writeDataSram0Bank_4_T_1, _io_writeDataSram0Bank_4_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_4_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_4_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_4_T_2 = cat(_io_writeDataSram1Bank_4_T_1, _io_writeDataSram1Bank_4_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_138 = eq(UInt<3>("h4"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_138 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_4_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_4_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_4_T_5 = cat(_io_writeDataSram0Bank_4_T_4, _io_writeDataSram0Bank_4_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_4_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_4_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_4_T_5 = cat(_io_writeDataSram1Bank_4_T_4, _io_writeDataSram1Bank_4_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_139 = eq(UInt<3>("h4"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_139 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_8 = cat(_io_writeDataSram0Bank_4_T_7, _io_writeDataSram0Bank_4_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_8 = cat(_io_writeDataSram1Bank_4_T_7, _io_writeDataSram1Bank_4_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_140 = eq(UInt<3>("h4"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_140 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_11 = cat(_io_writeDataSram0Bank_4_T_10, _io_writeDataSram0Bank_4_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_11 = cat(_io_writeDataSram1Bank_4_T_10, _io_writeDataSram1Bank_4_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_141 = eq(UInt<3>("h5"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_141 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_5_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_5_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_5_T_2 = cat(_io_writeDataSram0Bank_5_T_1, _io_writeDataSram0Bank_5_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_5_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_5_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_5_T_2 = cat(_io_writeDataSram1Bank_5_T_1, _io_writeDataSram1Bank_5_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_142 = eq(UInt<3>("h5"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_142 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_5_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_5_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_5_T_5 = cat(_io_writeDataSram0Bank_5_T_4, _io_writeDataSram0Bank_5_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_5_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_5_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_5_T_5 = cat(_io_writeDataSram1Bank_5_T_4, _io_writeDataSram1Bank_5_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_143 = eq(UInt<3>("h5"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_143 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_8 = cat(_io_writeDataSram0Bank_5_T_7, _io_writeDataSram0Bank_5_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_8 = cat(_io_writeDataSram1Bank_5_T_7, _io_writeDataSram1Bank_5_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_144 = eq(UInt<3>("h5"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_144 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_11 = cat(_io_writeDataSram0Bank_5_T_10, _io_writeDataSram0Bank_5_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_11 = cat(_io_writeDataSram1Bank_5_T_10, _io_writeDataSram1Bank_5_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_145 = eq(UInt<3>("h6"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_145 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_6_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_6_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_6_T_2 = cat(_io_writeDataSram0Bank_6_T_1, _io_writeDataSram0Bank_6_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_6_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_6_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_6_T_2 = cat(_io_writeDataSram1Bank_6_T_1, _io_writeDataSram1Bank_6_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_146 = eq(UInt<3>("h6"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_146 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_6_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_6_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_6_T_5 = cat(_io_writeDataSram0Bank_6_T_4, _io_writeDataSram0Bank_6_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_6_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_6_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_6_T_5 = cat(_io_writeDataSram1Bank_6_T_4, _io_writeDataSram1Bank_6_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_147 = eq(UInt<3>("h6"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_147 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_8 = cat(_io_writeDataSram0Bank_6_T_7, _io_writeDataSram0Bank_6_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_8 = cat(_io_writeDataSram1Bank_6_T_7, _io_writeDataSram1Bank_6_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_148 = eq(UInt<3>("h6"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_148 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_11 = cat(_io_writeDataSram0Bank_6_T_10, _io_writeDataSram0Bank_6_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_11 = cat(_io_writeDataSram1Bank_6_T_10, _io_writeDataSram1Bank_6_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_149 = eq(UInt<3>("h7"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_149 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_7_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_7_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_7_T_2 = cat(_io_writeDataSram0Bank_7_T_1, _io_writeDataSram0Bank_7_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_7_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_7_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_7_T_2 = cat(_io_writeDataSram1Bank_7_T_1, _io_writeDataSram1Bank_7_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_150 = eq(UInt<3>("h7"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_150 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_7_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_7_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_7_T_5 = cat(_io_writeDataSram0Bank_7_T_4, _io_writeDataSram0Bank_7_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_7_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_7_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_7_T_5 = cat(_io_writeDataSram1Bank_7_T_4, _io_writeDataSram1Bank_7_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_151 = eq(UInt<3>("h7"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_151 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_8 = cat(_io_writeDataSram0Bank_7_T_7, _io_writeDataSram0Bank_7_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_8 = cat(_io_writeDataSram1Bank_7_T_7, _io_writeDataSram1Bank_7_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_152 = eq(UInt<3>("h7"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_152 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_11 = cat(_io_writeDataSram0Bank_7_T_10, _io_writeDataSram0Bank_7_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_11 = cat(_io_writeDataSram1Bank_7_T_10, _io_writeDataSram1Bank_7_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_153 = eq(UInt<4>("h8"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_153 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_8_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_8_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_8_T_2 = cat(_io_writeDataSram0Bank_8_T_1, _io_writeDataSram0Bank_8_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_8_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_8_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_8_T_2 = cat(_io_writeDataSram1Bank_8_T_1, _io_writeDataSram1Bank_8_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_154 = eq(UInt<4>("h8"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_154 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_8_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_8_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_8_T_5 = cat(_io_writeDataSram0Bank_8_T_4, _io_writeDataSram0Bank_8_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_8_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_8_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_8_T_5 = cat(_io_writeDataSram1Bank_8_T_4, _io_writeDataSram1Bank_8_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_155 = eq(UInt<4>("h8"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_155 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_8 = cat(_io_writeDataSram0Bank_8_T_7, _io_writeDataSram0Bank_8_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_8 = cat(_io_writeDataSram1Bank_8_T_7, _io_writeDataSram1Bank_8_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_156 = eq(UInt<4>("h8"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_156 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_11 = cat(_io_writeDataSram0Bank_8_T_10, _io_writeDataSram0Bank_8_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_11 = cat(_io_writeDataSram1Bank_8_T_10, _io_writeDataSram1Bank_8_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_157 = eq(UInt<4>("h9"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_157 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_9_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_9_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_9_T_2 = cat(_io_writeDataSram0Bank_9_T_1, _io_writeDataSram0Bank_9_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_9_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_9_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_9_T_2 = cat(_io_writeDataSram1Bank_9_T_1, _io_writeDataSram1Bank_9_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_158 = eq(UInt<4>("h9"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_158 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_9_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_9_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_9_T_5 = cat(_io_writeDataSram0Bank_9_T_4, _io_writeDataSram0Bank_9_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_9_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_9_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_9_T_5 = cat(_io_writeDataSram1Bank_9_T_4, _io_writeDataSram1Bank_9_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_159 = eq(UInt<4>("h9"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_159 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_8 = cat(_io_writeDataSram0Bank_9_T_7, _io_writeDataSram0Bank_9_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_8 = cat(_io_writeDataSram1Bank_9_T_7, _io_writeDataSram1Bank_9_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_160 = eq(UInt<4>("h9"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_160 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_11 = cat(_io_writeDataSram0Bank_9_T_10, _io_writeDataSram0Bank_9_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_11 = cat(_io_writeDataSram1Bank_9_T_10, _io_writeDataSram1Bank_9_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_161 = eq(UInt<4>("ha"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_161 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_10_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_10_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_10_T_2 = cat(_io_writeDataSram0Bank_10_T_1, _io_writeDataSram0Bank_10_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_10_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_10_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_10_T_2 = cat(_io_writeDataSram1Bank_10_T_1, _io_writeDataSram1Bank_10_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_162 = eq(UInt<4>("ha"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_162 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_10_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_10_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_10_T_5 = cat(_io_writeDataSram0Bank_10_T_4, _io_writeDataSram0Bank_10_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_10_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_10_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_10_T_5 = cat(_io_writeDataSram1Bank_10_T_4, _io_writeDataSram1Bank_10_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_163 = eq(UInt<4>("ha"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_163 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_8 = cat(_io_writeDataSram0Bank_10_T_7, _io_writeDataSram0Bank_10_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_8 = cat(_io_writeDataSram1Bank_10_T_7, _io_writeDataSram1Bank_10_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_164 = eq(UInt<4>("ha"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_164 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_11 = cat(_io_writeDataSram0Bank_10_T_10, _io_writeDataSram0Bank_10_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_11 = cat(_io_writeDataSram1Bank_10_T_10, _io_writeDataSram1Bank_10_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_165 = eq(UInt<4>("hb"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_165 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_11_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_11_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_11_T_2 = cat(_io_writeDataSram0Bank_11_T_1, _io_writeDataSram0Bank_11_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_11_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_11_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_11_T_2 = cat(_io_writeDataSram1Bank_11_T_1, _io_writeDataSram1Bank_11_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_166 = eq(UInt<4>("hb"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_166 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_11_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_11_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_11_T_5 = cat(_io_writeDataSram0Bank_11_T_4, _io_writeDataSram0Bank_11_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_11_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_11_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_11_T_5 = cat(_io_writeDataSram1Bank_11_T_4, _io_writeDataSram1Bank_11_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_167 = eq(UInt<4>("hb"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_167 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_8 = cat(_io_writeDataSram0Bank_11_T_7, _io_writeDataSram0Bank_11_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_8 = cat(_io_writeDataSram1Bank_11_T_7, _io_writeDataSram1Bank_11_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_168 = eq(UInt<4>("hb"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_168 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_11 = cat(_io_writeDataSram0Bank_11_T_10, _io_writeDataSram0Bank_11_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_11 = cat(_io_writeDataSram1Bank_11_T_10, _io_writeDataSram1Bank_11_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_169 = eq(UInt<4>("hc"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_169 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_12_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_12_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_12_T_2 = cat(_io_writeDataSram0Bank_12_T_1, _io_writeDataSram0Bank_12_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_12_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_12_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_12_T_2 = cat(_io_writeDataSram1Bank_12_T_1, _io_writeDataSram1Bank_12_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_170 = eq(UInt<4>("hc"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_170 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_12_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_12_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_12_T_5 = cat(_io_writeDataSram0Bank_12_T_4, _io_writeDataSram0Bank_12_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_12_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_12_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_12_T_5 = cat(_io_writeDataSram1Bank_12_T_4, _io_writeDataSram1Bank_12_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_171 = eq(UInt<4>("hc"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_171 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_8 = cat(_io_writeDataSram0Bank_12_T_7, _io_writeDataSram0Bank_12_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_8 = cat(_io_writeDataSram1Bank_12_T_7, _io_writeDataSram1Bank_12_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_172 = eq(UInt<4>("hc"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_172 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_11 = cat(_io_writeDataSram0Bank_12_T_10, _io_writeDataSram0Bank_12_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_11 = cat(_io_writeDataSram1Bank_12_T_10, _io_writeDataSram1Bank_12_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_173 = eq(UInt<4>("hd"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_173 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_13_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_13_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_13_T_2 = cat(_io_writeDataSram0Bank_13_T_1, _io_writeDataSram0Bank_13_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_13_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_13_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_13_T_2 = cat(_io_writeDataSram1Bank_13_T_1, _io_writeDataSram1Bank_13_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_174 = eq(UInt<4>("hd"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_174 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_13_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_13_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_13_T_5 = cat(_io_writeDataSram0Bank_13_T_4, _io_writeDataSram0Bank_13_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_13_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_13_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_13_T_5 = cat(_io_writeDataSram1Bank_13_T_4, _io_writeDataSram1Bank_13_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_175 = eq(UInt<4>("hd"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_175 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_8 = cat(_io_writeDataSram0Bank_13_T_7, _io_writeDataSram0Bank_13_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_8 = cat(_io_writeDataSram1Bank_13_T_7, _io_writeDataSram1Bank_13_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_176 = eq(UInt<4>("hd"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_176 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_11 = cat(_io_writeDataSram0Bank_13_T_10, _io_writeDataSram0Bank_13_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_11 = cat(_io_writeDataSram1Bank_13_T_10, _io_writeDataSram1Bank_13_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_177 = eq(UInt<4>("he"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_177 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_14_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_14_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_14_T_2 = cat(_io_writeDataSram0Bank_14_T_1, _io_writeDataSram0Bank_14_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_14_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_14_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_14_T_2 = cat(_io_writeDataSram1Bank_14_T_1, _io_writeDataSram1Bank_14_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_178 = eq(UInt<4>("he"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_178 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_14_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_14_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_14_T_5 = cat(_io_writeDataSram0Bank_14_T_4, _io_writeDataSram0Bank_14_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_14_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_14_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_14_T_5 = cat(_io_writeDataSram1Bank_14_T_4, _io_writeDataSram1Bank_14_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_179 = eq(UInt<4>("he"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_179 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_8 = cat(_io_writeDataSram0Bank_14_T_7, _io_writeDataSram0Bank_14_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_8 = cat(_io_writeDataSram1Bank_14_T_7, _io_writeDataSram1Bank_14_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_180 = eq(UInt<4>("he"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_180 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_11 = cat(_io_writeDataSram0Bank_14_T_10, _io_writeDataSram0Bank_14_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_11 = cat(_io_writeDataSram1Bank_14_T_10, _io_writeDataSram1Bank_14_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_11 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      node _T_181 = eq(UInt<4>("hf"), addrSBankSel3c) @[FFTEngine.scala 596:30]
      when _T_181 : @[FFTEngine.scala 596:50]
        node _io_writeDataSram0Bank_15_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_15_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 597:66]
        node _io_writeDataSram0Bank_15_T_2 = cat(_io_writeDataSram0Bank_15_T_1, _io_writeDataSram0Bank_15_T) @[FFTEngine.scala 597:66]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_2 @[FFTEngine.scala 597:50]
        node _io_writeDataSram1Bank_15_T = asUInt(writeDataS3c.re) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_15_T_1 = asUInt(writeDataS3c.im) @[FFTEngine.scala 598:66]
        node _io_writeDataSram1Bank_15_T_2 = cat(_io_writeDataSram1Bank_15_T_1, _io_writeDataSram1Bank_15_T) @[FFTEngine.scala 598:66]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_2 @[FFTEngine.scala 598:50]
      else :
        node _T_182 = eq(UInt<4>("hf"), addrTBankSel3c) @[FFTEngine.scala 599:37]
        when _T_182 : @[FFTEngine.scala 599:57]
          node _io_writeDataSram0Bank_15_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_15_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 600:66]
          node _io_writeDataSram0Bank_15_T_5 = cat(_io_writeDataSram0Bank_15_T_4, _io_writeDataSram0Bank_15_T_3) @[FFTEngine.scala 600:66]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_5 @[FFTEngine.scala 600:50]
          node _io_writeDataSram1Bank_15_T_3 = asUInt(writeDataT3c.re) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_15_T_4 = asUInt(writeDataT3c.im) @[FFTEngine.scala 601:66]
          node _io_writeDataSram1Bank_15_T_5 = cat(_io_writeDataSram1Bank_15_T_4, _io_writeDataSram1Bank_15_T_3) @[FFTEngine.scala 601:66]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_5 @[FFTEngine.scala 601:50]
    else :
      node _T_183 = eq(UInt<4>("hf"), addrSBankSel3c) @[FFTEngine.scala 605:26]
      when _T_183 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_8 = cat(_io_writeDataSram0Bank_15_T_7, _io_writeDataSram0Bank_15_T_6) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_8 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_6 = asUInt(writeDataS3c.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_7 = asUInt(writeDataS3c.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_8 = cat(_io_writeDataSram1Bank_15_T_7, _io_writeDataSram1Bank_15_T_6) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_8 @[FFTEngine.scala 607:46]
      else :
        node _T_184 = eq(UInt<4>("hf"), addrTBankSel3c) @[FFTEngine.scala 608:33]
        when _T_184 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_11 = cat(_io_writeDataSram0Bank_15_T_10, _io_writeDataSram0Bank_15_T_9) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_11 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_9 = asUInt(writeDataT3c.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_10 = asUInt(writeDataT3c.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_11 = cat(_io_writeDataSram1Bank_15_T_10, _io_writeDataSram1Bank_15_T_9) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_11 @[FFTEngine.scala 610:46]
    node _addrS1c_T_1 = bits(addrS[1], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c_1 <= _addrS1c_T_1 @[Reg.scala 36:22]
    reg addrS2c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c_1 <= addrS1c_1 @[Reg.scala 36:22]
    reg addrS3c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c_1 <= addrS2c_1 @[Reg.scala 36:22]
    node _addrT1c_T_1 = bits(addrT[1], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c_1 <= _addrT1c_T_1 @[Reg.scala 36:22]
    reg addrT2c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c_1 <= addrT1c_1 @[Reg.scala 36:22]
    reg addrT3c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c_1 <= addrT2c_1 @[Reg.scala 36:22]
    wire addrSBankSel_1 : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel_1 : UInt @[FFTEngine.scala 453:32]
    addrSBankSel_1 <= addrSBankSelKernel[1] @[FFTEngine.scala 459:26]
    addrTBankSel_1 <= addrTBankSelKernel[1] @[FFTEngine.scala 460:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_6 = mux(procState, addrSBankSelProc[1], addrSBankSelKernel[1]) @[FFTEngine.scala 464:32]
      addrSBankSel_1 <= _addrSBankSel_T_6 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_6 = mux(procState, addrTBankSelProc[1], addrTBankSelKernel[1]) @[FFTEngine.scala 465:32]
      addrTBankSel_1 <= _addrTBankSel_T_6 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_7 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_8 = and(kernelState, _addrSBankSel_T_7) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_9 = or(procState, _addrSBankSel_T_8) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_10 = mux(_addrSBankSel_T_9, addrSBankSelProc[1], addrSBankSelKernel[1]) @[FFTEngine.scala 467:32]
      addrSBankSel_1 <= _addrSBankSel_T_10 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_7 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_8 = and(kernelState, _addrTBankSel_T_7) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_9 = or(procState, _addrTBankSel_T_8) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_10 = mux(_addrTBankSel_T_9, addrTBankSelProc[1], addrTBankSelKernel[1]) @[FFTEngine.scala 468:32]
      addrTBankSel_1 <= _addrTBankSel_T_10 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c_1 <= addrSBankSel_1 @[Reg.scala 36:22]
    reg addrTBankSel1c_1 : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c_1 <= addrTBankSel_1 @[Reg.scala 36:22]
    inst fftCalc_1 of FFT3PipelineCalc_1 @[FFTEngine.scala 474:29]
    fftCalc_1.clock <= clock
    fftCalc_1.reset <= reset
    node _fftCalc_io_dataInSR_T_2 = or(addrSBankSel1c_1, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_3 = bits(_fftCalc_io_dataInSR_T_2, 3, 0)
    fftCalc_1.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_3].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T_5 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_6 = and(sameAddr1c, _fftCalc_io_dataInSI_T_5) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_7 = or(addrSBankSel1c_1, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_8 = bits(_fftCalc_io_dataInSI_T_7, 3, 0)
    node _fftCalc_io_dataInSI_T_9 = mux(_fftCalc_io_dataInSI_T_6, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_8].im) @[FFTEngine.scala 476:35]
    fftCalc_1.io.dataInSI <= _fftCalc_io_dataInSI_T_9 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T_7 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_8 = and(sameAddr1c, _fftCalc_io_dataInTR_T_7) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_9 = or(addrTBankSel1c_1, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_10 = bits(_fftCalc_io_dataInTR_T_9, 3, 0)
    node _fftCalc_io_dataInTR_T_11 = or(addrTBankSel1c_1, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_12 = bits(_fftCalc_io_dataInTR_T_11, 3, 0)
    node _fftCalc_io_dataInTR_T_13 = mux(_fftCalc_io_dataInTR_T_8, dataInPre[_fftCalc_io_dataInTR_T_10].im, dataInPre[_fftCalc_io_dataInTR_T_12].re) @[FFTEngine.scala 477:35]
    fftCalc_1.io.dataInTR <= _fftCalc_io_dataInTR_T_13 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T_5 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_6 = and(sameAddr1c, _fftCalc_io_dataInTI_T_5) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_7 = or(addrTBankSel1c_1, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_8 = bits(_fftCalc_io_dataInTI_T_7, 3, 0)
    node _fftCalc_io_dataInTI_T_9 = mux(_fftCalc_io_dataInTI_T_6, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_8].im) @[FFTEngine.scala 478:35]
    fftCalc_1.io.dataInTI <= _fftCalc_io_dataInTI_T_9 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T_4 = bits(nk[1], 8, 0) @[FFTEngine.scala 482:35]
    fftCalc_1.io.nk <= _fftCalc_io_nk_T_4 @[FFTEngine.scala 482:27]
    node _fftCalc_io_rShiftSym_T_2 = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_3 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T_2) @[FFTEngine.scala 484:36]
    fftCalc_1.io.rShiftSym <= _fftCalc_io_rShiftSym_T_3 @[FFTEngine.scala 484:30]
    fftCalc_1.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T_3 = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_4 = not(_fftCalc_io_procMode_T_3) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_5 = and(_fftCalc_io_procMode_T_4, procState2c) @[FFTEngine.scala 486:48]
    fftCalc_1.io.procMode <= _fftCalc_io_procMode_T_5 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T_1 = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc_1.io.state1c <= _fftCalc_io_state1c_T_1 @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T_1 = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc_1.io.state2c <= _fftCalc_io_state2c_T_1 @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T_6 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_7 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_1.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_8 = tail(_writeDataTRPre3c_T_7, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_9 = asFixedPoint(_writeDataTRPre3c_T_8, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_10 = mux(io.fftMode, fftCalc_1.io.dataOutTI3c, _writeDataTRPre3c_T_9) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_11 = mux(_writeDataTRPre3c_T_6, fftCalc_1.io.dataOutTR3c, _writeDataTRPre3c_T_10) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c_1 = mux(procState3c, _writeDataTRPre3c_T_11, fftCalc_1.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T_9 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_10 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_1.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_11 = tail(_writeDataTIPre3c_T_10, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_12 = asFixedPoint(_writeDataTIPre3c_T_11, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_13 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_1.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_14 = tail(_writeDataTIPre3c_T_13, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_15 = asFixedPoint(_writeDataTIPre3c_T_14, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_16 = mux(io.fftMode, _writeDataTIPre3c_T_15, fftCalc_1.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_17 = mux(_writeDataTIPre3c_T_9, _writeDataTIPre3c_T_12, _writeDataTIPre3c_T_16) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c_1 = mux(procState3c, _writeDataTIPre3c_T_17, fftCalc_1.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c_1 : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c_1 : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T_5 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_6 = and(kernelState3c, _addrSBankSel3c_T_5) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_7 = or(procState3c, _addrSBankSel3c_T_6) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_8 = mux(_addrSBankSel3c_T_7, addrSBankSelProc3c[1], addrSBankSelKernel3c[1]) @[FFTEngine.scala 498:34]
      addrSBankSel3c_1 <= _addrSBankSel3c_T_8 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T_5 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_6 = and(kernelState3c, _addrTBankSel3c_T_5) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_7 = or(procState3c, _addrTBankSel3c_T_6) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_8 = mux(_addrTBankSel3c_T_7, addrTBankSelProc3c[1], addrTBankSelKernel3c[1]) @[FFTEngine.scala 499:34]
      addrTBankSel3c_1 <= _addrTBankSel3c_T_8 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_9 = mux(procState3c, addrSBankSelProc3c[1], addrSBankSelKernel3c[1]) @[FFTEngine.scala 501:34]
      addrSBankSel3c_1 <= _addrSBankSel3c_T_9 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_9 = mux(procState3c, addrTBankSelProc3c[1], addrTBankSelKernel3c[1]) @[FFTEngine.scala 502:34]
      addrTBankSel3c_1 <= _addrTBankSel3c_T_9 @[FFTEngine.scala 502:28]
    node _T_185 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_185 : @[FFTEngine.scala 522:26]
      node _T_186 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_186 : @[FFTEngine.scala 523:37]
        node _T_187 = or(addrTBankSel_1, UInt<4>("h0"))
        node _T_188 = bits(_T_187, 3, 0)
        node _io_addrSram0Bank_T_4 = bits(addrT[1], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_188] <= _io_addrSram0Bank_T_4 @[FFTEngine.scala 524:48]
        node _T_189 = or(addrSBankSel_1, UInt<4>("h0"))
        node _T_190 = bits(_T_189, 3, 0)
        node _io_addrSram0Bank_T_5 = bits(addrS[1], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_190] <= _io_addrSram0Bank_T_5 @[FFTEngine.scala 525:48]
      else :
        node _T_191 = or(addrTBankSel_1, UInt<4>("h0"))
        node _T_192 = bits(_T_191, 3, 0)
        node _io_addrSram1Bank_T_4 = bits(addrT[1], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_192] <= _io_addrSram1Bank_T_4 @[FFTEngine.scala 527:48]
        node _T_193 = or(addrSBankSel_1, UInt<4>("h0"))
        node _T_194 = bits(_T_193, 3, 0)
        node _io_addrSram1Bank_T_5 = bits(addrS[1], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_194] <= _io_addrSram1Bank_T_5 @[FFTEngine.scala 528:48]
    else :
      skip
    node _T_195 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_195 : @[FFTEngine.scala 542:28]
      node _T_196 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_196 : @[FFTEngine.scala 543:37]
        node _T_197 = or(addrTBankSel3c_1, UInt<4>("h0"))
        node _T_198 = bits(_T_197, 3, 0)
        io.addrSram1Bank[_T_198] <= addrT3c_1 @[FFTEngine.scala 544:50]
        node _T_199 = or(addrSBankSel3c_1, UInt<4>("h0"))
        node _T_200 = bits(_T_199, 3, 0)
        io.addrSram1Bank[_T_200] <= addrS3c_1 @[FFTEngine.scala 545:50]
      else :
        node _T_201 = or(addrTBankSel3c_1, UInt<4>("h0"))
        node _T_202 = bits(_T_201, 3, 0)
        io.addrSram0Bank[_T_202] <= addrT3c_1 @[FFTEngine.scala 547:50]
        node _T_203 = or(addrSBankSel3c_1, UInt<4>("h0"))
        node _T_204 = bits(_T_203, 3, 0)
        io.addrSram0Bank[_T_204] <= addrS3c_1 @[FFTEngine.scala 548:50]
    else :
      skip
    wire writeDataS3c_1 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c_1 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_205 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_206 = and(io.fftMode, _T_205) @[FFTEngine.scala 567:24]
      when _T_206 : @[FFTEngine.scala 567:47]
        writeDataS3c_1.re <= fftCalc_1.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c_1.im <= writeDataTRPre3c_1 @[FFTEngine.scala 569:33]
        writeDataT3c_1 <= writeDataS3c_1 @[FFTEngine.scala 570:30]
      else :
        node _T_207 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_208 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_209 = and(_T_207, _T_208) @[FFTEngine.scala 571:32]
        when _T_209 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T_1 = shr(fftCalc_1.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c_1.re <= _writeDataS3c_re_T_1 @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T_1 = shr(writeDataTRPre3c_1, 1) @[FFTEngine.scala 573:53]
          writeDataS3c_1.im <= _writeDataS3c_im_T_1 @[FFTEngine.scala 573:33]
          writeDataT3c_1 <= writeDataS3c_1 @[FFTEngine.scala 574:30]
        else :
          writeDataS3c_1.re <= fftCalc_1.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c_1.im <= fftCalc_1.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c_1.re <= writeDataTRPre3c_1 @[FFTEngine.scala 578:33]
          writeDataT3c_1.im <= writeDataTIPre3c_1 @[FFTEngine.scala 579:33]
    else :
      node _T_210 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_211 = and(kernelState3c, _T_210) @[FFTEngine.scala 581:35]
      node _T_212 = eq(addrTBankSel3c_1, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_213 = and(_T_211, _T_212) @[FFTEngine.scala 581:65]
      node _T_214 = eq(addrT3c_1, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_215 = and(_T_213, _T_214) @[FFTEngine.scala 581:100]
      when _T_215 : @[FFTEngine.scala 581:120]
        writeDataS3c_1.re <= fftCalc_1.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c_1.im <= fftCalc_1.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c_1.re <= writeDataTRPre3c_1 @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T_3 = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c_1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_4 = tail(_writeDataT3c_im_T_3, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_5 = asFixedPoint(_writeDataT3c_im_T_4, 15) @[FFTEngine.scala 585:32]
        writeDataT3c_1.im <= _writeDataT3c_im_T_5 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c_1.re <= fftCalc_1.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c_1.im <= fftCalc_1.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c_1.re <= writeDataTRPre3c_1 @[FFTEngine.scala 589:29]
        writeDataT3c_1.im <= writeDataTIPre3c_1 @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_216 = eq(UInt<1>("h0"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_216 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_14 = cat(_io_writeDataSram0Bank_0_T_13, _io_writeDataSram0Bank_0_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_14 = cat(_io_writeDataSram1Bank_0_T_13, _io_writeDataSram1Bank_0_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_217 = eq(UInt<1>("h0"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_217 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_17 = cat(_io_writeDataSram0Bank_0_T_16, _io_writeDataSram0Bank_0_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_17 = cat(_io_writeDataSram1Bank_0_T_16, _io_writeDataSram1Bank_0_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_218 = eq(UInt<1>("h1"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_218 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_14 = cat(_io_writeDataSram0Bank_1_T_13, _io_writeDataSram0Bank_1_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_14 = cat(_io_writeDataSram1Bank_1_T_13, _io_writeDataSram1Bank_1_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_219 = eq(UInt<1>("h1"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_219 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_17 = cat(_io_writeDataSram0Bank_1_T_16, _io_writeDataSram0Bank_1_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_17 = cat(_io_writeDataSram1Bank_1_T_16, _io_writeDataSram1Bank_1_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_220 = eq(UInt<2>("h2"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_220 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_14 = cat(_io_writeDataSram0Bank_2_T_13, _io_writeDataSram0Bank_2_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_14 = cat(_io_writeDataSram1Bank_2_T_13, _io_writeDataSram1Bank_2_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_221 = eq(UInt<2>("h2"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_221 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_17 = cat(_io_writeDataSram0Bank_2_T_16, _io_writeDataSram0Bank_2_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_17 = cat(_io_writeDataSram1Bank_2_T_16, _io_writeDataSram1Bank_2_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_222 = eq(UInt<2>("h3"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_222 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_14 = cat(_io_writeDataSram0Bank_3_T_13, _io_writeDataSram0Bank_3_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_14 = cat(_io_writeDataSram1Bank_3_T_13, _io_writeDataSram1Bank_3_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_223 = eq(UInt<2>("h3"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_223 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_17 = cat(_io_writeDataSram0Bank_3_T_16, _io_writeDataSram0Bank_3_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_17 = cat(_io_writeDataSram1Bank_3_T_16, _io_writeDataSram1Bank_3_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_224 = eq(UInt<3>("h4"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_224 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_14 = cat(_io_writeDataSram0Bank_4_T_13, _io_writeDataSram0Bank_4_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_14 = cat(_io_writeDataSram1Bank_4_T_13, _io_writeDataSram1Bank_4_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_225 = eq(UInt<3>("h4"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_225 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_17 = cat(_io_writeDataSram0Bank_4_T_16, _io_writeDataSram0Bank_4_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_17 = cat(_io_writeDataSram1Bank_4_T_16, _io_writeDataSram1Bank_4_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_226 = eq(UInt<3>("h5"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_226 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_14 = cat(_io_writeDataSram0Bank_5_T_13, _io_writeDataSram0Bank_5_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_14 = cat(_io_writeDataSram1Bank_5_T_13, _io_writeDataSram1Bank_5_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_227 = eq(UInt<3>("h5"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_227 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_17 = cat(_io_writeDataSram0Bank_5_T_16, _io_writeDataSram0Bank_5_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_17 = cat(_io_writeDataSram1Bank_5_T_16, _io_writeDataSram1Bank_5_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_228 = eq(UInt<3>("h6"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_228 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_14 = cat(_io_writeDataSram0Bank_6_T_13, _io_writeDataSram0Bank_6_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_14 = cat(_io_writeDataSram1Bank_6_T_13, _io_writeDataSram1Bank_6_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_229 = eq(UInt<3>("h6"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_229 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_17 = cat(_io_writeDataSram0Bank_6_T_16, _io_writeDataSram0Bank_6_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_17 = cat(_io_writeDataSram1Bank_6_T_16, _io_writeDataSram1Bank_6_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_230 = eq(UInt<3>("h7"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_230 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_14 = cat(_io_writeDataSram0Bank_7_T_13, _io_writeDataSram0Bank_7_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_14 = cat(_io_writeDataSram1Bank_7_T_13, _io_writeDataSram1Bank_7_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_231 = eq(UInt<3>("h7"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_231 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_17 = cat(_io_writeDataSram0Bank_7_T_16, _io_writeDataSram0Bank_7_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_17 = cat(_io_writeDataSram1Bank_7_T_16, _io_writeDataSram1Bank_7_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_232 = eq(UInt<4>("h8"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_232 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_14 = cat(_io_writeDataSram0Bank_8_T_13, _io_writeDataSram0Bank_8_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_14 = cat(_io_writeDataSram1Bank_8_T_13, _io_writeDataSram1Bank_8_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_233 = eq(UInt<4>("h8"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_233 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_17 = cat(_io_writeDataSram0Bank_8_T_16, _io_writeDataSram0Bank_8_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_17 = cat(_io_writeDataSram1Bank_8_T_16, _io_writeDataSram1Bank_8_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_234 = eq(UInt<4>("h9"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_234 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_14 = cat(_io_writeDataSram0Bank_9_T_13, _io_writeDataSram0Bank_9_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_14 = cat(_io_writeDataSram1Bank_9_T_13, _io_writeDataSram1Bank_9_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_235 = eq(UInt<4>("h9"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_235 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_17 = cat(_io_writeDataSram0Bank_9_T_16, _io_writeDataSram0Bank_9_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_17 = cat(_io_writeDataSram1Bank_9_T_16, _io_writeDataSram1Bank_9_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_236 = eq(UInt<4>("ha"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_236 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_14 = cat(_io_writeDataSram0Bank_10_T_13, _io_writeDataSram0Bank_10_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_14 = cat(_io_writeDataSram1Bank_10_T_13, _io_writeDataSram1Bank_10_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_237 = eq(UInt<4>("ha"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_237 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_17 = cat(_io_writeDataSram0Bank_10_T_16, _io_writeDataSram0Bank_10_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_17 = cat(_io_writeDataSram1Bank_10_T_16, _io_writeDataSram1Bank_10_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_238 = eq(UInt<4>("hb"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_238 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_14 = cat(_io_writeDataSram0Bank_11_T_13, _io_writeDataSram0Bank_11_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_14 = cat(_io_writeDataSram1Bank_11_T_13, _io_writeDataSram1Bank_11_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_239 = eq(UInt<4>("hb"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_239 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_17 = cat(_io_writeDataSram0Bank_11_T_16, _io_writeDataSram0Bank_11_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_17 = cat(_io_writeDataSram1Bank_11_T_16, _io_writeDataSram1Bank_11_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_240 = eq(UInt<4>("hc"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_240 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_14 = cat(_io_writeDataSram0Bank_12_T_13, _io_writeDataSram0Bank_12_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_14 = cat(_io_writeDataSram1Bank_12_T_13, _io_writeDataSram1Bank_12_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_241 = eq(UInt<4>("hc"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_241 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_17 = cat(_io_writeDataSram0Bank_12_T_16, _io_writeDataSram0Bank_12_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_17 = cat(_io_writeDataSram1Bank_12_T_16, _io_writeDataSram1Bank_12_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_242 = eq(UInt<4>("hd"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_242 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_14 = cat(_io_writeDataSram0Bank_13_T_13, _io_writeDataSram0Bank_13_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_14 = cat(_io_writeDataSram1Bank_13_T_13, _io_writeDataSram1Bank_13_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_243 = eq(UInt<4>("hd"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_243 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_17 = cat(_io_writeDataSram0Bank_13_T_16, _io_writeDataSram0Bank_13_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_17 = cat(_io_writeDataSram1Bank_13_T_16, _io_writeDataSram1Bank_13_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_244 = eq(UInt<4>("he"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_244 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_14 = cat(_io_writeDataSram0Bank_14_T_13, _io_writeDataSram0Bank_14_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_14 = cat(_io_writeDataSram1Bank_14_T_13, _io_writeDataSram1Bank_14_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_245 = eq(UInt<4>("he"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_245 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_17 = cat(_io_writeDataSram0Bank_14_T_16, _io_writeDataSram0Bank_14_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_17 = cat(_io_writeDataSram1Bank_14_T_16, _io_writeDataSram1Bank_14_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_17 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_246 = eq(UInt<4>("hf"), addrSBankSel3c_1) @[FFTEngine.scala 605:26]
      when _T_246 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_14 = cat(_io_writeDataSram0Bank_15_T_13, _io_writeDataSram0Bank_15_T_12) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_14 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_12 = asUInt(writeDataS3c_1.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_13 = asUInt(writeDataS3c_1.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_14 = cat(_io_writeDataSram1Bank_15_T_13, _io_writeDataSram1Bank_15_T_12) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_14 @[FFTEngine.scala 607:46]
      else :
        node _T_247 = eq(UInt<4>("hf"), addrTBankSel3c_1) @[FFTEngine.scala 608:33]
        when _T_247 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_17 = cat(_io_writeDataSram0Bank_15_T_16, _io_writeDataSram0Bank_15_T_15) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_17 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_15 = asUInt(writeDataT3c_1.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_16 = asUInt(writeDataT3c_1.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_17 = cat(_io_writeDataSram1Bank_15_T_16, _io_writeDataSram1Bank_15_T_15) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_17 @[FFTEngine.scala 610:46]
    node _addrS1c_T_2 = bits(addrS[2], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c_2 <= _addrS1c_T_2 @[Reg.scala 36:22]
    reg addrS2c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c_2 <= addrS1c_2 @[Reg.scala 36:22]
    reg addrS3c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c_2 <= addrS2c_2 @[Reg.scala 36:22]
    node _addrT1c_T_2 = bits(addrT[2], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c_2 <= _addrT1c_T_2 @[Reg.scala 36:22]
    reg addrT2c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c_2 <= addrT1c_2 @[Reg.scala 36:22]
    reg addrT3c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c_2 <= addrT2c_2 @[Reg.scala 36:22]
    wire addrSBankSel_2 : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel_2 : UInt @[FFTEngine.scala 453:32]
    addrSBankSel_2 <= addrSBankSelKernel[2] @[FFTEngine.scala 459:26]
    addrTBankSel_2 <= addrTBankSelKernel[2] @[FFTEngine.scala 460:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_11 = mux(procState, addrSBankSelProc[2], addrSBankSelKernel[2]) @[FFTEngine.scala 464:32]
      addrSBankSel_2 <= _addrSBankSel_T_11 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_11 = mux(procState, addrTBankSelProc[2], addrTBankSelKernel[2]) @[FFTEngine.scala 465:32]
      addrTBankSel_2 <= _addrTBankSel_T_11 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_12 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_13 = and(kernelState, _addrSBankSel_T_12) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_14 = or(procState, _addrSBankSel_T_13) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_15 = mux(_addrSBankSel_T_14, addrSBankSelProc[2], addrSBankSelKernel[2]) @[FFTEngine.scala 467:32]
      addrSBankSel_2 <= _addrSBankSel_T_15 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_12 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_13 = and(kernelState, _addrTBankSel_T_12) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_14 = or(procState, _addrTBankSel_T_13) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_15 = mux(_addrTBankSel_T_14, addrTBankSelProc[2], addrTBankSelKernel[2]) @[FFTEngine.scala 468:32]
      addrTBankSel_2 <= _addrTBankSel_T_15 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c_2 <= addrSBankSel_2 @[Reg.scala 36:22]
    reg addrTBankSel1c_2 : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c_2 <= addrTBankSel_2 @[Reg.scala 36:22]
    inst fftCalc_2 of FFT3PipelineCalc_2 @[FFTEngine.scala 474:29]
    fftCalc_2.clock <= clock
    fftCalc_2.reset <= reset
    node _fftCalc_io_dataInSR_T_4 = or(addrSBankSel1c_2, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_5 = bits(_fftCalc_io_dataInSR_T_4, 3, 0)
    fftCalc_2.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_5].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T_10 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_11 = and(sameAddr1c, _fftCalc_io_dataInSI_T_10) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_12 = or(addrSBankSel1c_2, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_13 = bits(_fftCalc_io_dataInSI_T_12, 3, 0)
    node _fftCalc_io_dataInSI_T_14 = mux(_fftCalc_io_dataInSI_T_11, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_13].im) @[FFTEngine.scala 476:35]
    fftCalc_2.io.dataInSI <= _fftCalc_io_dataInSI_T_14 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T_14 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_15 = and(sameAddr1c, _fftCalc_io_dataInTR_T_14) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_16 = or(addrTBankSel1c_2, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_17 = bits(_fftCalc_io_dataInTR_T_16, 3, 0)
    node _fftCalc_io_dataInTR_T_18 = or(addrTBankSel1c_2, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_19 = bits(_fftCalc_io_dataInTR_T_18, 3, 0)
    node _fftCalc_io_dataInTR_T_20 = mux(_fftCalc_io_dataInTR_T_15, dataInPre[_fftCalc_io_dataInTR_T_17].im, dataInPre[_fftCalc_io_dataInTR_T_19].re) @[FFTEngine.scala 477:35]
    fftCalc_2.io.dataInTR <= _fftCalc_io_dataInTR_T_20 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T_10 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_11 = and(sameAddr1c, _fftCalc_io_dataInTI_T_10) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_12 = or(addrTBankSel1c_2, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_13 = bits(_fftCalc_io_dataInTI_T_12, 3, 0)
    node _fftCalc_io_dataInTI_T_14 = mux(_fftCalc_io_dataInTI_T_11, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_13].im) @[FFTEngine.scala 478:35]
    fftCalc_2.io.dataInTI <= _fftCalc_io_dataInTI_T_14 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T_5 = bits(nk[2], 8, 0) @[FFTEngine.scala 482:35]
    fftCalc_2.io.nk <= _fftCalc_io_nk_T_5 @[FFTEngine.scala 482:27]
    node _fftCalc_io_rShiftSym_T_4 = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_5 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T_4) @[FFTEngine.scala 484:36]
    fftCalc_2.io.rShiftSym <= _fftCalc_io_rShiftSym_T_5 @[FFTEngine.scala 484:30]
    fftCalc_2.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T_6 = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_7 = not(_fftCalc_io_procMode_T_6) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_8 = and(_fftCalc_io_procMode_T_7, procState2c) @[FFTEngine.scala 486:48]
    fftCalc_2.io.procMode <= _fftCalc_io_procMode_T_8 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T_2 = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc_2.io.state1c <= _fftCalc_io_state1c_T_2 @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T_2 = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc_2.io.state2c <= _fftCalc_io_state2c_T_2 @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T_12 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_13 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_2.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_14 = tail(_writeDataTRPre3c_T_13, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_15 = asFixedPoint(_writeDataTRPre3c_T_14, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_16 = mux(io.fftMode, fftCalc_2.io.dataOutTI3c, _writeDataTRPre3c_T_15) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_17 = mux(_writeDataTRPre3c_T_12, fftCalc_2.io.dataOutTR3c, _writeDataTRPre3c_T_16) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c_2 = mux(procState3c, _writeDataTRPre3c_T_17, fftCalc_2.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T_18 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_19 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_2.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_20 = tail(_writeDataTIPre3c_T_19, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_21 = asFixedPoint(_writeDataTIPre3c_T_20, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_22 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_2.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_23 = tail(_writeDataTIPre3c_T_22, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_24 = asFixedPoint(_writeDataTIPre3c_T_23, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_25 = mux(io.fftMode, _writeDataTIPre3c_T_24, fftCalc_2.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_26 = mux(_writeDataTIPre3c_T_18, _writeDataTIPre3c_T_21, _writeDataTIPre3c_T_25) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c_2 = mux(procState3c, _writeDataTIPre3c_T_26, fftCalc_2.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c_2 : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c_2 : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T_10 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_11 = and(kernelState3c, _addrSBankSel3c_T_10) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_12 = or(procState3c, _addrSBankSel3c_T_11) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_13 = mux(_addrSBankSel3c_T_12, addrSBankSelProc3c[2], addrSBankSelKernel3c[2]) @[FFTEngine.scala 498:34]
      addrSBankSel3c_2 <= _addrSBankSel3c_T_13 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T_10 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_11 = and(kernelState3c, _addrTBankSel3c_T_10) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_12 = or(procState3c, _addrTBankSel3c_T_11) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_13 = mux(_addrTBankSel3c_T_12, addrTBankSelProc3c[2], addrTBankSelKernel3c[2]) @[FFTEngine.scala 499:34]
      addrTBankSel3c_2 <= _addrTBankSel3c_T_13 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_14 = mux(procState3c, addrSBankSelProc3c[2], addrSBankSelKernel3c[2]) @[FFTEngine.scala 501:34]
      addrSBankSel3c_2 <= _addrSBankSel3c_T_14 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_14 = mux(procState3c, addrTBankSelProc3c[2], addrTBankSelKernel3c[2]) @[FFTEngine.scala 502:34]
      addrTBankSel3c_2 <= _addrTBankSel3c_T_14 @[FFTEngine.scala 502:28]
    node _T_248 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_248 : @[FFTEngine.scala 522:26]
      node _T_249 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_249 : @[FFTEngine.scala 523:37]
        node _T_250 = or(addrTBankSel_2, UInt<4>("h0"))
        node _T_251 = bits(_T_250, 3, 0)
        node _io_addrSram0Bank_T_6 = bits(addrT[2], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_251] <= _io_addrSram0Bank_T_6 @[FFTEngine.scala 524:48]
        node _T_252 = or(addrSBankSel_2, UInt<4>("h0"))
        node _T_253 = bits(_T_252, 3, 0)
        node _io_addrSram0Bank_T_7 = bits(addrS[2], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_253] <= _io_addrSram0Bank_T_7 @[FFTEngine.scala 525:48]
      else :
        node _T_254 = or(addrTBankSel_2, UInt<4>("h0"))
        node _T_255 = bits(_T_254, 3, 0)
        node _io_addrSram1Bank_T_6 = bits(addrT[2], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_255] <= _io_addrSram1Bank_T_6 @[FFTEngine.scala 527:48]
        node _T_256 = or(addrSBankSel_2, UInt<4>("h0"))
        node _T_257 = bits(_T_256, 3, 0)
        node _io_addrSram1Bank_T_7 = bits(addrS[2], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_257] <= _io_addrSram1Bank_T_7 @[FFTEngine.scala 528:48]
    else :
      skip
    node _T_258 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_258 : @[FFTEngine.scala 542:28]
      node _T_259 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_259 : @[FFTEngine.scala 543:37]
        node _T_260 = or(addrTBankSel3c_2, UInt<4>("h0"))
        node _T_261 = bits(_T_260, 3, 0)
        io.addrSram1Bank[_T_261] <= addrT3c_2 @[FFTEngine.scala 544:50]
        node _T_262 = or(addrSBankSel3c_2, UInt<4>("h0"))
        node _T_263 = bits(_T_262, 3, 0)
        io.addrSram1Bank[_T_263] <= addrS3c_2 @[FFTEngine.scala 545:50]
      else :
        node _T_264 = or(addrTBankSel3c_2, UInt<4>("h0"))
        node _T_265 = bits(_T_264, 3, 0)
        io.addrSram0Bank[_T_265] <= addrT3c_2 @[FFTEngine.scala 547:50]
        node _T_266 = or(addrSBankSel3c_2, UInt<4>("h0"))
        node _T_267 = bits(_T_266, 3, 0)
        io.addrSram0Bank[_T_267] <= addrS3c_2 @[FFTEngine.scala 548:50]
    else :
      skip
    wire writeDataS3c_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_268 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_269 = and(io.fftMode, _T_268) @[FFTEngine.scala 567:24]
      when _T_269 : @[FFTEngine.scala 567:47]
        writeDataS3c_2.re <= fftCalc_2.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c_2.im <= writeDataTRPre3c_2 @[FFTEngine.scala 569:33]
        writeDataT3c_2 <= writeDataS3c_2 @[FFTEngine.scala 570:30]
      else :
        node _T_270 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_271 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_272 = and(_T_270, _T_271) @[FFTEngine.scala 571:32]
        when _T_272 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T_2 = shr(fftCalc_2.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c_2.re <= _writeDataS3c_re_T_2 @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T_2 = shr(writeDataTRPre3c_2, 1) @[FFTEngine.scala 573:53]
          writeDataS3c_2.im <= _writeDataS3c_im_T_2 @[FFTEngine.scala 573:33]
          writeDataT3c_2 <= writeDataS3c_2 @[FFTEngine.scala 574:30]
        else :
          writeDataS3c_2.re <= fftCalc_2.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c_2.im <= fftCalc_2.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c_2.re <= writeDataTRPre3c_2 @[FFTEngine.scala 578:33]
          writeDataT3c_2.im <= writeDataTIPre3c_2 @[FFTEngine.scala 579:33]
    else :
      node _T_273 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_274 = and(kernelState3c, _T_273) @[FFTEngine.scala 581:35]
      node _T_275 = eq(addrTBankSel3c_2, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_276 = and(_T_274, _T_275) @[FFTEngine.scala 581:65]
      node _T_277 = eq(addrT3c_2, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_278 = and(_T_276, _T_277) @[FFTEngine.scala 581:100]
      when _T_278 : @[FFTEngine.scala 581:120]
        writeDataS3c_2.re <= fftCalc_2.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c_2.im <= fftCalc_2.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c_2.re <= writeDataTRPre3c_2 @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T_6 = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c_2) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_7 = tail(_writeDataT3c_im_T_6, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_8 = asFixedPoint(_writeDataT3c_im_T_7, 15) @[FFTEngine.scala 585:32]
        writeDataT3c_2.im <= _writeDataT3c_im_T_8 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c_2.re <= fftCalc_2.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c_2.im <= fftCalc_2.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c_2.re <= writeDataTRPre3c_2 @[FFTEngine.scala 589:29]
        writeDataT3c_2.im <= writeDataTIPre3c_2 @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_279 = eq(UInt<1>("h0"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_279 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_20 = cat(_io_writeDataSram0Bank_0_T_19, _io_writeDataSram0Bank_0_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_20 = cat(_io_writeDataSram1Bank_0_T_19, _io_writeDataSram1Bank_0_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_280 = eq(UInt<1>("h0"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_280 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_23 = cat(_io_writeDataSram0Bank_0_T_22, _io_writeDataSram0Bank_0_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_23 = cat(_io_writeDataSram1Bank_0_T_22, _io_writeDataSram1Bank_0_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_281 = eq(UInt<1>("h1"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_281 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_20 = cat(_io_writeDataSram0Bank_1_T_19, _io_writeDataSram0Bank_1_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_20 = cat(_io_writeDataSram1Bank_1_T_19, _io_writeDataSram1Bank_1_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_282 = eq(UInt<1>("h1"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_282 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_23 = cat(_io_writeDataSram0Bank_1_T_22, _io_writeDataSram0Bank_1_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_23 = cat(_io_writeDataSram1Bank_1_T_22, _io_writeDataSram1Bank_1_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_283 = eq(UInt<2>("h2"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_283 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_20 = cat(_io_writeDataSram0Bank_2_T_19, _io_writeDataSram0Bank_2_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_20 = cat(_io_writeDataSram1Bank_2_T_19, _io_writeDataSram1Bank_2_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_284 = eq(UInt<2>("h2"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_284 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_23 = cat(_io_writeDataSram0Bank_2_T_22, _io_writeDataSram0Bank_2_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_23 = cat(_io_writeDataSram1Bank_2_T_22, _io_writeDataSram1Bank_2_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_285 = eq(UInt<2>("h3"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_285 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_20 = cat(_io_writeDataSram0Bank_3_T_19, _io_writeDataSram0Bank_3_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_20 = cat(_io_writeDataSram1Bank_3_T_19, _io_writeDataSram1Bank_3_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_286 = eq(UInt<2>("h3"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_286 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_23 = cat(_io_writeDataSram0Bank_3_T_22, _io_writeDataSram0Bank_3_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_23 = cat(_io_writeDataSram1Bank_3_T_22, _io_writeDataSram1Bank_3_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_287 = eq(UInt<3>("h4"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_287 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_20 = cat(_io_writeDataSram0Bank_4_T_19, _io_writeDataSram0Bank_4_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_20 = cat(_io_writeDataSram1Bank_4_T_19, _io_writeDataSram1Bank_4_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_288 = eq(UInt<3>("h4"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_288 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_23 = cat(_io_writeDataSram0Bank_4_T_22, _io_writeDataSram0Bank_4_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_23 = cat(_io_writeDataSram1Bank_4_T_22, _io_writeDataSram1Bank_4_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_289 = eq(UInt<3>("h5"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_289 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_20 = cat(_io_writeDataSram0Bank_5_T_19, _io_writeDataSram0Bank_5_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_20 = cat(_io_writeDataSram1Bank_5_T_19, _io_writeDataSram1Bank_5_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_290 = eq(UInt<3>("h5"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_290 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_23 = cat(_io_writeDataSram0Bank_5_T_22, _io_writeDataSram0Bank_5_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_23 = cat(_io_writeDataSram1Bank_5_T_22, _io_writeDataSram1Bank_5_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_291 = eq(UInt<3>("h6"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_291 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_20 = cat(_io_writeDataSram0Bank_6_T_19, _io_writeDataSram0Bank_6_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_20 = cat(_io_writeDataSram1Bank_6_T_19, _io_writeDataSram1Bank_6_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_292 = eq(UInt<3>("h6"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_292 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_23 = cat(_io_writeDataSram0Bank_6_T_22, _io_writeDataSram0Bank_6_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_23 = cat(_io_writeDataSram1Bank_6_T_22, _io_writeDataSram1Bank_6_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_293 = eq(UInt<3>("h7"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_293 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_20 = cat(_io_writeDataSram0Bank_7_T_19, _io_writeDataSram0Bank_7_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_20 = cat(_io_writeDataSram1Bank_7_T_19, _io_writeDataSram1Bank_7_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_294 = eq(UInt<3>("h7"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_294 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_23 = cat(_io_writeDataSram0Bank_7_T_22, _io_writeDataSram0Bank_7_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_23 = cat(_io_writeDataSram1Bank_7_T_22, _io_writeDataSram1Bank_7_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_295 = eq(UInt<4>("h8"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_295 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_20 = cat(_io_writeDataSram0Bank_8_T_19, _io_writeDataSram0Bank_8_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_20 = cat(_io_writeDataSram1Bank_8_T_19, _io_writeDataSram1Bank_8_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_296 = eq(UInt<4>("h8"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_296 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_23 = cat(_io_writeDataSram0Bank_8_T_22, _io_writeDataSram0Bank_8_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_23 = cat(_io_writeDataSram1Bank_8_T_22, _io_writeDataSram1Bank_8_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_297 = eq(UInt<4>("h9"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_297 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_20 = cat(_io_writeDataSram0Bank_9_T_19, _io_writeDataSram0Bank_9_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_20 = cat(_io_writeDataSram1Bank_9_T_19, _io_writeDataSram1Bank_9_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_298 = eq(UInt<4>("h9"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_298 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_23 = cat(_io_writeDataSram0Bank_9_T_22, _io_writeDataSram0Bank_9_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_23 = cat(_io_writeDataSram1Bank_9_T_22, _io_writeDataSram1Bank_9_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_299 = eq(UInt<4>("ha"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_299 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_20 = cat(_io_writeDataSram0Bank_10_T_19, _io_writeDataSram0Bank_10_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_20 = cat(_io_writeDataSram1Bank_10_T_19, _io_writeDataSram1Bank_10_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_300 = eq(UInt<4>("ha"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_300 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_23 = cat(_io_writeDataSram0Bank_10_T_22, _io_writeDataSram0Bank_10_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_23 = cat(_io_writeDataSram1Bank_10_T_22, _io_writeDataSram1Bank_10_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_301 = eq(UInt<4>("hb"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_301 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_20 = cat(_io_writeDataSram0Bank_11_T_19, _io_writeDataSram0Bank_11_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_20 = cat(_io_writeDataSram1Bank_11_T_19, _io_writeDataSram1Bank_11_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_302 = eq(UInt<4>("hb"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_302 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_23 = cat(_io_writeDataSram0Bank_11_T_22, _io_writeDataSram0Bank_11_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_23 = cat(_io_writeDataSram1Bank_11_T_22, _io_writeDataSram1Bank_11_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_303 = eq(UInt<4>("hc"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_303 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_20 = cat(_io_writeDataSram0Bank_12_T_19, _io_writeDataSram0Bank_12_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_20 = cat(_io_writeDataSram1Bank_12_T_19, _io_writeDataSram1Bank_12_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_304 = eq(UInt<4>("hc"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_304 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_23 = cat(_io_writeDataSram0Bank_12_T_22, _io_writeDataSram0Bank_12_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_23 = cat(_io_writeDataSram1Bank_12_T_22, _io_writeDataSram1Bank_12_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_305 = eq(UInt<4>("hd"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_305 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_20 = cat(_io_writeDataSram0Bank_13_T_19, _io_writeDataSram0Bank_13_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_20 = cat(_io_writeDataSram1Bank_13_T_19, _io_writeDataSram1Bank_13_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_306 = eq(UInt<4>("hd"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_306 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_23 = cat(_io_writeDataSram0Bank_13_T_22, _io_writeDataSram0Bank_13_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_23 = cat(_io_writeDataSram1Bank_13_T_22, _io_writeDataSram1Bank_13_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_307 = eq(UInt<4>("he"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_307 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_20 = cat(_io_writeDataSram0Bank_14_T_19, _io_writeDataSram0Bank_14_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_20 = cat(_io_writeDataSram1Bank_14_T_19, _io_writeDataSram1Bank_14_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_308 = eq(UInt<4>("he"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_308 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_23 = cat(_io_writeDataSram0Bank_14_T_22, _io_writeDataSram0Bank_14_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_23 = cat(_io_writeDataSram1Bank_14_T_22, _io_writeDataSram1Bank_14_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_23 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_309 = eq(UInt<4>("hf"), addrSBankSel3c_2) @[FFTEngine.scala 605:26]
      when _T_309 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_20 = cat(_io_writeDataSram0Bank_15_T_19, _io_writeDataSram0Bank_15_T_18) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_20 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_18 = asUInt(writeDataS3c_2.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_19 = asUInt(writeDataS3c_2.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_20 = cat(_io_writeDataSram1Bank_15_T_19, _io_writeDataSram1Bank_15_T_18) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_20 @[FFTEngine.scala 607:46]
      else :
        node _T_310 = eq(UInt<4>("hf"), addrTBankSel3c_2) @[FFTEngine.scala 608:33]
        when _T_310 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_23 = cat(_io_writeDataSram0Bank_15_T_22, _io_writeDataSram0Bank_15_T_21) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_23 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_21 = asUInt(writeDataT3c_2.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_22 = asUInt(writeDataT3c_2.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_23 = cat(_io_writeDataSram1Bank_15_T_22, _io_writeDataSram1Bank_15_T_21) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_23 @[FFTEngine.scala 610:46]
    node _addrS1c_T_3 = bits(addrS[3], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c_3 <= _addrS1c_T_3 @[Reg.scala 36:22]
    reg addrS2c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c_3 <= addrS1c_3 @[Reg.scala 36:22]
    reg addrS3c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c_3 <= addrS2c_3 @[Reg.scala 36:22]
    node _addrT1c_T_3 = bits(addrT[3], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c_3 <= _addrT1c_T_3 @[Reg.scala 36:22]
    reg addrT2c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c_3 <= addrT1c_3 @[Reg.scala 36:22]
    reg addrT3c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c_3 <= addrT2c_3 @[Reg.scala 36:22]
    wire addrSBankSel_3 : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel_3 : UInt @[FFTEngine.scala 453:32]
    addrSBankSel_3 <= addrSBankSelKernel[3] @[FFTEngine.scala 459:26]
    addrTBankSel_3 <= addrTBankSelKernel[3] @[FFTEngine.scala 460:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_16 = mux(procState, addrSBankSelProc[3], addrSBankSelKernel[3]) @[FFTEngine.scala 464:32]
      addrSBankSel_3 <= _addrSBankSel_T_16 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_16 = mux(procState, addrTBankSelProc[3], addrTBankSelKernel[3]) @[FFTEngine.scala 465:32]
      addrTBankSel_3 <= _addrTBankSel_T_16 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_17 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_18 = and(kernelState, _addrSBankSel_T_17) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_19 = or(procState, _addrSBankSel_T_18) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_20 = mux(_addrSBankSel_T_19, addrSBankSelProc[3], addrSBankSelKernel[3]) @[FFTEngine.scala 467:32]
      addrSBankSel_3 <= _addrSBankSel_T_20 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_17 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_18 = and(kernelState, _addrTBankSel_T_17) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_19 = or(procState, _addrTBankSel_T_18) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_20 = mux(_addrTBankSel_T_19, addrTBankSelProc[3], addrTBankSelKernel[3]) @[FFTEngine.scala 468:32]
      addrTBankSel_3 <= _addrTBankSel_T_20 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c_3 <= addrSBankSel_3 @[Reg.scala 36:22]
    reg addrTBankSel1c_3 : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c_3 <= addrTBankSel_3 @[Reg.scala 36:22]
    inst fftCalc_3 of FFT3PipelineCalc_3 @[FFTEngine.scala 474:29]
    fftCalc_3.clock <= clock
    fftCalc_3.reset <= reset
    node _fftCalc_io_dataInSR_T_6 = or(addrSBankSel1c_3, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_7 = bits(_fftCalc_io_dataInSR_T_6, 3, 0)
    fftCalc_3.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_7].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T_15 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_16 = and(sameAddr1c, _fftCalc_io_dataInSI_T_15) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_17 = or(addrSBankSel1c_3, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_18 = bits(_fftCalc_io_dataInSI_T_17, 3, 0)
    node _fftCalc_io_dataInSI_T_19 = mux(_fftCalc_io_dataInSI_T_16, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_18].im) @[FFTEngine.scala 476:35]
    fftCalc_3.io.dataInSI <= _fftCalc_io_dataInSI_T_19 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T_21 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_22 = and(sameAddr1c, _fftCalc_io_dataInTR_T_21) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_23 = or(addrTBankSel1c_3, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_24 = bits(_fftCalc_io_dataInTR_T_23, 3, 0)
    node _fftCalc_io_dataInTR_T_25 = or(addrTBankSel1c_3, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_26 = bits(_fftCalc_io_dataInTR_T_25, 3, 0)
    node _fftCalc_io_dataInTR_T_27 = mux(_fftCalc_io_dataInTR_T_22, dataInPre[_fftCalc_io_dataInTR_T_24].im, dataInPre[_fftCalc_io_dataInTR_T_26].re) @[FFTEngine.scala 477:35]
    fftCalc_3.io.dataInTR <= _fftCalc_io_dataInTR_T_27 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T_15 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_16 = and(sameAddr1c, _fftCalc_io_dataInTI_T_15) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_17 = or(addrTBankSel1c_3, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_18 = bits(_fftCalc_io_dataInTI_T_17, 3, 0)
    node _fftCalc_io_dataInTI_T_19 = mux(_fftCalc_io_dataInTI_T_16, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_18].im) @[FFTEngine.scala 478:35]
    fftCalc_3.io.dataInTI <= _fftCalc_io_dataInTI_T_19 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T_6 = bits(nk[3], 8, 0) @[FFTEngine.scala 482:35]
    fftCalc_3.io.nk <= _fftCalc_io_nk_T_6 @[FFTEngine.scala 482:27]
    node _fftCalc_io_rShiftSym_T_6 = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_7 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T_6) @[FFTEngine.scala 484:36]
    fftCalc_3.io.rShiftSym <= _fftCalc_io_rShiftSym_T_7 @[FFTEngine.scala 484:30]
    fftCalc_3.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T_9 = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_10 = not(_fftCalc_io_procMode_T_9) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_11 = and(_fftCalc_io_procMode_T_10, procState2c) @[FFTEngine.scala 486:48]
    fftCalc_3.io.procMode <= _fftCalc_io_procMode_T_11 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T_3 = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc_3.io.state1c <= _fftCalc_io_state1c_T_3 @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T_3 = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc_3.io.state2c <= _fftCalc_io_state2c_T_3 @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T_18 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_19 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_3.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_20 = tail(_writeDataTRPre3c_T_19, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_21 = asFixedPoint(_writeDataTRPre3c_T_20, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_22 = mux(io.fftMode, fftCalc_3.io.dataOutTI3c, _writeDataTRPre3c_T_21) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_23 = mux(_writeDataTRPre3c_T_18, fftCalc_3.io.dataOutTR3c, _writeDataTRPre3c_T_22) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c_3 = mux(procState3c, _writeDataTRPre3c_T_23, fftCalc_3.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T_27 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_28 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_3.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_29 = tail(_writeDataTIPre3c_T_28, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_30 = asFixedPoint(_writeDataTIPre3c_T_29, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_31 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_3.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_32 = tail(_writeDataTIPre3c_T_31, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_33 = asFixedPoint(_writeDataTIPre3c_T_32, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_34 = mux(io.fftMode, _writeDataTIPre3c_T_33, fftCalc_3.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_35 = mux(_writeDataTIPre3c_T_27, _writeDataTIPre3c_T_30, _writeDataTIPre3c_T_34) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c_3 = mux(procState3c, _writeDataTIPre3c_T_35, fftCalc_3.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c_3 : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c_3 : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T_15 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_16 = and(kernelState3c, _addrSBankSel3c_T_15) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_17 = or(procState3c, _addrSBankSel3c_T_16) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_18 = mux(_addrSBankSel3c_T_17, addrSBankSelProc3c[3], addrSBankSelKernel3c[3]) @[FFTEngine.scala 498:34]
      addrSBankSel3c_3 <= _addrSBankSel3c_T_18 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T_15 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_16 = and(kernelState3c, _addrTBankSel3c_T_15) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_17 = or(procState3c, _addrTBankSel3c_T_16) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_18 = mux(_addrTBankSel3c_T_17, addrTBankSelProc3c[3], addrTBankSelKernel3c[3]) @[FFTEngine.scala 499:34]
      addrTBankSel3c_3 <= _addrTBankSel3c_T_18 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_19 = mux(procState3c, addrSBankSelProc3c[3], addrSBankSelKernel3c[3]) @[FFTEngine.scala 501:34]
      addrSBankSel3c_3 <= _addrSBankSel3c_T_19 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_19 = mux(procState3c, addrTBankSelProc3c[3], addrTBankSelKernel3c[3]) @[FFTEngine.scala 502:34]
      addrTBankSel3c_3 <= _addrTBankSel3c_T_19 @[FFTEngine.scala 502:28]
    node _T_311 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_311 : @[FFTEngine.scala 522:26]
      node _T_312 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_312 : @[FFTEngine.scala 523:37]
        node _T_313 = or(addrTBankSel_3, UInt<4>("h0"))
        node _T_314 = bits(_T_313, 3, 0)
        node _io_addrSram0Bank_T_8 = bits(addrT[3], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_314] <= _io_addrSram0Bank_T_8 @[FFTEngine.scala 524:48]
        node _T_315 = or(addrSBankSel_3, UInt<4>("h0"))
        node _T_316 = bits(_T_315, 3, 0)
        node _io_addrSram0Bank_T_9 = bits(addrS[3], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_316] <= _io_addrSram0Bank_T_9 @[FFTEngine.scala 525:48]
      else :
        node _T_317 = or(addrTBankSel_3, UInt<4>("h0"))
        node _T_318 = bits(_T_317, 3, 0)
        node _io_addrSram1Bank_T_8 = bits(addrT[3], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_318] <= _io_addrSram1Bank_T_8 @[FFTEngine.scala 527:48]
        node _T_319 = or(addrSBankSel_3, UInt<4>("h0"))
        node _T_320 = bits(_T_319, 3, 0)
        node _io_addrSram1Bank_T_9 = bits(addrS[3], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_320] <= _io_addrSram1Bank_T_9 @[FFTEngine.scala 528:48]
    else :
      skip
    node _T_321 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_321 : @[FFTEngine.scala 542:28]
      node _T_322 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_322 : @[FFTEngine.scala 543:37]
        node _T_323 = or(addrTBankSel3c_3, UInt<4>("h0"))
        node _T_324 = bits(_T_323, 3, 0)
        io.addrSram1Bank[_T_324] <= addrT3c_3 @[FFTEngine.scala 544:50]
        node _T_325 = or(addrSBankSel3c_3, UInt<4>("h0"))
        node _T_326 = bits(_T_325, 3, 0)
        io.addrSram1Bank[_T_326] <= addrS3c_3 @[FFTEngine.scala 545:50]
      else :
        node _T_327 = or(addrTBankSel3c_3, UInt<4>("h0"))
        node _T_328 = bits(_T_327, 3, 0)
        io.addrSram0Bank[_T_328] <= addrT3c_3 @[FFTEngine.scala 547:50]
        node _T_329 = or(addrSBankSel3c_3, UInt<4>("h0"))
        node _T_330 = bits(_T_329, 3, 0)
        io.addrSram0Bank[_T_330] <= addrS3c_3 @[FFTEngine.scala 548:50]
    else :
      skip
    wire writeDataS3c_3 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c_3 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_331 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_332 = and(io.fftMode, _T_331) @[FFTEngine.scala 567:24]
      when _T_332 : @[FFTEngine.scala 567:47]
        writeDataS3c_3.re <= fftCalc_3.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c_3.im <= writeDataTRPre3c_3 @[FFTEngine.scala 569:33]
        writeDataT3c_3 <= writeDataS3c_3 @[FFTEngine.scala 570:30]
      else :
        node _T_333 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_334 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_335 = and(_T_333, _T_334) @[FFTEngine.scala 571:32]
        when _T_335 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T_3 = shr(fftCalc_3.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c_3.re <= _writeDataS3c_re_T_3 @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T_3 = shr(writeDataTRPre3c_3, 1) @[FFTEngine.scala 573:53]
          writeDataS3c_3.im <= _writeDataS3c_im_T_3 @[FFTEngine.scala 573:33]
          writeDataT3c_3 <= writeDataS3c_3 @[FFTEngine.scala 574:30]
        else :
          writeDataS3c_3.re <= fftCalc_3.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c_3.im <= fftCalc_3.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c_3.re <= writeDataTRPre3c_3 @[FFTEngine.scala 578:33]
          writeDataT3c_3.im <= writeDataTIPre3c_3 @[FFTEngine.scala 579:33]
    else :
      node _T_336 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_337 = and(kernelState3c, _T_336) @[FFTEngine.scala 581:35]
      node _T_338 = eq(addrTBankSel3c_3, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_339 = and(_T_337, _T_338) @[FFTEngine.scala 581:65]
      node _T_340 = eq(addrT3c_3, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_341 = and(_T_339, _T_340) @[FFTEngine.scala 581:100]
      when _T_341 : @[FFTEngine.scala 581:120]
        writeDataS3c_3.re <= fftCalc_3.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c_3.im <= fftCalc_3.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c_3.re <= writeDataTRPre3c_3 @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T_9 = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c_3) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_10 = tail(_writeDataT3c_im_T_9, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_11 = asFixedPoint(_writeDataT3c_im_T_10, 15) @[FFTEngine.scala 585:32]
        writeDataT3c_3.im <= _writeDataT3c_im_T_11 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c_3.re <= fftCalc_3.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c_3.im <= fftCalc_3.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c_3.re <= writeDataTRPre3c_3 @[FFTEngine.scala 589:29]
        writeDataT3c_3.im <= writeDataTIPre3c_3 @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_342 = eq(UInt<1>("h0"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_342 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_26 = cat(_io_writeDataSram0Bank_0_T_25, _io_writeDataSram0Bank_0_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_26 = cat(_io_writeDataSram1Bank_0_T_25, _io_writeDataSram1Bank_0_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_343 = eq(UInt<1>("h0"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_343 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_29 = cat(_io_writeDataSram0Bank_0_T_28, _io_writeDataSram0Bank_0_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_29 = cat(_io_writeDataSram1Bank_0_T_28, _io_writeDataSram1Bank_0_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_344 = eq(UInt<1>("h1"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_344 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_26 = cat(_io_writeDataSram0Bank_1_T_25, _io_writeDataSram0Bank_1_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_26 = cat(_io_writeDataSram1Bank_1_T_25, _io_writeDataSram1Bank_1_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_345 = eq(UInt<1>("h1"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_345 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_29 = cat(_io_writeDataSram0Bank_1_T_28, _io_writeDataSram0Bank_1_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_29 = cat(_io_writeDataSram1Bank_1_T_28, _io_writeDataSram1Bank_1_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_346 = eq(UInt<2>("h2"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_346 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_26 = cat(_io_writeDataSram0Bank_2_T_25, _io_writeDataSram0Bank_2_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_26 = cat(_io_writeDataSram1Bank_2_T_25, _io_writeDataSram1Bank_2_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_347 = eq(UInt<2>("h2"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_347 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_29 = cat(_io_writeDataSram0Bank_2_T_28, _io_writeDataSram0Bank_2_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_29 = cat(_io_writeDataSram1Bank_2_T_28, _io_writeDataSram1Bank_2_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_348 = eq(UInt<2>("h3"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_348 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_26 = cat(_io_writeDataSram0Bank_3_T_25, _io_writeDataSram0Bank_3_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_26 = cat(_io_writeDataSram1Bank_3_T_25, _io_writeDataSram1Bank_3_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_349 = eq(UInt<2>("h3"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_349 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_29 = cat(_io_writeDataSram0Bank_3_T_28, _io_writeDataSram0Bank_3_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_29 = cat(_io_writeDataSram1Bank_3_T_28, _io_writeDataSram1Bank_3_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_350 = eq(UInt<3>("h4"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_350 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_26 = cat(_io_writeDataSram0Bank_4_T_25, _io_writeDataSram0Bank_4_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_26 = cat(_io_writeDataSram1Bank_4_T_25, _io_writeDataSram1Bank_4_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_351 = eq(UInt<3>("h4"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_351 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_29 = cat(_io_writeDataSram0Bank_4_T_28, _io_writeDataSram0Bank_4_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_29 = cat(_io_writeDataSram1Bank_4_T_28, _io_writeDataSram1Bank_4_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_352 = eq(UInt<3>("h5"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_352 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_26 = cat(_io_writeDataSram0Bank_5_T_25, _io_writeDataSram0Bank_5_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_26 = cat(_io_writeDataSram1Bank_5_T_25, _io_writeDataSram1Bank_5_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_353 = eq(UInt<3>("h5"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_353 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_29 = cat(_io_writeDataSram0Bank_5_T_28, _io_writeDataSram0Bank_5_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_29 = cat(_io_writeDataSram1Bank_5_T_28, _io_writeDataSram1Bank_5_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_354 = eq(UInt<3>("h6"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_354 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_26 = cat(_io_writeDataSram0Bank_6_T_25, _io_writeDataSram0Bank_6_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_26 = cat(_io_writeDataSram1Bank_6_T_25, _io_writeDataSram1Bank_6_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_355 = eq(UInt<3>("h6"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_355 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_29 = cat(_io_writeDataSram0Bank_6_T_28, _io_writeDataSram0Bank_6_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_29 = cat(_io_writeDataSram1Bank_6_T_28, _io_writeDataSram1Bank_6_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_356 = eq(UInt<3>("h7"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_356 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_26 = cat(_io_writeDataSram0Bank_7_T_25, _io_writeDataSram0Bank_7_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_26 = cat(_io_writeDataSram1Bank_7_T_25, _io_writeDataSram1Bank_7_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_357 = eq(UInt<3>("h7"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_357 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_29 = cat(_io_writeDataSram0Bank_7_T_28, _io_writeDataSram0Bank_7_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_29 = cat(_io_writeDataSram1Bank_7_T_28, _io_writeDataSram1Bank_7_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_358 = eq(UInt<4>("h8"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_358 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_26 = cat(_io_writeDataSram0Bank_8_T_25, _io_writeDataSram0Bank_8_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_26 = cat(_io_writeDataSram1Bank_8_T_25, _io_writeDataSram1Bank_8_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_359 = eq(UInt<4>("h8"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_359 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_29 = cat(_io_writeDataSram0Bank_8_T_28, _io_writeDataSram0Bank_8_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_29 = cat(_io_writeDataSram1Bank_8_T_28, _io_writeDataSram1Bank_8_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_360 = eq(UInt<4>("h9"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_360 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_26 = cat(_io_writeDataSram0Bank_9_T_25, _io_writeDataSram0Bank_9_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_26 = cat(_io_writeDataSram1Bank_9_T_25, _io_writeDataSram1Bank_9_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_361 = eq(UInt<4>("h9"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_361 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_29 = cat(_io_writeDataSram0Bank_9_T_28, _io_writeDataSram0Bank_9_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_29 = cat(_io_writeDataSram1Bank_9_T_28, _io_writeDataSram1Bank_9_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_362 = eq(UInt<4>("ha"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_362 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_26 = cat(_io_writeDataSram0Bank_10_T_25, _io_writeDataSram0Bank_10_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_26 = cat(_io_writeDataSram1Bank_10_T_25, _io_writeDataSram1Bank_10_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_363 = eq(UInt<4>("ha"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_363 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_29 = cat(_io_writeDataSram0Bank_10_T_28, _io_writeDataSram0Bank_10_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_29 = cat(_io_writeDataSram1Bank_10_T_28, _io_writeDataSram1Bank_10_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_364 = eq(UInt<4>("hb"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_364 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_26 = cat(_io_writeDataSram0Bank_11_T_25, _io_writeDataSram0Bank_11_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_26 = cat(_io_writeDataSram1Bank_11_T_25, _io_writeDataSram1Bank_11_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_365 = eq(UInt<4>("hb"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_365 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_29 = cat(_io_writeDataSram0Bank_11_T_28, _io_writeDataSram0Bank_11_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_29 = cat(_io_writeDataSram1Bank_11_T_28, _io_writeDataSram1Bank_11_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_366 = eq(UInt<4>("hc"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_366 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_26 = cat(_io_writeDataSram0Bank_12_T_25, _io_writeDataSram0Bank_12_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_26 = cat(_io_writeDataSram1Bank_12_T_25, _io_writeDataSram1Bank_12_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_367 = eq(UInt<4>("hc"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_367 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_29 = cat(_io_writeDataSram0Bank_12_T_28, _io_writeDataSram0Bank_12_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_29 = cat(_io_writeDataSram1Bank_12_T_28, _io_writeDataSram1Bank_12_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_368 = eq(UInt<4>("hd"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_368 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_26 = cat(_io_writeDataSram0Bank_13_T_25, _io_writeDataSram0Bank_13_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_26 = cat(_io_writeDataSram1Bank_13_T_25, _io_writeDataSram1Bank_13_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_369 = eq(UInt<4>("hd"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_369 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_29 = cat(_io_writeDataSram0Bank_13_T_28, _io_writeDataSram0Bank_13_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_29 = cat(_io_writeDataSram1Bank_13_T_28, _io_writeDataSram1Bank_13_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_370 = eq(UInt<4>("he"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_370 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_26 = cat(_io_writeDataSram0Bank_14_T_25, _io_writeDataSram0Bank_14_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_26 = cat(_io_writeDataSram1Bank_14_T_25, _io_writeDataSram1Bank_14_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_371 = eq(UInt<4>("he"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_371 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_29 = cat(_io_writeDataSram0Bank_14_T_28, _io_writeDataSram0Bank_14_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_29 = cat(_io_writeDataSram1Bank_14_T_28, _io_writeDataSram1Bank_14_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_29 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_372 = eq(UInt<4>("hf"), addrSBankSel3c_3) @[FFTEngine.scala 605:26]
      when _T_372 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_26 = cat(_io_writeDataSram0Bank_15_T_25, _io_writeDataSram0Bank_15_T_24) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_26 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_24 = asUInt(writeDataS3c_3.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_25 = asUInt(writeDataS3c_3.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_26 = cat(_io_writeDataSram1Bank_15_T_25, _io_writeDataSram1Bank_15_T_24) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_26 @[FFTEngine.scala 607:46]
      else :
        node _T_373 = eq(UInt<4>("hf"), addrTBankSel3c_3) @[FFTEngine.scala 608:33]
        when _T_373 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_29 = cat(_io_writeDataSram0Bank_15_T_28, _io_writeDataSram0Bank_15_T_27) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_29 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_27 = asUInt(writeDataT3c_3.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_28 = asUInt(writeDataT3c_3.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_29 = cat(_io_writeDataSram1Bank_15_T_28, _io_writeDataSram1Bank_15_T_27) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_29 @[FFTEngine.scala 610:46]
    node _addrS1c_T_4 = bits(addrS[4], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c_4 <= _addrS1c_T_4 @[Reg.scala 36:22]
    reg addrS2c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c_4 <= addrS1c_4 @[Reg.scala 36:22]
    reg addrS3c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c_4 <= addrS2c_4 @[Reg.scala 36:22]
    node _addrT1c_T_4 = bits(addrT[4], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c_4 <= _addrT1c_T_4 @[Reg.scala 36:22]
    reg addrT2c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c_4 <= addrT1c_4 @[Reg.scala 36:22]
    reg addrT3c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c_4 <= addrT2c_4 @[Reg.scala 36:22]
    wire addrSBankSel_4 : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel_4 : UInt @[FFTEngine.scala 453:32]
    addrSBankSel_4 <= addrSBankSelKernel[4] @[FFTEngine.scala 459:26]
    addrTBankSel_4 <= addrTBankSelKernel[4] @[FFTEngine.scala 460:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_21 = mux(procState, addrSBankSelProc[4], addrSBankSelKernel[4]) @[FFTEngine.scala 464:32]
      addrSBankSel_4 <= _addrSBankSel_T_21 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_21 = mux(procState, addrTBankSelProc[4], addrTBankSelKernel[4]) @[FFTEngine.scala 465:32]
      addrTBankSel_4 <= _addrTBankSel_T_21 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_22 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_23 = and(kernelState, _addrSBankSel_T_22) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_24 = or(procState, _addrSBankSel_T_23) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_25 = mux(_addrSBankSel_T_24, addrSBankSelProc[4], addrSBankSelKernel[4]) @[FFTEngine.scala 467:32]
      addrSBankSel_4 <= _addrSBankSel_T_25 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_22 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_23 = and(kernelState, _addrTBankSel_T_22) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_24 = or(procState, _addrTBankSel_T_23) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_25 = mux(_addrTBankSel_T_24, addrTBankSelProc[4], addrTBankSelKernel[4]) @[FFTEngine.scala 468:32]
      addrTBankSel_4 <= _addrTBankSel_T_25 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c_4 <= addrSBankSel_4 @[Reg.scala 36:22]
    reg addrTBankSel1c_4 : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c_4 <= addrTBankSel_4 @[Reg.scala 36:22]
    inst fftCalc_4 of FFT3PipelineCalc_4 @[FFTEngine.scala 474:29]
    fftCalc_4.clock <= clock
    fftCalc_4.reset <= reset
    node _fftCalc_io_dataInSR_T_8 = or(addrSBankSel1c_4, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_9 = bits(_fftCalc_io_dataInSR_T_8, 3, 0)
    fftCalc_4.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_9].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T_20 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_21 = and(sameAddr1c, _fftCalc_io_dataInSI_T_20) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_22 = or(addrSBankSel1c_4, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_23 = bits(_fftCalc_io_dataInSI_T_22, 3, 0)
    node _fftCalc_io_dataInSI_T_24 = mux(_fftCalc_io_dataInSI_T_21, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_23].im) @[FFTEngine.scala 476:35]
    fftCalc_4.io.dataInSI <= _fftCalc_io_dataInSI_T_24 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T_28 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_29 = and(sameAddr1c, _fftCalc_io_dataInTR_T_28) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_30 = or(addrTBankSel1c_4, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_31 = bits(_fftCalc_io_dataInTR_T_30, 3, 0)
    node _fftCalc_io_dataInTR_T_32 = or(addrTBankSel1c_4, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_33 = bits(_fftCalc_io_dataInTR_T_32, 3, 0)
    node _fftCalc_io_dataInTR_T_34 = mux(_fftCalc_io_dataInTR_T_29, dataInPre[_fftCalc_io_dataInTR_T_31].im, dataInPre[_fftCalc_io_dataInTR_T_33].re) @[FFTEngine.scala 477:35]
    fftCalc_4.io.dataInTR <= _fftCalc_io_dataInTR_T_34 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T_20 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_21 = and(sameAddr1c, _fftCalc_io_dataInTI_T_20) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_22 = or(addrTBankSel1c_4, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_23 = bits(_fftCalc_io_dataInTI_T_22, 3, 0)
    node _fftCalc_io_dataInTI_T_24 = mux(_fftCalc_io_dataInTI_T_21, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_23].im) @[FFTEngine.scala 478:35]
    fftCalc_4.io.dataInTI <= _fftCalc_io_dataInTI_T_24 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T_7 = bits(nk[4], 8, 0) @[FFTEngine.scala 482:35]
    fftCalc_4.io.nk <= _fftCalc_io_nk_T_7 @[FFTEngine.scala 482:27]
    node _fftCalc_io_rShiftSym_T_8 = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_9 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T_8) @[FFTEngine.scala 484:36]
    fftCalc_4.io.rShiftSym <= _fftCalc_io_rShiftSym_T_9 @[FFTEngine.scala 484:30]
    fftCalc_4.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T_12 = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_13 = not(_fftCalc_io_procMode_T_12) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_14 = and(_fftCalc_io_procMode_T_13, procState2c) @[FFTEngine.scala 486:48]
    fftCalc_4.io.procMode <= _fftCalc_io_procMode_T_14 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T_4 = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc_4.io.state1c <= _fftCalc_io_state1c_T_4 @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T_4 = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc_4.io.state2c <= _fftCalc_io_state2c_T_4 @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T_24 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_25 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_4.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_26 = tail(_writeDataTRPre3c_T_25, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_27 = asFixedPoint(_writeDataTRPre3c_T_26, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_28 = mux(io.fftMode, fftCalc_4.io.dataOutTI3c, _writeDataTRPre3c_T_27) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_29 = mux(_writeDataTRPre3c_T_24, fftCalc_4.io.dataOutTR3c, _writeDataTRPre3c_T_28) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c_4 = mux(procState3c, _writeDataTRPre3c_T_29, fftCalc_4.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T_36 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_37 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_4.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_38 = tail(_writeDataTIPre3c_T_37, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_39 = asFixedPoint(_writeDataTIPre3c_T_38, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_40 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_4.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_41 = tail(_writeDataTIPre3c_T_40, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_42 = asFixedPoint(_writeDataTIPre3c_T_41, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_43 = mux(io.fftMode, _writeDataTIPre3c_T_42, fftCalc_4.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_44 = mux(_writeDataTIPre3c_T_36, _writeDataTIPre3c_T_39, _writeDataTIPre3c_T_43) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c_4 = mux(procState3c, _writeDataTIPre3c_T_44, fftCalc_4.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c_4 : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c_4 : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T_20 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_21 = and(kernelState3c, _addrSBankSel3c_T_20) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_22 = or(procState3c, _addrSBankSel3c_T_21) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_23 = mux(_addrSBankSel3c_T_22, addrSBankSelProc3c[4], addrSBankSelKernel3c[4]) @[FFTEngine.scala 498:34]
      addrSBankSel3c_4 <= _addrSBankSel3c_T_23 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T_20 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_21 = and(kernelState3c, _addrTBankSel3c_T_20) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_22 = or(procState3c, _addrTBankSel3c_T_21) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_23 = mux(_addrTBankSel3c_T_22, addrTBankSelProc3c[4], addrTBankSelKernel3c[4]) @[FFTEngine.scala 499:34]
      addrTBankSel3c_4 <= _addrTBankSel3c_T_23 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_24 = mux(procState3c, addrSBankSelProc3c[4], addrSBankSelKernel3c[4]) @[FFTEngine.scala 501:34]
      addrSBankSel3c_4 <= _addrSBankSel3c_T_24 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_24 = mux(procState3c, addrTBankSelProc3c[4], addrTBankSelKernel3c[4]) @[FFTEngine.scala 502:34]
      addrTBankSel3c_4 <= _addrTBankSel3c_T_24 @[FFTEngine.scala 502:28]
    node _T_374 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_374 : @[FFTEngine.scala 522:26]
      node _T_375 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_375 : @[FFTEngine.scala 523:37]
        node _T_376 = or(addrTBankSel_4, UInt<4>("h0"))
        node _T_377 = bits(_T_376, 3, 0)
        node _io_addrSram0Bank_T_10 = bits(addrT[4], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_377] <= _io_addrSram0Bank_T_10 @[FFTEngine.scala 524:48]
        node _T_378 = or(addrSBankSel_4, UInt<4>("h0"))
        node _T_379 = bits(_T_378, 3, 0)
        node _io_addrSram0Bank_T_11 = bits(addrS[4], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_379] <= _io_addrSram0Bank_T_11 @[FFTEngine.scala 525:48]
      else :
        node _T_380 = or(addrTBankSel_4, UInt<4>("h0"))
        node _T_381 = bits(_T_380, 3, 0)
        node _io_addrSram1Bank_T_10 = bits(addrT[4], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_381] <= _io_addrSram1Bank_T_10 @[FFTEngine.scala 527:48]
        node _T_382 = or(addrSBankSel_4, UInt<4>("h0"))
        node _T_383 = bits(_T_382, 3, 0)
        node _io_addrSram1Bank_T_11 = bits(addrS[4], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_383] <= _io_addrSram1Bank_T_11 @[FFTEngine.scala 528:48]
    else :
      skip
    node _T_384 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_384 : @[FFTEngine.scala 542:28]
      node _T_385 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_385 : @[FFTEngine.scala 543:37]
        node _T_386 = or(addrTBankSel3c_4, UInt<4>("h0"))
        node _T_387 = bits(_T_386, 3, 0)
        io.addrSram1Bank[_T_387] <= addrT3c_4 @[FFTEngine.scala 544:50]
        node _T_388 = or(addrSBankSel3c_4, UInt<4>("h0"))
        node _T_389 = bits(_T_388, 3, 0)
        io.addrSram1Bank[_T_389] <= addrS3c_4 @[FFTEngine.scala 545:50]
      else :
        node _T_390 = or(addrTBankSel3c_4, UInt<4>("h0"))
        node _T_391 = bits(_T_390, 3, 0)
        io.addrSram0Bank[_T_391] <= addrT3c_4 @[FFTEngine.scala 547:50]
        node _T_392 = or(addrSBankSel3c_4, UInt<4>("h0"))
        node _T_393 = bits(_T_392, 3, 0)
        io.addrSram0Bank[_T_393] <= addrS3c_4 @[FFTEngine.scala 548:50]
    else :
      skip
    wire writeDataS3c_4 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c_4 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_394 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_395 = and(io.fftMode, _T_394) @[FFTEngine.scala 567:24]
      when _T_395 : @[FFTEngine.scala 567:47]
        writeDataS3c_4.re <= fftCalc_4.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c_4.im <= writeDataTRPre3c_4 @[FFTEngine.scala 569:33]
        writeDataT3c_4 <= writeDataS3c_4 @[FFTEngine.scala 570:30]
      else :
        node _T_396 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_397 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_398 = and(_T_396, _T_397) @[FFTEngine.scala 571:32]
        when _T_398 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T_4 = shr(fftCalc_4.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c_4.re <= _writeDataS3c_re_T_4 @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T_4 = shr(writeDataTRPre3c_4, 1) @[FFTEngine.scala 573:53]
          writeDataS3c_4.im <= _writeDataS3c_im_T_4 @[FFTEngine.scala 573:33]
          writeDataT3c_4 <= writeDataS3c_4 @[FFTEngine.scala 574:30]
        else :
          writeDataS3c_4.re <= fftCalc_4.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c_4.im <= fftCalc_4.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c_4.re <= writeDataTRPre3c_4 @[FFTEngine.scala 578:33]
          writeDataT3c_4.im <= writeDataTIPre3c_4 @[FFTEngine.scala 579:33]
    else :
      node _T_399 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_400 = and(kernelState3c, _T_399) @[FFTEngine.scala 581:35]
      node _T_401 = eq(addrTBankSel3c_4, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_402 = and(_T_400, _T_401) @[FFTEngine.scala 581:65]
      node _T_403 = eq(addrT3c_4, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_404 = and(_T_402, _T_403) @[FFTEngine.scala 581:100]
      when _T_404 : @[FFTEngine.scala 581:120]
        writeDataS3c_4.re <= fftCalc_4.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c_4.im <= fftCalc_4.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c_4.re <= writeDataTRPre3c_4 @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T_12 = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c_4) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_13 = tail(_writeDataT3c_im_T_12, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_14 = asFixedPoint(_writeDataT3c_im_T_13, 15) @[FFTEngine.scala 585:32]
        writeDataT3c_4.im <= _writeDataT3c_im_T_14 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c_4.re <= fftCalc_4.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c_4.im <= fftCalc_4.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c_4.re <= writeDataTRPre3c_4 @[FFTEngine.scala 589:29]
        writeDataT3c_4.im <= writeDataTIPre3c_4 @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_405 = eq(UInt<1>("h0"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_405 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_32 = cat(_io_writeDataSram0Bank_0_T_31, _io_writeDataSram0Bank_0_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_32 = cat(_io_writeDataSram1Bank_0_T_31, _io_writeDataSram1Bank_0_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_406 = eq(UInt<1>("h0"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_406 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_35 = cat(_io_writeDataSram0Bank_0_T_34, _io_writeDataSram0Bank_0_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_35 = cat(_io_writeDataSram1Bank_0_T_34, _io_writeDataSram1Bank_0_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_407 = eq(UInt<1>("h1"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_407 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_32 = cat(_io_writeDataSram0Bank_1_T_31, _io_writeDataSram0Bank_1_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_32 = cat(_io_writeDataSram1Bank_1_T_31, _io_writeDataSram1Bank_1_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_408 = eq(UInt<1>("h1"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_408 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_35 = cat(_io_writeDataSram0Bank_1_T_34, _io_writeDataSram0Bank_1_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_35 = cat(_io_writeDataSram1Bank_1_T_34, _io_writeDataSram1Bank_1_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_409 = eq(UInt<2>("h2"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_409 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_32 = cat(_io_writeDataSram0Bank_2_T_31, _io_writeDataSram0Bank_2_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_32 = cat(_io_writeDataSram1Bank_2_T_31, _io_writeDataSram1Bank_2_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_410 = eq(UInt<2>("h2"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_410 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_35 = cat(_io_writeDataSram0Bank_2_T_34, _io_writeDataSram0Bank_2_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_35 = cat(_io_writeDataSram1Bank_2_T_34, _io_writeDataSram1Bank_2_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_411 = eq(UInt<2>("h3"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_411 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_32 = cat(_io_writeDataSram0Bank_3_T_31, _io_writeDataSram0Bank_3_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_32 = cat(_io_writeDataSram1Bank_3_T_31, _io_writeDataSram1Bank_3_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_412 = eq(UInt<2>("h3"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_412 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_35 = cat(_io_writeDataSram0Bank_3_T_34, _io_writeDataSram0Bank_3_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_35 = cat(_io_writeDataSram1Bank_3_T_34, _io_writeDataSram1Bank_3_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_413 = eq(UInt<3>("h4"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_413 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_32 = cat(_io_writeDataSram0Bank_4_T_31, _io_writeDataSram0Bank_4_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_32 = cat(_io_writeDataSram1Bank_4_T_31, _io_writeDataSram1Bank_4_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_414 = eq(UInt<3>("h4"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_414 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_35 = cat(_io_writeDataSram0Bank_4_T_34, _io_writeDataSram0Bank_4_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_35 = cat(_io_writeDataSram1Bank_4_T_34, _io_writeDataSram1Bank_4_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_415 = eq(UInt<3>("h5"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_415 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_32 = cat(_io_writeDataSram0Bank_5_T_31, _io_writeDataSram0Bank_5_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_32 = cat(_io_writeDataSram1Bank_5_T_31, _io_writeDataSram1Bank_5_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_416 = eq(UInt<3>("h5"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_416 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_35 = cat(_io_writeDataSram0Bank_5_T_34, _io_writeDataSram0Bank_5_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_35 = cat(_io_writeDataSram1Bank_5_T_34, _io_writeDataSram1Bank_5_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_417 = eq(UInt<3>("h6"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_417 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_32 = cat(_io_writeDataSram0Bank_6_T_31, _io_writeDataSram0Bank_6_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_32 = cat(_io_writeDataSram1Bank_6_T_31, _io_writeDataSram1Bank_6_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_418 = eq(UInt<3>("h6"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_418 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_35 = cat(_io_writeDataSram0Bank_6_T_34, _io_writeDataSram0Bank_6_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_35 = cat(_io_writeDataSram1Bank_6_T_34, _io_writeDataSram1Bank_6_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_419 = eq(UInt<3>("h7"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_419 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_32 = cat(_io_writeDataSram0Bank_7_T_31, _io_writeDataSram0Bank_7_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_32 = cat(_io_writeDataSram1Bank_7_T_31, _io_writeDataSram1Bank_7_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_420 = eq(UInt<3>("h7"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_420 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_35 = cat(_io_writeDataSram0Bank_7_T_34, _io_writeDataSram0Bank_7_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_35 = cat(_io_writeDataSram1Bank_7_T_34, _io_writeDataSram1Bank_7_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_421 = eq(UInt<4>("h8"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_421 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_32 = cat(_io_writeDataSram0Bank_8_T_31, _io_writeDataSram0Bank_8_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_32 = cat(_io_writeDataSram1Bank_8_T_31, _io_writeDataSram1Bank_8_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_422 = eq(UInt<4>("h8"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_422 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_35 = cat(_io_writeDataSram0Bank_8_T_34, _io_writeDataSram0Bank_8_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_35 = cat(_io_writeDataSram1Bank_8_T_34, _io_writeDataSram1Bank_8_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_423 = eq(UInt<4>("h9"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_423 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_32 = cat(_io_writeDataSram0Bank_9_T_31, _io_writeDataSram0Bank_9_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_32 = cat(_io_writeDataSram1Bank_9_T_31, _io_writeDataSram1Bank_9_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_424 = eq(UInt<4>("h9"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_424 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_35 = cat(_io_writeDataSram0Bank_9_T_34, _io_writeDataSram0Bank_9_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_35 = cat(_io_writeDataSram1Bank_9_T_34, _io_writeDataSram1Bank_9_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_425 = eq(UInt<4>("ha"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_425 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_32 = cat(_io_writeDataSram0Bank_10_T_31, _io_writeDataSram0Bank_10_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_32 = cat(_io_writeDataSram1Bank_10_T_31, _io_writeDataSram1Bank_10_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_426 = eq(UInt<4>("ha"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_426 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_35 = cat(_io_writeDataSram0Bank_10_T_34, _io_writeDataSram0Bank_10_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_35 = cat(_io_writeDataSram1Bank_10_T_34, _io_writeDataSram1Bank_10_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_427 = eq(UInt<4>("hb"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_427 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_32 = cat(_io_writeDataSram0Bank_11_T_31, _io_writeDataSram0Bank_11_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_32 = cat(_io_writeDataSram1Bank_11_T_31, _io_writeDataSram1Bank_11_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_428 = eq(UInt<4>("hb"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_428 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_35 = cat(_io_writeDataSram0Bank_11_T_34, _io_writeDataSram0Bank_11_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_35 = cat(_io_writeDataSram1Bank_11_T_34, _io_writeDataSram1Bank_11_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_429 = eq(UInt<4>("hc"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_429 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_32 = cat(_io_writeDataSram0Bank_12_T_31, _io_writeDataSram0Bank_12_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_32 = cat(_io_writeDataSram1Bank_12_T_31, _io_writeDataSram1Bank_12_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_430 = eq(UInt<4>("hc"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_430 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_35 = cat(_io_writeDataSram0Bank_12_T_34, _io_writeDataSram0Bank_12_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_35 = cat(_io_writeDataSram1Bank_12_T_34, _io_writeDataSram1Bank_12_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_431 = eq(UInt<4>("hd"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_431 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_32 = cat(_io_writeDataSram0Bank_13_T_31, _io_writeDataSram0Bank_13_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_32 = cat(_io_writeDataSram1Bank_13_T_31, _io_writeDataSram1Bank_13_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_432 = eq(UInt<4>("hd"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_432 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_35 = cat(_io_writeDataSram0Bank_13_T_34, _io_writeDataSram0Bank_13_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_35 = cat(_io_writeDataSram1Bank_13_T_34, _io_writeDataSram1Bank_13_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_433 = eq(UInt<4>("he"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_433 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_32 = cat(_io_writeDataSram0Bank_14_T_31, _io_writeDataSram0Bank_14_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_32 = cat(_io_writeDataSram1Bank_14_T_31, _io_writeDataSram1Bank_14_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_434 = eq(UInt<4>("he"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_434 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_35 = cat(_io_writeDataSram0Bank_14_T_34, _io_writeDataSram0Bank_14_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_35 = cat(_io_writeDataSram1Bank_14_T_34, _io_writeDataSram1Bank_14_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_35 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_435 = eq(UInt<4>("hf"), addrSBankSel3c_4) @[FFTEngine.scala 605:26]
      when _T_435 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_32 = cat(_io_writeDataSram0Bank_15_T_31, _io_writeDataSram0Bank_15_T_30) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_32 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_30 = asUInt(writeDataS3c_4.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_31 = asUInt(writeDataS3c_4.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_32 = cat(_io_writeDataSram1Bank_15_T_31, _io_writeDataSram1Bank_15_T_30) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_32 @[FFTEngine.scala 607:46]
      else :
        node _T_436 = eq(UInt<4>("hf"), addrTBankSel3c_4) @[FFTEngine.scala 608:33]
        when _T_436 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_35 = cat(_io_writeDataSram0Bank_15_T_34, _io_writeDataSram0Bank_15_T_33) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_35 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_33 = asUInt(writeDataT3c_4.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_34 = asUInt(writeDataT3c_4.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_35 = cat(_io_writeDataSram1Bank_15_T_34, _io_writeDataSram1Bank_15_T_33) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_35 @[FFTEngine.scala 610:46]
    node _addrS1c_T_5 = bits(addrS[5], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c_5 <= _addrS1c_T_5 @[Reg.scala 36:22]
    reg addrS2c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c_5 <= addrS1c_5 @[Reg.scala 36:22]
    reg addrS3c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c_5 <= addrS2c_5 @[Reg.scala 36:22]
    node _addrT1c_T_5 = bits(addrT[5], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c_5 <= _addrT1c_T_5 @[Reg.scala 36:22]
    reg addrT2c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c_5 <= addrT1c_5 @[Reg.scala 36:22]
    reg addrT3c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c_5 <= addrT2c_5 @[Reg.scala 36:22]
    wire addrSBankSel_5 : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel_5 : UInt @[FFTEngine.scala 453:32]
    addrSBankSel_5 <= addrSBankSelKernel[5] @[FFTEngine.scala 459:26]
    addrTBankSel_5 <= addrTBankSelKernel[5] @[FFTEngine.scala 460:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_26 = mux(procState, addrSBankSelProc[5], addrSBankSelKernel[5]) @[FFTEngine.scala 464:32]
      addrSBankSel_5 <= _addrSBankSel_T_26 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_26 = mux(procState, addrTBankSelProc[5], addrTBankSelKernel[5]) @[FFTEngine.scala 465:32]
      addrTBankSel_5 <= _addrTBankSel_T_26 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_27 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_28 = and(kernelState, _addrSBankSel_T_27) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_29 = or(procState, _addrSBankSel_T_28) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_30 = mux(_addrSBankSel_T_29, addrSBankSelProc[5], addrSBankSelKernel[5]) @[FFTEngine.scala 467:32]
      addrSBankSel_5 <= _addrSBankSel_T_30 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_27 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_28 = and(kernelState, _addrTBankSel_T_27) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_29 = or(procState, _addrTBankSel_T_28) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_30 = mux(_addrTBankSel_T_29, addrTBankSelProc[5], addrTBankSelKernel[5]) @[FFTEngine.scala 468:32]
      addrTBankSel_5 <= _addrTBankSel_T_30 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c_5 <= addrSBankSel_5 @[Reg.scala 36:22]
    reg addrTBankSel1c_5 : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c_5 <= addrTBankSel_5 @[Reg.scala 36:22]
    inst fftCalc_5 of FFT3PipelineCalc_5 @[FFTEngine.scala 474:29]
    fftCalc_5.clock <= clock
    fftCalc_5.reset <= reset
    node _fftCalc_io_dataInSR_T_10 = or(addrSBankSel1c_5, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_11 = bits(_fftCalc_io_dataInSR_T_10, 3, 0)
    fftCalc_5.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_11].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T_25 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_26 = and(sameAddr1c, _fftCalc_io_dataInSI_T_25) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_27 = or(addrSBankSel1c_5, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_28 = bits(_fftCalc_io_dataInSI_T_27, 3, 0)
    node _fftCalc_io_dataInSI_T_29 = mux(_fftCalc_io_dataInSI_T_26, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_28].im) @[FFTEngine.scala 476:35]
    fftCalc_5.io.dataInSI <= _fftCalc_io_dataInSI_T_29 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T_35 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_36 = and(sameAddr1c, _fftCalc_io_dataInTR_T_35) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_37 = or(addrTBankSel1c_5, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_38 = bits(_fftCalc_io_dataInTR_T_37, 3, 0)
    node _fftCalc_io_dataInTR_T_39 = or(addrTBankSel1c_5, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_40 = bits(_fftCalc_io_dataInTR_T_39, 3, 0)
    node _fftCalc_io_dataInTR_T_41 = mux(_fftCalc_io_dataInTR_T_36, dataInPre[_fftCalc_io_dataInTR_T_38].im, dataInPre[_fftCalc_io_dataInTR_T_40].re) @[FFTEngine.scala 477:35]
    fftCalc_5.io.dataInTR <= _fftCalc_io_dataInTR_T_41 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T_25 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_26 = and(sameAddr1c, _fftCalc_io_dataInTI_T_25) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_27 = or(addrTBankSel1c_5, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_28 = bits(_fftCalc_io_dataInTI_T_27, 3, 0)
    node _fftCalc_io_dataInTI_T_29 = mux(_fftCalc_io_dataInTI_T_26, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_28].im) @[FFTEngine.scala 478:35]
    fftCalc_5.io.dataInTI <= _fftCalc_io_dataInTI_T_29 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T_8 = bits(nk[5], 8, 0) @[FFTEngine.scala 482:35]
    fftCalc_5.io.nk <= _fftCalc_io_nk_T_8 @[FFTEngine.scala 482:27]
    node _fftCalc_io_rShiftSym_T_10 = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_11 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T_10) @[FFTEngine.scala 484:36]
    fftCalc_5.io.rShiftSym <= _fftCalc_io_rShiftSym_T_11 @[FFTEngine.scala 484:30]
    fftCalc_5.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T_15 = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_16 = not(_fftCalc_io_procMode_T_15) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_17 = and(_fftCalc_io_procMode_T_16, procState2c) @[FFTEngine.scala 486:48]
    fftCalc_5.io.procMode <= _fftCalc_io_procMode_T_17 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T_5 = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc_5.io.state1c <= _fftCalc_io_state1c_T_5 @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T_5 = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc_5.io.state2c <= _fftCalc_io_state2c_T_5 @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T_30 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_31 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_5.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_32 = tail(_writeDataTRPre3c_T_31, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_33 = asFixedPoint(_writeDataTRPre3c_T_32, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_34 = mux(io.fftMode, fftCalc_5.io.dataOutTI3c, _writeDataTRPre3c_T_33) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_35 = mux(_writeDataTRPre3c_T_30, fftCalc_5.io.dataOutTR3c, _writeDataTRPre3c_T_34) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c_5 = mux(procState3c, _writeDataTRPre3c_T_35, fftCalc_5.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T_45 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_46 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_5.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_47 = tail(_writeDataTIPre3c_T_46, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_48 = asFixedPoint(_writeDataTIPre3c_T_47, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_49 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_5.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_50 = tail(_writeDataTIPre3c_T_49, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_51 = asFixedPoint(_writeDataTIPre3c_T_50, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_52 = mux(io.fftMode, _writeDataTIPre3c_T_51, fftCalc_5.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_53 = mux(_writeDataTIPre3c_T_45, _writeDataTIPre3c_T_48, _writeDataTIPre3c_T_52) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c_5 = mux(procState3c, _writeDataTIPre3c_T_53, fftCalc_5.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c_5 : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c_5 : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T_25 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_26 = and(kernelState3c, _addrSBankSel3c_T_25) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_27 = or(procState3c, _addrSBankSel3c_T_26) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_28 = mux(_addrSBankSel3c_T_27, addrSBankSelProc3c[5], addrSBankSelKernel3c[5]) @[FFTEngine.scala 498:34]
      addrSBankSel3c_5 <= _addrSBankSel3c_T_28 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T_25 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_26 = and(kernelState3c, _addrTBankSel3c_T_25) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_27 = or(procState3c, _addrTBankSel3c_T_26) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_28 = mux(_addrTBankSel3c_T_27, addrTBankSelProc3c[5], addrTBankSelKernel3c[5]) @[FFTEngine.scala 499:34]
      addrTBankSel3c_5 <= _addrTBankSel3c_T_28 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_29 = mux(procState3c, addrSBankSelProc3c[5], addrSBankSelKernel3c[5]) @[FFTEngine.scala 501:34]
      addrSBankSel3c_5 <= _addrSBankSel3c_T_29 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_29 = mux(procState3c, addrTBankSelProc3c[5], addrTBankSelKernel3c[5]) @[FFTEngine.scala 502:34]
      addrTBankSel3c_5 <= _addrTBankSel3c_T_29 @[FFTEngine.scala 502:28]
    node _T_437 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_437 : @[FFTEngine.scala 522:26]
      node _T_438 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_438 : @[FFTEngine.scala 523:37]
        node _T_439 = or(addrTBankSel_5, UInt<4>("h0"))
        node _T_440 = bits(_T_439, 3, 0)
        node _io_addrSram0Bank_T_12 = bits(addrT[5], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_440] <= _io_addrSram0Bank_T_12 @[FFTEngine.scala 524:48]
        node _T_441 = or(addrSBankSel_5, UInt<4>("h0"))
        node _T_442 = bits(_T_441, 3, 0)
        node _io_addrSram0Bank_T_13 = bits(addrS[5], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_442] <= _io_addrSram0Bank_T_13 @[FFTEngine.scala 525:48]
      else :
        node _T_443 = or(addrTBankSel_5, UInt<4>("h0"))
        node _T_444 = bits(_T_443, 3, 0)
        node _io_addrSram1Bank_T_12 = bits(addrT[5], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_444] <= _io_addrSram1Bank_T_12 @[FFTEngine.scala 527:48]
        node _T_445 = or(addrSBankSel_5, UInt<4>("h0"))
        node _T_446 = bits(_T_445, 3, 0)
        node _io_addrSram1Bank_T_13 = bits(addrS[5], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_446] <= _io_addrSram1Bank_T_13 @[FFTEngine.scala 528:48]
    else :
      skip
    node _T_447 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_447 : @[FFTEngine.scala 542:28]
      node _T_448 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_448 : @[FFTEngine.scala 543:37]
        node _T_449 = or(addrTBankSel3c_5, UInt<4>("h0"))
        node _T_450 = bits(_T_449, 3, 0)
        io.addrSram1Bank[_T_450] <= addrT3c_5 @[FFTEngine.scala 544:50]
        node _T_451 = or(addrSBankSel3c_5, UInt<4>("h0"))
        node _T_452 = bits(_T_451, 3, 0)
        io.addrSram1Bank[_T_452] <= addrS3c_5 @[FFTEngine.scala 545:50]
      else :
        node _T_453 = or(addrTBankSel3c_5, UInt<4>("h0"))
        node _T_454 = bits(_T_453, 3, 0)
        io.addrSram0Bank[_T_454] <= addrT3c_5 @[FFTEngine.scala 547:50]
        node _T_455 = or(addrSBankSel3c_5, UInt<4>("h0"))
        node _T_456 = bits(_T_455, 3, 0)
        io.addrSram0Bank[_T_456] <= addrS3c_5 @[FFTEngine.scala 548:50]
    else :
      skip
    wire writeDataS3c_5 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c_5 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_457 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_458 = and(io.fftMode, _T_457) @[FFTEngine.scala 567:24]
      when _T_458 : @[FFTEngine.scala 567:47]
        writeDataS3c_5.re <= fftCalc_5.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c_5.im <= writeDataTRPre3c_5 @[FFTEngine.scala 569:33]
        writeDataT3c_5 <= writeDataS3c_5 @[FFTEngine.scala 570:30]
      else :
        node _T_459 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_460 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_461 = and(_T_459, _T_460) @[FFTEngine.scala 571:32]
        when _T_461 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T_5 = shr(fftCalc_5.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c_5.re <= _writeDataS3c_re_T_5 @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T_5 = shr(writeDataTRPre3c_5, 1) @[FFTEngine.scala 573:53]
          writeDataS3c_5.im <= _writeDataS3c_im_T_5 @[FFTEngine.scala 573:33]
          writeDataT3c_5 <= writeDataS3c_5 @[FFTEngine.scala 574:30]
        else :
          writeDataS3c_5.re <= fftCalc_5.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c_5.im <= fftCalc_5.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c_5.re <= writeDataTRPre3c_5 @[FFTEngine.scala 578:33]
          writeDataT3c_5.im <= writeDataTIPre3c_5 @[FFTEngine.scala 579:33]
    else :
      node _T_462 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_463 = and(kernelState3c, _T_462) @[FFTEngine.scala 581:35]
      node _T_464 = eq(addrTBankSel3c_5, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_465 = and(_T_463, _T_464) @[FFTEngine.scala 581:65]
      node _T_466 = eq(addrT3c_5, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_467 = and(_T_465, _T_466) @[FFTEngine.scala 581:100]
      when _T_467 : @[FFTEngine.scala 581:120]
        writeDataS3c_5.re <= fftCalc_5.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c_5.im <= fftCalc_5.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c_5.re <= writeDataTRPre3c_5 @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T_15 = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c_5) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_16 = tail(_writeDataT3c_im_T_15, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_17 = asFixedPoint(_writeDataT3c_im_T_16, 15) @[FFTEngine.scala 585:32]
        writeDataT3c_5.im <= _writeDataT3c_im_T_17 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c_5.re <= fftCalc_5.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c_5.im <= fftCalc_5.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c_5.re <= writeDataTRPre3c_5 @[FFTEngine.scala 589:29]
        writeDataT3c_5.im <= writeDataTIPre3c_5 @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_468 = eq(UInt<1>("h0"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_468 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_38 = cat(_io_writeDataSram0Bank_0_T_37, _io_writeDataSram0Bank_0_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_38 = cat(_io_writeDataSram1Bank_0_T_37, _io_writeDataSram1Bank_0_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_469 = eq(UInt<1>("h0"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_469 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_41 = cat(_io_writeDataSram0Bank_0_T_40, _io_writeDataSram0Bank_0_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_41 = cat(_io_writeDataSram1Bank_0_T_40, _io_writeDataSram1Bank_0_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_470 = eq(UInt<1>("h1"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_470 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_38 = cat(_io_writeDataSram0Bank_1_T_37, _io_writeDataSram0Bank_1_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_38 = cat(_io_writeDataSram1Bank_1_T_37, _io_writeDataSram1Bank_1_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_471 = eq(UInt<1>("h1"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_471 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_41 = cat(_io_writeDataSram0Bank_1_T_40, _io_writeDataSram0Bank_1_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_41 = cat(_io_writeDataSram1Bank_1_T_40, _io_writeDataSram1Bank_1_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_472 = eq(UInt<2>("h2"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_472 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_38 = cat(_io_writeDataSram0Bank_2_T_37, _io_writeDataSram0Bank_2_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_38 = cat(_io_writeDataSram1Bank_2_T_37, _io_writeDataSram1Bank_2_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_473 = eq(UInt<2>("h2"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_473 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_41 = cat(_io_writeDataSram0Bank_2_T_40, _io_writeDataSram0Bank_2_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_41 = cat(_io_writeDataSram1Bank_2_T_40, _io_writeDataSram1Bank_2_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_474 = eq(UInt<2>("h3"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_474 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_38 = cat(_io_writeDataSram0Bank_3_T_37, _io_writeDataSram0Bank_3_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_38 = cat(_io_writeDataSram1Bank_3_T_37, _io_writeDataSram1Bank_3_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_475 = eq(UInt<2>("h3"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_475 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_41 = cat(_io_writeDataSram0Bank_3_T_40, _io_writeDataSram0Bank_3_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_41 = cat(_io_writeDataSram1Bank_3_T_40, _io_writeDataSram1Bank_3_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_476 = eq(UInt<3>("h4"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_476 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_38 = cat(_io_writeDataSram0Bank_4_T_37, _io_writeDataSram0Bank_4_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_38 = cat(_io_writeDataSram1Bank_4_T_37, _io_writeDataSram1Bank_4_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_477 = eq(UInt<3>("h4"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_477 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_41 = cat(_io_writeDataSram0Bank_4_T_40, _io_writeDataSram0Bank_4_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_41 = cat(_io_writeDataSram1Bank_4_T_40, _io_writeDataSram1Bank_4_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_478 = eq(UInt<3>("h5"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_478 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_38 = cat(_io_writeDataSram0Bank_5_T_37, _io_writeDataSram0Bank_5_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_38 = cat(_io_writeDataSram1Bank_5_T_37, _io_writeDataSram1Bank_5_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_479 = eq(UInt<3>("h5"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_479 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_41 = cat(_io_writeDataSram0Bank_5_T_40, _io_writeDataSram0Bank_5_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_41 = cat(_io_writeDataSram1Bank_5_T_40, _io_writeDataSram1Bank_5_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_480 = eq(UInt<3>("h6"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_480 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_38 = cat(_io_writeDataSram0Bank_6_T_37, _io_writeDataSram0Bank_6_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_38 = cat(_io_writeDataSram1Bank_6_T_37, _io_writeDataSram1Bank_6_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_481 = eq(UInt<3>("h6"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_481 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_41 = cat(_io_writeDataSram0Bank_6_T_40, _io_writeDataSram0Bank_6_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_41 = cat(_io_writeDataSram1Bank_6_T_40, _io_writeDataSram1Bank_6_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_482 = eq(UInt<3>("h7"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_482 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_38 = cat(_io_writeDataSram0Bank_7_T_37, _io_writeDataSram0Bank_7_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_38 = cat(_io_writeDataSram1Bank_7_T_37, _io_writeDataSram1Bank_7_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_483 = eq(UInt<3>("h7"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_483 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_41 = cat(_io_writeDataSram0Bank_7_T_40, _io_writeDataSram0Bank_7_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_41 = cat(_io_writeDataSram1Bank_7_T_40, _io_writeDataSram1Bank_7_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_484 = eq(UInt<4>("h8"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_484 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_38 = cat(_io_writeDataSram0Bank_8_T_37, _io_writeDataSram0Bank_8_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_38 = cat(_io_writeDataSram1Bank_8_T_37, _io_writeDataSram1Bank_8_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_485 = eq(UInt<4>("h8"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_485 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_41 = cat(_io_writeDataSram0Bank_8_T_40, _io_writeDataSram0Bank_8_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_41 = cat(_io_writeDataSram1Bank_8_T_40, _io_writeDataSram1Bank_8_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_486 = eq(UInt<4>("h9"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_486 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_38 = cat(_io_writeDataSram0Bank_9_T_37, _io_writeDataSram0Bank_9_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_38 = cat(_io_writeDataSram1Bank_9_T_37, _io_writeDataSram1Bank_9_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_487 = eq(UInt<4>("h9"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_487 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_41 = cat(_io_writeDataSram0Bank_9_T_40, _io_writeDataSram0Bank_9_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_41 = cat(_io_writeDataSram1Bank_9_T_40, _io_writeDataSram1Bank_9_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_488 = eq(UInt<4>("ha"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_488 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_38 = cat(_io_writeDataSram0Bank_10_T_37, _io_writeDataSram0Bank_10_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_38 = cat(_io_writeDataSram1Bank_10_T_37, _io_writeDataSram1Bank_10_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_489 = eq(UInt<4>("ha"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_489 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_41 = cat(_io_writeDataSram0Bank_10_T_40, _io_writeDataSram0Bank_10_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_41 = cat(_io_writeDataSram1Bank_10_T_40, _io_writeDataSram1Bank_10_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_490 = eq(UInt<4>("hb"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_490 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_38 = cat(_io_writeDataSram0Bank_11_T_37, _io_writeDataSram0Bank_11_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_38 = cat(_io_writeDataSram1Bank_11_T_37, _io_writeDataSram1Bank_11_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_491 = eq(UInt<4>("hb"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_491 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_41 = cat(_io_writeDataSram0Bank_11_T_40, _io_writeDataSram0Bank_11_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_41 = cat(_io_writeDataSram1Bank_11_T_40, _io_writeDataSram1Bank_11_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_492 = eq(UInt<4>("hc"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_492 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_38 = cat(_io_writeDataSram0Bank_12_T_37, _io_writeDataSram0Bank_12_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_38 = cat(_io_writeDataSram1Bank_12_T_37, _io_writeDataSram1Bank_12_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_493 = eq(UInt<4>("hc"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_493 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_41 = cat(_io_writeDataSram0Bank_12_T_40, _io_writeDataSram0Bank_12_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_41 = cat(_io_writeDataSram1Bank_12_T_40, _io_writeDataSram1Bank_12_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_494 = eq(UInt<4>("hd"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_494 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_38 = cat(_io_writeDataSram0Bank_13_T_37, _io_writeDataSram0Bank_13_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_38 = cat(_io_writeDataSram1Bank_13_T_37, _io_writeDataSram1Bank_13_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_495 = eq(UInt<4>("hd"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_495 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_41 = cat(_io_writeDataSram0Bank_13_T_40, _io_writeDataSram0Bank_13_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_41 = cat(_io_writeDataSram1Bank_13_T_40, _io_writeDataSram1Bank_13_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_496 = eq(UInt<4>("he"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_496 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_38 = cat(_io_writeDataSram0Bank_14_T_37, _io_writeDataSram0Bank_14_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_38 = cat(_io_writeDataSram1Bank_14_T_37, _io_writeDataSram1Bank_14_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_497 = eq(UInt<4>("he"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_497 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_41 = cat(_io_writeDataSram0Bank_14_T_40, _io_writeDataSram0Bank_14_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_41 = cat(_io_writeDataSram1Bank_14_T_40, _io_writeDataSram1Bank_14_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_41 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_498 = eq(UInt<4>("hf"), addrSBankSel3c_5) @[FFTEngine.scala 605:26]
      when _T_498 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_38 = cat(_io_writeDataSram0Bank_15_T_37, _io_writeDataSram0Bank_15_T_36) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_38 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_36 = asUInt(writeDataS3c_5.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_37 = asUInt(writeDataS3c_5.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_38 = cat(_io_writeDataSram1Bank_15_T_37, _io_writeDataSram1Bank_15_T_36) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_38 @[FFTEngine.scala 607:46]
      else :
        node _T_499 = eq(UInt<4>("hf"), addrTBankSel3c_5) @[FFTEngine.scala 608:33]
        when _T_499 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_41 = cat(_io_writeDataSram0Bank_15_T_40, _io_writeDataSram0Bank_15_T_39) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_41 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_39 = asUInt(writeDataT3c_5.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_40 = asUInt(writeDataT3c_5.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_41 = cat(_io_writeDataSram1Bank_15_T_40, _io_writeDataSram1Bank_15_T_39) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_41 @[FFTEngine.scala 610:46]
    node _addrS1c_T_6 = bits(addrS[6], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c_6 <= _addrS1c_T_6 @[Reg.scala 36:22]
    reg addrS2c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c_6 <= addrS1c_6 @[Reg.scala 36:22]
    reg addrS3c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c_6 <= addrS2c_6 @[Reg.scala 36:22]
    node _addrT1c_T_6 = bits(addrT[6], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c_6 <= _addrT1c_T_6 @[Reg.scala 36:22]
    reg addrT2c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c_6 <= addrT1c_6 @[Reg.scala 36:22]
    reg addrT3c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c_6 <= addrT2c_6 @[Reg.scala 36:22]
    wire addrSBankSel_6 : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel_6 : UInt @[FFTEngine.scala 453:32]
    addrSBankSel_6 <= addrSBankSelKernel[6] @[FFTEngine.scala 459:26]
    addrTBankSel_6 <= addrTBankSelKernel[6] @[FFTEngine.scala 460:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_31 = mux(procState, addrSBankSelProc[6], addrSBankSelKernel[6]) @[FFTEngine.scala 464:32]
      addrSBankSel_6 <= _addrSBankSel_T_31 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_31 = mux(procState, addrTBankSelProc[6], addrTBankSelKernel[6]) @[FFTEngine.scala 465:32]
      addrTBankSel_6 <= _addrTBankSel_T_31 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_32 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_33 = and(kernelState, _addrSBankSel_T_32) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_34 = or(procState, _addrSBankSel_T_33) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_35 = mux(_addrSBankSel_T_34, addrSBankSelProc[6], addrSBankSelKernel[6]) @[FFTEngine.scala 467:32]
      addrSBankSel_6 <= _addrSBankSel_T_35 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_32 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_33 = and(kernelState, _addrTBankSel_T_32) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_34 = or(procState, _addrTBankSel_T_33) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_35 = mux(_addrTBankSel_T_34, addrTBankSelProc[6], addrTBankSelKernel[6]) @[FFTEngine.scala 468:32]
      addrTBankSel_6 <= _addrTBankSel_T_35 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c_6 <= addrSBankSel_6 @[Reg.scala 36:22]
    reg addrTBankSel1c_6 : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c_6 <= addrTBankSel_6 @[Reg.scala 36:22]
    inst fftCalc_6 of FFT3PipelineCalc_6 @[FFTEngine.scala 474:29]
    fftCalc_6.clock <= clock
    fftCalc_6.reset <= reset
    node _fftCalc_io_dataInSR_T_12 = or(addrSBankSel1c_6, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_13 = bits(_fftCalc_io_dataInSR_T_12, 3, 0)
    fftCalc_6.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_13].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T_30 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_31 = and(sameAddr1c, _fftCalc_io_dataInSI_T_30) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_32 = or(addrSBankSel1c_6, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_33 = bits(_fftCalc_io_dataInSI_T_32, 3, 0)
    node _fftCalc_io_dataInSI_T_34 = mux(_fftCalc_io_dataInSI_T_31, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_33].im) @[FFTEngine.scala 476:35]
    fftCalc_6.io.dataInSI <= _fftCalc_io_dataInSI_T_34 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T_42 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_43 = and(sameAddr1c, _fftCalc_io_dataInTR_T_42) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_44 = or(addrTBankSel1c_6, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_45 = bits(_fftCalc_io_dataInTR_T_44, 3, 0)
    node _fftCalc_io_dataInTR_T_46 = or(addrTBankSel1c_6, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_47 = bits(_fftCalc_io_dataInTR_T_46, 3, 0)
    node _fftCalc_io_dataInTR_T_48 = mux(_fftCalc_io_dataInTR_T_43, dataInPre[_fftCalc_io_dataInTR_T_45].im, dataInPre[_fftCalc_io_dataInTR_T_47].re) @[FFTEngine.scala 477:35]
    fftCalc_6.io.dataInTR <= _fftCalc_io_dataInTR_T_48 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T_30 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_31 = and(sameAddr1c, _fftCalc_io_dataInTI_T_30) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_32 = or(addrTBankSel1c_6, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_33 = bits(_fftCalc_io_dataInTI_T_32, 3, 0)
    node _fftCalc_io_dataInTI_T_34 = mux(_fftCalc_io_dataInTI_T_31, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_33].im) @[FFTEngine.scala 478:35]
    fftCalc_6.io.dataInTI <= _fftCalc_io_dataInTI_T_34 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T_9 = bits(nk[6], 8, 0) @[FFTEngine.scala 482:35]
    fftCalc_6.io.nk <= _fftCalc_io_nk_T_9 @[FFTEngine.scala 482:27]
    node _fftCalc_io_rShiftSym_T_12 = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_13 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T_12) @[FFTEngine.scala 484:36]
    fftCalc_6.io.rShiftSym <= _fftCalc_io_rShiftSym_T_13 @[FFTEngine.scala 484:30]
    fftCalc_6.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T_18 = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_19 = not(_fftCalc_io_procMode_T_18) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_20 = and(_fftCalc_io_procMode_T_19, procState2c) @[FFTEngine.scala 486:48]
    fftCalc_6.io.procMode <= _fftCalc_io_procMode_T_20 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T_6 = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc_6.io.state1c <= _fftCalc_io_state1c_T_6 @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T_6 = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc_6.io.state2c <= _fftCalc_io_state2c_T_6 @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T_36 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_37 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_6.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_38 = tail(_writeDataTRPre3c_T_37, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_39 = asFixedPoint(_writeDataTRPre3c_T_38, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_40 = mux(io.fftMode, fftCalc_6.io.dataOutTI3c, _writeDataTRPre3c_T_39) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_41 = mux(_writeDataTRPre3c_T_36, fftCalc_6.io.dataOutTR3c, _writeDataTRPre3c_T_40) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c_6 = mux(procState3c, _writeDataTRPre3c_T_41, fftCalc_6.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T_54 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_55 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_6.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_56 = tail(_writeDataTIPre3c_T_55, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_57 = asFixedPoint(_writeDataTIPre3c_T_56, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_58 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_6.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_59 = tail(_writeDataTIPre3c_T_58, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_60 = asFixedPoint(_writeDataTIPre3c_T_59, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_61 = mux(io.fftMode, _writeDataTIPre3c_T_60, fftCalc_6.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_62 = mux(_writeDataTIPre3c_T_54, _writeDataTIPre3c_T_57, _writeDataTIPre3c_T_61) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c_6 = mux(procState3c, _writeDataTIPre3c_T_62, fftCalc_6.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c_6 : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c_6 : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T_30 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_31 = and(kernelState3c, _addrSBankSel3c_T_30) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_32 = or(procState3c, _addrSBankSel3c_T_31) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_33 = mux(_addrSBankSel3c_T_32, addrSBankSelProc3c[6], addrSBankSelKernel3c[6]) @[FFTEngine.scala 498:34]
      addrSBankSel3c_6 <= _addrSBankSel3c_T_33 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T_30 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_31 = and(kernelState3c, _addrTBankSel3c_T_30) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_32 = or(procState3c, _addrTBankSel3c_T_31) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_33 = mux(_addrTBankSel3c_T_32, addrTBankSelProc3c[6], addrTBankSelKernel3c[6]) @[FFTEngine.scala 499:34]
      addrTBankSel3c_6 <= _addrTBankSel3c_T_33 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_34 = mux(procState3c, addrSBankSelProc3c[6], addrSBankSelKernel3c[6]) @[FFTEngine.scala 501:34]
      addrSBankSel3c_6 <= _addrSBankSel3c_T_34 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_34 = mux(procState3c, addrTBankSelProc3c[6], addrTBankSelKernel3c[6]) @[FFTEngine.scala 502:34]
      addrTBankSel3c_6 <= _addrTBankSel3c_T_34 @[FFTEngine.scala 502:28]
    node _T_500 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_500 : @[FFTEngine.scala 522:26]
      node _T_501 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_501 : @[FFTEngine.scala 523:37]
        node _T_502 = or(addrTBankSel_6, UInt<4>("h0"))
        node _T_503 = bits(_T_502, 3, 0)
        node _io_addrSram0Bank_T_14 = bits(addrT[6], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_503] <= _io_addrSram0Bank_T_14 @[FFTEngine.scala 524:48]
        node _T_504 = or(addrSBankSel_6, UInt<4>("h0"))
        node _T_505 = bits(_T_504, 3, 0)
        node _io_addrSram0Bank_T_15 = bits(addrS[6], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_505] <= _io_addrSram0Bank_T_15 @[FFTEngine.scala 525:48]
      else :
        node _T_506 = or(addrTBankSel_6, UInt<4>("h0"))
        node _T_507 = bits(_T_506, 3, 0)
        node _io_addrSram1Bank_T_14 = bits(addrT[6], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_507] <= _io_addrSram1Bank_T_14 @[FFTEngine.scala 527:48]
        node _T_508 = or(addrSBankSel_6, UInt<4>("h0"))
        node _T_509 = bits(_T_508, 3, 0)
        node _io_addrSram1Bank_T_15 = bits(addrS[6], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_509] <= _io_addrSram1Bank_T_15 @[FFTEngine.scala 528:48]
    else :
      skip
    node _T_510 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_510 : @[FFTEngine.scala 542:28]
      node _T_511 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_511 : @[FFTEngine.scala 543:37]
        node _T_512 = or(addrTBankSel3c_6, UInt<4>("h0"))
        node _T_513 = bits(_T_512, 3, 0)
        io.addrSram1Bank[_T_513] <= addrT3c_6 @[FFTEngine.scala 544:50]
        node _T_514 = or(addrSBankSel3c_6, UInt<4>("h0"))
        node _T_515 = bits(_T_514, 3, 0)
        io.addrSram1Bank[_T_515] <= addrS3c_6 @[FFTEngine.scala 545:50]
      else :
        node _T_516 = or(addrTBankSel3c_6, UInt<4>("h0"))
        node _T_517 = bits(_T_516, 3, 0)
        io.addrSram0Bank[_T_517] <= addrT3c_6 @[FFTEngine.scala 547:50]
        node _T_518 = or(addrSBankSel3c_6, UInt<4>("h0"))
        node _T_519 = bits(_T_518, 3, 0)
        io.addrSram0Bank[_T_519] <= addrS3c_6 @[FFTEngine.scala 548:50]
    else :
      skip
    wire writeDataS3c_6 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c_6 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_520 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_521 = and(io.fftMode, _T_520) @[FFTEngine.scala 567:24]
      when _T_521 : @[FFTEngine.scala 567:47]
        writeDataS3c_6.re <= fftCalc_6.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c_6.im <= writeDataTRPre3c_6 @[FFTEngine.scala 569:33]
        writeDataT3c_6 <= writeDataS3c_6 @[FFTEngine.scala 570:30]
      else :
        node _T_522 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_523 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_524 = and(_T_522, _T_523) @[FFTEngine.scala 571:32]
        when _T_524 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T_6 = shr(fftCalc_6.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c_6.re <= _writeDataS3c_re_T_6 @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T_6 = shr(writeDataTRPre3c_6, 1) @[FFTEngine.scala 573:53]
          writeDataS3c_6.im <= _writeDataS3c_im_T_6 @[FFTEngine.scala 573:33]
          writeDataT3c_6 <= writeDataS3c_6 @[FFTEngine.scala 574:30]
        else :
          writeDataS3c_6.re <= fftCalc_6.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c_6.im <= fftCalc_6.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c_6.re <= writeDataTRPre3c_6 @[FFTEngine.scala 578:33]
          writeDataT3c_6.im <= writeDataTIPre3c_6 @[FFTEngine.scala 579:33]
    else :
      node _T_525 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_526 = and(kernelState3c, _T_525) @[FFTEngine.scala 581:35]
      node _T_527 = eq(addrTBankSel3c_6, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_528 = and(_T_526, _T_527) @[FFTEngine.scala 581:65]
      node _T_529 = eq(addrT3c_6, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_530 = and(_T_528, _T_529) @[FFTEngine.scala 581:100]
      when _T_530 : @[FFTEngine.scala 581:120]
        writeDataS3c_6.re <= fftCalc_6.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c_6.im <= fftCalc_6.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c_6.re <= writeDataTRPre3c_6 @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T_18 = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c_6) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_19 = tail(_writeDataT3c_im_T_18, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_20 = asFixedPoint(_writeDataT3c_im_T_19, 15) @[FFTEngine.scala 585:32]
        writeDataT3c_6.im <= _writeDataT3c_im_T_20 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c_6.re <= fftCalc_6.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c_6.im <= fftCalc_6.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c_6.re <= writeDataTRPre3c_6 @[FFTEngine.scala 589:29]
        writeDataT3c_6.im <= writeDataTIPre3c_6 @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_531 = eq(UInt<1>("h0"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_531 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_44 = cat(_io_writeDataSram0Bank_0_T_43, _io_writeDataSram0Bank_0_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_44 = cat(_io_writeDataSram1Bank_0_T_43, _io_writeDataSram1Bank_0_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_532 = eq(UInt<1>("h0"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_532 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_47 = cat(_io_writeDataSram0Bank_0_T_46, _io_writeDataSram0Bank_0_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_47 = cat(_io_writeDataSram1Bank_0_T_46, _io_writeDataSram1Bank_0_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_533 = eq(UInt<1>("h1"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_533 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_44 = cat(_io_writeDataSram0Bank_1_T_43, _io_writeDataSram0Bank_1_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_44 = cat(_io_writeDataSram1Bank_1_T_43, _io_writeDataSram1Bank_1_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_534 = eq(UInt<1>("h1"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_534 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_47 = cat(_io_writeDataSram0Bank_1_T_46, _io_writeDataSram0Bank_1_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_47 = cat(_io_writeDataSram1Bank_1_T_46, _io_writeDataSram1Bank_1_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_535 = eq(UInt<2>("h2"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_535 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_44 = cat(_io_writeDataSram0Bank_2_T_43, _io_writeDataSram0Bank_2_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_44 = cat(_io_writeDataSram1Bank_2_T_43, _io_writeDataSram1Bank_2_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_536 = eq(UInt<2>("h2"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_536 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_47 = cat(_io_writeDataSram0Bank_2_T_46, _io_writeDataSram0Bank_2_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_47 = cat(_io_writeDataSram1Bank_2_T_46, _io_writeDataSram1Bank_2_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_537 = eq(UInt<2>("h3"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_537 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_44 = cat(_io_writeDataSram0Bank_3_T_43, _io_writeDataSram0Bank_3_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_44 = cat(_io_writeDataSram1Bank_3_T_43, _io_writeDataSram1Bank_3_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_538 = eq(UInt<2>("h3"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_538 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_47 = cat(_io_writeDataSram0Bank_3_T_46, _io_writeDataSram0Bank_3_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_47 = cat(_io_writeDataSram1Bank_3_T_46, _io_writeDataSram1Bank_3_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_539 = eq(UInt<3>("h4"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_539 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_44 = cat(_io_writeDataSram0Bank_4_T_43, _io_writeDataSram0Bank_4_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_44 = cat(_io_writeDataSram1Bank_4_T_43, _io_writeDataSram1Bank_4_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_540 = eq(UInt<3>("h4"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_540 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_47 = cat(_io_writeDataSram0Bank_4_T_46, _io_writeDataSram0Bank_4_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_47 = cat(_io_writeDataSram1Bank_4_T_46, _io_writeDataSram1Bank_4_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_541 = eq(UInt<3>("h5"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_541 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_44 = cat(_io_writeDataSram0Bank_5_T_43, _io_writeDataSram0Bank_5_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_44 = cat(_io_writeDataSram1Bank_5_T_43, _io_writeDataSram1Bank_5_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_542 = eq(UInt<3>("h5"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_542 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_47 = cat(_io_writeDataSram0Bank_5_T_46, _io_writeDataSram0Bank_5_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_47 = cat(_io_writeDataSram1Bank_5_T_46, _io_writeDataSram1Bank_5_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_543 = eq(UInt<3>("h6"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_543 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_44 = cat(_io_writeDataSram0Bank_6_T_43, _io_writeDataSram0Bank_6_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_44 = cat(_io_writeDataSram1Bank_6_T_43, _io_writeDataSram1Bank_6_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_544 = eq(UInt<3>("h6"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_544 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_47 = cat(_io_writeDataSram0Bank_6_T_46, _io_writeDataSram0Bank_6_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_47 = cat(_io_writeDataSram1Bank_6_T_46, _io_writeDataSram1Bank_6_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_545 = eq(UInt<3>("h7"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_545 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_44 = cat(_io_writeDataSram0Bank_7_T_43, _io_writeDataSram0Bank_7_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_44 = cat(_io_writeDataSram1Bank_7_T_43, _io_writeDataSram1Bank_7_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_546 = eq(UInt<3>("h7"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_546 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_47 = cat(_io_writeDataSram0Bank_7_T_46, _io_writeDataSram0Bank_7_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_47 = cat(_io_writeDataSram1Bank_7_T_46, _io_writeDataSram1Bank_7_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_547 = eq(UInt<4>("h8"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_547 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_44 = cat(_io_writeDataSram0Bank_8_T_43, _io_writeDataSram0Bank_8_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_44 = cat(_io_writeDataSram1Bank_8_T_43, _io_writeDataSram1Bank_8_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_548 = eq(UInt<4>("h8"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_548 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_47 = cat(_io_writeDataSram0Bank_8_T_46, _io_writeDataSram0Bank_8_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_47 = cat(_io_writeDataSram1Bank_8_T_46, _io_writeDataSram1Bank_8_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_549 = eq(UInt<4>("h9"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_549 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_44 = cat(_io_writeDataSram0Bank_9_T_43, _io_writeDataSram0Bank_9_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_44 = cat(_io_writeDataSram1Bank_9_T_43, _io_writeDataSram1Bank_9_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_550 = eq(UInt<4>("h9"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_550 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_47 = cat(_io_writeDataSram0Bank_9_T_46, _io_writeDataSram0Bank_9_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_47 = cat(_io_writeDataSram1Bank_9_T_46, _io_writeDataSram1Bank_9_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_551 = eq(UInt<4>("ha"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_551 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_44 = cat(_io_writeDataSram0Bank_10_T_43, _io_writeDataSram0Bank_10_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_44 = cat(_io_writeDataSram1Bank_10_T_43, _io_writeDataSram1Bank_10_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_552 = eq(UInt<4>("ha"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_552 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_47 = cat(_io_writeDataSram0Bank_10_T_46, _io_writeDataSram0Bank_10_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_47 = cat(_io_writeDataSram1Bank_10_T_46, _io_writeDataSram1Bank_10_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_553 = eq(UInt<4>("hb"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_553 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_44 = cat(_io_writeDataSram0Bank_11_T_43, _io_writeDataSram0Bank_11_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_44 = cat(_io_writeDataSram1Bank_11_T_43, _io_writeDataSram1Bank_11_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_554 = eq(UInt<4>("hb"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_554 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_47 = cat(_io_writeDataSram0Bank_11_T_46, _io_writeDataSram0Bank_11_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_47 = cat(_io_writeDataSram1Bank_11_T_46, _io_writeDataSram1Bank_11_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_555 = eq(UInt<4>("hc"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_555 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_44 = cat(_io_writeDataSram0Bank_12_T_43, _io_writeDataSram0Bank_12_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_44 = cat(_io_writeDataSram1Bank_12_T_43, _io_writeDataSram1Bank_12_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_556 = eq(UInt<4>("hc"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_556 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_47 = cat(_io_writeDataSram0Bank_12_T_46, _io_writeDataSram0Bank_12_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_47 = cat(_io_writeDataSram1Bank_12_T_46, _io_writeDataSram1Bank_12_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_557 = eq(UInt<4>("hd"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_557 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_44 = cat(_io_writeDataSram0Bank_13_T_43, _io_writeDataSram0Bank_13_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_44 = cat(_io_writeDataSram1Bank_13_T_43, _io_writeDataSram1Bank_13_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_558 = eq(UInt<4>("hd"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_558 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_47 = cat(_io_writeDataSram0Bank_13_T_46, _io_writeDataSram0Bank_13_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_47 = cat(_io_writeDataSram1Bank_13_T_46, _io_writeDataSram1Bank_13_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_559 = eq(UInt<4>("he"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_559 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_44 = cat(_io_writeDataSram0Bank_14_T_43, _io_writeDataSram0Bank_14_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_44 = cat(_io_writeDataSram1Bank_14_T_43, _io_writeDataSram1Bank_14_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_560 = eq(UInt<4>("he"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_560 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_47 = cat(_io_writeDataSram0Bank_14_T_46, _io_writeDataSram0Bank_14_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_47 = cat(_io_writeDataSram1Bank_14_T_46, _io_writeDataSram1Bank_14_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_47 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_561 = eq(UInt<4>("hf"), addrSBankSel3c_6) @[FFTEngine.scala 605:26]
      when _T_561 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_44 = cat(_io_writeDataSram0Bank_15_T_43, _io_writeDataSram0Bank_15_T_42) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_44 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_42 = asUInt(writeDataS3c_6.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_43 = asUInt(writeDataS3c_6.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_44 = cat(_io_writeDataSram1Bank_15_T_43, _io_writeDataSram1Bank_15_T_42) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_44 @[FFTEngine.scala 607:46]
      else :
        node _T_562 = eq(UInt<4>("hf"), addrTBankSel3c_6) @[FFTEngine.scala 608:33]
        when _T_562 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_47 = cat(_io_writeDataSram0Bank_15_T_46, _io_writeDataSram0Bank_15_T_45) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_47 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_45 = asUInt(writeDataT3c_6.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_46 = asUInt(writeDataT3c_6.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_47 = cat(_io_writeDataSram1Bank_15_T_46, _io_writeDataSram1Bank_15_T_45) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_47 @[FFTEngine.scala 610:46]
    node _addrS1c_T_7 = bits(addrS[7], 5, 0) @[FFTEngine.scala 444:45]
    reg addrS1c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS1c_7 <= _addrS1c_T_7 @[Reg.scala 36:22]
    reg addrS2c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS2c_7 <= addrS1c_7 @[Reg.scala 36:22]
    reg addrS3c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrS3c_7 <= addrS2c_7 @[Reg.scala 36:22]
    node _addrT1c_T_7 = bits(addrT[7], 5, 0) @[FFTEngine.scala 448:45]
    reg addrT1c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT1c_7 <= _addrT1c_T_7 @[Reg.scala 36:22]
    reg addrT2c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT2c_7 <= addrT1c_7 @[Reg.scala 36:22]
    reg addrT3c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrT3c_7 <= addrT2c_7 @[Reg.scala 36:22]
    wire addrSBankSel_7 : UInt @[FFTEngine.scala 452:32]
    wire addrTBankSel_7 : UInt @[FFTEngine.scala 453:32]
    addrSBankSel_7 <= addrSBankSelKernel[7] @[FFTEngine.scala 459:26]
    addrTBankSel_7 <= addrTBankSelKernel[7] @[FFTEngine.scala 460:26]
    when io.fftMode : @[FFTEngine.scala 463:21]
      node _addrSBankSel_T_36 = mux(procState, addrSBankSelProc[7], addrSBankSelKernel[7]) @[FFTEngine.scala 464:32]
      addrSBankSel_7 <= _addrSBankSel_T_36 @[FFTEngine.scala 464:26]
      node _addrTBankSel_T_36 = mux(procState, addrTBankSelProc[7], addrTBankSelKernel[7]) @[FFTEngine.scala 465:32]
      addrTBankSel_7 <= _addrTBankSel_T_36 @[FFTEngine.scala 465:26]
    else :
      node _addrSBankSel_T_37 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 467:72]
      node _addrSBankSel_T_38 = and(kernelState, _addrSBankSel_T_37) @[FFTEngine.scala 467:58]
      node _addrSBankSel_T_39 = or(procState, _addrSBankSel_T_38) @[FFTEngine.scala 467:43]
      node _addrSBankSel_T_40 = mux(_addrSBankSel_T_39, addrSBankSelProc[7], addrSBankSelKernel[7]) @[FFTEngine.scala 467:32]
      addrSBankSel_7 <= _addrSBankSel_T_40 @[FFTEngine.scala 467:26]
      node _addrTBankSel_T_37 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 468:72]
      node _addrTBankSel_T_38 = and(kernelState, _addrTBankSel_T_37) @[FFTEngine.scala 468:58]
      node _addrTBankSel_T_39 = or(procState, _addrTBankSel_T_38) @[FFTEngine.scala 468:43]
      node _addrTBankSel_T_40 = mux(_addrTBankSel_T_39, addrTBankSelProc[7], addrTBankSelKernel[7]) @[FFTEngine.scala 468:32]
      addrTBankSel_7 <= _addrTBankSel_T_40 @[FFTEngine.scala 468:26]
    reg addrSBankSel1c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrSBankSel1c_7 <= addrSBankSel_7 @[Reg.scala 36:22]
    reg addrTBankSel1c_7 : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrTBankSel1c_7 <= addrTBankSel_7 @[Reg.scala 36:22]
    inst fftCalc_7 of FFT3PipelineCalc_7 @[FFTEngine.scala 474:29]
    fftCalc_7.clock <= clock
    fftCalc_7.reset <= reset
    node _fftCalc_io_dataInSR_T_14 = or(addrSBankSel1c_7, UInt<4>("h0"))
    node _fftCalc_io_dataInSR_T_15 = bits(_fftCalc_io_dataInSR_T_14, 3, 0)
    fftCalc_7.io.dataInSR <= dataInPre[_fftCalc_io_dataInSR_T_15].re @[FFTEngine.scala 475:29]
    node _fftCalc_io_dataInSI_T_35 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 476:61]
    node _fftCalc_io_dataInSI_T_36 = and(sameAddr1c, _fftCalc_io_dataInSI_T_35) @[FFTEngine.scala 476:47]
    node _fftCalc_io_dataInSI_T_37 = or(addrSBankSel1c_7, UInt<4>("h0"))
    node _fftCalc_io_dataInSI_T_38 = bits(_fftCalc_io_dataInSI_T_37, 3, 0)
    node _fftCalc_io_dataInSI_T_39 = mux(_fftCalc_io_dataInSI_T_36, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInSI_T_38].im) @[FFTEngine.scala 476:35]
    fftCalc_7.io.dataInSI <= _fftCalc_io_dataInSI_T_39 @[FFTEngine.scala 476:29]
    node _fftCalc_io_dataInTR_T_49 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 477:61]
    node _fftCalc_io_dataInTR_T_50 = and(sameAddr1c, _fftCalc_io_dataInTR_T_49) @[FFTEngine.scala 477:47]
    node _fftCalc_io_dataInTR_T_51 = or(addrTBankSel1c_7, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_52 = bits(_fftCalc_io_dataInTR_T_51, 3, 0)
    node _fftCalc_io_dataInTR_T_53 = or(addrTBankSel1c_7, UInt<4>("h0"))
    node _fftCalc_io_dataInTR_T_54 = bits(_fftCalc_io_dataInTR_T_53, 3, 0)
    node _fftCalc_io_dataInTR_T_55 = mux(_fftCalc_io_dataInTR_T_50, dataInPre[_fftCalc_io_dataInTR_T_52].im, dataInPre[_fftCalc_io_dataInTR_T_54].re) @[FFTEngine.scala 477:35]
    fftCalc_7.io.dataInTR <= _fftCalc_io_dataInTR_T_55 @[FFTEngine.scala 477:29]
    node _fftCalc_io_dataInTI_T_35 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 478:61]
    node _fftCalc_io_dataInTI_T_36 = and(sameAddr1c, _fftCalc_io_dataInTI_T_35) @[FFTEngine.scala 478:47]
    node _fftCalc_io_dataInTI_T_37 = or(addrTBankSel1c_7, UInt<4>("h0"))
    node _fftCalc_io_dataInTI_T_38 = bits(_fftCalc_io_dataInTI_T_37, 3, 0)
    node _fftCalc_io_dataInTI_T_39 = mux(_fftCalc_io_dataInTI_T_36, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataInTI_T_38].im) @[FFTEngine.scala 478:35]
    fftCalc_7.io.dataInTI <= _fftCalc_io_dataInTI_T_39 @[FFTEngine.scala 478:29]
    node _fftCalc_io_nk_T_10 = bits(nk[7], 8, 0) @[FFTEngine.scala 482:35]
    fftCalc_7.io.nk <= _fftCalc_io_nk_T_10 @[FFTEngine.scala 482:27]
    node _fftCalc_io_rShiftSym_T_14 = bits(phaseCount, 0, 0) @[FFTEngine.scala 484:90]
    node _fftCalc_io_rShiftSym_T_15 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T_14) @[FFTEngine.scala 484:36]
    fftCalc_7.io.rShiftSym <= _fftCalc_io_rShiftSym_T_15 @[FFTEngine.scala 484:30]
    fftCalc_7.io.isFFT <= io.fftMode @[FFTEngine.scala 485:26]
    node _fftCalc_io_procMode_T_21 = bits(phaseCount, 0, 0) @[FFTEngine.scala 486:44]
    node _fftCalc_io_procMode_T_22 = not(_fftCalc_io_procMode_T_21) @[FFTEngine.scala 486:33]
    node _fftCalc_io_procMode_T_23 = and(_fftCalc_io_procMode_T_22, procState2c) @[FFTEngine.scala 486:48]
    fftCalc_7.io.procMode <= _fftCalc_io_procMode_T_23 @[FFTEngine.scala 486:29]
    node _fftCalc_io_state1c_T_7 = or(kernelState1c, procState1c) @[FFTEngine.scala 487:45]
    fftCalc_7.io.state1c <= _fftCalc_io_state1c_T_7 @[FFTEngine.scala 487:28]
    node _fftCalc_io_state2c_T_7 = or(kernelState2c, procState2c) @[FFTEngine.scala 488:45]
    fftCalc_7.io.state2c <= _fftCalc_io_state2c_T_7 @[FFTEngine.scala 488:28]
    node _writeDataTRPre3c_T_42 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 491:64]
    node _writeDataTRPre3c_T_43 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_7.io.dataOutTI3c) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_44 = tail(_writeDataTRPre3c_T_43, 1) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_45 = asFixedPoint(_writeDataTRPre3c_T_44, 15) @[FFTEngine.scala 491:132]
    node _writeDataTRPre3c_T_46 = mux(io.fftMode, fftCalc_7.io.dataOutTI3c, _writeDataTRPre3c_T_45) @[FFTEngine.scala 491:100]
    node _writeDataTRPre3c_T_47 = mux(_writeDataTRPre3c_T_42, fftCalc_7.io.dataOutTR3c, _writeDataTRPre3c_T_46) @[FFTEngine.scala 491:52]
    node writeDataTRPre3c_7 = mux(procState3c, _writeDataTRPre3c_T_47, fftCalc_7.io.dataOutTR3c) @[FFTEngine.scala 491:35]
    node _writeDataTIPre3c_T_63 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 492:64]
    node _writeDataTIPre3c_T_64 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_7.io.dataOutTI3c) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_65 = tail(_writeDataTIPre3c_T_64, 1) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_66 = asFixedPoint(_writeDataTIPre3c_T_65, 15) @[FFTEngine.scala 492:73]
    node _writeDataTIPre3c_T_67 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc_7.io.dataOutTR3c) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_68 = tail(_writeDataTIPre3c_T_67, 1) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_69 = asFixedPoint(_writeDataTIPre3c_T_68, 15) @[FFTEngine.scala 492:109]
    node _writeDataTIPre3c_T_70 = mux(io.fftMode, _writeDataTIPre3c_T_69, fftCalc_7.io.dataOutTR3c) @[FFTEngine.scala 492:101]
    node _writeDataTIPre3c_T_71 = mux(_writeDataTIPre3c_T_63, _writeDataTIPre3c_T_66, _writeDataTIPre3c_T_70) @[FFTEngine.scala 492:52]
    node writeDataTIPre3c_7 = mux(procState3c, _writeDataTIPre3c_T_71, fftCalc_7.io.dataOutTI3c) @[FFTEngine.scala 492:35]
    wire addrSBankSel3c_7 : UInt @[FFTEngine.scala 494:34]
    wire addrTBankSel3c_7 : UInt @[FFTEngine.scala 495:34]
    when io.fftMode : @[FFTEngine.scala 497:21]
      node _addrSBankSel3c_T_35 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 498:78]
      node _addrSBankSel3c_T_36 = and(kernelState3c, _addrSBankSel3c_T_35) @[FFTEngine.scala 498:64]
      node _addrSBankSel3c_T_37 = or(procState3c, _addrSBankSel3c_T_36) @[FFTEngine.scala 498:47]
      node _addrSBankSel3c_T_38 = mux(_addrSBankSel3c_T_37, addrSBankSelProc3c[7], addrSBankSelKernel3c[7]) @[FFTEngine.scala 498:34]
      addrSBankSel3c_7 <= _addrSBankSel3c_T_38 @[FFTEngine.scala 498:28]
      node _addrTBankSel3c_T_35 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 499:78]
      node _addrTBankSel3c_T_36 = and(kernelState3c, _addrTBankSel3c_T_35) @[FFTEngine.scala 499:64]
      node _addrTBankSel3c_T_37 = or(procState3c, _addrTBankSel3c_T_36) @[FFTEngine.scala 499:47]
      node _addrTBankSel3c_T_38 = mux(_addrTBankSel3c_T_37, addrTBankSelProc3c[7], addrTBankSelKernel3c[7]) @[FFTEngine.scala 499:34]
      addrTBankSel3c_7 <= _addrTBankSel3c_T_38 @[FFTEngine.scala 499:28]
    else :
      node _addrSBankSel3c_T_39 = mux(procState3c, addrSBankSelProc3c[7], addrSBankSelKernel3c[7]) @[FFTEngine.scala 501:34]
      addrSBankSel3c_7 <= _addrSBankSel3c_T_39 @[FFTEngine.scala 501:28]
      node _addrTBankSel3c_T_39 = mux(procState3c, addrTBankSelProc3c[7], addrTBankSelKernel3c[7]) @[FFTEngine.scala 502:34]
      addrTBankSel3c_7 <= _addrTBankSel3c_T_39 @[FFTEngine.scala 502:28]
    node _T_563 = eq(procState, UInt<1>("h0")) @[FFTEngine.scala 522:14]
    when _T_563 : @[FFTEngine.scala 522:26]
      node _T_564 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 523:28]
      when _T_564 : @[FFTEngine.scala 523:37]
        node _T_565 = or(addrTBankSel_7, UInt<4>("h0"))
        node _T_566 = bits(_T_565, 3, 0)
        node _io_addrSram0Bank_T_16 = bits(addrT[7], 5, 0) @[FFTEngine.scala 524:59]
        io.addrSram0Bank[_T_566] <= _io_addrSram0Bank_T_16 @[FFTEngine.scala 524:48]
        node _T_567 = or(addrSBankSel_7, UInt<4>("h0"))
        node _T_568 = bits(_T_567, 3, 0)
        node _io_addrSram0Bank_T_17 = bits(addrS[7], 5, 0) @[FFTEngine.scala 525:59]
        io.addrSram0Bank[_T_568] <= _io_addrSram0Bank_T_17 @[FFTEngine.scala 525:48]
      else :
        node _T_569 = or(addrTBankSel_7, UInt<4>("h0"))
        node _T_570 = bits(_T_569, 3, 0)
        node _io_addrSram1Bank_T_16 = bits(addrT[7], 5, 0) @[FFTEngine.scala 527:59]
        io.addrSram1Bank[_T_570] <= _io_addrSram1Bank_T_16 @[FFTEngine.scala 527:48]
        node _T_571 = or(addrSBankSel_7, UInt<4>("h0"))
        node _T_572 = bits(_T_571, 3, 0)
        node _io_addrSram1Bank_T_17 = bits(addrS[7], 5, 0) @[FFTEngine.scala 528:59]
        io.addrSram1Bank[_T_572] <= _io_addrSram1Bank_T_17 @[FFTEngine.scala 528:48]
    else :
      skip
    node _T_573 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 542:14]
    when _T_573 : @[FFTEngine.scala 542:28]
      node _T_574 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 543:28]
      when _T_574 : @[FFTEngine.scala 543:37]
        node _T_575 = or(addrTBankSel3c_7, UInt<4>("h0"))
        node _T_576 = bits(_T_575, 3, 0)
        io.addrSram1Bank[_T_576] <= addrT3c_7 @[FFTEngine.scala 544:50]
        node _T_577 = or(addrSBankSel3c_7, UInt<4>("h0"))
        node _T_578 = bits(_T_577, 3, 0)
        io.addrSram1Bank[_T_578] <= addrS3c_7 @[FFTEngine.scala 545:50]
      else :
        node _T_579 = or(addrTBankSel3c_7, UInt<4>("h0"))
        node _T_580 = bits(_T_579, 3, 0)
        io.addrSram0Bank[_T_580] <= addrT3c_7 @[FFTEngine.scala 547:50]
        node _T_581 = or(addrSBankSel3c_7, UInt<4>("h0"))
        node _T_582 = bits(_T_581, 3, 0)
        io.addrSram0Bank[_T_582] <= addrS3c_7 @[FFTEngine.scala 548:50]
    else :
      skip
    wire writeDataS3c_7 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 563:32]
    wire writeDataT3c_7 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 564:32]
    when sameAddr3c : @[FFTEngine.scala 566:26]
      node _T_583 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 567:38]
      node _T_584 = and(io.fftMode, _T_583) @[FFTEngine.scala 567:24]
      when _T_584 : @[FFTEngine.scala 567:47]
        writeDataS3c_7.re <= fftCalc_7.io.dataOutSR3c @[FFTEngine.scala 568:33]
        writeDataS3c_7.im <= writeDataTRPre3c_7 @[FFTEngine.scala 569:33]
        writeDataT3c_7 <= writeDataS3c_7 @[FFTEngine.scala 570:30]
      else :
        node _T_585 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 571:25]
        node _T_586 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 571:46]
        node _T_587 = and(_T_585, _T_586) @[FFTEngine.scala 571:32]
        when _T_587 : @[FFTEngine.scala 571:55]
          node _writeDataS3c_re_T_7 = shr(fftCalc_7.io.dataOutSR3c, 1) @[FFTEngine.scala 572:53]
          writeDataS3c_7.re <= _writeDataS3c_re_T_7 @[FFTEngine.scala 572:33]
          node _writeDataS3c_im_T_7 = shr(writeDataTRPre3c_7, 1) @[FFTEngine.scala 573:53]
          writeDataS3c_7.im <= _writeDataS3c_im_T_7 @[FFTEngine.scala 573:33]
          writeDataT3c_7 <= writeDataS3c_7 @[FFTEngine.scala 574:30]
        else :
          writeDataS3c_7.re <= fftCalc_7.io.dataOutSR3c @[FFTEngine.scala 576:33]
          writeDataS3c_7.im <= fftCalc_7.io.dataOutSI3c @[FFTEngine.scala 577:33]
          writeDataT3c_7.re <= writeDataTRPre3c_7 @[FFTEngine.scala 578:33]
          writeDataT3c_7.im <= writeDataTIPre3c_7 @[FFTEngine.scala 579:33]
    else :
      node _T_588 = eq(phaseCount, UInt<4>("h9")) @[FFTEngine.scala 581:49]
      node _T_589 = and(kernelState3c, _T_588) @[FFTEngine.scala 581:35]
      node _T_590 = eq(addrTBankSel3c_7, UInt<4>("h8")) @[FFTEngine.scala 581:83]
      node _T_591 = and(_T_589, _T_590) @[FFTEngine.scala 581:65]
      node _T_592 = eq(addrT3c_7, UInt<1>("h1")) @[FFTEngine.scala 581:111]
      node _T_593 = and(_T_591, _T_592) @[FFTEngine.scala 581:100]
      when _T_593 : @[FFTEngine.scala 581:120]
        writeDataS3c_7.re <= fftCalc_7.io.dataOutSR3c @[FFTEngine.scala 582:29]
        writeDataS3c_7.im <= fftCalc_7.io.dataOutSI3c @[FFTEngine.scala 583:29]
        writeDataT3c_7.re <= writeDataTRPre3c_7 @[FFTEngine.scala 584:29]
        node _writeDataT3c_im_T_21 = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataTIPre3c_7) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_22 = tail(_writeDataT3c_im_T_21, 1) @[FFTEngine.scala 585:32]
        node _writeDataT3c_im_T_23 = asFixedPoint(_writeDataT3c_im_T_22, 15) @[FFTEngine.scala 585:32]
        writeDataT3c_7.im <= _writeDataT3c_im_T_23 @[FFTEngine.scala 585:29]
      else :
        writeDataS3c_7.re <= fftCalc_7.io.dataOutSR3c @[FFTEngine.scala 587:29]
        writeDataS3c_7.im <= fftCalc_7.io.dataOutSI3c @[FFTEngine.scala 588:29]
        writeDataT3c_7.re <= writeDataTRPre3c_7 @[FFTEngine.scala 589:29]
        writeDataT3c_7.im <= writeDataTIPre3c_7 @[FFTEngine.scala 590:29]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_594 = eq(UInt<1>("h0"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_594 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_0_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_0_T_50 = cat(_io_writeDataSram0Bank_0_T_49, _io_writeDataSram0Bank_0_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_0_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_0_T_50 = cat(_io_writeDataSram1Bank_0_T_49, _io_writeDataSram1Bank_0_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_595 = eq(UInt<1>("h0"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_595 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_0_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_0_T_53 = cat(_io_writeDataSram0Bank_0_T_52, _io_writeDataSram0Bank_0_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_0_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_0_T_53 = cat(_io_writeDataSram1Bank_0_T_52, _io_writeDataSram1Bank_0_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_596 = eq(UInt<1>("h1"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_596 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_1_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_1_T_50 = cat(_io_writeDataSram0Bank_1_T_49, _io_writeDataSram0Bank_1_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_1_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_1_T_50 = cat(_io_writeDataSram1Bank_1_T_49, _io_writeDataSram1Bank_1_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_597 = eq(UInt<1>("h1"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_597 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_1_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_1_T_53 = cat(_io_writeDataSram0Bank_1_T_52, _io_writeDataSram0Bank_1_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_1_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_1_T_53 = cat(_io_writeDataSram1Bank_1_T_52, _io_writeDataSram1Bank_1_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_598 = eq(UInt<2>("h2"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_598 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_2_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_2_T_50 = cat(_io_writeDataSram0Bank_2_T_49, _io_writeDataSram0Bank_2_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_2_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_2_T_50 = cat(_io_writeDataSram1Bank_2_T_49, _io_writeDataSram1Bank_2_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_599 = eq(UInt<2>("h2"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_599 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_2_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_2_T_53 = cat(_io_writeDataSram0Bank_2_T_52, _io_writeDataSram0Bank_2_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_2_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_2_T_53 = cat(_io_writeDataSram1Bank_2_T_52, _io_writeDataSram1Bank_2_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_600 = eq(UInt<2>("h3"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_600 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_3_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_3_T_50 = cat(_io_writeDataSram0Bank_3_T_49, _io_writeDataSram0Bank_3_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_3_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_3_T_50 = cat(_io_writeDataSram1Bank_3_T_49, _io_writeDataSram1Bank_3_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_601 = eq(UInt<2>("h3"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_601 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_3_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_3_T_53 = cat(_io_writeDataSram0Bank_3_T_52, _io_writeDataSram0Bank_3_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_3_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_3_T_53 = cat(_io_writeDataSram1Bank_3_T_52, _io_writeDataSram1Bank_3_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_602 = eq(UInt<3>("h4"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_602 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_4_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_4_T_50 = cat(_io_writeDataSram0Bank_4_T_49, _io_writeDataSram0Bank_4_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_4_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_4_T_50 = cat(_io_writeDataSram1Bank_4_T_49, _io_writeDataSram1Bank_4_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_603 = eq(UInt<3>("h4"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_603 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_4_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_4_T_53 = cat(_io_writeDataSram0Bank_4_T_52, _io_writeDataSram0Bank_4_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_4_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_4_T_53 = cat(_io_writeDataSram1Bank_4_T_52, _io_writeDataSram1Bank_4_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_604 = eq(UInt<3>("h5"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_604 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_5_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_5_T_50 = cat(_io_writeDataSram0Bank_5_T_49, _io_writeDataSram0Bank_5_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_5_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_5_T_50 = cat(_io_writeDataSram1Bank_5_T_49, _io_writeDataSram1Bank_5_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_605 = eq(UInt<3>("h5"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_605 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_5_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_5_T_53 = cat(_io_writeDataSram0Bank_5_T_52, _io_writeDataSram0Bank_5_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_5_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_5_T_53 = cat(_io_writeDataSram1Bank_5_T_52, _io_writeDataSram1Bank_5_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_606 = eq(UInt<3>("h6"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_606 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_6_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_6_T_50 = cat(_io_writeDataSram0Bank_6_T_49, _io_writeDataSram0Bank_6_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_6_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_6_T_50 = cat(_io_writeDataSram1Bank_6_T_49, _io_writeDataSram1Bank_6_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_607 = eq(UInt<3>("h6"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_607 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_6_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_6_T_53 = cat(_io_writeDataSram0Bank_6_T_52, _io_writeDataSram0Bank_6_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_6_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_6_T_53 = cat(_io_writeDataSram1Bank_6_T_52, _io_writeDataSram1Bank_6_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_608 = eq(UInt<3>("h7"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_608 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_7_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_7_T_50 = cat(_io_writeDataSram0Bank_7_T_49, _io_writeDataSram0Bank_7_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_7_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_7_T_50 = cat(_io_writeDataSram1Bank_7_T_49, _io_writeDataSram1Bank_7_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_609 = eq(UInt<3>("h7"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_609 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_7_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_7_T_53 = cat(_io_writeDataSram0Bank_7_T_52, _io_writeDataSram0Bank_7_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_7_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_7_T_53 = cat(_io_writeDataSram1Bank_7_T_52, _io_writeDataSram1Bank_7_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_610 = eq(UInt<4>("h8"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_610 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_8_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_8_T_50 = cat(_io_writeDataSram0Bank_8_T_49, _io_writeDataSram0Bank_8_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_8_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_8_T_50 = cat(_io_writeDataSram1Bank_8_T_49, _io_writeDataSram1Bank_8_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_611 = eq(UInt<4>("h8"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_611 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_8_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_8_T_53 = cat(_io_writeDataSram0Bank_8_T_52, _io_writeDataSram0Bank_8_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[8] <= _io_writeDataSram0Bank_8_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_8_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_8_T_53 = cat(_io_writeDataSram1Bank_8_T_52, _io_writeDataSram1Bank_8_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[8] <= _io_writeDataSram1Bank_8_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_612 = eq(UInt<4>("h9"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_612 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_9_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_9_T_50 = cat(_io_writeDataSram0Bank_9_T_49, _io_writeDataSram0Bank_9_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_9_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_9_T_50 = cat(_io_writeDataSram1Bank_9_T_49, _io_writeDataSram1Bank_9_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_613 = eq(UInt<4>("h9"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_613 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_9_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_9_T_53 = cat(_io_writeDataSram0Bank_9_T_52, _io_writeDataSram0Bank_9_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[9] <= _io_writeDataSram0Bank_9_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_9_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_9_T_53 = cat(_io_writeDataSram1Bank_9_T_52, _io_writeDataSram1Bank_9_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[9] <= _io_writeDataSram1Bank_9_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_614 = eq(UInt<4>("ha"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_614 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_10_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_10_T_50 = cat(_io_writeDataSram0Bank_10_T_49, _io_writeDataSram0Bank_10_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_10_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_10_T_50 = cat(_io_writeDataSram1Bank_10_T_49, _io_writeDataSram1Bank_10_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_615 = eq(UInt<4>("ha"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_615 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_10_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_10_T_53 = cat(_io_writeDataSram0Bank_10_T_52, _io_writeDataSram0Bank_10_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[10] <= _io_writeDataSram0Bank_10_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_10_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_10_T_53 = cat(_io_writeDataSram1Bank_10_T_52, _io_writeDataSram1Bank_10_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[10] <= _io_writeDataSram1Bank_10_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_616 = eq(UInt<4>("hb"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_616 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_11_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_11_T_50 = cat(_io_writeDataSram0Bank_11_T_49, _io_writeDataSram0Bank_11_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_11_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_11_T_50 = cat(_io_writeDataSram1Bank_11_T_49, _io_writeDataSram1Bank_11_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_617 = eq(UInt<4>("hb"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_617 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_11_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_11_T_53 = cat(_io_writeDataSram0Bank_11_T_52, _io_writeDataSram0Bank_11_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[11] <= _io_writeDataSram0Bank_11_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_11_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_11_T_53 = cat(_io_writeDataSram1Bank_11_T_52, _io_writeDataSram1Bank_11_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[11] <= _io_writeDataSram1Bank_11_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_618 = eq(UInt<4>("hc"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_618 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_12_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_12_T_50 = cat(_io_writeDataSram0Bank_12_T_49, _io_writeDataSram0Bank_12_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_12_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_12_T_50 = cat(_io_writeDataSram1Bank_12_T_49, _io_writeDataSram1Bank_12_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_619 = eq(UInt<4>("hc"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_619 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_12_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_12_T_53 = cat(_io_writeDataSram0Bank_12_T_52, _io_writeDataSram0Bank_12_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[12] <= _io_writeDataSram0Bank_12_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_12_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_12_T_53 = cat(_io_writeDataSram1Bank_12_T_52, _io_writeDataSram1Bank_12_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[12] <= _io_writeDataSram1Bank_12_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_620 = eq(UInt<4>("hd"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_620 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_13_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_13_T_50 = cat(_io_writeDataSram0Bank_13_T_49, _io_writeDataSram0Bank_13_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_13_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_13_T_50 = cat(_io_writeDataSram1Bank_13_T_49, _io_writeDataSram1Bank_13_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_621 = eq(UInt<4>("hd"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_621 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_13_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_13_T_53 = cat(_io_writeDataSram0Bank_13_T_52, _io_writeDataSram0Bank_13_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[13] <= _io_writeDataSram0Bank_13_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_13_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_13_T_53 = cat(_io_writeDataSram1Bank_13_T_52, _io_writeDataSram1Bank_13_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[13] <= _io_writeDataSram1Bank_13_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_622 = eq(UInt<4>("he"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_622 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_14_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_14_T_50 = cat(_io_writeDataSram0Bank_14_T_49, _io_writeDataSram0Bank_14_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_14_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_14_T_50 = cat(_io_writeDataSram1Bank_14_T_49, _io_writeDataSram1Bank_14_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_623 = eq(UInt<4>("he"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_623 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_14_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_14_T_53 = cat(_io_writeDataSram0Bank_14_T_52, _io_writeDataSram0Bank_14_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[14] <= _io_writeDataSram0Bank_14_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_14_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_14_T_53 = cat(_io_writeDataSram1Bank_14_T_52, _io_writeDataSram1Bank_14_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[14] <= _io_writeDataSram1Bank_14_T_53 @[FFTEngine.scala 610:46]
    when procState3c : @[FFTEngine.scala 594:30]
      skip
    else :
      node _T_624 = eq(UInt<4>("hf"), addrSBankSel3c_7) @[FFTEngine.scala 605:26]
      when _T_624 : @[FFTEngine.scala 605:46]
        node _io_writeDataSram0Bank_15_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 606:62]
        node _io_writeDataSram0Bank_15_T_50 = cat(_io_writeDataSram0Bank_15_T_49, _io_writeDataSram0Bank_15_T_48) @[FFTEngine.scala 606:62]
        io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_50 @[FFTEngine.scala 606:46]
        node _io_writeDataSram1Bank_15_T_48 = asUInt(writeDataS3c_7.re) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_49 = asUInt(writeDataS3c_7.im) @[FFTEngine.scala 607:62]
        node _io_writeDataSram1Bank_15_T_50 = cat(_io_writeDataSram1Bank_15_T_49, _io_writeDataSram1Bank_15_T_48) @[FFTEngine.scala 607:62]
        io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_50 @[FFTEngine.scala 607:46]
      else :
        node _T_625 = eq(UInt<4>("hf"), addrTBankSel3c_7) @[FFTEngine.scala 608:33]
        when _T_625 : @[FFTEngine.scala 608:53]
          node _io_writeDataSram0Bank_15_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 609:62]
          node _io_writeDataSram0Bank_15_T_53 = cat(_io_writeDataSram0Bank_15_T_52, _io_writeDataSram0Bank_15_T_51) @[FFTEngine.scala 609:62]
          io.writeDataSram0Bank[15] <= _io_writeDataSram0Bank_15_T_53 @[FFTEngine.scala 609:46]
          node _io_writeDataSram1Bank_15_T_51 = asUInt(writeDataT3c_7.re) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_52 = asUInt(writeDataT3c_7.im) @[FFTEngine.scala 610:62]
          node _io_writeDataSram1Bank_15_T_53 = cat(_io_writeDataSram1Bank_15_T_52, _io_writeDataSram1Bank_15_T_51) @[FFTEngine.scala 610:62]
          io.writeDataSram1Bank[15] <= _io_writeDataSram1Bank_15_T_53 @[FFTEngine.scala 610:46]
    node donePre = eq(stateReg, UInt<3>("h7")) @[FFTEngine.scala 616:29]
    reg fftDoneReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[FFTEngine.scala 617:29]
    fftDoneReg <= donePre @[FFTEngine.scala 617:29]
    io.fftDone <= fftDoneReg @[FFTEngine.scala 618:16]

  module FFTSram :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<6>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [64] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTTop :
    input clock : Clock
    input reset : UInt<1>
    output io : { fftDone : UInt<1>, flip fftEngineKick : UInt<1>, flip fftMode : UInt<1>, flip fftRShiftP0 : UInt<1>[10], flip externalMode : UInt<1>, readDataSram0Bank : UInt<32>[16], readDataSram1Bank : UInt<32>[16], flip readEnableSram0Bank : UInt<1>[16], flip readEnableSram1Bank : UInt<1>[16], flip writeDataSram0Bank : UInt<32>[16], flip writeDataSram1Bank : UInt<32>[16], flip writeEnableSram0Bank : UInt<1>[16], flip writeEnableSram1Bank : UInt<1>[16], flip addrSram0Bank : UInt<6>[16], flip addrSram1Bank : UInt<6>[16]}

    inst fftEngine of FFTEngine @[FFTTop.scala 31:27]
    fftEngine.clock <= clock
    fftEngine.reset <= reset
    inst fftSram0_0 of FFTSram @[FFTTop.scala 32:62]
    fftSram0_0.clock <= clock
    fftSram0_0.reset <= reset
    inst fftSram0_1 of FFTSram_1 @[FFTTop.scala 32:62]
    fftSram0_1.clock <= clock
    fftSram0_1.reset <= reset
    inst fftSram0_2 of FFTSram_2 @[FFTTop.scala 32:62]
    fftSram0_2.clock <= clock
    fftSram0_2.reset <= reset
    inst fftSram0_3 of FFTSram_3 @[FFTTop.scala 32:62]
    fftSram0_3.clock <= clock
    fftSram0_3.reset <= reset
    inst fftSram0_4 of FFTSram_4 @[FFTTop.scala 32:62]
    fftSram0_4.clock <= clock
    fftSram0_4.reset <= reset
    inst fftSram0_5 of FFTSram_5 @[FFTTop.scala 32:62]
    fftSram0_5.clock <= clock
    fftSram0_5.reset <= reset
    inst fftSram0_6 of FFTSram_6 @[FFTTop.scala 32:62]
    fftSram0_6.clock <= clock
    fftSram0_6.reset <= reset
    inst fftSram0_7 of FFTSram_7 @[FFTTop.scala 32:62]
    fftSram0_7.clock <= clock
    fftSram0_7.reset <= reset
    inst fftSram0_8 of FFTSram_8 @[FFTTop.scala 32:62]
    fftSram0_8.clock <= clock
    fftSram0_8.reset <= reset
    inst fftSram0_9 of FFTSram_9 @[FFTTop.scala 32:62]
    fftSram0_9.clock <= clock
    fftSram0_9.reset <= reset
    inst fftSram0_10 of FFTSram_10 @[FFTTop.scala 32:62]
    fftSram0_10.clock <= clock
    fftSram0_10.reset <= reset
    inst fftSram0_11 of FFTSram_11 @[FFTTop.scala 32:62]
    fftSram0_11.clock <= clock
    fftSram0_11.reset <= reset
    inst fftSram0_12 of FFTSram_12 @[FFTTop.scala 32:62]
    fftSram0_12.clock <= clock
    fftSram0_12.reset <= reset
    inst fftSram0_13 of FFTSram_13 @[FFTTop.scala 32:62]
    fftSram0_13.clock <= clock
    fftSram0_13.reset <= reset
    inst fftSram0_14 of FFTSram_14 @[FFTTop.scala 32:62]
    fftSram0_14.clock <= clock
    fftSram0_14.reset <= reset
    inst fftSram0_15 of FFTSram_15 @[FFTTop.scala 32:62]
    fftSram0_15.clock <= clock
    fftSram0_15.reset <= reset
    inst fftSram1_0 of FFTSram_16 @[FFTTop.scala 33:62]
    fftSram1_0.clock <= clock
    fftSram1_0.reset <= reset
    inst fftSram1_1 of FFTSram_17 @[FFTTop.scala 33:62]
    fftSram1_1.clock <= clock
    fftSram1_1.reset <= reset
    inst fftSram1_2 of FFTSram_18 @[FFTTop.scala 33:62]
    fftSram1_2.clock <= clock
    fftSram1_2.reset <= reset
    inst fftSram1_3 of FFTSram_19 @[FFTTop.scala 33:62]
    fftSram1_3.clock <= clock
    fftSram1_3.reset <= reset
    inst fftSram1_4 of FFTSram_20 @[FFTTop.scala 33:62]
    fftSram1_4.clock <= clock
    fftSram1_4.reset <= reset
    inst fftSram1_5 of FFTSram_21 @[FFTTop.scala 33:62]
    fftSram1_5.clock <= clock
    fftSram1_5.reset <= reset
    inst fftSram1_6 of FFTSram_22 @[FFTTop.scala 33:62]
    fftSram1_6.clock <= clock
    fftSram1_6.reset <= reset
    inst fftSram1_7 of FFTSram_23 @[FFTTop.scala 33:62]
    fftSram1_7.clock <= clock
    fftSram1_7.reset <= reset
    inst fftSram1_8 of FFTSram_24 @[FFTTop.scala 33:62]
    fftSram1_8.clock <= clock
    fftSram1_8.reset <= reset
    inst fftSram1_9 of FFTSram_25 @[FFTTop.scala 33:62]
    fftSram1_9.clock <= clock
    fftSram1_9.reset <= reset
    inst fftSram1_10 of FFTSram_26 @[FFTTop.scala 33:62]
    fftSram1_10.clock <= clock
    fftSram1_10.reset <= reset
    inst fftSram1_11 of FFTSram_27 @[FFTTop.scala 33:62]
    fftSram1_11.clock <= clock
    fftSram1_11.reset <= reset
    inst fftSram1_12 of FFTSram_28 @[FFTTop.scala 33:62]
    fftSram1_12.clock <= clock
    fftSram1_12.reset <= reset
    inst fftSram1_13 of FFTSram_29 @[FFTTop.scala 33:62]
    fftSram1_13.clock <= clock
    fftSram1_13.reset <= reset
    inst fftSram1_14 of FFTSram_30 @[FFTTop.scala 33:62]
    fftSram1_14.clock <= clock
    fftSram1_14.reset <= reset
    inst fftSram1_15 of FFTSram_31 @[FFTTop.scala 33:62]
    fftSram1_15.clock <= clock
    fftSram1_15.reset <= reset
    fftEngine.io.readDataSram0Bank[0] <= fftSram0_0.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[0] <= fftSram1_0.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[0] <= fftSram0_0.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[0] <= fftSram1_0.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_0_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[0], fftEngine.io.readEnableSram0Bank[0]) @[FFTTop.scala 40:41]
    fftSram0_0.io.readEnable <= _fftSram0_0_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_0_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[0], fftEngine.io.readEnableSram1Bank[0]) @[FFTTop.scala 41:41]
    fftSram1_0.io.readEnable <= _fftSram1_0_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_0_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[0], fftEngine.io.writeDataSram0Bank[0]) @[FFTTop.scala 42:37]
    fftSram0_0.io.dataIn <= _fftSram0_0_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_0_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[0], fftEngine.io.writeDataSram1Bank[0]) @[FFTTop.scala 43:37]
    fftSram1_0.io.dataIn <= _fftSram1_0_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_0_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[0], fftEngine.io.writeEnableSram0Bank[0]) @[FFTTop.scala 44:42]
    fftSram0_0.io.writeEnable <= _fftSram0_0_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_0_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[0], fftEngine.io.writeEnableSram1Bank[0]) @[FFTTop.scala 45:42]
    fftSram1_0.io.writeEnable <= _fftSram1_0_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_0_io_addr_T = mux(io.externalMode, io.addrSram0Bank[0], fftEngine.io.addrSram0Bank[0]) @[FFTTop.scala 46:35]
    fftSram0_0.io.addr <= _fftSram0_0_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_0_io_addr_T = mux(io.externalMode, io.addrSram1Bank[0], fftEngine.io.addrSram1Bank[0]) @[FFTTop.scala 47:35]
    fftSram1_0.io.addr <= _fftSram1_0_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[1] <= fftSram0_1.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[1] <= fftSram1_1.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[1] <= fftSram0_1.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[1] <= fftSram1_1.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_1_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[1], fftEngine.io.readEnableSram0Bank[1]) @[FFTTop.scala 40:41]
    fftSram0_1.io.readEnable <= _fftSram0_1_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_1_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[1], fftEngine.io.readEnableSram1Bank[1]) @[FFTTop.scala 41:41]
    fftSram1_1.io.readEnable <= _fftSram1_1_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_1_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[1], fftEngine.io.writeDataSram0Bank[1]) @[FFTTop.scala 42:37]
    fftSram0_1.io.dataIn <= _fftSram0_1_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_1_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[1], fftEngine.io.writeDataSram1Bank[1]) @[FFTTop.scala 43:37]
    fftSram1_1.io.dataIn <= _fftSram1_1_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_1_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[1], fftEngine.io.writeEnableSram0Bank[1]) @[FFTTop.scala 44:42]
    fftSram0_1.io.writeEnable <= _fftSram0_1_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_1_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[1], fftEngine.io.writeEnableSram1Bank[1]) @[FFTTop.scala 45:42]
    fftSram1_1.io.writeEnable <= _fftSram1_1_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_1_io_addr_T = mux(io.externalMode, io.addrSram0Bank[1], fftEngine.io.addrSram0Bank[1]) @[FFTTop.scala 46:35]
    fftSram0_1.io.addr <= _fftSram0_1_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_1_io_addr_T = mux(io.externalMode, io.addrSram1Bank[1], fftEngine.io.addrSram1Bank[1]) @[FFTTop.scala 47:35]
    fftSram1_1.io.addr <= _fftSram1_1_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[2] <= fftSram0_2.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[2] <= fftSram1_2.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[2] <= fftSram0_2.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[2] <= fftSram1_2.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_2_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[2], fftEngine.io.readEnableSram0Bank[2]) @[FFTTop.scala 40:41]
    fftSram0_2.io.readEnable <= _fftSram0_2_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_2_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[2], fftEngine.io.readEnableSram1Bank[2]) @[FFTTop.scala 41:41]
    fftSram1_2.io.readEnable <= _fftSram1_2_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_2_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[2], fftEngine.io.writeDataSram0Bank[2]) @[FFTTop.scala 42:37]
    fftSram0_2.io.dataIn <= _fftSram0_2_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_2_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[2], fftEngine.io.writeDataSram1Bank[2]) @[FFTTop.scala 43:37]
    fftSram1_2.io.dataIn <= _fftSram1_2_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_2_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[2], fftEngine.io.writeEnableSram0Bank[2]) @[FFTTop.scala 44:42]
    fftSram0_2.io.writeEnable <= _fftSram0_2_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_2_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[2], fftEngine.io.writeEnableSram1Bank[2]) @[FFTTop.scala 45:42]
    fftSram1_2.io.writeEnable <= _fftSram1_2_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_2_io_addr_T = mux(io.externalMode, io.addrSram0Bank[2], fftEngine.io.addrSram0Bank[2]) @[FFTTop.scala 46:35]
    fftSram0_2.io.addr <= _fftSram0_2_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_2_io_addr_T = mux(io.externalMode, io.addrSram1Bank[2], fftEngine.io.addrSram1Bank[2]) @[FFTTop.scala 47:35]
    fftSram1_2.io.addr <= _fftSram1_2_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[3] <= fftSram0_3.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[3] <= fftSram1_3.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[3] <= fftSram0_3.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[3] <= fftSram1_3.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_3_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[3], fftEngine.io.readEnableSram0Bank[3]) @[FFTTop.scala 40:41]
    fftSram0_3.io.readEnable <= _fftSram0_3_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_3_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[3], fftEngine.io.readEnableSram1Bank[3]) @[FFTTop.scala 41:41]
    fftSram1_3.io.readEnable <= _fftSram1_3_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_3_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[3], fftEngine.io.writeDataSram0Bank[3]) @[FFTTop.scala 42:37]
    fftSram0_3.io.dataIn <= _fftSram0_3_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_3_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[3], fftEngine.io.writeDataSram1Bank[3]) @[FFTTop.scala 43:37]
    fftSram1_3.io.dataIn <= _fftSram1_3_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_3_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[3], fftEngine.io.writeEnableSram0Bank[3]) @[FFTTop.scala 44:42]
    fftSram0_3.io.writeEnable <= _fftSram0_3_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_3_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[3], fftEngine.io.writeEnableSram1Bank[3]) @[FFTTop.scala 45:42]
    fftSram1_3.io.writeEnable <= _fftSram1_3_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_3_io_addr_T = mux(io.externalMode, io.addrSram0Bank[3], fftEngine.io.addrSram0Bank[3]) @[FFTTop.scala 46:35]
    fftSram0_3.io.addr <= _fftSram0_3_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_3_io_addr_T = mux(io.externalMode, io.addrSram1Bank[3], fftEngine.io.addrSram1Bank[3]) @[FFTTop.scala 47:35]
    fftSram1_3.io.addr <= _fftSram1_3_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[4] <= fftSram0_4.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[4] <= fftSram1_4.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[4] <= fftSram0_4.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[4] <= fftSram1_4.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_4_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[4], fftEngine.io.readEnableSram0Bank[4]) @[FFTTop.scala 40:41]
    fftSram0_4.io.readEnable <= _fftSram0_4_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_4_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[4], fftEngine.io.readEnableSram1Bank[4]) @[FFTTop.scala 41:41]
    fftSram1_4.io.readEnable <= _fftSram1_4_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_4_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[4], fftEngine.io.writeDataSram0Bank[4]) @[FFTTop.scala 42:37]
    fftSram0_4.io.dataIn <= _fftSram0_4_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_4_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[4], fftEngine.io.writeDataSram1Bank[4]) @[FFTTop.scala 43:37]
    fftSram1_4.io.dataIn <= _fftSram1_4_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_4_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[4], fftEngine.io.writeEnableSram0Bank[4]) @[FFTTop.scala 44:42]
    fftSram0_4.io.writeEnable <= _fftSram0_4_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_4_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[4], fftEngine.io.writeEnableSram1Bank[4]) @[FFTTop.scala 45:42]
    fftSram1_4.io.writeEnable <= _fftSram1_4_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_4_io_addr_T = mux(io.externalMode, io.addrSram0Bank[4], fftEngine.io.addrSram0Bank[4]) @[FFTTop.scala 46:35]
    fftSram0_4.io.addr <= _fftSram0_4_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_4_io_addr_T = mux(io.externalMode, io.addrSram1Bank[4], fftEngine.io.addrSram1Bank[4]) @[FFTTop.scala 47:35]
    fftSram1_4.io.addr <= _fftSram1_4_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[5] <= fftSram0_5.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[5] <= fftSram1_5.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[5] <= fftSram0_5.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[5] <= fftSram1_5.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_5_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[5], fftEngine.io.readEnableSram0Bank[5]) @[FFTTop.scala 40:41]
    fftSram0_5.io.readEnable <= _fftSram0_5_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_5_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[5], fftEngine.io.readEnableSram1Bank[5]) @[FFTTop.scala 41:41]
    fftSram1_5.io.readEnable <= _fftSram1_5_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_5_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[5], fftEngine.io.writeDataSram0Bank[5]) @[FFTTop.scala 42:37]
    fftSram0_5.io.dataIn <= _fftSram0_5_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_5_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[5], fftEngine.io.writeDataSram1Bank[5]) @[FFTTop.scala 43:37]
    fftSram1_5.io.dataIn <= _fftSram1_5_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_5_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[5], fftEngine.io.writeEnableSram0Bank[5]) @[FFTTop.scala 44:42]
    fftSram0_5.io.writeEnable <= _fftSram0_5_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_5_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[5], fftEngine.io.writeEnableSram1Bank[5]) @[FFTTop.scala 45:42]
    fftSram1_5.io.writeEnable <= _fftSram1_5_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_5_io_addr_T = mux(io.externalMode, io.addrSram0Bank[5], fftEngine.io.addrSram0Bank[5]) @[FFTTop.scala 46:35]
    fftSram0_5.io.addr <= _fftSram0_5_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_5_io_addr_T = mux(io.externalMode, io.addrSram1Bank[5], fftEngine.io.addrSram1Bank[5]) @[FFTTop.scala 47:35]
    fftSram1_5.io.addr <= _fftSram1_5_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[6] <= fftSram0_6.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[6] <= fftSram1_6.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[6] <= fftSram0_6.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[6] <= fftSram1_6.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_6_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[6], fftEngine.io.readEnableSram0Bank[6]) @[FFTTop.scala 40:41]
    fftSram0_6.io.readEnable <= _fftSram0_6_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_6_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[6], fftEngine.io.readEnableSram1Bank[6]) @[FFTTop.scala 41:41]
    fftSram1_6.io.readEnable <= _fftSram1_6_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_6_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[6], fftEngine.io.writeDataSram0Bank[6]) @[FFTTop.scala 42:37]
    fftSram0_6.io.dataIn <= _fftSram0_6_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_6_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[6], fftEngine.io.writeDataSram1Bank[6]) @[FFTTop.scala 43:37]
    fftSram1_6.io.dataIn <= _fftSram1_6_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_6_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[6], fftEngine.io.writeEnableSram0Bank[6]) @[FFTTop.scala 44:42]
    fftSram0_6.io.writeEnable <= _fftSram0_6_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_6_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[6], fftEngine.io.writeEnableSram1Bank[6]) @[FFTTop.scala 45:42]
    fftSram1_6.io.writeEnable <= _fftSram1_6_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_6_io_addr_T = mux(io.externalMode, io.addrSram0Bank[6], fftEngine.io.addrSram0Bank[6]) @[FFTTop.scala 46:35]
    fftSram0_6.io.addr <= _fftSram0_6_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_6_io_addr_T = mux(io.externalMode, io.addrSram1Bank[6], fftEngine.io.addrSram1Bank[6]) @[FFTTop.scala 47:35]
    fftSram1_6.io.addr <= _fftSram1_6_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[7] <= fftSram0_7.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[7] <= fftSram1_7.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[7] <= fftSram0_7.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[7] <= fftSram1_7.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_7_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[7], fftEngine.io.readEnableSram0Bank[7]) @[FFTTop.scala 40:41]
    fftSram0_7.io.readEnable <= _fftSram0_7_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_7_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[7], fftEngine.io.readEnableSram1Bank[7]) @[FFTTop.scala 41:41]
    fftSram1_7.io.readEnable <= _fftSram1_7_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_7_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[7], fftEngine.io.writeDataSram0Bank[7]) @[FFTTop.scala 42:37]
    fftSram0_7.io.dataIn <= _fftSram0_7_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_7_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[7], fftEngine.io.writeDataSram1Bank[7]) @[FFTTop.scala 43:37]
    fftSram1_7.io.dataIn <= _fftSram1_7_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_7_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[7], fftEngine.io.writeEnableSram0Bank[7]) @[FFTTop.scala 44:42]
    fftSram0_7.io.writeEnable <= _fftSram0_7_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_7_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[7], fftEngine.io.writeEnableSram1Bank[7]) @[FFTTop.scala 45:42]
    fftSram1_7.io.writeEnable <= _fftSram1_7_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_7_io_addr_T = mux(io.externalMode, io.addrSram0Bank[7], fftEngine.io.addrSram0Bank[7]) @[FFTTop.scala 46:35]
    fftSram0_7.io.addr <= _fftSram0_7_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_7_io_addr_T = mux(io.externalMode, io.addrSram1Bank[7], fftEngine.io.addrSram1Bank[7]) @[FFTTop.scala 47:35]
    fftSram1_7.io.addr <= _fftSram1_7_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[8] <= fftSram0_8.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[8] <= fftSram1_8.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[8] <= fftSram0_8.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[8] <= fftSram1_8.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_8_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[8], fftEngine.io.readEnableSram0Bank[8]) @[FFTTop.scala 40:41]
    fftSram0_8.io.readEnable <= _fftSram0_8_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_8_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[8], fftEngine.io.readEnableSram1Bank[8]) @[FFTTop.scala 41:41]
    fftSram1_8.io.readEnable <= _fftSram1_8_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_8_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[8], fftEngine.io.writeDataSram0Bank[8]) @[FFTTop.scala 42:37]
    fftSram0_8.io.dataIn <= _fftSram0_8_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_8_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[8], fftEngine.io.writeDataSram1Bank[8]) @[FFTTop.scala 43:37]
    fftSram1_8.io.dataIn <= _fftSram1_8_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_8_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[8], fftEngine.io.writeEnableSram0Bank[8]) @[FFTTop.scala 44:42]
    fftSram0_8.io.writeEnable <= _fftSram0_8_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_8_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[8], fftEngine.io.writeEnableSram1Bank[8]) @[FFTTop.scala 45:42]
    fftSram1_8.io.writeEnable <= _fftSram1_8_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_8_io_addr_T = mux(io.externalMode, io.addrSram0Bank[8], fftEngine.io.addrSram0Bank[8]) @[FFTTop.scala 46:35]
    fftSram0_8.io.addr <= _fftSram0_8_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_8_io_addr_T = mux(io.externalMode, io.addrSram1Bank[8], fftEngine.io.addrSram1Bank[8]) @[FFTTop.scala 47:35]
    fftSram1_8.io.addr <= _fftSram1_8_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[9] <= fftSram0_9.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[9] <= fftSram1_9.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[9] <= fftSram0_9.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[9] <= fftSram1_9.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_9_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[9], fftEngine.io.readEnableSram0Bank[9]) @[FFTTop.scala 40:41]
    fftSram0_9.io.readEnable <= _fftSram0_9_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_9_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[9], fftEngine.io.readEnableSram1Bank[9]) @[FFTTop.scala 41:41]
    fftSram1_9.io.readEnable <= _fftSram1_9_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_9_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[9], fftEngine.io.writeDataSram0Bank[9]) @[FFTTop.scala 42:37]
    fftSram0_9.io.dataIn <= _fftSram0_9_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_9_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[9], fftEngine.io.writeDataSram1Bank[9]) @[FFTTop.scala 43:37]
    fftSram1_9.io.dataIn <= _fftSram1_9_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_9_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[9], fftEngine.io.writeEnableSram0Bank[9]) @[FFTTop.scala 44:42]
    fftSram0_9.io.writeEnable <= _fftSram0_9_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_9_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[9], fftEngine.io.writeEnableSram1Bank[9]) @[FFTTop.scala 45:42]
    fftSram1_9.io.writeEnable <= _fftSram1_9_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_9_io_addr_T = mux(io.externalMode, io.addrSram0Bank[9], fftEngine.io.addrSram0Bank[9]) @[FFTTop.scala 46:35]
    fftSram0_9.io.addr <= _fftSram0_9_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_9_io_addr_T = mux(io.externalMode, io.addrSram1Bank[9], fftEngine.io.addrSram1Bank[9]) @[FFTTop.scala 47:35]
    fftSram1_9.io.addr <= _fftSram1_9_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[10] <= fftSram0_10.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[10] <= fftSram1_10.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[10] <= fftSram0_10.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[10] <= fftSram1_10.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_10_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[10], fftEngine.io.readEnableSram0Bank[10]) @[FFTTop.scala 40:41]
    fftSram0_10.io.readEnable <= _fftSram0_10_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_10_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[10], fftEngine.io.readEnableSram1Bank[10]) @[FFTTop.scala 41:41]
    fftSram1_10.io.readEnable <= _fftSram1_10_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_10_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[10], fftEngine.io.writeDataSram0Bank[10]) @[FFTTop.scala 42:37]
    fftSram0_10.io.dataIn <= _fftSram0_10_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_10_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[10], fftEngine.io.writeDataSram1Bank[10]) @[FFTTop.scala 43:37]
    fftSram1_10.io.dataIn <= _fftSram1_10_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_10_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[10], fftEngine.io.writeEnableSram0Bank[10]) @[FFTTop.scala 44:42]
    fftSram0_10.io.writeEnable <= _fftSram0_10_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_10_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[10], fftEngine.io.writeEnableSram1Bank[10]) @[FFTTop.scala 45:42]
    fftSram1_10.io.writeEnable <= _fftSram1_10_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_10_io_addr_T = mux(io.externalMode, io.addrSram0Bank[10], fftEngine.io.addrSram0Bank[10]) @[FFTTop.scala 46:35]
    fftSram0_10.io.addr <= _fftSram0_10_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_10_io_addr_T = mux(io.externalMode, io.addrSram1Bank[10], fftEngine.io.addrSram1Bank[10]) @[FFTTop.scala 47:35]
    fftSram1_10.io.addr <= _fftSram1_10_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[11] <= fftSram0_11.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[11] <= fftSram1_11.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[11] <= fftSram0_11.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[11] <= fftSram1_11.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_11_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[11], fftEngine.io.readEnableSram0Bank[11]) @[FFTTop.scala 40:41]
    fftSram0_11.io.readEnable <= _fftSram0_11_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_11_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[11], fftEngine.io.readEnableSram1Bank[11]) @[FFTTop.scala 41:41]
    fftSram1_11.io.readEnable <= _fftSram1_11_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_11_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[11], fftEngine.io.writeDataSram0Bank[11]) @[FFTTop.scala 42:37]
    fftSram0_11.io.dataIn <= _fftSram0_11_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_11_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[11], fftEngine.io.writeDataSram1Bank[11]) @[FFTTop.scala 43:37]
    fftSram1_11.io.dataIn <= _fftSram1_11_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_11_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[11], fftEngine.io.writeEnableSram0Bank[11]) @[FFTTop.scala 44:42]
    fftSram0_11.io.writeEnable <= _fftSram0_11_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_11_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[11], fftEngine.io.writeEnableSram1Bank[11]) @[FFTTop.scala 45:42]
    fftSram1_11.io.writeEnable <= _fftSram1_11_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_11_io_addr_T = mux(io.externalMode, io.addrSram0Bank[11], fftEngine.io.addrSram0Bank[11]) @[FFTTop.scala 46:35]
    fftSram0_11.io.addr <= _fftSram0_11_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_11_io_addr_T = mux(io.externalMode, io.addrSram1Bank[11], fftEngine.io.addrSram1Bank[11]) @[FFTTop.scala 47:35]
    fftSram1_11.io.addr <= _fftSram1_11_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[12] <= fftSram0_12.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[12] <= fftSram1_12.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[12] <= fftSram0_12.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[12] <= fftSram1_12.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_12_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[12], fftEngine.io.readEnableSram0Bank[12]) @[FFTTop.scala 40:41]
    fftSram0_12.io.readEnable <= _fftSram0_12_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_12_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[12], fftEngine.io.readEnableSram1Bank[12]) @[FFTTop.scala 41:41]
    fftSram1_12.io.readEnable <= _fftSram1_12_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_12_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[12], fftEngine.io.writeDataSram0Bank[12]) @[FFTTop.scala 42:37]
    fftSram0_12.io.dataIn <= _fftSram0_12_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_12_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[12], fftEngine.io.writeDataSram1Bank[12]) @[FFTTop.scala 43:37]
    fftSram1_12.io.dataIn <= _fftSram1_12_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_12_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[12], fftEngine.io.writeEnableSram0Bank[12]) @[FFTTop.scala 44:42]
    fftSram0_12.io.writeEnable <= _fftSram0_12_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_12_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[12], fftEngine.io.writeEnableSram1Bank[12]) @[FFTTop.scala 45:42]
    fftSram1_12.io.writeEnable <= _fftSram1_12_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_12_io_addr_T = mux(io.externalMode, io.addrSram0Bank[12], fftEngine.io.addrSram0Bank[12]) @[FFTTop.scala 46:35]
    fftSram0_12.io.addr <= _fftSram0_12_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_12_io_addr_T = mux(io.externalMode, io.addrSram1Bank[12], fftEngine.io.addrSram1Bank[12]) @[FFTTop.scala 47:35]
    fftSram1_12.io.addr <= _fftSram1_12_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[13] <= fftSram0_13.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[13] <= fftSram1_13.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[13] <= fftSram0_13.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[13] <= fftSram1_13.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_13_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[13], fftEngine.io.readEnableSram0Bank[13]) @[FFTTop.scala 40:41]
    fftSram0_13.io.readEnable <= _fftSram0_13_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_13_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[13], fftEngine.io.readEnableSram1Bank[13]) @[FFTTop.scala 41:41]
    fftSram1_13.io.readEnable <= _fftSram1_13_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_13_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[13], fftEngine.io.writeDataSram0Bank[13]) @[FFTTop.scala 42:37]
    fftSram0_13.io.dataIn <= _fftSram0_13_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_13_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[13], fftEngine.io.writeDataSram1Bank[13]) @[FFTTop.scala 43:37]
    fftSram1_13.io.dataIn <= _fftSram1_13_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_13_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[13], fftEngine.io.writeEnableSram0Bank[13]) @[FFTTop.scala 44:42]
    fftSram0_13.io.writeEnable <= _fftSram0_13_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_13_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[13], fftEngine.io.writeEnableSram1Bank[13]) @[FFTTop.scala 45:42]
    fftSram1_13.io.writeEnable <= _fftSram1_13_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_13_io_addr_T = mux(io.externalMode, io.addrSram0Bank[13], fftEngine.io.addrSram0Bank[13]) @[FFTTop.scala 46:35]
    fftSram0_13.io.addr <= _fftSram0_13_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_13_io_addr_T = mux(io.externalMode, io.addrSram1Bank[13], fftEngine.io.addrSram1Bank[13]) @[FFTTop.scala 47:35]
    fftSram1_13.io.addr <= _fftSram1_13_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[14] <= fftSram0_14.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[14] <= fftSram1_14.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[14] <= fftSram0_14.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[14] <= fftSram1_14.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_14_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[14], fftEngine.io.readEnableSram0Bank[14]) @[FFTTop.scala 40:41]
    fftSram0_14.io.readEnable <= _fftSram0_14_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_14_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[14], fftEngine.io.readEnableSram1Bank[14]) @[FFTTop.scala 41:41]
    fftSram1_14.io.readEnable <= _fftSram1_14_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_14_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[14], fftEngine.io.writeDataSram0Bank[14]) @[FFTTop.scala 42:37]
    fftSram0_14.io.dataIn <= _fftSram0_14_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_14_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[14], fftEngine.io.writeDataSram1Bank[14]) @[FFTTop.scala 43:37]
    fftSram1_14.io.dataIn <= _fftSram1_14_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_14_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[14], fftEngine.io.writeEnableSram0Bank[14]) @[FFTTop.scala 44:42]
    fftSram0_14.io.writeEnable <= _fftSram0_14_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_14_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[14], fftEngine.io.writeEnableSram1Bank[14]) @[FFTTop.scala 45:42]
    fftSram1_14.io.writeEnable <= _fftSram1_14_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_14_io_addr_T = mux(io.externalMode, io.addrSram0Bank[14], fftEngine.io.addrSram0Bank[14]) @[FFTTop.scala 46:35]
    fftSram0_14.io.addr <= _fftSram0_14_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_14_io_addr_T = mux(io.externalMode, io.addrSram1Bank[14], fftEngine.io.addrSram1Bank[14]) @[FFTTop.scala 47:35]
    fftSram1_14.io.addr <= _fftSram1_14_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[15] <= fftSram0_15.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[15] <= fftSram1_15.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[15] <= fftSram0_15.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[15] <= fftSram1_15.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_15_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[15], fftEngine.io.readEnableSram0Bank[15]) @[FFTTop.scala 40:41]
    fftSram0_15.io.readEnable <= _fftSram0_15_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_15_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[15], fftEngine.io.readEnableSram1Bank[15]) @[FFTTop.scala 41:41]
    fftSram1_15.io.readEnable <= _fftSram1_15_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_15_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[15], fftEngine.io.writeDataSram0Bank[15]) @[FFTTop.scala 42:37]
    fftSram0_15.io.dataIn <= _fftSram0_15_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_15_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[15], fftEngine.io.writeDataSram1Bank[15]) @[FFTTop.scala 43:37]
    fftSram1_15.io.dataIn <= _fftSram1_15_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_15_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[15], fftEngine.io.writeEnableSram0Bank[15]) @[FFTTop.scala 44:42]
    fftSram0_15.io.writeEnable <= _fftSram0_15_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_15_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[15], fftEngine.io.writeEnableSram1Bank[15]) @[FFTTop.scala 45:42]
    fftSram1_15.io.writeEnable <= _fftSram1_15_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_15_io_addr_T = mux(io.externalMode, io.addrSram0Bank[15], fftEngine.io.addrSram0Bank[15]) @[FFTTop.scala 46:35]
    fftSram0_15.io.addr <= _fftSram0_15_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_15_io_addr_T = mux(io.externalMode, io.addrSram1Bank[15], fftEngine.io.addrSram1Bank[15]) @[FFTTop.scala 47:35]
    fftSram1_15.io.addr <= _fftSram1_15_io_addr_T @[FFTTop.scala 47:29]
    io.fftDone <= fftEngine.io.fftDone @[FFTTop.scala 49:16]
    fftEngine.io.fftEngineKick <= io.fftEngineKick @[FFTTop.scala 50:32]
    fftEngine.io.fftMode <= io.fftMode @[FFTTop.scala 51:26]
    fftEngine.io.fftRShiftP0[0] <= io.fftRShiftP0[0] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[1] <= io.fftRShiftP0[1] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[2] <= io.fftRShiftP0[2] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[3] <= io.fftRShiftP0[3] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[4] <= io.fftRShiftP0[4] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[5] <= io.fftRShiftP0[5] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[6] <= io.fftRShiftP0[6] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[7] <= io.fftRShiftP0[7] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[8] <= io.fftRShiftP0[8] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[9] <= io.fftRShiftP0[9] @[FFTTop.scala 52:30]

