Efficient and Deterministic Parallel Placement for FPGAs