/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef _PLATFORM_MT6895_PMIC_H_
#define _PLATFORM_MT6895_PMIC_H_

#define MT6363_BUCK_VS2_VOTER_CON0_SET_ADDR         0x149b
#define MT6363_BUCK_VS2_VOTER_CON0_CLR_ADDR         0x149c

#define MT6363_RG_LDO_VRFIO18_MON_ADDR              0x1bd1
#define MT6363_RG_LDO_VRFIO18_RC6_OP_EN_ADDR        0x1bd2
#define MT6363_RG_LDO_VRFIO18_RC6_OP_CFG_ADDR       0x1bd5
#define MT6363_RG_LDO_VRFIO18_RC6_OP_MODE_ADDR      0x1bd8
#define MT6363_RG_LDO_VRFIO18_RC7_OP_EN_ADDR        0x1bd2
#define MT6363_RG_LDO_VRFIO18_RC7_OP_CFG_ADDR       0x1bd5
#define MT6363_RG_LDO_VRFIO18_RC7_OP_MODE_ADDR      0x1bd8
#define MT6363_RG_LDO_VRFIO18_RC8_OP_EN_ADDR        0x1bd3
#define MT6363_RG_LDO_VRFIO18_RC8_OP_CFG_ADDR       0x1bd6
#define MT6363_RG_LDO_VRFIO18_RC8_OP_MODE_ADDR      0x1bd9
#define MT6363_RG_LDO_VRFIO18_RC9_OP_EN_ADDR        0x1bd3
#define MT6363_RG_LDO_VRFIO18_RC9_OP_CFG_ADDR       0x1bd6
#define MT6363_RG_LDO_VRFIO18_RC9_OP_MODE_ADDR      0x1bd9
#define MT6363_RG_LDO_VRFIO18_HW0_OP_EN_ADDR        0x1bd4
#define MT6363_RG_LDO_VRFIO18_HW0_OP_CFG_ADDR       0x1bd7
#define MT6363_RG_LDO_VRFIO18_HW0_OP_MODE_ADDR      0x1bda

#define MT6363_RG_LDO_VCN13_MON_ADDR                0x1d0b
#define MT6363_RG_LDO_VCN13_RC6_OP_EN_ADDR          0x1d14
#define MT6363_RG_LDO_VCN13_RC6_OP_CFG_ADDR         0x1d17
#define MT6363_RG_LDO_VCN13_RC6_OP_MODE_ADDR        0x1d1a
#define MT6363_RG_LDO_VCN13_RC7_OP_EN_ADDR          0x1d14
#define MT6363_RG_LDO_VCN13_RC7_OP_CFG_ADDR         0x1d17
#define MT6363_RG_LDO_VCN13_RC7_OP_MODE_ADDR        0x1d1a
#define MT6363_RG_LDO_VCN13_RC8_OP_EN_ADDR          0x1d15
#define MT6363_RG_LDO_VCN13_RC8_OP_CFG_ADDR         0x1d18
#define MT6363_RG_LDO_VCN13_RC8_OP_MODE_ADDR        0x1d1b
#define MT6363_RG_LDO_VCN13_RC9_OP_EN_ADDR          0x1d15
#define MT6363_RG_LDO_VCN13_RC9_OP_CFG_ADDR         0x1d18
#define MT6363_RG_LDO_VCN13_RC9_OP_MODE_ADDR        0x1d1b
#define MT6363_RG_LDO_VCN13_HW0_OP_EN_ADDR          0x1d16
#define MT6363_RG_LDO_VCN13_HW0_OP_CFG_ADDR         0x1d19
#define MT6363_RG_LDO_VCN13_HW0_OP_MODE_ADDR        0x1d1c

#define MT6368_RG_LDO_VCN33_1_MON_ADDR              0x1cc4
#define MT6368_RG_LDO_VCN33_1_RC7_OP_EN_ADDR        0x1cc5
#define MT6368_RG_LDO_VCN33_1_RC7_OP_CFG_ADDR       0x1cc8
#define MT6368_RG_LDO_VCN33_1_RC7_OP_MODE_ADDR      0x1ccb
#define MT6368_RG_LDO_VCN33_1_RC8_OP_EN_ADDR        0x1cc6
#define MT6368_RG_LDO_VCN33_1_RC8_OP_CFG_ADDR       0x1cc9
#define MT6368_RG_LDO_VCN33_1_RC8_OP_MODE_ADDR      0x1ccc
#define MT6368_RG_LDO_VCN33_1_HW0_OP_EN_ADDR        0x1cc7
#define MT6368_RG_LDO_VCN33_1_HW0_OP_CFG_ADDR       0x1cca
#define MT6368_RG_LDO_VCN33_1_HW0_OP_MODE_ADDR      0x1ccd

#define MT6368_RG_LDO_VCN33_2_MON_ADDR              0x1cd2
#define MT6368_RG_LDO_VCN33_2_RC8_OP_EN_ADDR        0x1cd4
#define MT6368_RG_LDO_VCN33_2_RC8_OP_CFG_ADDR       0x1cd7
#define MT6368_RG_LDO_VCN33_2_RC8_OP_MODE_ADDR      0x1cda
#define MT6368_RG_LDO_VCN33_2_HW0_OP_EN_ADDR        0x1cd5
#define MT6368_RG_LDO_VCN33_2_HW0_OP_CFG_ADDR       0x1cd8
#define MT6368_RG_LDO_VCN33_2_HW0_OP_MODE_ADDR      0x1cdb

#define MT6368_RG_LDO_VANT18_MON_ADDR               0x1c27
#define MT6368_RG_LDO_VANT18_RC6_OP_EN_ADDR         0x1c28
#define MT6368_RG_LDO_VANT18_RC6_OP_CFG_ADDR        0x1c2b
#define MT6368_RG_LDO_VANT18_RC6_OP_MODE_ADDR       0x1c2e
#define MT6368_RG_LDO_VANT18_RC10_OP_EN_ADDR        0x1c29
#define MT6368_RG_LDO_VANT18_RC10_OP_CFG_ADDR       0x1c2c
#define MT6368_RG_LDO_VANT18_RC10_OP_MODE_ADDR      0x1c2f
#define MT6368_RG_LDO_VANT18_HW0_OP_EN_ADDR         0x1c2a
#define MT6368_RG_LDO_VANT18_HW0_OP_CFG_ADDR        0x1c2d
#define MT6368_RG_LDO_VANT18_HW0_OP_MODE_ADDR       0x1c30

void consys_pmic_debug_log_mt6895(void);

#endif /* _PLATFORM_MT6895_PMIC_H_ */
