
MotorController_2018.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  000017ac  00001840  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017ac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000289  00800118  00800118  00001858  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001858  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001888  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000450  00000000  00000000  000018c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004a9e  00000000  00000000  00001d18  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001824  00000000  00000000  000067b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000023ea  00000000  00000000  00007fda  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d3c  00000000  00000000  0000a3c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001458  00000000  00000000  0000b100  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003934  00000000  00000000  0000c558  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003a8  00000000  00000000  0000fe8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	51 c0       	rjmp	.+162    	; 0xa4 <__ctors_end>
       2:	00 00       	nop
       4:	6d c0       	rjmp	.+218    	; 0xe0 <__bad_interrupt>
       6:	00 00       	nop
       8:	6b c0       	rjmp	.+214    	; 0xe0 <__bad_interrupt>
       a:	00 00       	nop
       c:	69 c0       	rjmp	.+210    	; 0xe0 <__bad_interrupt>
       e:	00 00       	nop
      10:	67 c0       	rjmp	.+206    	; 0xe0 <__bad_interrupt>
      12:	00 00       	nop
      14:	65 c0       	rjmp	.+202    	; 0xe0 <__bad_interrupt>
      16:	00 00       	nop
      18:	40 c5       	rjmp	.+2688   	; 0xa9a <__vector_6>
      1a:	00 00       	nop
      1c:	61 c0       	rjmp	.+194    	; 0xe0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	5f c0       	rjmp	.+190    	; 0xe0 <__bad_interrupt>
      22:	00 00       	nop
      24:	5d c0       	rjmp	.+186    	; 0xe0 <__bad_interrupt>
      26:	00 00       	nop
      28:	5b c0       	rjmp	.+182    	; 0xe0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	59 c0       	rjmp	.+178    	; 0xe0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	42 c4       	rjmp	.+2180   	; 0x8b6 <__vector_12>
      32:	00 00       	nop
      34:	55 c0       	rjmp	.+170    	; 0xe0 <__bad_interrupt>
      36:	00 00       	nop
      38:	53 c0       	rjmp	.+166    	; 0xe0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	51 c0       	rjmp	.+162    	; 0xe0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	e3 c3       	rjmp	.+1990   	; 0x808 <__vector_16>
      42:	00 00       	nop
      44:	0c 94 1c 09 	jmp	0x1238	; 0x1238 <__vector_17>
      48:	6b c6       	rjmp	.+3286   	; 0xd20 <__vector_18>
      4a:	00 00       	nop
      4c:	49 c0       	rjmp	.+146    	; 0xe0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	47 c0       	rjmp	.+142    	; 0xe0 <__bad_interrupt>
      52:	00 00       	nop
      54:	63 c2       	rjmp	.+1222   	; 0x51c <__vector_21>
      56:	00 00       	nop
      58:	43 c2       	rjmp	.+1158   	; 0x4e0 <__vector_22>
      5a:	00 00       	nop
      5c:	41 c0       	rjmp	.+130    	; 0xe0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	3f c0       	rjmp	.+126    	; 0xe0 <__bad_interrupt>
      62:	00 00       	nop
      64:	3d c0       	rjmp	.+122    	; 0xe0 <__bad_interrupt>
      66:	00 00       	nop
      68:	3b c0       	rjmp	.+118    	; 0xe0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	39 c0       	rjmp	.+114    	; 0xe0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	37 c0       	rjmp	.+110    	; 0xe0 <__bad_interrupt>
      72:	00 00       	nop
      74:	35 c0       	rjmp	.+106    	; 0xe0 <__bad_interrupt>
      76:	00 00       	nop
      78:	33 c0       	rjmp	.+102    	; 0xe0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	31 c0       	rjmp	.+98     	; 0xe0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	86 c2       	rjmp	.+1292   	; 0x58e <__vector_32>
      82:	00 00       	nop
      84:	66 c2       	rjmp	.+1228   	; 0x552 <__vector_33>
      86:	00 00       	nop
      88:	2b c0       	rjmp	.+86     	; 0xe0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	29 c0       	rjmp	.+82     	; 0xe0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	27 c0       	rjmp	.+78     	; 0xe0 <__bad_interrupt>
      92:	00 00       	nop
      94:	62 06       	cpc	r6, r18
      96:	67 06       	cpc	r6, r23
      98:	6d 06       	cpc	r6, r29
      9a:	73 06       	cpc	r7, r19
      9c:	79 06       	cpc	r7, r25
      9e:	7e 06       	cpc	r7, r30
      a0:	84 06       	cpc	r8, r20
      a2:	8a 06       	cpc	r8, r26

000000a4 <__ctors_end>:
      a4:	11 24       	eor	r1, r1
      a6:	1f be       	out	0x3f, r1	; 63
      a8:	cf ef       	ldi	r28, 0xFF	; 255
      aa:	d0 e1       	ldi	r29, 0x10	; 16
      ac:	de bf       	out	0x3e, r29	; 62
      ae:	cd bf       	out	0x3d, r28	; 61

000000b0 <__do_copy_data>:
      b0:	11 e0       	ldi	r17, 0x01	; 1
      b2:	a0 e0       	ldi	r26, 0x00	; 0
      b4:	b1 e0       	ldi	r27, 0x01	; 1
      b6:	ec ea       	ldi	r30, 0xAC	; 172
      b8:	f7 e1       	ldi	r31, 0x17	; 23
      ba:	00 e0       	ldi	r16, 0x00	; 0
      bc:	0b bf       	out	0x3b, r16	; 59
      be:	02 c0       	rjmp	.+4      	; 0xc4 <__do_copy_data+0x14>
      c0:	07 90       	elpm	r0, Z+
      c2:	0d 92       	st	X+, r0
      c4:	a8 31       	cpi	r26, 0x18	; 24
      c6:	b1 07       	cpc	r27, r17
      c8:	d9 f7       	brne	.-10     	; 0xc0 <__do_copy_data+0x10>

000000ca <__do_clear_bss>:
      ca:	23 e0       	ldi	r18, 0x03	; 3
      cc:	a8 e1       	ldi	r26, 0x18	; 24
      ce:	b1 e0       	ldi	r27, 0x01	; 1
      d0:	01 c0       	rjmp	.+2      	; 0xd4 <.do_clear_bss_start>

000000d2 <.do_clear_bss_loop>:
      d2:	1d 92       	st	X+, r1

000000d4 <.do_clear_bss_start>:
      d4:	a1 3a       	cpi	r26, 0xA1	; 161
      d6:	b2 07       	cpc	r27, r18
      d8:	e1 f7       	brne	.-8      	; 0xd2 <.do_clear_bss_loop>
      da:	04 d3       	rcall	.+1544   	; 0x6e4 <main>
      dc:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <_exit>

000000e0 <__bad_interrupt>:
      e0:	8f cf       	rjmp	.-226    	; 0x0 <__vectors>

000000e2 <controller>:
static float f32_Integrator = 0.0 ;
static float f32_DutyCycleCmd = 50.0 ;

static bool b_saturation = false;

void controller(float f32_current_cmd, float f32_prev_current, uint8_t b_reset_I){
      e2:	8f 92       	push	r8
      e4:	9f 92       	push	r9
      e6:	af 92       	push	r10
      e8:	bf 92       	push	r11
      ea:	cf 92       	push	r12
      ec:	df 92       	push	r13
      ee:	ef 92       	push	r14
      f0:	ff 92       	push	r15
      f2:	0f 93       	push	r16
      f4:	cf 93       	push	r28
      f6:	df 93       	push	r29
	
	if (b_reset_I)
      f8:	00 23       	and	r16, r16
      fa:	41 f0       	breq	.+16     	; 0x10c <controller+0x2a>
	{
		f32_Integrator = 0.0;
      fc:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <f32_Integrator>
     100:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <f32_Integrator+0x1>
     104:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <f32_Integrator+0x2>
     108:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <f32_Integrator+0x3>
	}
	float f32_CurrentDelta=f32_current_cmd-f32_prev_current	;
     10c:	0e 94 58 09 	call	0x12b0	; 0x12b0 <__subsf3>
     110:	6b 01       	movw	r12, r22
     112:	7c 01       	movw	r14, r24
	
	if (!b_saturation) // prevents over integration of an error that cannot be dealt with (because the duty cycle reaches a limit)
     114:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
     118:	81 11       	cpse	r24, r1
     11a:	1c c0       	rjmp	.+56     	; 0x154 <controller+0x72>
	{
		f32_Integrator+=f32_CurrentDelta*TimeStep ;
     11c:	2a e0       	ldi	r18, 0x0A	; 10
     11e:	37 ed       	ldi	r19, 0xD7	; 215
     120:	43 e2       	ldi	r20, 0x23	; 35
     122:	5c e3       	ldi	r21, 0x3C	; 60
     124:	c7 01       	movw	r24, r14
     126:	b6 01       	movw	r22, r12
     128:	0e 94 10 0b 	call	0x1620	; 0x1620 <__mulsf3>
     12c:	9b 01       	movw	r18, r22
     12e:	ac 01       	movw	r20, r24
     130:	60 91 19 01 	lds	r22, 0x0119	; 0x800119 <f32_Integrator>
     134:	70 91 1a 01 	lds	r23, 0x011A	; 0x80011a <f32_Integrator+0x1>
     138:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <f32_Integrator+0x2>
     13c:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <f32_Integrator+0x3>
     140:	0e 94 59 09 	call	0x12b2	; 0x12b2 <__addsf3>
     144:	60 93 19 01 	sts	0x0119, r22	; 0x800119 <f32_Integrator>
     148:	70 93 1a 01 	sts	0x011A, r23	; 0x80011a <f32_Integrator+0x1>
     14c:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <f32_Integrator+0x2>
     150:	90 93 1c 01 	sts	0x011C, r25	; 0x80011c <f32_Integrator+0x3>
	}

	f32_DutyCycleCmd=Kp*f32_CurrentDelta+f32_Integrator/Ti ;
	f32_DutyCycleCmd=(f32_DutyCycleCmd+50) ;
     154:	2c e5       	ldi	r18, 0x5C	; 92
     156:	3f e8       	ldi	r19, 0x8F	; 143
     158:	42 ec       	ldi	r20, 0xC2	; 194
     15a:	50 e4       	ldi	r21, 0x40	; 64
     15c:	60 91 19 01 	lds	r22, 0x0119	; 0x800119 <f32_Integrator>
     160:	70 91 1a 01 	lds	r23, 0x011A	; 0x80011a <f32_Integrator+0x1>
     164:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <f32_Integrator+0x2>
     168:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <f32_Integrator+0x3>
     16c:	0e 94 c1 09 	call	0x1382	; 0x1382 <__divsf3>
     170:	4b 01       	movw	r8, r22
     172:	5c 01       	movw	r10, r24
     174:	23 ea       	ldi	r18, 0xA3	; 163
     176:	36 e0       	ldi	r19, 0x06	; 6
     178:	43 ed       	ldi	r20, 0xD3	; 211
     17a:	5a e3       	ldi	r21, 0x3A	; 58
     17c:	c7 01       	movw	r24, r14
     17e:	b6 01       	movw	r22, r12
     180:	0e 94 10 0b 	call	0x1620	; 0x1620 <__mulsf3>
     184:	9b 01       	movw	r18, r22
     186:	ac 01       	movw	r20, r24
     188:	c5 01       	movw	r24, r10
     18a:	b4 01       	movw	r22, r8
     18c:	0e 94 59 09 	call	0x12b2	; 0x12b2 <__addsf3>
     190:	20 e0       	ldi	r18, 0x00	; 0
     192:	30 e0       	ldi	r19, 0x00	; 0
     194:	48 e4       	ldi	r20, 0x48	; 72
     196:	52 e4       	ldi	r21, 0x42	; 66
     198:	0e 94 59 09 	call	0x12b2	; 0x12b2 <__addsf3>
     19c:	6b 01       	movw	r12, r22
     19e:	7c 01       	movw	r14, r24
     1a0:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__data_start>
     1a4:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__data_start+0x1>
     1a8:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_start+0x2>
     1ac:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <__data_start+0x3>
	
	//bounding of duty cycle for well function of bootstrap capacitors
	if (f32_DutyCycleCmd > 95)
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	4e eb       	ldi	r20, 0xBE	; 190
     1b6:	52 e4       	ldi	r21, 0x42	; 66
     1b8:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__gesf2>
     1bc:	18 16       	cp	r1, r24
     1be:	84 f4       	brge	.+32     	; 0x1e0 <controller+0xfe>
	{
		f32_DutyCycleCmd = 95;
     1c0:	80 e0       	ldi	r24, 0x00	; 0
     1c2:	90 e0       	ldi	r25, 0x00	; 0
     1c4:	ae eb       	ldi	r26, 0xBE	; 190
     1c6:	b2 e4       	ldi	r27, 0x42	; 66
     1c8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     1cc:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     1d0:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     1d4:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
		b_saturation = true ;
     1d8:	81 e0       	ldi	r24, 0x01	; 1
     1da:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
     1de:	19 c0       	rjmp	.+50     	; 0x212 <controller+0x130>
	}
	
	if (f32_DutyCycleCmd < 5)
     1e0:	20 e0       	ldi	r18, 0x00	; 0
     1e2:	30 e0       	ldi	r19, 0x00	; 0
     1e4:	40 ea       	ldi	r20, 0xA0	; 160
     1e6:	50 e4       	ldi	r21, 0x40	; 64
     1e8:	c7 01       	movw	r24, r14
     1ea:	b6 01       	movw	r22, r12
     1ec:	0e 94 bd 09 	call	0x137a	; 0x137a <__cmpsf2>
     1f0:	88 23       	and	r24, r24
     1f2:	7c f4       	brge	.+30     	; 0x212 <controller+0x130>
	{
		f32_DutyCycleCmd = 5;
     1f4:	80 e0       	ldi	r24, 0x00	; 0
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	a0 ea       	ldi	r26, 0xA0	; 160
     1fa:	b0 e4       	ldi	r27, 0x40	; 64
     1fc:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     200:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     204:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     208:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
		b_saturation = true ;
     20c:	81 e0       	ldi	r24, 0x01	; 1
     20e:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
	}
	
	OCR3A = (int)((f32_DutyCycleCmd/100)*ICR3) ; //PWM_PE3 (non inverted)
     212:	c0 91 96 00 	lds	r28, 0x0096	; 0x800096 <__TEXT_REGION_LENGTH__+0x7e0096>
     216:	d0 91 97 00 	lds	r29, 0x0097	; 0x800097 <__TEXT_REGION_LENGTH__+0x7e0097>
     21a:	20 e0       	ldi	r18, 0x00	; 0
     21c:	30 e0       	ldi	r19, 0x00	; 0
     21e:	48 ec       	ldi	r20, 0xC8	; 200
     220:	52 e4       	ldi	r21, 0x42	; 66
     222:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     226:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
     22a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_start+0x2>
     22e:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_start+0x3>
     232:	0e 94 c1 09 	call	0x1382	; 0x1382 <__divsf3>
     236:	6b 01       	movw	r12, r22
     238:	7c 01       	movw	r14, r24
     23a:	be 01       	movw	r22, r28
     23c:	80 e0       	ldi	r24, 0x00	; 0
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	0e 94 5a 0a 	call	0x14b4	; 0x14b4 <__floatunsisf>
     244:	9b 01       	movw	r18, r22
     246:	ac 01       	movw	r20, r24
     248:	c7 01       	movw	r24, r14
     24a:	b6 01       	movw	r22, r12
     24c:	0e 94 10 0b 	call	0x1620	; 0x1620 <__mulsf3>
     250:	0e 94 29 0a 	call	0x1452	; 0x1452 <__fixsfsi>
     254:	e8 e9       	ldi	r30, 0x98	; 152
     256:	f0 e0       	ldi	r31, 0x00	; 0
     258:	71 83       	std	Z+1, r23	; 0x01
     25a:	60 83       	st	Z, r22
	OCR3B = OCR3A ; //PWM_PE4 (inverted)
     25c:	80 81       	ld	r24, Z
     25e:	91 81       	ldd	r25, Z+1	; 0x01
     260:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     264:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
}
     268:	df 91       	pop	r29
     26a:	cf 91       	pop	r28
     26c:	0f 91       	pop	r16
     26e:	ff 90       	pop	r15
     270:	ef 90       	pop	r14
     272:	df 90       	pop	r13
     274:	cf 90       	pop	r12
     276:	bf 90       	pop	r11
     278:	af 90       	pop	r10
     27a:	9f 90       	pop	r9
     27c:	8f 90       	pop	r8
     27e:	08 95       	ret

00000280 <drivers_init>:

void drivers_init()
{
	DDRB |= (1 << PB4) ;
     280:	24 9a       	sbi	0x04, 4	; 4
     282:	08 95       	ret

00000284 <drivers>:
}
void drivers(uint8_t b_state)
{
	if (b_state)
     284:	88 23       	and	r24, r24
     286:	11 f0       	breq	.+4      	; 0x28c <drivers+0x8>
	{
		PORTB |= (1 << PB4) ;
     288:	2c 9a       	sbi	0x05, 4	; 5
     28a:	08 95       	ret
	}else{
		PORTB &= ~(1 << PB4) ;
     28c:	2c 98       	cbi	0x05, 4	; 5
     28e:	08 95       	ret

00000290 <speed_init>:
#define LOWPASS_CONSTANT_S 0.1

void speed_init()
{
	//pin
	DDRE &= ~(1<<PE5); //define pin as input
     290:	6d 98       	cbi	0x0d, 5	; 13
	PORTE &= ~(1<<PE5); //no pull-up 
     292:	75 98       	cbi	0x0e, 5	; 14
	//int
	EIMSK &= ~(1<<INT5) ; // interrupt disable to prevent interrupt raise during init
     294:	ed 98       	cbi	0x1d, 5	; 29
	EICRB |= (1<<ISC50)|(1<<ISC51); // interrupt on rising edge
     296:	ea e6       	ldi	r30, 0x6A	; 106
     298:	f0 e0       	ldi	r31, 0x00	; 0
     29a:	80 81       	ld	r24, Z
     29c:	8c 60       	ori	r24, 0x0C	; 12
     29e:	80 83       	st	Z, r24
	EIFR |= (1<<INTF5) ; // clear flag
     2a0:	e5 9a       	sbi	0x1c, 5	; 28
	EIMSK |= (1<<INT5) ; // interrupt enable
     2a2:	ed 9a       	sbi	0x1d, 5	; 29
     2a4:	08 95       	ret

000002a6 <uart0_putc>:
	//}
	
	uint8_t uart1_peek(void)
	{
		return rx1_buffer[(rx1_Tail+1) & RX1_BUFFER_MASK];
	}
     2a6:	90 91 10 03 	lds	r25, 0x0310	; 0x800310 <tx0_Head>
     2aa:	9f 5f       	subi	r25, 0xFF	; 255
     2ac:	9f 71       	andi	r25, 0x1F	; 31
     2ae:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <tx0_Tail>
     2b2:	92 17       	cp	r25, r18
     2b4:	e1 f3       	breq	.-8      	; 0x2ae <uart0_putc+0x8>
     2b6:	e9 2f       	mov	r30, r25
     2b8:	f0 e0       	ldi	r31, 0x00	; 0
     2ba:	eb 5c       	subi	r30, 0xCB	; 203
     2bc:	fc 4f       	sbci	r31, 0xFC	; 252
     2be:	80 83       	st	Z, r24
     2c0:	2f b7       	in	r18, 0x3f	; 63
     2c2:	f8 94       	cli
     2c4:	90 93 10 03 	sts	0x0310, r25	; 0x800310 <tx0_Head>
     2c8:	e1 ec       	ldi	r30, 0xC1	; 193
     2ca:	f0 e0       	ldi	r31, 0x00	; 0
     2cc:	80 81       	ld	r24, Z
     2ce:	80 62       	ori	r24, 0x20	; 32
     2d0:	80 83       	st	Z, r24
     2d2:	2f bf       	out	0x3f, r18	; 63
     2d4:	08 95       	ret

000002d6 <uart0_putstr>:
     2d6:	cf 93       	push	r28
     2d8:	df 93       	push	r29
     2da:	ec 01       	movw	r28, r24
     2dc:	21 96       	adiw	r28, 0x01	; 1
     2de:	fc 01       	movw	r30, r24
     2e0:	80 81       	ld	r24, Z
     2e2:	88 23       	and	r24, r24
     2e4:	21 f0       	breq	.+8      	; 0x2ee <uart0_putstr+0x18>
     2e6:	df df       	rcall	.-66     	; 0x2a6 <uart0_putc>
     2e8:	89 91       	ld	r24, Y+
     2ea:	81 11       	cpse	r24, r1
     2ec:	fc cf       	rjmp	.-8      	; 0x2e6 <uart0_putstr+0x10>
     2ee:	df 91       	pop	r29
     2f0:	cf 91       	pop	r28
     2f2:	08 95       	ret

000002f4 <uart0_putint>:
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	cd b7       	in	r28, 0x3d	; 61
     2fa:	de b7       	in	r29, 0x3e	; 62
     2fc:	27 97       	sbiw	r28, 0x07	; 7
     2fe:	0f b6       	in	r0, 0x3f	; 63
     300:	f8 94       	cli
     302:	de bf       	out	0x3e, r29	; 62
     304:	0f be       	out	0x3f, r0	; 63
     306:	cd bf       	out	0x3d, r28	; 61
     308:	4a e0       	ldi	r20, 0x0A	; 10
     30a:	be 01       	movw	r22, r28
     30c:	6f 5f       	subi	r22, 0xFF	; 255
     30e:	7f 4f       	sbci	r23, 0xFF	; 255
     310:	0e 94 99 0b 	call	0x1732	; 0x1732 <__itoa_ncheck>
     314:	ce 01       	movw	r24, r28
     316:	01 96       	adiw	r24, 0x01	; 1
     318:	de df       	rcall	.-68     	; 0x2d6 <uart0_putstr>
     31a:	27 96       	adiw	r28, 0x07	; 7
     31c:	0f b6       	in	r0, 0x3f	; 63
     31e:	f8 94       	cli
     320:	de bf       	out	0x3e, r29	; 62
     322:	0f be       	out	0x3f, r0	; 63
     324:	cd bf       	out	0x3d, r28	; 61
     326:	df 91       	pop	r29
     328:	cf 91       	pop	r28
     32a:	08 95       	ret

0000032c <uart0_flush>:
     32c:	90 91 ee 02 	lds	r25, 0x02EE	; 0x8002ee <tx0_Tail>
     330:	80 91 10 03 	lds	r24, 0x0310	; 0x800310 <tx0_Head>
     334:	98 13       	cpse	r25, r24
     336:	fa cf       	rjmp	.-12     	; 0x32c <uart0_flush>
     338:	08 95       	ret

0000033a <uart1_putc>:
     33a:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <tx1_Head>
     33e:	9f 5f       	subi	r25, 0xFF	; 255
     340:	9f 71       	andi	r25, 0x1F	; 31
     342:	20 91 32 03 	lds	r18, 0x0332	; 0x800332 <tx1_Tail>
     346:	92 17       	cp	r25, r18
     348:	e1 f3       	breq	.-8      	; 0x342 <uart1_putc+0x8>
     34a:	e9 2f       	mov	r30, r25
     34c:	f0 e0       	ldi	r31, 0x00	; 0
     34e:	e0 51       	subi	r30, 0x10	; 16
     350:	fd 4f       	sbci	r31, 0xFD	; 253
     352:	80 83       	st	Z, r24
     354:	2f b7       	in	r18, 0x3f	; 63
     356:	f8 94       	cli
     358:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <tx1_Head>
     35c:	e9 ec       	ldi	r30, 0xC9	; 201
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	80 81       	ld	r24, Z
     362:	80 62       	ori	r24, 0x20	; 32
     364:	80 83       	st	Z, r24
     366:	2f bf       	out	0x3f, r18	; 63
     368:	08 95       	ret

0000036a <uart_putchar>:
     36a:	cf 93       	push	r28
     36c:	c8 2f       	mov	r28, r24
     36e:	fb 01       	movw	r30, r22
     370:	84 85       	ldd	r24, Z+12	; 0x0c
     372:	95 85       	ldd	r25, Z+13	; 0x0d
     374:	01 97       	sbiw	r24, 0x01	; 1
     376:	39 f0       	breq	.+14     	; 0x386 <uart_putchar+0x1c>
     378:	ca 30       	cpi	r28, 0x0A	; 10
     37a:	11 f4       	brne	.+4      	; 0x380 <uart_putchar+0x16>
     37c:	8d e0       	ldi	r24, 0x0D	; 13
     37e:	93 df       	rcall	.-218    	; 0x2a6 <uart0_putc>
     380:	8c 2f       	mov	r24, r28
     382:	91 df       	rcall	.-222    	; 0x2a6 <uart0_putc>
     384:	06 c0       	rjmp	.+12     	; 0x392 <uart_putchar+0x28>
     386:	ca 30       	cpi	r28, 0x0A	; 10
     388:	11 f4       	brne	.+4      	; 0x38e <uart_putchar+0x24>
     38a:	8d e0       	ldi	r24, 0x0D	; 13
     38c:	d6 df       	rcall	.-84     	; 0x33a <uart1_putc>
     38e:	8c 2f       	mov	r24, r28
     390:	d4 df       	rcall	.-88     	; 0x33a <uart1_putc>
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <uart0_getc>:
     39a:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <rx0_Tail>
     39e:	90 91 31 03 	lds	r25, 0x0331	; 0x800331 <rx0_Head>
     3a2:	89 17       	cp	r24, r25
     3a4:	59 f0       	breq	.+22     	; 0x3bc <uart0_getc+0x22>
     3a6:	8f 5f       	subi	r24, 0xFF	; 255
     3a8:	98 2f       	mov	r25, r24
     3aa:	9f 71       	andi	r25, 0x1F	; 31
     3ac:	e9 2f       	mov	r30, r25
     3ae:	f0 e0       	ldi	r31, 0x00	; 0
     3b0:	e3 53       	subi	r30, 0x33	; 51
     3b2:	fd 4f       	sbci	r31, 0xFD	; 253
     3b4:	80 81       	ld	r24, Z
     3b6:	90 93 ef 02 	sts	0x02EF, r25	; 0x8002ef <rx0_Tail>
     3ba:	08 95       	ret
     3bc:	80 e0       	ldi	r24, 0x00	; 0
     3be:	08 95       	ret

000003c0 <uart0_getlnToFirstWhiteSpace>:
     3c0:	ef 92       	push	r14
     3c2:	ff 92       	push	r15
     3c4:	0f 93       	push	r16
     3c6:	1f 93       	push	r17
     3c8:	cf 93       	push	r28
     3ca:	df 93       	push	r29
     3cc:	7c 01       	movw	r14, r24
     3ce:	16 2f       	mov	r17, r22
     3d0:	e4 df       	rcall	.-56     	; 0x39a <uart0_getc>
     3d2:	f7 01       	movw	r30, r14
     3d4:	80 83       	st	Z, r24
     3d6:	81 32       	cpi	r24, 0x21	; 33
     3d8:	d8 f3       	brcs	.-10     	; 0x3d0 <uart0_getlnToFirstWhiteSpace+0x10>
     3da:	e7 01       	movw	r28, r14
     3dc:	21 96       	adiw	r28, 0x01	; 1
     3de:	12 30       	cpi	r17, 0x02	; 2
     3e0:	c1 f0       	breq	.+48     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     3e2:	13 50       	subi	r17, 0x03	; 3
     3e4:	81 2f       	mov	r24, r17
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	02 96       	adiw	r24, 0x02	; 2
     3ea:	87 01       	movw	r16, r14
     3ec:	08 0f       	add	r16, r24
     3ee:	19 1f       	adc	r17, r25
     3f0:	d4 df       	rcall	.-88     	; 0x39a <uart0_getc>
     3f2:	88 83       	st	Y, r24
     3f4:	88 23       	and	r24, r24
     3f6:	e1 f3       	breq	.-8      	; 0x3f0 <uart0_getlnToFirstWhiteSpace+0x30>
     3f8:	8d 30       	cpi	r24, 0x0D	; 13
     3fa:	21 f4       	brne	.+8      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     3fc:	ce df       	rcall	.-100    	; 0x39a <uart0_getc>
     3fe:	88 23       	and	r24, r24
     400:	e9 f3       	breq	.-6      	; 0x3fc <uart0_getlnToFirstWhiteSpace+0x3c>
     402:	07 c0       	rjmp	.+14     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     404:	81 32       	cpi	r24, 0x21	; 33
     406:	28 f0       	brcs	.+10     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     408:	21 96       	adiw	r28, 0x01	; 1
     40a:	0c 17       	cp	r16, r28
     40c:	1d 07       	cpc	r17, r29
     40e:	81 f7       	brne	.-32     	; 0x3f0 <uart0_getlnToFirstWhiteSpace+0x30>
     410:	e8 01       	movw	r28, r16
     412:	18 82       	st	Y, r1
     414:	df 91       	pop	r29
     416:	cf 91       	pop	r28
     418:	1f 91       	pop	r17
     41a:	0f 91       	pop	r16
     41c:	ff 90       	pop	r15
     41e:	ef 90       	pop	r14
     420:	08 95       	ret

00000422 <uart0_getint>:
     422:	cf 93       	push	r28
     424:	df 93       	push	r29
     426:	cd b7       	in	r28, 0x3d	; 61
     428:	de b7       	in	r29, 0x3e	; 62
     42a:	27 97       	sbiw	r28, 0x07	; 7
     42c:	0f b6       	in	r0, 0x3f	; 63
     42e:	f8 94       	cli
     430:	de bf       	out	0x3e, r29	; 62
     432:	0f be       	out	0x3f, r0	; 63
     434:	cd bf       	out	0x3d, r28	; 61
     436:	67 e0       	ldi	r22, 0x07	; 7
     438:	ce 01       	movw	r24, r28
     43a:	01 96       	adiw	r24, 0x01	; 1
     43c:	c1 df       	rcall	.-126    	; 0x3c0 <uart0_getlnToFirstWhiteSpace>
     43e:	ce 01       	movw	r24, r28
     440:	01 96       	adiw	r24, 0x01	; 1
     442:	0e 94 7c 0b 	call	0x16f8	; 0x16f8 <atoi>
     446:	27 96       	adiw	r28, 0x07	; 7
     448:	0f b6       	in	r0, 0x3f	; 63
     44a:	f8 94       	cli
     44c:	de bf       	out	0x3e, r29	; 62
     44e:	0f be       	out	0x3f, r0	; 63
     450:	cd bf       	out	0x3d, r28	; 61
     452:	df 91       	pop	r29
     454:	cf 91       	pop	r28
     456:	08 95       	ret

00000458 <uart0_getData>:
     458:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <rx0_Tail>
     45c:	90 91 31 03 	lds	r25, 0x0331	; 0x800331 <rx0_Head>
     460:	89 17       	cp	r24, r25
     462:	61 f0       	breq	.+24     	; 0x47c <uart0_getData+0x24>
     464:	8f 5f       	subi	r24, 0xFF	; 255
     466:	8f 71       	andi	r24, 0x1F	; 31
     468:	e8 2f       	mov	r30, r24
     46a:	f0 e0       	ldi	r31, 0x00	; 0
     46c:	e3 53       	subi	r30, 0x33	; 51
     46e:	fd 4f       	sbci	r31, 0xFD	; 253
     470:	90 81       	ld	r25, Z
     472:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <rx0_Tail>
     476:	89 2f       	mov	r24, r25
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	08 95       	ret
     47c:	8f ef       	ldi	r24, 0xFF	; 255
     47e:	9f ef       	ldi	r25, 0xFF	; 255
     480:	08 95       	ret

00000482 <uart1_getData>:
     482:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <rx1_Tail>
     486:	90 91 33 03 	lds	r25, 0x0333	; 0x800333 <rx1_Head>
     48a:	89 17       	cp	r24, r25
     48c:	61 f0       	breq	.+24     	; 0x4a6 <uart1_getData+0x24>
     48e:	8f 5f       	subi	r24, 0xFF	; 255
     490:	8f 71       	andi	r24, 0x1F	; 31
     492:	e8 2f       	mov	r30, r24
     494:	f0 e0       	ldi	r31, 0x00	; 0
     496:	ef 5e       	subi	r30, 0xEF	; 239
     498:	fc 4f       	sbci	r31, 0xFC	; 252
     49a:	90 81       	ld	r25, Z
     49c:	80 93 ed 02 	sts	0x02ED, r24	; 0x8002ed <rx1_Tail>
     4a0:	89 2f       	mov	r24, r25
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	08 95       	ret
     4a6:	8f ef       	ldi	r24, 0xFF	; 255
     4a8:	9f ef       	ldi	r25, 0xFF	; 255
     4aa:	08 95       	ret

000004ac <uart_getchar>:
     4ac:	cf 93       	push	r28
     4ae:	df 93       	push	r29
     4b0:	fc 01       	movw	r30, r24
     4b2:	84 85       	ldd	r24, Z+12	; 0x0c
     4b4:	95 85       	ldd	r25, Z+13	; 0x0d
     4b6:	01 97       	sbiw	r24, 0x01	; 1
     4b8:	41 f0       	breq	.+16     	; 0x4ca <uart_getchar+0x1e>
     4ba:	ce df       	rcall	.-100    	; 0x458 <uart0_getData>
     4bc:	ec 01       	movw	r28, r24
     4be:	99 23       	and	r25, r25
     4c0:	e4 f3       	brlt	.-8      	; 0x4ba <uart_getchar+0xe>
     4c2:	f1 de       	rcall	.-542    	; 0x2a6 <uart0_putc>
     4c4:	ce 01       	movw	r24, r28
     4c6:	99 27       	eor	r25, r25
     4c8:	07 c0       	rjmp	.+14     	; 0x4d8 <uart_getchar+0x2c>
     4ca:	db df       	rcall	.-74     	; 0x482 <uart1_getData>
     4cc:	ec 01       	movw	r28, r24
     4ce:	99 23       	and	r25, r25
     4d0:	e4 f3       	brlt	.-8      	; 0x4ca <uart_getchar+0x1e>
     4d2:	33 df       	rcall	.-410    	; 0x33a <uart1_putc>
     4d4:	ce 01       	movw	r24, r28
     4d6:	99 27       	eor	r25, r25
     4d8:	99 27       	eor	r25, r25
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	08 95       	ret

000004e0 <__vector_22>:

#ifndef NO_TX0_INTERRUPT

	ISR(UDRE0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     4e0:	0f 93       	push	r16
     4e2:	0f b7       	in	r16, 0x3f	; 63
     4e4:	ef 93       	push	r30
     4e6:	ff 93       	push	r31
     4e8:	e0 91 ee 02 	lds	r30, 0x02EE	; 0x8002ee <tx0_Tail>
     4ec:	f0 91 10 03 	lds	r31, 0x0310	; 0x800310 <tx0_Head>
     4f0:	e3 95       	inc	r30
     4f2:	ef 71       	andi	r30, 0x1F	; 31
     4f4:	ef 13       	cpse	r30, r31
     4f6:	05 c0       	rjmp	.+10     	; 0x502 <USART0_TX_CONTINUE>
     4f8:	f0 91 c1 00 	lds	r31, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     4fc:	ff 7d       	andi	r31, 0xDF	; 223
     4fe:	f0 93 c1 00 	sts	0x00C1, r31	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

00000502 <USART0_TX_CONTINUE>:
     502:	e0 93 ee 02 	sts	0x02EE, r30	; 0x8002ee <tx0_Tail>
     506:	f0 e0       	ldi	r31, 0x00	; 0
     508:	eb 5c       	subi	r30, 0xCB	; 203
     50a:	fc 4f       	sbci	r31, 0xFC	; 252
     50c:	e0 81       	ld	r30, Z
     50e:	e0 93 c6 00 	sts	0x00C6, r30	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>

00000512 <USART0_TX_EXIT>:
     512:	ff 91       	pop	r31
     514:	ef 91       	pop	r30
     516:	0f bf       	out	0x3f, r16	; 63
     518:	0f 91       	pop	r16
     51a:	18 95       	reti

0000051c <__vector_21>:

#ifndef NO_RX0_INTERRUPT

	ISR(RX0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     51c:	0f 93       	push	r16
     51e:	0f b7       	in	r16, 0x3f	; 63
     520:	9f 93       	push	r25
     522:	90 91 c6 00 	lds	r25, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
     526:	ef 93       	push	r30
     528:	ff 93       	push	r31
     52a:	e0 91 31 03 	lds	r30, 0x0331	; 0x800331 <rx0_Head>
     52e:	f0 91 ef 02 	lds	r31, 0x02EF	; 0x8002ef <rx0_Tail>
     532:	e3 95       	inc	r30
     534:	ef 71       	andi	r30, 0x1F	; 31
     536:	fe 17       	cp	r31, r30
     538:	31 f0       	breq	.+12     	; 0x546 <USART0_RX_EXIT>
     53a:	e0 93 31 03 	sts	0x0331, r30	; 0x800331 <rx0_Head>
     53e:	f0 e0       	ldi	r31, 0x00	; 0
     540:	e3 53       	subi	r30, 0x33	; 51
     542:	fd 4f       	sbci	r31, 0xFD	; 253
     544:	90 83       	st	Z, r25

00000546 <USART0_RX_EXIT>:
     546:	ff 91       	pop	r31
     548:	ef 91       	pop	r30
     54a:	9f 91       	pop	r25
     54c:	0f bf       	out	0x3f, r16	; 63
     54e:	0f 91       	pop	r16
     550:	18 95       	reti

00000552 <__vector_33>:

#ifndef NO_TX1_INTERRUPT

	ISR(UDRE1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     552:	0f 93       	push	r16
     554:	0f b7       	in	r16, 0x3f	; 63
     556:	ef 93       	push	r30
     558:	ff 93       	push	r31
     55a:	e0 91 32 03 	lds	r30, 0x0332	; 0x800332 <tx1_Tail>
     55e:	f0 91 34 03 	lds	r31, 0x0334	; 0x800334 <tx1_Head>
     562:	e3 95       	inc	r30
     564:	ef 71       	andi	r30, 0x1F	; 31
     566:	ef 13       	cpse	r30, r31
     568:	05 c0       	rjmp	.+10     	; 0x574 <USART1_TX_CONTINUE>
     56a:	f0 91 c9 00 	lds	r31, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     56e:	ff 7d       	andi	r31, 0xDF	; 223
     570:	f0 93 c9 00 	sts	0x00C9, r31	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>

00000574 <USART1_TX_CONTINUE>:
     574:	e0 93 32 03 	sts	0x0332, r30	; 0x800332 <tx1_Tail>
     578:	f0 e0       	ldi	r31, 0x00	; 0
     57a:	e0 51       	subi	r30, 0x10	; 16
     57c:	fd 4f       	sbci	r31, 0xFD	; 253
     57e:	e0 81       	ld	r30, Z
     580:	e0 93 ce 00 	sts	0x00CE, r30	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>

00000584 <USART1_TX_EXIT>:
     584:	ff 91       	pop	r31
     586:	ef 91       	pop	r30
     588:	0f bf       	out	0x3f, r16	; 63
     58a:	0f 91       	pop	r16
     58c:	18 95       	reti

0000058e <__vector_32>:

#ifndef NO_RX1_INTERRUPT
	
	ISR(RX1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     58e:	0f 93       	push	r16
     590:	0f b7       	in	r16, 0x3f	; 63
     592:	9f 93       	push	r25
     594:	90 91 ce 00 	lds	r25, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     598:	ef 93       	push	r30
     59a:	ff 93       	push	r31
     59c:	e0 91 33 03 	lds	r30, 0x0333	; 0x800333 <rx1_Head>
     5a0:	f0 91 ed 02 	lds	r31, 0x02ED	; 0x8002ed <rx1_Tail>
     5a4:	e3 95       	inc	r30
     5a6:	ef 71       	andi	r30, 0x1F	; 31
     5a8:	fe 17       	cp	r31, r30
     5aa:	31 f0       	breq	.+12     	; 0x5b8 <USART1_RX_EXIT>
     5ac:	e0 93 33 03 	sts	0x0333, r30	; 0x800333 <rx1_Head>
     5b0:	f0 e0       	ldi	r31, 0x00	; 0
     5b2:	ef 5e       	subi	r30, 0xEF	; 239
     5b4:	fc 4f       	sbci	r31, 0xFC	; 252
     5b6:	90 83       	st	Z, r25

000005b8 <USART1_RX_EXIT>:
     5b8:	ff 91       	pop	r31
     5ba:	ef 91       	pop	r30
     5bc:	9f 91       	pop	r25
     5be:	0f bf       	out	0x3f, r16	; 63
     5c0:	0f 91       	pop	r16
     5c2:	18 95       	reti

000005c4 <timer1_init_ts>:

//for speed
static uint16_t u16_speed_count = 0;

void timer1_init_ts(){
	TCCR1B |= (1<<CS10)|(1<<CS12); // timer 1 prescaler set CLK/1024
     5c4:	e1 e8       	ldi	r30, 0x81	; 129
     5c6:	f0 e0       	ldi	r31, 0x00	; 0
     5c8:	80 81       	ld	r24, Z
     5ca:	85 60       	ori	r24, 0x05	; 5
     5cc:	80 83       	st	Z, r24
	//TCCR1B |= (1<<CS10)|(1<<CS11); // timer 1 prescaler set CLK/64
	TCCR1B |= (1<<WGM12); //CTC
     5ce:	80 81       	ld	r24, Z
     5d0:	88 60       	ori	r24, 0x08	; 8
     5d2:	80 83       	st	Z, r24
	TCNT1 = 0; //reset timer value
     5d4:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     5d8:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	TIMSK1 |= (1<<OCIE1A); //enable interrupt
     5dc:	ef e6       	ldi	r30, 0x6F	; 111
     5de:	f0 e0       	ldi	r31, 0x00	; 0
     5e0:	80 81       	ld	r24, Z
     5e2:	82 60       	ori	r24, 0x02	; 2
     5e4:	80 83       	st	Z, r24
	OCR1A = 125 - 1; //compare value //every 1ms nope
     5e6:	8c e7       	ldi	r24, 0x7C	; 124
     5e8:	90 e0       	ldi	r25, 0x00	; 0
     5ea:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     5ee:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     5f2:	08 95       	ret

000005f4 <timer0_init_ts>:
}

void timer0_init_ts(){ 
	TCCR0A |= (1<<CS10)|(1<<CS11); // timer 0 prescaler set CLK/8
     5f4:	84 b5       	in	r24, 0x24	; 36
     5f6:	83 60       	ori	r24, 0x03	; 3
     5f8:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM01); //CTC
     5fa:	84 b5       	in	r24, 0x24	; 36
     5fc:	88 60       	ori	r24, 0x08	; 8
     5fe:	84 bd       	out	0x24, r24	; 36
	TCNT0 = 0; //reset timer value
     600:	16 bc       	out	0x26, r1	; 38
	TIMSK0 |= (1<<OCIE0A); //enable interrupt
     602:	ee e6       	ldi	r30, 0x6E	; 110
     604:	f0 e0       	ldi	r31, 0x00	; 0
     606:	80 81       	ld	r24, Z
     608:	82 60       	ori	r24, 0x02	; 2
     60a:	80 83       	st	Z, r24
	OCR0A = 79; //compare value 79
     60c:	8f e4       	ldi	r24, 0x4F	; 79
     60e:	87 bd       	out	0x27, r24	; 39
     610:	08 95       	ret

00000612 <handle_can>:
	.motor_status = IDLE,
	.Direction = FORWARD,
};


void handle_can(ModuleValues_t *vals, CanMessage_t *rx){
     612:	0f 93       	push	r16
     614:	1f 93       	push	r17
     616:	cf 93       	push	r28
     618:	df 93       	push	r29
     61a:	8c 01       	movw	r16, r24
     61c:	eb 01       	movw	r28, r22
	if (can_read_message_if_new(rx)){
     61e:	cb 01       	movw	r24, r22
     620:	c5 d4       	rcall	.+2442   	; 0xfac <can_read_message_if_new>
     622:	88 23       	and	r24, r24
     624:	31 f1       	breq	.+76     	; 0x672 <handle_can+0x60>
		switch (rx->id){
     626:	88 81       	ld	r24, Y
     628:	99 81       	ldd	r25, Y+1	; 0x01
     62a:	80 31       	cpi	r24, 0x10	; 16
     62c:	21 e0       	ldi	r18, 0x01	; 1
     62e:	92 07       	cpc	r25, r18
     630:	21 f0       	breq	.+8      	; 0x63a <handle_can+0x28>
     632:	80 33       	cpi	r24, 0x30	; 48
     634:	92 40       	sbci	r25, 0x02	; 2
     636:	91 f0       	breq	.+36     	; 0x65c <handle_can+0x4a>
     638:	1c c0       	rjmp	.+56     	; 0x672 <handle_can+0x60>
			case BRAKE_CAN_ID:
				if (vals->Direction == FORWARD)
     63a:	f8 01       	movw	r30, r16
     63c:	80 89       	ldd	r24, Z+16	; 0x10
     63e:	81 11       	cpse	r24, r1
     640:	03 c0       	rjmp	.+6      	; 0x648 <handle_can+0x36>
				{
					vals->motor_status = FW_BRAKE;
     642:	82 e0       	ldi	r24, 0x02	; 2
     644:	87 87       	std	Z+15, r24	; 0x0f
     646:	03 c0       	rjmp	.+6      	; 0x64e <handle_can+0x3c>
				} else {
					vals->motor_status = BW_BRAKE;
     648:	84 e0       	ldi	r24, 0x04	; 4
     64a:	f8 01       	movw	r30, r16
     64c:	87 87       	std	Z+15, r24	; 0x0f
				}
				u8_watchdog = WATCHDOG_RELOAD_VALUE ;
     64e:	80 e2       	ldi	r24, 0x20	; 32
     650:	9e e4       	ldi	r25, 0x4E	; 78
     652:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <u8_watchdog+0x1>
     656:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_watchdog>
				break;
     65a:	0b c0       	rjmp	.+22     	; 0x672 <handle_can+0x60>
				
			case FORWARD_CAN_ID:
				vals->u8_throttle_cmd = rx->data.u8[3];
     65c:	8e 81       	ldd	r24, Y+6	; 0x06
     65e:	f8 01       	movw	r30, r16
     660:	86 87       	std	Z+14, r24	; 0x0e
				vals->motor_status = FW_ACCEL;
     662:	81 e0       	ldi	r24, 0x01	; 1
     664:	87 87       	std	Z+15, r24	; 0x0f
				u8_watchdog = WATCHDOG_RELOAD_VALUE ;
     666:	80 e2       	ldi	r24, 0x20	; 32
     668:	9e e4       	ldi	r25, 0x4E	; 78
     66a:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <u8_watchdog+0x1>
     66e:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_watchdog>
				vals->rpm = rx->data.u16[ENCODER_CHANNEL];
				break;
				*/
		}
	}
}
     672:	df 91       	pop	r29
     674:	cf 91       	pop	r28
     676:	1f 91       	pop	r17
     678:	0f 91       	pop	r16
     67a:	08 95       	ret

0000067c <handle_motor_status_can_msg>:

void handle_motor_status_can_msg(uint8_t *send, ModuleValues_t *vals){
     67c:	ef 92       	push	r14
     67e:	ff 92       	push	r15
     680:	0f 93       	push	r16
     682:	1f 93       	push	r17
     684:	cf 93       	push	r28
     686:	df 93       	push	r29
	if(*send){
     688:	fc 01       	movw	r30, r24
     68a:	20 81       	ld	r18, Z
     68c:	22 23       	and	r18, r18
     68e:	19 f1       	breq	.+70     	; 0x6d6 <handle_motor_status_can_msg+0x5a>
     690:	eb 01       	movw	r28, r22
     692:	8c 01       	movw	r16, r24
		txFrame.data.u8[0] = vals->motor_status;
     694:	0f 2e       	mov	r0, r31
     696:	f0 e9       	ldi	r31, 0x90	; 144
     698:	ef 2e       	mov	r14, r31
     69a:	f3 e0       	ldi	r31, 0x03	; 3
     69c:	ff 2e       	mov	r15, r31
     69e:	f0 2d       	mov	r31, r0
     6a0:	8f 85       	ldd	r24, Y+15	; 0x0f
     6a2:	f7 01       	movw	r30, r14
     6a4:	83 83       	std	Z+3, r24	; 0x03
		txFrame.data.u8[1] = vals->u8_throttle_cmd;
     6a6:	8e 85       	ldd	r24, Y+14	; 0x0e
     6a8:	84 83       	std	Z+4, r24	; 0x04
		txFrame.data.u16[1] = (uint16_t)(vals->f32_motor_current);
     6aa:	68 81       	ld	r22, Y
     6ac:	79 81       	ldd	r23, Y+1	; 0x01
     6ae:	8a 81       	ldd	r24, Y+2	; 0x02
     6b0:	9b 81       	ldd	r25, Y+3	; 0x03
     6b2:	d4 d6       	rcall	.+3496   	; 0x145c <__fixunssfsi>
     6b4:	f7 01       	movw	r30, r14
     6b6:	76 83       	std	Z+6, r23	; 0x06
     6b8:	65 83       	std	Z+5, r22	; 0x05
		txFrame.data.u16[2] = OCR3B ;
     6ba:	80 91 9a 00 	lds	r24, 0x009A	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
     6be:	90 91 9b 00 	lds	r25, 0x009B	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     6c2:	90 87       	std	Z+8, r25	; 0x08
     6c4:	87 83       	std	Z+7, r24	; 0x07
		txFrame.data.u16[3] = vals->u8_car_speed;
     6c6:	8d 85       	ldd	r24, Y+13	; 0x0d
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	92 87       	std	Z+10, r25	; 0x0a
		
		can_send_message(&txFrame);
     6cc:	81 87       	std	Z+9, r24	; 0x09
     6ce:	c7 01       	movw	r24, r14
		*send = 0;
     6d0:	b0 d4       	rcall	.+2400   	; 0x1032 <can_send_message>
     6d2:	f8 01       	movw	r30, r16
	}
}
     6d4:	10 82       	st	Z, r1
     6d6:	df 91       	pop	r29
     6d8:	cf 91       	pop	r28
     6da:	1f 91       	pop	r17
     6dc:	0f 91       	pop	r16
     6de:	ff 90       	pop	r15
     6e0:	ef 90       	pop	r14
     6e2:	08 95       	ret

000006e4 <main>:

int main(void)	
{
     6e4:	cf 93       	push	r28
     6e6:	df 93       	push	r29
     6e8:	00 d0       	rcall	.+0      	; 0x6ea <main+0x6>
     6ea:	cd b7       	in	r28, 0x3d	; 61
     6ec:	de b7       	in	r29, 0x3e	; 62
	cli();
     6ee:	f8 94       	cli
	pid_init(&Current, 0.1, 0.05, 0, 0);
     6f0:	81 2c       	mov	r8, r1
     6f2:	91 2c       	mov	r9, r1
     6f4:	54 01       	movw	r10, r8
     6f6:	75 01       	movw	r14, r10
     6f8:	64 01       	movw	r12, r8
     6fa:	0d ec       	ldi	r16, 0xCD	; 205
     6fc:	1c ec       	ldi	r17, 0xCC	; 204
     6fe:	2c e4       	ldi	r18, 0x4C	; 76
     700:	3d e3       	ldi	r19, 0x3D	; 61
     702:	4d ec       	ldi	r20, 0xCD	; 205
     704:	5c ec       	ldi	r21, 0xCC	; 204
     706:	6c ec       	ldi	r22, 0xCC	; 204
     708:	7d e3       	ldi	r23, 0x3D	; 61
     70a:	88 e7       	ldi	r24, 0x78	; 120
     70c:	93 e0       	ldi	r25, 0x03	; 3
	pwm_init();
     70e:	dc d1       	rcall	.+952    	; 0xac8 <pid_init>
     710:	0e d5       	rcall	.+2588   	; 0x112e <pwm_init>
	can_init(0,0);
     712:	60 e0       	ldi	r22, 0x00	; 0
     714:	70 e0       	ldi	r23, 0x00	; 0
	timer1_init_ts();
     716:	80 e0       	ldi	r24, 0x00	; 0
	timer0_init_ts();
     718:	90 e0       	ldi	r25, 0x00	; 0
     71a:	f3 d3       	rcall	.+2022   	; 0xf02 <can_init>
	speed_init();
     71c:	53 df       	rcall	.-346    	; 0x5c4 <timer1_init_ts>
     71e:	6a df       	rcall	.-300    	; 0x5f4 <timer0_init_ts>
	spi_init(DIV_2); // init of SPI for external ADC device
     720:	b7 dd       	rcall	.-1170   	; 0x290 <speed_init>
     722:	84 e0       	ldi	r24, 0x04	; 4
     724:	54 d5       	rcall	.+2728   	; 0x11ce <spi_init>
	{
	#ifdef USART0_RS485_MODE
		RS485_CONTROL0_DDR |= (1<<RS485_CONTROL0_IONUM); // default pin state is low
	#endif
		
		UBRR0L_REGISTER = (uint8_t) ubrr_value;
     726:	10 92 c4 00 	sts	0x00C4, r1	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
		
	#ifdef USART_SKIP_UBRRH_IF_ZERO
		if(__builtin_constant_p(ubrr_value))
			if(((ubrr_value>>8) != 0)) // requires -Os flag - do not use in non-inline functions
	#endif
			UBRR0H_REGISTER = (ubrr_value>>8);
     72a:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
		#endif
	#elif defined(USART0_MPCM_MODE)
		UCSR0A_REGISTER |= (1<<MPCM0_BIT);
	#endif
		
		UCSR0B_REGISTER = USART0_CONFIG_B;
     72e:	88 e9       	ldi	r24, 0x98	; 152
     730:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	
	//uart_set_FrameFormat(USART_8BIT_DATA|USART_1STOP_BIT|USART_NO_PARITY|USART_ASYNC_MODE); // default settings
	uart_init(BAUD_CALC(500000)); // 8n1 transmission is set as default
	stdout = &uart0_io; // attach uart stream to stdout & stdin
     734:	eb e9       	ldi	r30, 0x9B	; 155
     736:	f3 e0       	ldi	r31, 0x03	; 3
     738:	84 e0       	ldi	r24, 0x04	; 4
     73a:	91 e0       	ldi	r25, 0x01	; 1
	stdin = &uart0_io; // uart0_in and uart0_out are only available if NO_USART_RX or NO_USART_TX is defined
     73c:	93 83       	std	Z+3, r25	; 0x03
     73e:	82 83       	std	Z+2, r24	; 0x02
		u16_data_received=uart_getint();
		uart_flush();
	}
	*/
	
	rgbled_init();
     740:	91 83       	std	Z+1, r25	; 0x01
     742:	80 83       	st	Z, r24
	drivers_init();
     744:	39 d5       	rcall	.+2674   	; 0x11b8 <rgbled_init>
     746:	9c dd       	rcall	.-1224   	; 0x280 <drivers_init>
	txFrame.id = MOTOR_CAN_ID;
     748:	e0 e9       	ldi	r30, 0x90	; 144
     74a:	f3 e0       	ldi	r31, 0x03	; 3
     74c:	80 e5       	ldi	r24, 0x50	; 80
     74e:	94 e0       	ldi	r25, 0x04	; 4
     750:	91 83       	std	Z+1, r25	; 0x01
	txFrame.length = 8;
     752:	80 83       	st	Z, r24
     754:	88 e0       	ldi	r24, 0x08	; 8
	
	sei();
     756:	82 83       	std	Z+2, r24	; 0x02
	
	rgbled_turn_on(LED_BLUE);
     758:	78 94       	sei
     75a:	80 e8       	ldi	r24, 0x80	; 128
     75c:	33 d5       	rcall	.+2662   	; 0x11c4 <rgbled_turn_on>
			volatile uint16_t u16_data_received=uart_getint(); //in Amps. if >10, braking, else accelerating. eg : 12 -> brake 2 amps; 2 -> accel 2 amps
			uart_flush();
			if (u16_data_received >10 && u16_data_received <= 20)
			{
				ComValues.u8_throttle_cmd = u16_data_received-10 ;
				ComValues.motor_status = FW_BRAKE ;
     75e:	68 94       	set
     760:	ee 24       	eor	r14, r14
			}
			if (u16_data_received>0 && u16_data_received <= 10)
			{
				ComValues.u8_throttle_cmd = u16_data_received ;
				ComValues.motor_status = FW_ACCEL;
     762:	e1 f8       	bld	r14, 1
     764:	ff 24       	eor	r15, r15
				u8_watchdog = WATCHDOG_RELOAD_VALUE;
     766:	f3 94       	inc	r15
	
	rgbled_turn_on(LED_BLUE);
	
    while (1){
		
		handle_motor_status_can_msg(&send_can, &ComValues);
     768:	00 e2       	ldi	r16, 0x20	; 32
     76a:	1e e4       	ldi	r17, 0x4E	; 78
     76c:	6d e1       	ldi	r22, 0x1D	; 29
     76e:	71 e0       	ldi	r23, 0x01	; 1
     770:	86 e3       	ldi	r24, 0x36	; 54
		handle_can(&ComValues, &rxFrame);
     772:	91 e0       	ldi	r25, 0x01	; 1
     774:	83 df       	rcall	.-250    	; 0x67c <handle_motor_status_can_msg>
     776:	6d e6       	ldi	r22, 0x6D	; 109
     778:	73 e0       	ldi	r23, 0x03	; 3
     77a:	8d e1       	ldi	r24, 0x1D	; 29
	
		//sends motor current and current cmd through USB
		uart_putint(u8_watchdog);
     77c:	91 e0       	ldi	r25, 0x01	; 1
     77e:	49 df       	rcall	.-366    	; 0x612 <handle_can>
     780:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_watchdog>
		//uart_putint((uint16_t)(ComValues.f32_motor_current*1000));
		//uart_puts(",");
		//uart_putint(ComValues.u8_throttle_cmd*1000);
		//uart_puts(",");
		//uart_putint((uint16_t)((float)OCR3A/ICR3*1000));
		uart_puts("\r\n");
     784:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <u8_watchdog+0x1>
     788:	b5 dd       	rcall	.-1174   	; 0x2f4 <uart0_putint>
		int16_t uart0_getData(void); // reads single byte from a buffer // returns negative value if buffer is empty (upper byte is non zero)
		uint8_t uart0_LoadData(uint8_t *data); // reads single byte from a buffer and loads it into *data byte
		// in case of empty buffers returned flag is set to BUFFER_EMPTY - NULL
		
		extern volatile uint8_t rx0_Head, rx0_Tail;
		inline uint8_t uart0_AvailableBytes(void) { return (rx0_Head - rx0_Tail) & RX0_BUFFER_MASK; }
     78a:	84 e1       	ldi	r24, 0x14	; 20
     78c:	91 e0       	ldi	r25, 0x01	; 1
     78e:	a3 dd       	rcall	.-1210   	; 0x2d6 <uart0_putstr>
     790:	80 91 31 03 	lds	r24, 0x0331	; 0x800331 <rx0_Head>
		
		//receiving throttle cmd through USB
		if(uart_AvailableBytes()!=0){
     794:	90 91 ef 02 	lds	r25, 0x02EF	; 0x8002ef <rx0_Tail>
			volatile uint16_t u16_data_received=uart_getint(); //in Amps. if >10, braking, else accelerating. eg : 12 -> brake 2 amps; 2 -> accel 2 amps
     798:	89 1b       	sub	r24, r25
     79a:	8f 71       	andi	r24, 0x1F	; 31
     79c:	39 f3       	breq	.-50     	; 0x76c <main+0x88>
     79e:	41 de       	rcall	.-894    	; 0x422 <uart0_getint>
			uart_flush();
     7a0:	9a 83       	std	Y+2, r25	; 0x02
     7a2:	89 83       	std	Y+1, r24	; 0x01
			if (u16_data_received >10 && u16_data_received <= 20)
     7a4:	c3 dd       	rcall	.-1146   	; 0x32c <uart0_flush>
     7a6:	89 81       	ldd	r24, Y+1	; 0x01
     7a8:	9a 81       	ldd	r25, Y+2	; 0x02
     7aa:	0b 97       	sbiw	r24, 0x0b	; 11
     7ac:	58 f0       	brcs	.+22     	; 0x7c4 <main+0xe0>
     7ae:	89 81       	ldd	r24, Y+1	; 0x01
     7b0:	9a 81       	ldd	r25, Y+2	; 0x02
     7b2:	45 97       	sbiw	r24, 0x15	; 21
			{
				ComValues.u8_throttle_cmd = u16_data_received-10 ;
     7b4:	38 f4       	brcc	.+14     	; 0x7c4 <main+0xe0>
     7b6:	89 81       	ldd	r24, Y+1	; 0x01
     7b8:	9a 81       	ldd	r25, Y+2	; 0x02
     7ba:	ed e1       	ldi	r30, 0x1D	; 29
     7bc:	f1 e0       	ldi	r31, 0x01	; 1
     7be:	8a 50       	subi	r24, 0x0A	; 10
				ComValues.motor_status = FW_BRAKE ;
     7c0:	86 87       	std	Z+14, r24	; 0x0e
			}
			if (u16_data_received>0 && u16_data_received <= 10)
     7c2:	e7 86       	std	Z+15, r14	; 0x0f
     7c4:	89 81       	ldd	r24, Y+1	; 0x01
     7c6:	9a 81       	ldd	r25, Y+2	; 0x02
     7c8:	89 2b       	or	r24, r25
     7ca:	71 f0       	breq	.+28     	; 0x7e8 <main+0x104>
     7cc:	89 81       	ldd	r24, Y+1	; 0x01
     7ce:	9a 81       	ldd	r25, Y+2	; 0x02
     7d0:	0b 97       	sbiw	r24, 0x0b	; 11
			{
				ComValues.u8_throttle_cmd = u16_data_received ;
     7d2:	50 f4       	brcc	.+20     	; 0x7e8 <main+0x104>
     7d4:	89 81       	ldd	r24, Y+1	; 0x01
     7d6:	9a 81       	ldd	r25, Y+2	; 0x02
     7d8:	ed e1       	ldi	r30, 0x1D	; 29
     7da:	f1 e0       	ldi	r31, 0x01	; 1
				ComValues.motor_status = FW_ACCEL;
     7dc:	86 87       	std	Z+14, r24	; 0x0e
				u8_watchdog = WATCHDOG_RELOAD_VALUE;
     7de:	f7 86       	std	Z+15, r15	; 0x0f
     7e0:	10 93 13 01 	sts	0x0113, r17	; 0x800113 <u8_watchdog+0x1>
     7e4:	00 93 12 01 	sts	0x0112, r16	; 0x800112 <u8_watchdog>
			}
			if (u16_data_received == 0)
     7e8:	89 81       	ldd	r24, Y+1	; 0x01
     7ea:	9a 81       	ldd	r25, Y+2	; 0x02
     7ec:	89 2b       	or	r24, r25
     7ee:	09 f0       	breq	.+2      	; 0x7f2 <main+0x10e>
			{
				ComValues.u8_throttle_cmd = u16_data_received ;
     7f0:	bd cf       	rjmp	.-134    	; 0x76c <main+0x88>
     7f2:	89 81       	ldd	r24, Y+1	; 0x01
     7f4:	9a 81       	ldd	r25, Y+2	; 0x02
     7f6:	ed e1       	ldi	r30, 0x1D	; 29
     7f8:	f1 e0       	ldi	r31, 0x01	; 1
				ComValues.motor_status = IDLE;
     7fa:	86 87       	std	Z+14, r24	; 0x0e
				u8_watchdog = 0;
     7fc:	17 86       	std	Z+15, r1	; 0x0f
     7fe:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <u8_watchdog+0x1>
     802:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <u8_watchdog>
     806:	b2 cf       	rjmp	.-156    	; 0x76c <main+0x88>

00000808 <__vector_16>:
		}	
	}
}


ISR(TIMER0_COMP_vect){ // every ~650s
     808:	1f 92       	push	r1
     80a:	0f 92       	push	r0
     80c:	0f b6       	in	r0, 0x3f	; 63
     80e:	0f 92       	push	r0
     810:	11 24       	eor	r1, r1
     812:	0b b6       	in	r0, 0x3b	; 59
     814:	0f 92       	push	r0
     816:	cf 92       	push	r12
     818:	df 92       	push	r13
     81a:	ef 92       	push	r14
     81c:	ff 92       	push	r15
     81e:	0f 93       	push	r16
     820:	2f 93       	push	r18
     822:	3f 93       	push	r19
     824:	4f 93       	push	r20
     826:	5f 93       	push	r21
     828:	6f 93       	push	r22
     82a:	7f 93       	push	r23
     82c:	8f 93       	push	r24
     82e:	9f 93       	push	r25
     830:	af 93       	push	r26
     832:	bf 93       	push	r27
     834:	ef 93       	push	r30
     836:	ff 93       	push	r31
	{
		drivers(1); //drivers turn on
		controller(-ComValues.u8_throttle_cmd, ComValues.f32_motor_current);
	}
	*/
	if (/*ComValues.motor_status == BW_BRAKE || */ComValues.motor_status == FW_ACCEL)
     838:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <ComValues+0xf>
     83c:	81 30       	cpi	r24, 0x01	; 1
	{
		drivers(1); //drivers turn on
     83e:	81 f4       	brne	.+32     	; 0x860 <__vector_16+0x58>
		controller(ComValues.u8_throttle_cmd, ComValues.f32_motor_current, 0);
     840:	21 dd       	rcall	.-1470   	; 0x284 <drivers>
     842:	ed e1       	ldi	r30, 0x1D	; 29
     844:	f1 e0       	ldi	r31, 0x01	; 1
     846:	c0 80       	ld	r12, Z
     848:	d1 80       	ldd	r13, Z+1	; 0x01
     84a:	e2 80       	ldd	r14, Z+2	; 0x02
     84c:	f3 80       	ldd	r15, Z+3	; 0x03
     84e:	66 85       	ldd	r22, Z+14	; 0x0e
     850:	70 e0       	ldi	r23, 0x00	; 0
     852:	80 e0       	ldi	r24, 0x00	; 0
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	2e d6       	rcall	.+3164   	; 0x14b4 <__floatunsisf>
     858:	00 e0       	ldi	r16, 0x00	; 0
     85a:	a7 01       	movw	r20, r14
     85c:	96 01       	movw	r18, r12
	}
	if (ComValues.motor_status == IDLE)
     85e:	41 dc       	rcall	.-1918   	; 0xe2 <controller>
     860:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <ComValues+0xf>
     864:	81 11       	cpse	r24, r1
	{
		controller(0.0, ComValues.f32_motor_current,1);
     866:	0f c0       	rjmp	.+30     	; 0x886 <__vector_16+0x7e>
     868:	20 91 1d 01 	lds	r18, 0x011D	; 0x80011d <ComValues>
     86c:	30 91 1e 01 	lds	r19, 0x011E	; 0x80011e <ComValues+0x1>
     870:	40 91 1f 01 	lds	r20, 0x011F	; 0x80011f <ComValues+0x2>
     874:	50 91 20 01 	lds	r21, 0x0120	; 0x800120 <ComValues+0x3>
     878:	01 e0       	ldi	r16, 0x01	; 1
     87a:	60 e0       	ldi	r22, 0x00	; 0
     87c:	70 e0       	ldi	r23, 0x00	; 0
		drivers(0);//drivers shutdown
     87e:	cb 01       	movw	r24, r22
     880:	30 dc       	rcall	.-1952   	; 0xe2 <controller>
     882:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	
	//handle_speed_sensor(&ComValues.u8_car_speed, &u16_speed_count, 100);
}
     884:	ff dc       	rcall	.-1538   	; 0x284 <drivers>
     886:	ff 91       	pop	r31
     888:	ef 91       	pop	r30
     88a:	bf 91       	pop	r27
     88c:	af 91       	pop	r26
     88e:	9f 91       	pop	r25
     890:	8f 91       	pop	r24
     892:	7f 91       	pop	r23
     894:	6f 91       	pop	r22
     896:	5f 91       	pop	r21
     898:	4f 91       	pop	r20
     89a:	3f 91       	pop	r19
     89c:	2f 91       	pop	r18
     89e:	0f 91       	pop	r16
     8a0:	ff 90       	pop	r15
     8a2:	ef 90       	pop	r14
     8a4:	df 90       	pop	r13
     8a6:	cf 90       	pop	r12
     8a8:	0f 90       	pop	r0
     8aa:	0b be       	out	0x3b, r0	; 59
     8ac:	0f 90       	pop	r0
     8ae:	0f be       	out	0x3f, r0	; 63
     8b0:	0f 90       	pop	r0
     8b2:	1f 90       	pop	r1
     8b4:	18 95       	reti

000008b6 <__vector_12>:
*	CH2 : Battery voltage
*	CH4 : Motor temperature
*/


ISR(TIMER1_COMPA_vect){// every ?ms
     8b6:	1f 92       	push	r1
     8b8:	0f 92       	push	r0
     8ba:	0f b6       	in	r0, 0x3f	; 63
     8bc:	0f 92       	push	r0
     8be:	11 24       	eor	r1, r1
     8c0:	0b b6       	in	r0, 0x3b	; 59
     8c2:	0f 92       	push	r0
     8c4:	2f 93       	push	r18
     8c6:	3f 93       	push	r19
     8c8:	4f 93       	push	r20
     8ca:	5f 93       	push	r21
     8cc:	6f 93       	push	r22
     8ce:	7f 93       	push	r23
     8d0:	8f 93       	push	r24
     8d2:	9f 93       	push	r25
     8d4:	af 93       	push	r26
     8d6:	bf 93       	push	r27
     8d8:	ef 93       	push	r30
     8da:	ff 93       	push	r31

if (u8_watchdog == 0)
     8dc:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_watchdog>
     8e0:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <u8_watchdog+0x1>
     8e4:	00 97       	sbiw	r24, 0x00	; 0
     8e6:	39 f4       	brne	.+14     	; 0x8f6 <__vector_12+0x40>
{
	//ComValues.u8_throttle_cmd = 0 ;
	//TODO
	//send CAN to demand motor disengage
	//drivers disable
	u8_watchdog = WATCHDOG_RELOAD_VALUE;
     8e8:	80 e2       	ldi	r24, 0x20	; 32
     8ea:	9e e4       	ldi	r25, 0x4E	; 78
     8ec:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <u8_watchdog+0x1>
     8f0:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_watchdog>
     8f4:	05 c0       	rjmp	.+10     	; 0x900 <__vector_12+0x4a>
	
	} else {
	u8_watchdog -- ;
     8f6:	01 97       	sbiw	r24, 0x01	; 1
     8f8:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <u8_watchdog+0x1>
     8fc:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_watchdog>
}
	if (u8_SPI_count == 4)
     900:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     904:	84 30       	cpi	r24, 0x04	; 4
     906:	e1 f4       	brne	.+56     	; 0x940 <__vector_12+0x8a>
	{
		//motor temp
		Set_ADC_Channel_ext(4, u8_txBuffer);
     908:	63 e3       	ldi	r22, 0x33	; 51
     90a:	71 e0       	ldi	r23, 0x01	; 1
     90c:	d3 d1       	rcall	.+934    	; 0xcb4 <Set_ADC_Channel_ext>
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     90e:	21 e0       	ldi	r18, 0x01	; 1
     910:	43 e0       	ldi	r20, 0x03	; 3
     912:	50 e0       	ldi	r21, 0x00	; 0
     914:	60 e3       	ldi	r22, 0x30	; 48
     916:	71 e0       	ldi	r23, 0x01	; 1
     918:	83 e3       	ldi	r24, 0x33	; 51
     91a:	91 e0       	ldi	r25, 0x01	; 1
     91c:	69 d4       	rcall	.+2258   	; 0x11f0 <spi_trancieve>
		u8_rxBuffer[1]&= ~(0b111<<5);
     91e:	e0 e3       	ldi	r30, 0x30	; 48
     920:	f1 e0       	ldi	r31, 0x01	; 1
     922:	81 81       	ldd	r24, Z+1	; 0x01
     924:	8f 71       	andi	r24, 0x1F	; 31
     926:	81 83       	std	Z+1, r24	; 0x01
		u16_ADC4_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	98 2f       	mov	r25, r24
     92c:	88 27       	eor	r24, r24
     92e:	22 81       	ldd	r18, Z+2	; 0x02
     930:	82 2b       	or	r24, r18
     932:	90 93 38 01 	sts	0x0138, r25	; 0x800138 <u16_ADC4_reg+0x1>
     936:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <u16_ADC4_reg>
		u8_SPI_count = 0 ;
     93a:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <u8_SPI_count>
     93e:	28 c0       	rjmp	.+80     	; 0x990 <__vector_12+0xda>
	}
	
	if (u8_SPI_count == 3)
     940:	83 30       	cpi	r24, 0x03	; 3
     942:	21 f4       	brne	.+8      	; 0x94c <__vector_12+0x96>
	{
		u8_SPI_count ++ ;
     944:	84 e0       	ldi	r24, 0x04	; 4
     946:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
     94a:	44 c0       	rjmp	.+136    	; 0x9d4 <__vector_12+0x11e>
	}
	
	if (u8_SPI_count == 2)
     94c:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     950:	82 30       	cpi	r24, 0x02	; 2
	{
		//batt volt
		Set_ADC_Channel_ext(2, u8_txBuffer);
     952:	f1 f4       	brne	.+60     	; 0x990 <__vector_12+0xda>
     954:	63 e3       	ldi	r22, 0x33	; 51
     956:	71 e0       	ldi	r23, 0x01	; 1
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     958:	ad d1       	rcall	.+858    	; 0xcb4 <Set_ADC_Channel_ext>
     95a:	21 e0       	ldi	r18, 0x01	; 1
     95c:	43 e0       	ldi	r20, 0x03	; 3
     95e:	50 e0       	ldi	r21, 0x00	; 0
     960:	60 e3       	ldi	r22, 0x30	; 48
     962:	71 e0       	ldi	r23, 0x01	; 1
     964:	83 e3       	ldi	r24, 0x33	; 51
     966:	91 e0       	ldi	r25, 0x01	; 1
		u8_rxBuffer[1]&= ~(0b111<<5);
     968:	43 d4       	rcall	.+2182   	; 0x11f0 <spi_trancieve>
     96a:	e0 e3       	ldi	r30, 0x30	; 48
     96c:	f1 e0       	ldi	r31, 0x01	; 1
     96e:	81 81       	ldd	r24, Z+1	; 0x01
     970:	8f 71       	andi	r24, 0x1F	; 31
		u16_ADC2_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     972:	81 83       	std	Z+1, r24	; 0x01
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	98 2f       	mov	r25, r24
     978:	88 27       	eor	r24, r24
     97a:	22 81       	ldd	r18, Z+2	; 0x02
     97c:	82 2b       	or	r24, r18
     97e:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <u16_ADC2_reg+0x1>
     982:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <u16_ADC2_reg>
		u8_SPI_count ++ ;
     986:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     98a:	8f 5f       	subi	r24, 0xFF	; 255
     98c:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
	}
	
	if (u8_SPI_count == 1)
     990:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
	{
		//batt current
		Set_ADC_Channel_ext(1, u8_txBuffer);
     994:	81 30       	cpi	r24, 0x01	; 1
     996:	f1 f4       	brne	.+60     	; 0x9d4 <__vector_12+0x11e>
     998:	63 e3       	ldi	r22, 0x33	; 51
     99a:	71 e0       	ldi	r23, 0x01	; 1
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     99c:	8b d1       	rcall	.+790    	; 0xcb4 <Set_ADC_Channel_ext>
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	43 e0       	ldi	r20, 0x03	; 3
     9a2:	50 e0       	ldi	r21, 0x00	; 0
     9a4:	60 e3       	ldi	r22, 0x30	; 48
     9a6:	71 e0       	ldi	r23, 0x01	; 1
     9a8:	83 e3       	ldi	r24, 0x33	; 51
     9aa:	91 e0       	ldi	r25, 0x01	; 1
		u8_rxBuffer[1]&= ~(0b111<<5);
     9ac:	21 d4       	rcall	.+2114   	; 0x11f0 <spi_trancieve>
     9ae:	e0 e3       	ldi	r30, 0x30	; 48
     9b0:	f1 e0       	ldi	r31, 0x01	; 1
     9b2:	81 81       	ldd	r24, Z+1	; 0x01
     9b4:	8f 71       	andi	r24, 0x1F	; 31
		u16_ADC1_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     9b6:	81 83       	std	Z+1, r24	; 0x01
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	98 2f       	mov	r25, r24
     9bc:	88 27       	eor	r24, r24
     9be:	22 81       	ldd	r18, Z+2	; 0x02
     9c0:	82 2b       	or	r24, r18
     9c2:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <u16_ADC1_reg+0x1>
     9c6:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <u16_ADC1_reg>
		u8_SPI_count ++ ;
     9ca:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     9ce:	8f 5f       	subi	r24, 0xFF	; 255
	}	
	
	if (u8_SPI_count == 0)
     9d0:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
     9d4:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
	{
		//motor current
		Set_ADC_Channel_ext(0, u8_txBuffer);
     9d8:	81 11       	cpse	r24, r1
     9da:	1e c0       	rjmp	.+60     	; 0xa18 <__vector_12+0x162>
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     9dc:	63 e3       	ldi	r22, 0x33	; 51
     9de:	71 e0       	ldi	r23, 0x01	; 1
     9e0:	69 d1       	rcall	.+722    	; 0xcb4 <Set_ADC_Channel_ext>
     9e2:	21 e0       	ldi	r18, 0x01	; 1
     9e4:	43 e0       	ldi	r20, 0x03	; 3
     9e6:	50 e0       	ldi	r21, 0x00	; 0
     9e8:	60 e3       	ldi	r22, 0x30	; 48
     9ea:	71 e0       	ldi	r23, 0x01	; 1
		u8_rxBuffer[1]&= ~(0b111<<5);
     9ec:	83 e3       	ldi	r24, 0x33	; 51
     9ee:	91 e0       	ldi	r25, 0x01	; 1
     9f0:	ff d3       	rcall	.+2046   	; 0x11f0 <spi_trancieve>
     9f2:	e0 e3       	ldi	r30, 0x30	; 48
     9f4:	f1 e0       	ldi	r31, 0x01	; 1
		u16_ADC0_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     9f6:	81 81       	ldd	r24, Z+1	; 0x01
     9f8:	8f 71       	andi	r24, 0x1F	; 31
     9fa:	81 83       	std	Z+1, r24	; 0x01
     9fc:	90 e0       	ldi	r25, 0x00	; 0
     9fe:	98 2f       	mov	r25, r24
     a00:	88 27       	eor	r24, r24
     a02:	22 81       	ldd	r18, Z+2	; 0x02
     a04:	82 2b       	or	r24, r18
     a06:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <u16_ADC0_reg+0x1>
		u8_SPI_count ++ ;
     a0a:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <u16_ADC0_reg>
     a0e:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
	}
	
	////////////////////INTERPRETATION OF RECEIVED ADC VALUES//////////////
	handle_current_sensor(&ComValues.f32_motor_current, u16_ADC0_reg);
     a12:	8f 5f       	subi	r24, 0xFF	; 255
     a14:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
     a18:	60 91 3d 01 	lds	r22, 0x013D	; 0x80013d <u16_ADC0_reg>
     a1c:	70 91 3e 01 	lds	r23, 0x013E	; 0x80013e <u16_ADC0_reg+0x1>
	handle_current_sensor(&ComValues.f32_batt_current, u16_ADC1_reg);
     a20:	8d e1       	ldi	r24, 0x1D	; 29
     a22:	91 e0       	ldi	r25, 0x01	; 1
     a24:	7d d0       	rcall	.+250    	; 0xb20 <handle_current_sensor>
     a26:	60 91 3b 01 	lds	r22, 0x013B	; 0x80013b <u16_ADC1_reg>
     a2a:	70 91 3c 01 	lds	r23, 0x013C	; 0x80013c <u16_ADC1_reg+0x1>
	ComValues.f32_batt_volt = (float)u16_ADC2_reg/50.9 -1; // *5/4096 (12bit ADC with Vref = 5V) *0.1 (divider bridge 50V -> 5V) *1.61 - 1 (trimming)
     a2e:	81 e2       	ldi	r24, 0x21	; 33
     a30:	91 e0       	ldi	r25, 0x01	; 1
     a32:	76 d0       	rcall	.+236    	; 0xb20 <handle_current_sensor>
     a34:	60 91 39 01 	lds	r22, 0x0139	; 0x800139 <u16_ADC2_reg>
     a38:	70 91 3a 01 	lds	r23, 0x013A	; 0x80013a <u16_ADC2_reg+0x1>
     a3c:	80 e0       	ldi	r24, 0x00	; 0
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	39 d5       	rcall	.+2674   	; 0x14b4 <__floatunsisf>
     a42:	2a e9       	ldi	r18, 0x9A	; 154
     a44:	39 e9       	ldi	r19, 0x99	; 153
     a46:	4b e4       	ldi	r20, 0x4B	; 75
     a48:	52 e4       	ldi	r21, 0x42	; 66
     a4a:	9b d4       	rcall	.+2358   	; 0x1382 <__divsf3>
     a4c:	20 e0       	ldi	r18, 0x00	; 0
     a4e:	30 e0       	ldi	r19, 0x00	; 0
     a50:	40 e8       	ldi	r20, 0x80	; 128
     a52:	5f e3       	ldi	r21, 0x3F	; 63
     a54:	2d d4       	rcall	.+2138   	; 0x12b0 <__subsf3>
     a56:	60 93 25 01 	sts	0x0125, r22	; 0x800125 <ComValues+0x8>
     a5a:	70 93 26 01 	sts	0x0126, r23	; 0x800126 <ComValues+0x9>
	handle_temp_sensor(&ComValues.u8_motor_temp, u16_ADC4_reg);
     a5e:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <ComValues+0xa>
     a62:	90 93 28 01 	sts	0x0128, r25	; 0x800128 <ComValues+0xb>
     a66:	60 91 37 01 	lds	r22, 0x0137	; 0x800137 <u16_ADC4_reg>
     a6a:	70 91 38 01 	lds	r23, 0x0138	; 0x800138 <u16_ADC4_reg+0x1>
}
     a6e:	89 e2       	ldi	r24, 0x29	; 41
     a70:	91 e0       	ldi	r25, 0x01	; 1
     a72:	9e d0       	rcall	.+316    	; 0xbb0 <handle_temp_sensor>
     a74:	ff 91       	pop	r31
     a76:	ef 91       	pop	r30
     a78:	bf 91       	pop	r27
     a7a:	af 91       	pop	r26
     a7c:	9f 91       	pop	r25
     a7e:	8f 91       	pop	r24
     a80:	7f 91       	pop	r23
     a82:	6f 91       	pop	r22
     a84:	5f 91       	pop	r21
     a86:	4f 91       	pop	r20
     a88:	3f 91       	pop	r19
     a8a:	2f 91       	pop	r18
     a8c:	0f 90       	pop	r0
     a8e:	0b be       	out	0x3b, r0	; 59
     a90:	0f 90       	pop	r0
     a92:	0f be       	out	0x3f, r0	; 63
     a94:	0f 90       	pop	r0
     a96:	1f 90       	pop	r1
     a98:	18 95       	reti

00000a9a <__vector_6>:


ISR(INT5_vect)
{
     a9a:	1f 92       	push	r1
     a9c:	0f 92       	push	r0
     a9e:	0f b6       	in	r0, 0x3f	; 63
     aa0:	0f 92       	push	r0
     aa2:	11 24       	eor	r1, r1
     aa4:	8f 93       	push	r24
     aa6:	9f 93       	push	r25
	u16_speed_count ++ ;
     aa8:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <u16_speed_count>
     aac:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <u16_speed_count+0x1>
     ab0:	01 96       	adiw	r24, 0x01	; 1
     ab2:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <u16_speed_count+0x1>
     ab6:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <u16_speed_count>
}
     aba:	9f 91       	pop	r25
     abc:	8f 91       	pop	r24
     abe:	0f 90       	pop	r0
     ac0:	0f be       	out	0x3f, r0	; 63
     ac2:	0f 90       	pop	r0
     ac4:	1f 90       	pop	r1
     ac6:	18 95       	reti

00000ac8 <pid_init>:
	output = propGain + intGain + derGain;
	//printf("Out: %d \n", output);
	return output;
}

void pid_init(Pid_t *PID, float t, float p, float i, float d){
     ac8:	8f 92       	push	r8
     aca:	9f 92       	push	r9
     acc:	af 92       	push	r10
     ace:	bf 92       	push	r11
     ad0:	cf 92       	push	r12
     ad2:	df 92       	push	r13
     ad4:	ef 92       	push	r14
     ad6:	ff 92       	push	r15
     ad8:	0f 93       	push	r16
     ada:	1f 93       	push	r17
     adc:	cf 93       	push	r28
     ade:	df 93       	push	r29
     ae0:	cd b7       	in	r28, 0x3d	; 61
     ae2:	de b7       	in	r29, 0x3e	; 62
     ae4:	fc 01       	movw	r30, r24
	PID->Kp = p;
     ae6:	04 87       	std	Z+12, r16	; 0x0c
     ae8:	15 87       	std	Z+13, r17	; 0x0d
     aea:	26 87       	std	Z+14, r18	; 0x0e
     aec:	37 87       	std	Z+15, r19	; 0x0f
	PID->Ki = i;
     aee:	c4 8a       	std	Z+20, r12	; 0x14
     af0:	d5 8a       	std	Z+21, r13	; 0x15
     af2:	e6 8a       	std	Z+22, r14	; 0x16
     af4:	f7 8a       	std	Z+23, r15	; 0x17
	PID->Kd = d;
     af6:	80 8a       	std	Z+16, r8	; 0x10
     af8:	91 8a       	std	Z+17, r9	; 0x11
     afa:	a2 8a       	std	Z+18, r10	; 0x12
     afc:	b3 8a       	std	Z+19, r11	; 0x13
	PID->timeStep = t;
     afe:	40 87       	std	Z+8, r20	; 0x08
     b00:	51 87       	std	Z+9, r21	; 0x09
     b02:	62 87       	std	Z+10, r22	; 0x0a
     b04:	73 87       	std	Z+11, r23	; 0x0b
     b06:	df 91       	pop	r29
     b08:	cf 91       	pop	r28
     b0a:	1f 91       	pop	r17
     b0c:	0f 91       	pop	r16
     b0e:	ff 90       	pop	r15
     b10:	ef 90       	pop	r14
     b12:	df 90       	pop	r13
     b14:	cf 90       	pop	r12
     b16:	bf 90       	pop	r11
     b18:	af 90       	pop	r10
     b1a:	9f 90       	pop	r9
     b1c:	8f 90       	pop	r8
     b1e:	08 95       	ret

00000b20 <handle_current_sensor>:
#define TRANSDUCER_SENSIBILITY 0.0416
#define TRANSDUCER_OFFSET 2.26
#define LOWPASS_CONSTANT 0.1

void handle_current_sensor(float *f32_current, uint16_t u16_ADC_reg)
{
     b20:	0f 93       	push	r16
     b22:	1f 93       	push	r17
     b24:	cf 93       	push	r28
     b26:	df 93       	push	r29
     b28:	00 d0       	rcall	.+0      	; 0xb2a <handle_current_sensor+0xa>
     b2a:	00 d0       	rcall	.+0      	; 0xb2c <handle_current_sensor+0xc>
     b2c:	cd b7       	in	r28, 0x3d	; 61
     b2e:	de b7       	in	r29, 0x3e	; 62
     b30:	8c 01       	movw	r16, r24
	volatile float f_new_current = ((((float)u16_ADC_reg*5/4096) - TRANSDUCER_OFFSET)/TRANSDUCER_SENSIBILITY)/3 ;// /3 because current passes 3x in transducer for more precision.
     b32:	80 e0       	ldi	r24, 0x00	; 0
     b34:	90 e0       	ldi	r25, 0x00	; 0
     b36:	be d4       	rcall	.+2428   	; 0x14b4 <__floatunsisf>
     b38:	20 e0       	ldi	r18, 0x00	; 0
     b3a:	30 e0       	ldi	r19, 0x00	; 0
     b3c:	40 ea       	ldi	r20, 0xA0	; 160
     b3e:	50 e4       	ldi	r21, 0x40	; 64
     b40:	6f d5       	rcall	.+2782   	; 0x1620 <__mulsf3>
     b42:	20 e0       	ldi	r18, 0x00	; 0
     b44:	30 e0       	ldi	r19, 0x00	; 0
     b46:	40 e8       	ldi	r20, 0x80	; 128
     b48:	59 e3       	ldi	r21, 0x39	; 57
     b4a:	6a d5       	rcall	.+2772   	; 0x1620 <__mulsf3>
     b4c:	27 ed       	ldi	r18, 0xD7	; 215
     b4e:	33 ea       	ldi	r19, 0xA3	; 163
     b50:	40 e1       	ldi	r20, 0x10	; 16
     b52:	50 e4       	ldi	r21, 0x40	; 64
     b54:	ad d3       	rcall	.+1882   	; 0x12b0 <__subsf3>
     b56:	23 ec       	ldi	r18, 0xC3	; 195
     b58:	34 e6       	ldi	r19, 0x64	; 100
     b5a:	4a e2       	ldi	r20, 0x2A	; 42
     b5c:	5d e3       	ldi	r21, 0x3D	; 61
     b5e:	11 d4       	rcall	.+2082   	; 0x1382 <__divsf3>
     b60:	20 e0       	ldi	r18, 0x00	; 0
     b62:	30 e0       	ldi	r19, 0x00	; 0
     b64:	40 e4       	ldi	r20, 0x40	; 64
     b66:	50 e4       	ldi	r21, 0x40	; 64
     b68:	0c d4       	rcall	.+2072   	; 0x1382 <__divsf3>
     b6a:	69 83       	std	Y+1, r22	; 0x01
     b6c:	7a 83       	std	Y+2, r23	; 0x02
     b6e:	8b 83       	std	Y+3, r24	; 0x03
     b70:	9c 83       	std	Y+4, r25	; 0x04
	f_new_current = (f_new_current-1.76);// correction of offset and ramp error (conversion + hardware) measured with ampmeter of the power supply : bad
     b72:	69 81       	ldd	r22, Y+1	; 0x01
     b74:	7a 81       	ldd	r23, Y+2	; 0x02
     b76:	8b 81       	ldd	r24, Y+3	; 0x03
     b78:	9c 81       	ldd	r25, Y+4	; 0x04
     b7a:	2e ea       	ldi	r18, 0xAE	; 174
     b7c:	37 e4       	ldi	r19, 0x47	; 71
     b7e:	41 ee       	ldi	r20, 0xE1	; 225
     b80:	5f e3       	ldi	r21, 0x3F	; 63
     b82:	96 d3       	rcall	.+1836   	; 0x12b0 <__subsf3>
     b84:	69 83       	std	Y+1, r22	; 0x01
     b86:	7a 83       	std	Y+2, r23	; 0x02
     b88:	8b 83       	std	Y+3, r24	; 0x03
     b8a:	9c 83       	std	Y+4, r25	; 0x04
	//*f32_prev_current = (*f32_prev_current)*(1-LOWPASS_CONSTANT) + LOWPASS_CONSTANT*f_new_current ;// low pass filter ---------------------TODO test
	*f32_current = f_new_current;
     b8c:	89 81       	ldd	r24, Y+1	; 0x01
     b8e:	9a 81       	ldd	r25, Y+2	; 0x02
     b90:	ab 81       	ldd	r26, Y+3	; 0x03
     b92:	bc 81       	ldd	r27, Y+4	; 0x04
     b94:	f8 01       	movw	r30, r16
     b96:	80 83       	st	Z, r24
     b98:	91 83       	std	Z+1, r25	; 0x01
     b9a:	a2 83       	std	Z+2, r26	; 0x02
     b9c:	b3 83       	std	Z+3, r27	; 0x03
}
     b9e:	0f 90       	pop	r0
     ba0:	0f 90       	pop	r0
     ba2:	0f 90       	pop	r0
     ba4:	0f 90       	pop	r0
     ba6:	df 91       	pop	r29
     ba8:	cf 91       	pop	r28
     baa:	1f 91       	pop	r17
     bac:	0f 91       	pop	r16
     bae:	08 95       	ret

00000bb0 <handle_temp_sensor>:

void handle_temp_sensor(uint8_t *u8_temp, uint16_t u16_ADC_reg)
{
     bb0:	0f 93       	push	r16
     bb2:	1f 93       	push	r17
     bb4:	cf 93       	push	r28
     bb6:	df 93       	push	r29
     bb8:	00 d0       	rcall	.+0      	; 0xbba <handle_temp_sensor+0xa>
     bba:	00 d0       	rcall	.+0      	; 0xbbc <handle_temp_sensor+0xc>
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
     bc0:	8c 01       	movw	r16, r24
	volatile float f_sens_volt = ((float)u16_ADC_reg*5/4096);
     bc2:	80 e0       	ldi	r24, 0x00	; 0
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	76 d4       	rcall	.+2284   	; 0x14b4 <__floatunsisf>
     bc8:	20 e0       	ldi	r18, 0x00	; 0
     bca:	30 e0       	ldi	r19, 0x00	; 0
     bcc:	40 ea       	ldi	r20, 0xA0	; 160
     bce:	50 e4       	ldi	r21, 0x40	; 64
     bd0:	27 d5       	rcall	.+2638   	; 0x1620 <__mulsf3>
     bd2:	20 e0       	ldi	r18, 0x00	; 0
     bd4:	30 e0       	ldi	r19, 0x00	; 0
     bd6:	40 e8       	ldi	r20, 0x80	; 128
     bd8:	59 e3       	ldi	r21, 0x39	; 57
     bda:	22 d5       	rcall	.+2628   	; 0x1620 <__mulsf3>
     bdc:	69 83       	std	Y+1, r22	; 0x01
     bde:	7a 83       	std	Y+2, r23	; 0x02
     be0:	8b 83       	std	Y+3, r24	; 0x03
     be2:	9c 83       	std	Y+4, r25	; 0x04
	// 0 -> 3.7V => T = 20*V-22
	// 3.7 -> 4.7V => T = 55.5*V-155.5
	// 4.7 -> 5V => T = 220*V-840
	// this approximation system is used because it requires less processing power and variable accuracy than the 3rd order polyfit.
	
	if (f_sens_volt <= 3.7)
     be4:	69 81       	ldd	r22, Y+1	; 0x01
     be6:	7a 81       	ldd	r23, Y+2	; 0x02
     be8:	8b 81       	ldd	r24, Y+3	; 0x03
     bea:	9c 81       	ldd	r25, Y+4	; 0x04
     bec:	2d ec       	ldi	r18, 0xCD	; 205
     bee:	3c ec       	ldi	r19, 0xCC	; 204
     bf0:	4c e6       	ldi	r20, 0x6C	; 108
     bf2:	50 e4       	ldi	r21, 0x40	; 64
     bf4:	c2 d3       	rcall	.+1924   	; 0x137a <__cmpsf2>
     bf6:	18 16       	cp	r1, r24
     bf8:	8c f0       	brlt	.+34     	; 0xc1c <handle_temp_sensor+0x6c>
	{
		*u8_temp = (uint8_t)(20*f_sens_volt-22);
     bfa:	69 81       	ldd	r22, Y+1	; 0x01
     bfc:	7a 81       	ldd	r23, Y+2	; 0x02
     bfe:	8b 81       	ldd	r24, Y+3	; 0x03
     c00:	9c 81       	ldd	r25, Y+4	; 0x04
     c02:	20 e0       	ldi	r18, 0x00	; 0
     c04:	30 e0       	ldi	r19, 0x00	; 0
     c06:	40 ea       	ldi	r20, 0xA0	; 160
     c08:	51 e4       	ldi	r21, 0x41	; 65
     c0a:	0a d5       	rcall	.+2580   	; 0x1620 <__mulsf3>
     c0c:	20 e0       	ldi	r18, 0x00	; 0
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	40 eb       	ldi	r20, 0xB0	; 176
     c12:	51 e4       	ldi	r21, 0x41	; 65
     c14:	4d d3       	rcall	.+1690   	; 0x12b0 <__subsf3>
     c16:	22 d4       	rcall	.+2116   	; 0x145c <__fixunssfsi>
     c18:	f8 01       	movw	r30, r16
     c1a:	60 83       	st	Z, r22
	}
	
	if (f_sens_volt <= 4.7 && f_sens_volt > 3.7)
     c1c:	69 81       	ldd	r22, Y+1	; 0x01
     c1e:	7a 81       	ldd	r23, Y+2	; 0x02
     c20:	8b 81       	ldd	r24, Y+3	; 0x03
     c22:	9c 81       	ldd	r25, Y+4	; 0x04
     c24:	26 e6       	ldi	r18, 0x66	; 102
     c26:	36 e6       	ldi	r19, 0x66	; 102
     c28:	46 e9       	ldi	r20, 0x96	; 150
     c2a:	50 e4       	ldi	r21, 0x40	; 64
     c2c:	a6 d3       	rcall	.+1868   	; 0x137a <__cmpsf2>
     c2e:	18 16       	cp	r1, r24
     c30:	e4 f0       	brlt	.+56     	; 0xc6a <handle_temp_sensor+0xba>
     c32:	69 81       	ldd	r22, Y+1	; 0x01
     c34:	7a 81       	ldd	r23, Y+2	; 0x02
     c36:	8b 81       	ldd	r24, Y+3	; 0x03
     c38:	9c 81       	ldd	r25, Y+4	; 0x04
     c3a:	2d ec       	ldi	r18, 0xCD	; 205
     c3c:	3c ec       	ldi	r19, 0xCC	; 204
     c3e:	4c e6       	ldi	r20, 0x6C	; 108
     c40:	50 e4       	ldi	r21, 0x40	; 64
     c42:	ea d4       	rcall	.+2516   	; 0x1618 <__gesf2>
	{
		*u8_temp = (uint8_t)(55.5*f_sens_volt-155.5);
     c44:	18 16       	cp	r1, r24
     c46:	8c f4       	brge	.+34     	; 0xc6a <handle_temp_sensor+0xba>
     c48:	69 81       	ldd	r22, Y+1	; 0x01
     c4a:	7a 81       	ldd	r23, Y+2	; 0x02
     c4c:	8b 81       	ldd	r24, Y+3	; 0x03
     c4e:	9c 81       	ldd	r25, Y+4	; 0x04
     c50:	20 e0       	ldi	r18, 0x00	; 0
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	4e e5       	ldi	r20, 0x5E	; 94
     c56:	52 e4       	ldi	r21, 0x42	; 66
     c58:	e3 d4       	rcall	.+2502   	; 0x1620 <__mulsf3>
     c5a:	20 e0       	ldi	r18, 0x00	; 0
     c5c:	30 e8       	ldi	r19, 0x80	; 128
     c5e:	4b e1       	ldi	r20, 0x1B	; 27
     c60:	53 e4       	ldi	r21, 0x43	; 67
     c62:	26 d3       	rcall	.+1612   	; 0x12b0 <__subsf3>
     c64:	fb d3       	rcall	.+2038   	; 0x145c <__fixunssfsi>
	}
	
	if (f_sens_volt > 4.7)
     c66:	f8 01       	movw	r30, r16
     c68:	60 83       	st	Z, r22
     c6a:	69 81       	ldd	r22, Y+1	; 0x01
     c6c:	7a 81       	ldd	r23, Y+2	; 0x02
     c6e:	8b 81       	ldd	r24, Y+3	; 0x03
     c70:	9c 81       	ldd	r25, Y+4	; 0x04
     c72:	26 e6       	ldi	r18, 0x66	; 102
     c74:	36 e6       	ldi	r19, 0x66	; 102
     c76:	46 e9       	ldi	r20, 0x96	; 150
     c78:	50 e4       	ldi	r21, 0x40	; 64
	{
		*u8_temp = (uint8_t)(200*f_sens_volt-840);
     c7a:	ce d4       	rcall	.+2460   	; 0x1618 <__gesf2>
     c7c:	18 16       	cp	r1, r24
     c7e:	8c f4       	brge	.+34     	; 0xca2 <handle_temp_sensor+0xf2>
     c80:	69 81       	ldd	r22, Y+1	; 0x01
     c82:	7a 81       	ldd	r23, Y+2	; 0x02
     c84:	8b 81       	ldd	r24, Y+3	; 0x03
     c86:	9c 81       	ldd	r25, Y+4	; 0x04
     c88:	20 e0       	ldi	r18, 0x00	; 0
     c8a:	30 e0       	ldi	r19, 0x00	; 0
     c8c:	48 e4       	ldi	r20, 0x48	; 72
     c8e:	53 e4       	ldi	r21, 0x43	; 67
     c90:	c7 d4       	rcall	.+2446   	; 0x1620 <__mulsf3>
     c92:	20 e0       	ldi	r18, 0x00	; 0
     c94:	30 e0       	ldi	r19, 0x00	; 0
     c96:	42 e5       	ldi	r20, 0x52	; 82
     c98:	54 e4       	ldi	r21, 0x44	; 68
     c9a:	0a d3       	rcall	.+1556   	; 0x12b0 <__subsf3>
     c9c:	df d3       	rcall	.+1982   	; 0x145c <__fixunssfsi>
	}
     c9e:	f8 01       	movw	r30, r16
     ca0:	60 83       	st	Z, r22
     ca2:	0f 90       	pop	r0
     ca4:	0f 90       	pop	r0
     ca6:	0f 90       	pop	r0
     ca8:	0f 90       	pop	r0
     caa:	df 91       	pop	r29
     cac:	cf 91       	pop	r28
     cae:	1f 91       	pop	r17
     cb0:	0f 91       	pop	r16
     cb2:	08 95       	ret

00000cb4 <Set_ADC_Channel_ext>:
	ADMUX = (ADMUX & 0xF8)|channel; // clears the bottom 3 bits before ORing
}

void Set_ADC_Channel_ext(uint8_t u8_CHn, uint8_t * u8_ADC_tx)
{
	switch(u8_CHn)
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	88 30       	cpi	r24, 0x08	; 8
     cb8:	91 05       	cpc	r25, r1
     cba:	88 f5       	brcc	.+98     	; 0xd1e <Set_ADC_Channel_ext+0x6a>
     cbc:	fc 01       	movw	r30, r24
     cbe:	e6 5b       	subi	r30, 0xB6	; 182
     cc0:	ff 4f       	sbci	r31, 0xFF	; 255
     cc2:	11 c5       	rjmp	.+2594   	; 0x16e6 <__tablejump2__>
	{
		case 0 :
			u8_ADC_tx[0] = 0b00000110 ;
     cc4:	86 e0       	ldi	r24, 0x06	; 6
     cc6:	fb 01       	movw	r30, r22
     cc8:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b00 ;
     cca:	11 82       	std	Z+1, r1	; 0x01
		break;
     ccc:	08 95       	ret
		
		case 1 :
			u8_ADC_tx[0] = 0b00000110 ;
     cce:	86 e0       	ldi	r24, 0x06	; 6
     cd0:	fb 01       	movw	r30, r22
     cd2:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b01 << 6 ;
     cd4:	80 e4       	ldi	r24, 0x40	; 64
     cd6:	81 83       	std	Z+1, r24	; 0x01
		break;
     cd8:	08 95       	ret
		
		case 2 :
			u8_ADC_tx[0] = 0b00000110 ;
     cda:	86 e0       	ldi	r24, 0x06	; 6
     cdc:	fb 01       	movw	r30, r22
     cde:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b10 << 6 ;
     ce0:	80 e8       	ldi	r24, 0x80	; 128
     ce2:	81 83       	std	Z+1, r24	; 0x01
		break;
     ce4:	08 95       	ret
		
		case 3 :
		u8_ADC_tx[0] = 0b00000110 ;
     ce6:	86 e0       	ldi	r24, 0x06	; 6
     ce8:	fb 01       	movw	r30, r22
     cea:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b11 << 6 ;
     cec:	80 ec       	ldi	r24, 0xC0	; 192
     cee:	81 83       	std	Z+1, r24	; 0x01
		break;
     cf0:	08 95       	ret
		
		case 4 :
		u8_ADC_tx[0] = 0b00000111 ;
     cf2:	87 e0       	ldi	r24, 0x07	; 7
     cf4:	fb 01       	movw	r30, r22
     cf6:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b00 << 6 ;
     cf8:	11 82       	std	Z+1, r1	; 0x01
		break;
     cfa:	08 95       	ret
		
		case 5 :
		u8_ADC_tx[0] = 0b00000111 ;
     cfc:	87 e0       	ldi	r24, 0x07	; 7
     cfe:	fb 01       	movw	r30, r22
     d00:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b01 << 6 ;
     d02:	80 e4       	ldi	r24, 0x40	; 64
     d04:	81 83       	std	Z+1, r24	; 0x01
		break;
     d06:	08 95       	ret
		
		case 6 :
		u8_ADC_tx[0] = 0b00000111 ;
     d08:	87 e0       	ldi	r24, 0x07	; 7
     d0a:	fb 01       	movw	r30, r22
     d0c:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b10 << 6 ;
     d0e:	80 e8       	ldi	r24, 0x80	; 128
     d10:	81 83       	std	Z+1, r24	; 0x01
		break;
     d12:	08 95       	ret
		
		case 7 :
		u8_ADC_tx[0] = 0b00000111 ;
     d14:	87 e0       	ldi	r24, 0x07	; 7
     d16:	fb 01       	movw	r30, r22
     d18:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b11 << 6 ;
     d1a:	80 ec       	ldi	r24, 0xC0	; 192
     d1c:	81 83       	std	Z+1, r24	; 0x01
     d1e:	08 95       	ret

00000d20 <__vector_18>:

/**************************************************************************************************
*   CAN ISR - See 'can.h' Header file for Description
**************************************************************************************************/
ISR(CANIT_vect)
{
     d20:	1f 92       	push	r1
     d22:	0f 92       	push	r0
     d24:	0f b6       	in	r0, 0x3f	; 63
     d26:	0f 92       	push	r0
     d28:	11 24       	eor	r1, r1
     d2a:	0b b6       	in	r0, 0x3b	; 59
     d2c:	0f 92       	push	r0
     d2e:	2f 93       	push	r18
     d30:	3f 93       	push	r19
     d32:	4f 93       	push	r20
     d34:	5f 93       	push	r21
     d36:	6f 93       	push	r22
     d38:	8f 93       	push	r24
     d3a:	9f 93       	push	r25
     d3c:	af 93       	push	r26
     d3e:	bf 93       	push	r27
     d40:	ef 93       	push	r30
     d42:	ff 93       	push	r31
     d44:	cf 93       	push	r28
     d46:	df 93       	push	r29
     d48:	1f 92       	push	r1
     d4a:	cd b7       	in	r28, 0x3d	; 61
     d4c:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t mob_status;

	uint8_t mob_interrupts = CANSIT2;
     d4e:	80 91 e0 00 	lds	r24, 0x00E0	; 0x8000e0 <__TEXT_REGION_LENGTH__+0x7e00e0>

	// TX
	if ((mob_interrupts & (1 << SIT0)) && (CANIE2 & (1 << ENMOB0))) {
     d52:	80 ff       	sbrs	r24, 0
     d54:	47 c0       	rjmp	.+142    	; 0xde4 <__vector_18+0xc4>
     d56:	90 91 de 00 	lds	r25, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
     d5a:	90 ff       	sbrs	r25, 0
     d5c:	43 c0       	rjmp	.+134    	; 0xde4 <__vector_18+0xc4>
		CANPAGE = (0x0 << MOBNB0); //Select TX Mob (Mob0)
     d5e:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		mob_status = CANSTMOB;
     d62:	ee ee       	ldi	r30, 0xEE	; 238
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	89 83       	std	Y+1, r24	; 0x01
		CANSTMOB &= ~(1 << TXOK); //clear MB1, TX interrupt
     d6a:	80 81       	ld	r24, Z
     d6c:	8f 7b       	andi	r24, 0xBF	; 191
     d6e:	80 83       	st	Z, r24

		if (tx_on != tx_off) {
     d70:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <tx_off>
     d74:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <tx_on>
     d78:	98 17       	cp	r25, r24
     d7a:	89 f1       	breq	.+98     	; 0xdde <__vector_18+0xbe>
			unsigned char pos;
			pos = tx_off & (TX_SIZE-1);
			//set ID
			CANIDT4 = tx_frames[pos].array[0];
     d7c:	8f 70       	andi	r24, 0x0F	; 15
     d7e:	2b e0       	ldi	r18, 0x0B	; 11
     d80:	82 9f       	mul	r24, r18
     d82:	c0 01       	movw	r24, r0
     d84:	11 24       	eor	r1, r1
     d86:	fc 01       	movw	r30, r24
     d88:	eb 50       	subi	r30, 0x0B	; 11
     d8a:	fe 4f       	sbci	r31, 0xFE	; 254
     d8c:	20 81       	ld	r18, Z
     d8e:	20 93 f0 00 	sts	0x00F0, r18	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
			CANIDT2 = tx_frames[pos].array[0];
     d92:	20 81       	ld	r18, Z
     d94:	20 93 f2 00 	sts	0x00F2, r18	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
			CANIDT1 = tx_frames[pos].array[1];
     d98:	21 81       	ldd	r18, Z+1	; 0x01
     d9a:	20 93 f3 00 	sts	0x00F3, r18	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>

			//program data registers - auto increment CANMSG
			CANMSG = tx_frames[pos].data[0];
     d9e:	23 81       	ldd	r18, Z+3	; 0x03
     da0:	aa ef       	ldi	r26, 0xFA	; 250
     da2:	b0 e0       	ldi	r27, 0x00	; 0
     da4:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[1];
     da6:	24 81       	ldd	r18, Z+4	; 0x04
     da8:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[2];
     daa:	25 81       	ldd	r18, Z+5	; 0x05
     dac:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[3];
     dae:	26 81       	ldd	r18, Z+6	; 0x06
     db0:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[4];
     db2:	27 81       	ldd	r18, Z+7	; 0x07
     db4:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[5];
     db6:	20 85       	ldd	r18, Z+8	; 0x08
     db8:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[6];
     dba:	21 85       	ldd	r18, Z+9	; 0x09
     dbc:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[7];
     dbe:	22 85       	ldd	r18, Z+10	; 0x0a
     dc0:	2c 93       	st	X, r18

			//set length and request send
			CANCDMOB = (1 << CONMOB0) | tx_frames[pos].length;
     dc2:	fc 01       	movw	r30, r24
     dc4:	e9 50       	subi	r30, 0x09	; 9
     dc6:	fe 4f       	sbci	r31, 0xFE	; 254
     dc8:	80 81       	ld	r24, Z
     dca:	8f 70       	andi	r24, 0x0F	; 15
     dcc:	80 64       	ori	r24, 0x40	; 64
     dce:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
			tx_off++;
     dd2:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <tx_off>
     dd6:	8f 5f       	subi	r24, 0xFF	; 255
     dd8:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <tx_off>
     ddc:	7d c0       	rjmp	.+250    	; 0xed8 <__vector_18+0x1b8>
		} else {
			tx_busy = 0;
     dde:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <tx_busy>
     de2:	7a c0       	rjmp	.+244    	; 0xed8 <__vector_18+0x1b8>
		}
	}
	// RX
	else if ((mob_interrupts & (1 << SIT1)) && (CANIE2 & (1 << ENMOB1))) {
     de4:	81 ff       	sbrs	r24, 1
     de6:	78 c0       	rjmp	.+240    	; 0xed8 <__vector_18+0x1b8>
     de8:	80 91 de 00 	lds	r24, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
     dec:	81 ff       	sbrs	r24, 1
     dee:	74 c0       	rjmp	.+232    	; 0xed8 <__vector_18+0x1b8>
		//Select RX Mob (Mob1)
		CANPAGE = (0x1 << MOBNB0);
     df0:	80 e1       	ldi	r24, 0x10	; 16
     df2:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		if (((rx_on - rx_off) & RX_ABS_MASK) < RX_SIZE) {
     df6:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <rx_on>
     dfa:	28 2f       	mov	r18, r24
     dfc:	30 e0       	ldi	r19, 0x00	; 0
     dfe:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <rx_off>
     e02:	29 1b       	sub	r18, r25
     e04:	31 09       	sbc	r19, r1
     e06:	2f 77       	andi	r18, 0x7F	; 127
     e08:	33 27       	eor	r19, r19
     e0a:	20 31       	cpi	r18, 0x10	; 16
     e0c:	31 05       	cpc	r19, r1
     e0e:	0c f0       	brlt	.+2      	; 0xe12 <__vector_18+0xf2>
     e10:	58 c0       	rjmp	.+176    	; 0xec2 <__vector_18+0x1a2>
			unsigned char pos;
			pos = rx_on & (RX_SIZE-1);
			//Read length
			rx_frames[pos].length = CANCDMOB & 0x0F;
     e12:	e8 2f       	mov	r30, r24
     e14:	ef 70       	andi	r30, 0x0F	; 15
     e16:	90 91 ef 00 	lds	r25, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
     e1a:	2e 2f       	mov	r18, r30
     e1c:	30 e0       	ldi	r19, 0x00	; 0
     e1e:	4b e0       	ldi	r20, 0x0B	; 11
     e20:	e4 9f       	mul	r30, r20
     e22:	f0 01       	movw	r30, r0
     e24:	11 24       	eor	r1, r1
     e26:	eb 5b       	subi	r30, 0xBB	; 187
     e28:	fe 4f       	sbci	r31, 0xFE	; 254
     e2a:	9f 70       	andi	r25, 0x0F	; 15
     e2c:	42 81       	ldd	r20, Z+2	; 0x02
     e2e:	40 7f       	andi	r20, 0xF0	; 240
     e30:	94 2b       	or	r25, r20
     e32:	92 83       	std	Z+2, r25	; 0x02
			//Read ID
			rx_frames[pos].array[0] = (CANIDT2 & 0xE0) | (CANIDT4 & 0x07);
     e34:	40 91 f2 00 	lds	r20, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
     e38:	90 91 f0 00 	lds	r25, 0x00F0	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
     e3c:	40 7e       	andi	r20, 0xE0	; 224
     e3e:	97 70       	andi	r25, 0x07	; 7
     e40:	94 2b       	or	r25, r20
     e42:	90 83       	st	Z, r25
			rx_frames[pos].array[1] = CANIDT1;
     e44:	90 91 f3 00 	lds	r25, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
     e48:	91 83       	std	Z+1, r25	; 0x01

			//read data registers - auto increment CANMSG
			rx_frames[pos].data[0] = CANMSG;
     e4a:	aa ef       	ldi	r26, 0xFA	; 250
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	9c 91       	ld	r25, X
     e50:	93 83       	std	Z+3, r25	; 0x03
			rx_frames[pos].data[1] = CANMSG;
     e52:	9c 91       	ld	r25, X
     e54:	94 83       	std	Z+4, r25	; 0x04
			rx_frames[pos].data[2] = CANMSG;
     e56:	9c 91       	ld	r25, X
     e58:	95 83       	std	Z+5, r25	; 0x05
			rx_frames[pos].data[3] = CANMSG;
     e5a:	9c 91       	ld	r25, X
     e5c:	96 83       	std	Z+6, r25	; 0x06
			rx_frames[pos].data[4] = CANMSG;
     e5e:	9c 91       	ld	r25, X
     e60:	97 83       	std	Z+7, r25	; 0x07
			rx_frames[pos].data[5] = CANMSG;
     e62:	9c 91       	ld	r25, X
     e64:	90 87       	std	Z+8, r25	; 0x08
			rx_frames[pos].data[6] = CANMSG;
     e66:	9c 91       	ld	r25, X
     e68:	91 87       	std	Z+9, r25	; 0x09
			rx_frames[pos].data[7] = CANMSG;
     e6a:	9c 91       	ld	r25, X
     e6c:	92 87       	std	Z+10, r25	; 0x0a
			rx_on++;
     e6e:	8f 5f       	subi	r24, 0xFF	; 255
     e70:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <rx_on>

			// Reset if reset can message
			if(rx_frames[pos].id == 0x000 && rx_frames[pos].data[0] == 0x03){
     e74:	40 81       	ld	r20, Z
     e76:	42 95       	swap	r20
     e78:	46 95       	lsr	r20
     e7a:	47 70       	andi	r20, 0x07	; 7
     e7c:	51 81       	ldd	r21, Z+1	; 0x01
     e7e:	65 2f       	mov	r22, r21
     e80:	66 0f       	add	r22, r22
     e82:	66 0f       	add	r22, r22
     e84:	66 0f       	add	r22, r22
     e86:	86 2f       	mov	r24, r22
     e88:	84 2b       	or	r24, r20
     e8a:	95 2f       	mov	r25, r21
     e8c:	92 95       	swap	r25
     e8e:	96 95       	lsr	r25
     e90:	97 70       	andi	r25, 0x07	; 7
     e92:	89 2b       	or	r24, r25
     e94:	b1 f4       	brne	.+44     	; 0xec2 <__vector_18+0x1a2>
     e96:	8b e0       	ldi	r24, 0x0B	; 11
     e98:	82 9f       	mul	r24, r18
     e9a:	f0 01       	movw	r30, r0
     e9c:	83 9f       	mul	r24, r19
     e9e:	f0 0d       	add	r31, r0
     ea0:	11 24       	eor	r1, r1
     ea2:	eb 5b       	subi	r30, 0xBB	; 187
     ea4:	fe 4f       	sbci	r31, 0xFE	; 254
     ea6:	83 81       	ldd	r24, Z+3	; 0x03
     ea8:	83 30       	cpi	r24, 0x03	; 3
     eaa:	59 f4       	brne	.+22     	; 0xec2 <__vector_18+0x1a2>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
     eac:	98 e0       	ldi	r25, 0x08	; 8
     eae:	88 e1       	ldi	r24, 0x18	; 24
     eb0:	0f b6       	in	r0, 0x3f	; 63
     eb2:	f8 94       	cli
     eb4:	a8 95       	wdr
     eb6:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     ec0:	ff cf       	rjmp	.-2      	; 0xec0 <__vector_18+0x1a0>
				while(1); //wait for watchdog
			}
		}

		// Clear irq
		mob_status = CANSTMOB;
     ec2:	ee ee       	ldi	r30, 0xEE	; 238
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	89 83       	std	Y+1, r24	; 0x01
		(void)mob_status;
     eca:	89 81       	ldd	r24, Y+1	; 0x01

		CANSTMOB &= ~(1 << RXOK);
     ecc:	80 81       	ld	r24, Z
     ece:	8f 7d       	andi	r24, 0xDF	; 223
     ed0:	80 83       	st	Z, r24
		CANCDMOB = (1 << CONMOB1);			//Set Mob 1 as RX
     ed2:	80 e8       	ldi	r24, 0x80	; 128
     ed4:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>

	}
}
     ed8:	0f 90       	pop	r0
     eda:	df 91       	pop	r29
     edc:	cf 91       	pop	r28
     ede:	ff 91       	pop	r31
     ee0:	ef 91       	pop	r30
     ee2:	bf 91       	pop	r27
     ee4:	af 91       	pop	r26
     ee6:	9f 91       	pop	r25
     ee8:	8f 91       	pop	r24
     eea:	6f 91       	pop	r22
     eec:	5f 91       	pop	r21
     eee:	4f 91       	pop	r20
     ef0:	3f 91       	pop	r19
     ef2:	2f 91       	pop	r18
     ef4:	0f 90       	pop	r0
     ef6:	0b be       	out	0x3b, r0	; 59
     ef8:	0f 90       	pop	r0
     efa:	0f be       	out	0x3f, r0	; 63
     efc:	0f 90       	pop	r0
     efe:	1f 90       	pop	r1
     f00:	18 95       	reti

00000f02 <can_init>:


void can_init(uint16_t accept_mask_id, uint16_t accept_tag_id) {
     f02:	cf 93       	push	r28
     f04:	df 93       	push	r29
	// Reset CAN controller
	CANGCON = (1 << SWRES);
     f06:	e8 ed       	ldi	r30, 0xD8	; 216
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	21 e0       	ldi	r18, 0x01	; 1
     f0c:	20 83       	st	Z, r18

	CANBT1 = (BRP_VALUE - 1) << 1;
     f0e:	10 92 e2 00 	sts	0x00E2, r1	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7e00e2>
	CANBT2 = ((SJW_VALUE - 1) << 5) | ((PROP_SEG - 1) << 1);
     f12:	2c e0       	ldi	r18, 0x0C	; 12
     f14:	20 93 e3 00 	sts	0x00E3, r18	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7e00e3>
	CANBT3 = ((PHASE_SEG_2 - 1) << 4) | ((PHASE_SEG_1 - 1) << 1) | 1;
     f18:	27 e3       	ldi	r18, 0x37	; 55
     f1a:	20 93 e4 00 	sts	0x00E4, r18	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7e00e4>

	CANTIM = 0;
     f1e:	10 92 e7 00 	sts	0x00E7, r1	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7e00e7>
     f22:	10 92 e6 00 	sts	0x00E6, r1	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7e00e6>
	CANTTC = 0;
     f26:	10 92 e9 00 	sts	0x00E9, r1	; 0x8000e9 <__TEXT_REGION_LENGTH__+0x7e00e9>
     f2a:	10 92 e8 00 	sts	0x00E8, r1	; 0x8000e8 <__TEXT_REGION_LENGTH__+0x7e00e8>

	CANHPMOB = 0;
     f2e:	10 92 ec 00 	sts	0x00EC, r1	; 0x8000ec <__TEXT_REGION_LENGTH__+0x7e00ec>
	CANTCON = 0;
     f32:	10 92 e5 00 	sts	0x00E5, r1	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>

	// Switch to Mob 0 access
	CANPAGE = (0x0 << MOBNB0);
     f36:	cd ee       	ldi	r28, 0xED	; 237
     f38:	d0 e0       	ldi	r29, 0x00	; 0
     f3a:	18 82       	st	Y, r1
	CANSTMOB = 0;
     f3c:	ae ee       	ldi	r26, 0xEE	; 238
     f3e:	b0 e0       	ldi	r27, 0x00	; 0
     f40:	1c 92       	st	X, r1

	// Switch to Mob 1 access
	CANPAGE = (0x1 << MOBNB0);
     f42:	20 e1       	ldi	r18, 0x10	; 16
     f44:	28 83       	st	Y, r18
	CANSTMOB = 0;
     f46:	1c 92       	st	X, r1
	CANIDM4 = 0;
     f48:	10 92 f4 00 	sts	0x00F4, r1	; 0x8000f4 <__TEXT_REGION_LENGTH__+0x7e00f4>
	CANIDM2 = (accept_mask_id << 5) & 0xFF;
     f4c:	28 2f       	mov	r18, r24
     f4e:	22 95       	swap	r18
     f50:	22 0f       	add	r18, r18
     f52:	20 7e       	andi	r18, 0xE0	; 224
     f54:	20 93 f6 00 	sts	0x00F6, r18	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7e00f6>
	CANIDM1 = (accept_mask_id >> 3) & 0xFF;
     f58:	96 95       	lsr	r25
     f5a:	87 95       	ror	r24
     f5c:	96 95       	lsr	r25
     f5e:	87 95       	ror	r24
     f60:	96 95       	lsr	r25
     f62:	87 95       	ror	r24
     f64:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7e00f7>
	CANIDT4 = 0;
     f68:	10 92 f0 00 	sts	0x00F0, r1	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
	CANIDT2 = (accept_tag_id << 5) & 0xFF;
     f6c:	86 2f       	mov	r24, r22
     f6e:	82 95       	swap	r24
     f70:	88 0f       	add	r24, r24
     f72:	80 7e       	andi	r24, 0xE0	; 224
     f74:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
	CANIDT1 = (accept_tag_id >> 3) & 0xFF;
     f78:	76 95       	lsr	r23
     f7a:	67 95       	ror	r22
     f7c:	76 95       	lsr	r23
     f7e:	67 95       	ror	r22
     f80:	76 95       	lsr	r23
     f82:	67 95       	ror	r22
     f84:	60 93 f3 00 	sts	0x00F3, r22	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>

	// Set Mob 1 as RX
	CANCDMOB = (1 << CONMOB1);
     f88:	80 e8       	ldi	r24, 0x80	; 128
     f8a:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>

	// Enable Mob 0 and 1
	CANEN2 = (1 << ENMOB1) | (1 << ENMOB0);
     f8e:	83 e0       	ldi	r24, 0x03	; 3
     f90:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
	// Enable Mob 0 and 1 Interrupt
	CANIE2 = (1 << ENMOB1) | (1 << ENMOB0);
     f94:	80 93 de 00 	sts	0x00DE, r24	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
	// Enable TX and RX interrupt
	CANGIE = (1 << ENIT) | (1 << ENRX) | (1 << ENTX);	
     f98:	80 eb       	ldi	r24, 0xB0	; 176
     f9a:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>

	// Enable CAN controller
	CANGCON = (1 << ENASTB);
     f9e:	82 e0       	ldi	r24, 0x02	; 2
     fa0:	80 83       	st	Z, r24

	reset = 0;
     fa2:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <reset>
}
     fa6:	df 91       	pop	r29
     fa8:	cf 91       	pop	r28
     faa:	08 95       	ret

00000fac <can_read_message_if_new>:

bool can_read_message_if_new(CanMessage_t* message) {
     fac:	cf 93       	push	r28
     fae:	df 93       	push	r29
     fb0:	ec 01       	movw	r28, r24
	// Check if there is a new message
	if (rx_on == rx_off) {
     fb2:	40 91 41 01 	lds	r20, 0x0141	; 0x800141 <rx_off>
     fb6:	20 91 40 01 	lds	r18, 0x0140	; 0x800140 <rx_on>
     fba:	24 17       	cp	r18, r20
     fbc:	89 f1       	breq	.+98     	; 0x1020 <can_read_message_if_new+0x74>
     fbe:	a4 2f       	mov	r26, r20
     fc0:	af 70       	andi	r26, 0x0F	; 15
	}

	// Read the can frame
	can_frame* frame = &rx_frames[(rx_off & (RX_SIZE - 1))];

	message->id = frame->id;
     fc2:	8b e0       	ldi	r24, 0x0B	; 11
     fc4:	a8 9f       	mul	r26, r24
     fc6:	b0 01       	movw	r22, r0
     fc8:	11 24       	eor	r1, r1
     fca:	fb 01       	movw	r30, r22
     fcc:	eb 5b       	subi	r30, 0xBB	; 187
     fce:	fe 4f       	sbci	r31, 0xFE	; 254
     fd0:	20 81       	ld	r18, Z
     fd2:	22 95       	swap	r18
     fd4:	26 95       	lsr	r18
     fd6:	27 70       	andi	r18, 0x07	; 7
     fd8:	31 81       	ldd	r19, Z+1	; 0x01
     fda:	53 2f       	mov	r21, r19
     fdc:	55 0f       	add	r21, r21
     fde:	55 0f       	add	r21, r21
     fe0:	55 0f       	add	r21, r21
     fe2:	25 2b       	or	r18, r21
     fe4:	32 95       	swap	r19
     fe6:	36 95       	lsr	r19
     fe8:	37 70       	andi	r19, 0x07	; 7
     fea:	28 83       	st	Y, r18
     fec:	39 83       	std	Y+1, r19	; 0x01
	message->length = frame->length;
     fee:	fb 01       	movw	r30, r22
     ff0:	e9 5b       	subi	r30, 0xB9	; 185
     ff2:	fe 4f       	sbci	r31, 0xFE	; 254
     ff4:	20 81       	ld	r18, Z
     ff6:	2f 70       	andi	r18, 0x0F	; 15
     ff8:	2a 83       	std	Y+2, r18	; 0x02
	for (int i = 0; i < message->length; i++) {
     ffa:	22 23       	and	r18, r18
     ffc:	99 f0       	breq	.+38     	; 0x1024 <can_read_message_if_new+0x78>
     ffe:	db 01       	movw	r26, r22
    1000:	a8 5b       	subi	r26, 0xB8	; 184
    1002:	be 4f       	sbci	r27, 0xFE	; 254
    1004:	fe 01       	movw	r30, r28
    1006:	33 96       	adiw	r30, 0x03	; 3
    1008:	30 e0       	ldi	r19, 0x00	; 0
    100a:	2d 5f       	subi	r18, 0xFD	; 253
    100c:	3f 4f       	sbci	r19, 0xFF	; 255
    100e:	ce 01       	movw	r24, r28
    1010:	82 0f       	add	r24, r18
    1012:	93 1f       	adc	r25, r19
		message->data.u8[i] = frame->data[i];
    1014:	2d 91       	ld	r18, X+
    1016:	21 93       	st	Z+, r18
	// Read the can frame
	can_frame* frame = &rx_frames[(rx_off & (RX_SIZE - 1))];

	message->id = frame->id;
	message->length = frame->length;
	for (int i = 0; i < message->length; i++) {
    1018:	e8 17       	cp	r30, r24
    101a:	f9 07       	cpc	r31, r25
    101c:	d9 f7       	brne	.-10     	; 0x1014 <can_read_message_if_new+0x68>
    101e:	02 c0       	rjmp	.+4      	; 0x1024 <can_read_message_if_new+0x78>
}

bool can_read_message_if_new(CanMessage_t* message) {
	// Check if there is a new message
	if (rx_on == rx_off) {
		return false;
    1020:	80 e0       	ldi	r24, 0x00	; 0
    1022:	04 c0       	rjmp	.+8      	; 0x102c <can_read_message_if_new+0x80>
		message->data.u8[i] = frame->data[i];
	}

	// Advance to next can message
	if (rx_on != rx_off) {
		rx_off++;
    1024:	4f 5f       	subi	r20, 0xFF	; 255
    1026:	40 93 41 01 	sts	0x0141, r20	; 0x800141 <rx_off>
	}

	return true;
    102a:	81 e0       	ldi	r24, 0x01	; 1
}
    102c:	df 91       	pop	r29
    102e:	cf 91       	pop	r28
    1030:	08 95       	ret

00001032 <can_send_message>:

bool can_send_message(CanMessage_t* message) {
    1032:	cf 93       	push	r28
    1034:	df 93       	push	r29
    1036:	fc 01       	movw	r30, r24
	bool result = false;

	CANGIE &= ~(1 << ENIT);
    1038:	ab ed       	ldi	r26, 0xDB	; 219
    103a:	b0 e0       	ldi	r27, 0x00	; 0
    103c:	8c 91       	ld	r24, X
    103e:	8f 77       	andi	r24, 0x7F	; 127
    1040:	8c 93       	st	X, r24

	if (!tx_busy) {
    1042:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <tx_busy>
    1046:	81 11       	cpse	r24, r1
    1048:	27 c0       	rjmp	.+78     	; 0x1098 <can_send_message+0x66>
		// Switch to Mob 0 access
		CANPAGE = 0 << 4;
    104a:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>

		// Set ID
		CANIDT2 = message->id << 5;
    104e:	80 81       	ld	r24, Z
    1050:	82 95       	swap	r24
    1052:	88 0f       	add	r24, r24
    1054:	80 7e       	andi	r24, 0xE0	; 224
    1056:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
		CANIDT1 = message->id >> 3;
    105a:	80 81       	ld	r24, Z
    105c:	91 81       	ldd	r25, Z+1	; 0x01
    105e:	96 95       	lsr	r25
    1060:	87 95       	ror	r24
    1062:	96 95       	lsr	r25
    1064:	87 95       	ror	r24
    1066:	96 95       	lsr	r25
    1068:	87 95       	ror	r24
    106a:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
    106e:	df 01       	movw	r26, r30
    1070:	13 96       	adiw	r26, 0x03	; 3
    1072:	9f 01       	movw	r18, r30
    1074:	25 5f       	subi	r18, 0xF5	; 245
    1076:	3f 4f       	sbci	r19, 0xFF	; 255

		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
			CANMSG = message->data.u8[i];
    1078:	ca ef       	ldi	r28, 0xFA	; 250
    107a:	d0 e0       	ldi	r29, 0x00	; 0
    107c:	9d 91       	ld	r25, X+
    107e:	98 83       	st	Y, r25
		// Set ID
		CANIDT2 = message->id << 5;
		CANIDT1 = message->id >> 3;

		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
    1080:	a2 17       	cp	r26, r18
    1082:	b3 07       	cpc	r27, r19
    1084:	d9 f7       	brne	.-10     	; 0x107c <can_send_message+0x4a>
			CANMSG = message->data.u8[i];
		}
		
		result = true;
		tx_busy = 1;
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <tx_busy>

		// Set length, start send which restarts tx interrupt
		CANCDMOB = (1 << CONMOB0) | message->length;
    108c:	82 81       	ldd	r24, Z+2	; 0x02
    108e:	80 64       	ori	r24, 0x40	; 64
    1090:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
			CANMSG = message->data.u8[i];
		}
		
		result = true;
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	43 c0       	rjmp	.+134    	; 0x111e <__stack+0x1f>
		tx_busy = 1;

		// Set length, start send which restarts tx interrupt
		CANCDMOB = (1 << CONMOB0) | message->length;
	}
	else if (TX_SIZE - ((tx_on - tx_off) & TX_ABS_MASK)) {
    1098:	20 91 43 01 	lds	r18, 0x0143	; 0x800143 <tx_on>
    109c:	82 2f       	mov	r24, r18
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	30 91 44 01 	lds	r19, 0x0144	; 0x800144 <tx_off>
    10a4:	83 1b       	sub	r24, r19
    10a6:	91 09       	sbc	r25, r1
    10a8:	8f 77       	andi	r24, 0x7F	; 127
    10aa:	99 27       	eor	r25, r25
    10ac:	40 97       	sbiw	r24, 0x10	; 16
    10ae:	b1 f1       	breq	.+108    	; 0x111c <__stack+0x1d>
		// Copy data into TX buffer
		tx_frames[tx_on & (TX_SIZE-1)].id = message->id;
    10b0:	a2 2f       	mov	r26, r18
    10b2:	af 70       	andi	r26, 0x0F	; 15
    10b4:	8b e0       	ldi	r24, 0x0B	; 11
    10b6:	a8 9f       	mul	r26, r24
    10b8:	d0 01       	movw	r26, r0
    10ba:	11 24       	eor	r1, r1
    10bc:	ed 01       	movw	r28, r26
    10be:	cb 50       	subi	r28, 0x0B	; 11
    10c0:	de 4f       	sbci	r29, 0xFE	; 254
    10c2:	80 81       	ld	r24, Z
    10c4:	98 2f       	mov	r25, r24
    10c6:	92 95       	swap	r25
    10c8:	99 0f       	add	r25, r25
    10ca:	90 7e       	andi	r25, 0xE0	; 224
    10cc:	88 81       	ld	r24, Y
    10ce:	8f 71       	andi	r24, 0x1F	; 31
    10d0:	89 2b       	or	r24, r25
    10d2:	88 83       	st	Y, r24
    10d4:	80 81       	ld	r24, Z
    10d6:	98 2f       	mov	r25, r24
    10d8:	96 95       	lsr	r25
    10da:	96 95       	lsr	r25
    10dc:	96 95       	lsr	r25
    10de:	89 81       	ldd	r24, Y+1	; 0x01
    10e0:	80 7e       	andi	r24, 0xE0	; 224
    10e2:	89 2b       	or	r24, r25
    10e4:	89 83       	std	Y+1, r24	; 0x01
    10e6:	91 81       	ldd	r25, Z+1	; 0x01
    10e8:	92 95       	swap	r25
    10ea:	99 0f       	add	r25, r25
    10ec:	90 7e       	andi	r25, 0xE0	; 224
    10ee:	8f 71       	andi	r24, 0x1F	; 31
    10f0:	89 2b       	or	r24, r25
    10f2:	89 83       	std	Y+1, r24	; 0x01
		tx_frames[tx_on & (TX_SIZE-1)].length = message->length;
    10f4:	82 81       	ldd	r24, Z+2	; 0x02
    10f6:	98 2f       	mov	r25, r24
    10f8:	9f 70       	andi	r25, 0x0F	; 15
    10fa:	8a 81       	ldd	r24, Y+2	; 0x02
    10fc:	80 7f       	andi	r24, 0xF0	; 240
    10fe:	89 2b       	or	r24, r25
    1100:	8a 83       	std	Y+2, r24	; 0x02
		memcpy(tx_frames[tx_on & (TX_SIZE-1)].data, &message->data, CAN_FRAME_DATA_MAX_LENGTH);
    1102:	a8 50       	subi	r26, 0x08	; 8
    1104:	be 4f       	sbci	r27, 0xFE	; 254
    1106:	33 96       	adiw	r30, 0x03	; 3
    1108:	88 e0       	ldi	r24, 0x08	; 8
    110a:	01 90       	ld	r0, Z+
    110c:	0d 92       	st	X+, r0
    110e:	8a 95       	dec	r24
    1110:	e1 f7       	brne	.-8      	; 0x110a <__stack+0xb>

		/*for (int i = 0; i < 8; i++) {
			tx_frames[tx_on & (TX_SIZE-1)].data[i] = message->data.u8[i];
		}*/

		tx_on++;
    1112:	2f 5f       	subi	r18, 0xFF	; 255
    1114:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <tx_on>
		result = true;
    1118:	81 e0       	ldi	r24, 0x01	; 1
    111a:	01 c0       	rjmp	.+2      	; 0x111e <__stack+0x1f>

	return true;
}

bool can_send_message(CanMessage_t* message) {
	bool result = false;
    111c:	80 e0       	ldi	r24, 0x00	; 0

		tx_on++;
		result = true;
	}

	CANGIE |= (1 << ENIT);
    111e:	eb ed       	ldi	r30, 0xDB	; 219
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	90 81       	ld	r25, Z
    1124:	90 68       	ori	r25, 0x80	; 128
    1126:	90 83       	st	Z, r25

	return result;
    1128:	df 91       	pop	r29
    112a:	cf 91       	pop	r28
    112c:	08 95       	ret

0000112e <pwm_init>:
#include <avr/io.h>

void pwm_init(void){
	
	//Set pwm_pins as output;
	PORTE &= ~((1<<PE3)|(1<<PE4));
    112e:	8e b1       	in	r24, 0x0e	; 14
    1130:	87 7e       	andi	r24, 0xE7	; 231
    1132:	8e b9       	out	0x0e, r24	; 14
	DDRE |= (1<<PE3)|(1<<PE4);
    1134:	8d b1       	in	r24, 0x0d	; 13
    1136:	88 61       	ori	r24, 0x18	; 24
    1138:	8d b9       	out	0x0d, r24	; 13
	
	//Timer 3 fast pwm, mode 14, TOP at ICR
	TCCR3B |= (1<<WGM33)|(1<<WGM32);
    113a:	a1 e9       	ldi	r26, 0x91	; 145
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	8c 91       	ld	r24, X
    1140:	88 61       	ori	r24, 0x18	; 24
    1142:	8c 93       	st	X, r24
	TCCR3A |= (1<<WGM31);
    1144:	e0 e9       	ldi	r30, 0x90	; 144
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	82 60       	ori	r24, 0x02	; 2
    114c:	80 83       	st	Z, r24
	TCCR3A &= ~(1<<WGM30);
    114e:	80 81       	ld	r24, Z
    1150:	8e 7f       	andi	r24, 0xFE	; 254
    1152:	80 83       	st	Z, r24

	// Non inverted PWM for A
	TCCR3A |= (1<<COM3A1);
    1154:	80 81       	ld	r24, Z
    1156:	80 68       	ori	r24, 0x80	; 128
    1158:	80 83       	st	Z, r24
	TCCR3A &= ~(1<<COM3A0);
    115a:	80 81       	ld	r24, Z
    115c:	8f 7b       	andi	r24, 0xBF	; 191
    115e:	80 83       	st	Z, r24
	
	// Inverted PWM for B
	TCCR3A |= (1<<COM3B1);
    1160:	80 81       	ld	r24, Z
    1162:	80 62       	ori	r24, 0x20	; 32
    1164:	80 83       	st	Z, r24
	TCCR3A |= (1<<COM3B0);
    1166:	80 81       	ld	r24, Z
    1168:	80 61       	ori	r24, 0x10	; 16
    116a:	80 83       	st	Z, r24
	
	//Set prescale clk/1 for timer 3
	
	TCCR3B |= (1<<CS30);
    116c:	8c 91       	ld	r24, X
    116e:	81 60       	ori	r24, 0x01	; 1
    1170:	8c 93       	st	X, r24
	TCCR3B &= ~((1<<CS32)|(1<<CS31));
    1172:	8c 91       	ld	r24, X
    1174:	89 7f       	andi	r24, 0xF9	; 249
    1176:	8c 93       	st	X, r24
	
	//Set top value for timer 3
	ICR3 = 0x199; //20kHz
    1178:	e6 e9       	ldi	r30, 0x96	; 150
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	89 e9       	ldi	r24, 0x99	; 153
    117e:	91 e0       	ldi	r25, 0x01	; 1
    1180:	91 83       	std	Z+1, r25	; 0x01
    1182:	80 83       	st	Z, r24
	
	OCR3A = (int)((0.5)*ICR3) ; //PWM_PE3 (non inverted)
    1184:	60 81       	ld	r22, Z
    1186:	71 81       	ldd	r23, Z+1	; 0x01
    1188:	80 e0       	ldi	r24, 0x00	; 0
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	93 d1       	rcall	.+806    	; 0x14b4 <__floatunsisf>
    118e:	20 e0       	ldi	r18, 0x00	; 0
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	40 e0       	ldi	r20, 0x00	; 0
    1194:	5f e3       	ldi	r21, 0x3F	; 63
    1196:	44 d2       	rcall	.+1160   	; 0x1620 <__mulsf3>
    1198:	5c d1       	rcall	.+696    	; 0x1452 <__fixsfsi>
    119a:	e8 e9       	ldi	r30, 0x98	; 152
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	71 83       	std	Z+1, r23	; 0x01
    11a0:	60 83       	st	Z, r22
	OCR3B = OCR3A ; //PWM_PE4 (inverted)
    11a2:	80 81       	ld	r24, Z
    11a4:	91 81       	ldd	r25, Z+1	; 0x01
    11a6:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
    11aa:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
    11ae:	08 95       	ret

000011b0 <rgbled_turn_off>:
	DDRB |= LED_ALL;
	rgbled_turn_off(LED_ALL);
}

void rgbled_turn_off(RgbLedColor_t color) {
	PORTB |= color;
    11b0:	95 b1       	in	r25, 0x05	; 5
    11b2:	89 2b       	or	r24, r25
    11b4:	85 b9       	out	0x05, r24	; 5
    11b6:	08 95       	ret

000011b8 <rgbled_init>:
#include "rgbled.h"
#include <avr/io.h>


void rgbled_init() {
	DDRB |= LED_ALL;
    11b8:	84 b1       	in	r24, 0x04	; 4
    11ba:	80 6e       	ori	r24, 0xE0	; 224
    11bc:	84 b9       	out	0x04, r24	; 4
	rgbled_turn_off(LED_ALL);
    11be:	80 ee       	ldi	r24, 0xE0	; 224
    11c0:	f7 cf       	rjmp	.-18     	; 0x11b0 <rgbled_turn_off>
    11c2:	08 95       	ret

000011c4 <rgbled_turn_on>:
void rgbled_turn_off(RgbLedColor_t color) {
	PORTB |= color;
}

void rgbled_turn_on(RgbLedColor_t color) {
	PORTB &= ~color;
    11c4:	95 b1       	in	r25, 0x05	; 5
    11c6:	80 95       	com	r24
    11c8:	98 23       	and	r25, r24
    11ca:	95 b9       	out	0x05, r25	; 5
    11cc:	08 95       	ret

000011ce <spi_init>:
#define PIN_SCK PB1
#define PIN_SS PB0

void spi_init(spi_prescale_t clock_prescale) {
	// Set MOSI, SS, and SCK output, all others input
	DDR_SPI |= (1 << PIN_MOSI) | (1 << PIN_SCK) | (1 << PIN_SS);
    11ce:	94 b1       	in	r25, 0x04	; 4
    11d0:	97 60       	ori	r25, 0x07	; 7
    11d2:	94 b9       	out	0x04, r25	; 4
	
	uint8_t SPI2X_val = (uint8_t)((clock_prescale >> 2) & 0b001);
    11d4:	82 fb       	bst	r24, 2
    11d6:	99 27       	eor	r25, r25
    11d8:	90 f9       	bld	r25, 0
	SPCR = (1 << SPE) | (1 << MSTR) | (SPR1_val << SPR1) | (SPR0_val << SPR0) | (1 << CPOL) | (1 << CPHA);
	SPSR = (SPI2X_val << SPI2X);
*/

	// Enable SPI, Master, selected prescaling, mode 0 (CPOL = CPHA = 0)
	SPCR = (1 << SPE) | (1 << MSTR) | (SPR1_val << SPR1) | (SPR0_val << SPR0);
    11da:	28 2f       	mov	r18, r24
    11dc:	22 70       	andi	r18, 0x02	; 2
    11de:	81 70       	andi	r24, 0x01	; 1
    11e0:	80 65       	ori	r24, 0x50	; 80
    11e2:	82 2b       	or	r24, r18
    11e4:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~((1 << CPOL) | (1 << CPHA));
    11e6:	8c b5       	in	r24, 0x2c	; 44
    11e8:	83 7f       	andi	r24, 0xF3	; 243
    11ea:	8c bd       	out	0x2c, r24	; 44
	SPSR = (SPI2X_val << SPI2X);
    11ec:	9d bd       	out	0x2d, r25	; 45
    11ee:	08 95       	ret

000011f0 <spi_trancieve>:

}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, size_t length, bool last_in_transmission) {
    11f0:	cf 93       	push	r28
    11f2:	df 93       	push	r29
    11f4:	ec 01       	movw	r28, r24
	PORTB &= ~(1 << PIN_SS);
    11f6:	28 98       	cbi	0x05, 0	; 5

	for (size_t i = 0; i < length; i++) {
    11f8:	41 15       	cp	r20, r1
    11fa:	51 05       	cpc	r21, r1
    11fc:	c1 f0       	breq	.+48     	; 0x122e <spi_trancieve+0x3e>
    11fe:	fb 01       	movw	r30, r22
    1200:	dc 01       	movw	r26, r24
    1202:	46 0f       	add	r20, r22
    1204:	57 1f       	adc	r21, r23
		SPDR = (tx_buffer != NULL) ? tx_buffer[i] : 0xFF;
    1206:	8f ef       	ldi	r24, 0xFF	; 255
    1208:	20 97       	sbiw	r28, 0x00	; 0
    120a:	11 f0       	breq	.+4      	; 0x1210 <spi_trancieve+0x20>
    120c:	9c 91       	ld	r25, X
    120e:	01 c0       	rjmp	.+2      	; 0x1212 <spi_trancieve+0x22>
    1210:	98 2f       	mov	r25, r24
    1212:	9e bd       	out	0x2e, r25	; 46

		while(!(SPSR & (1 << SPIF)));
    1214:	0d b4       	in	r0, 0x2d	; 45
    1216:	07 fe       	sbrs	r0, 7
    1218:	fd cf       	rjmp	.-6      	; 0x1214 <spi_trancieve+0x24>
		
		if (rx_buffer != NULL) rx_buffer[i] = SPDR;
    121a:	61 15       	cp	r22, r1
    121c:	71 05       	cpc	r23, r1
    121e:	11 f0       	breq	.+4      	; 0x1224 <spi_trancieve+0x34>
    1220:	9e b5       	in	r25, 0x2e	; 46
    1222:	90 83       	st	Z, r25
    1224:	31 96       	adiw	r30, 0x01	; 1
    1226:	11 96       	adiw	r26, 0x01	; 1
}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, size_t length, bool last_in_transmission) {
	PORTB &= ~(1 << PIN_SS);

	for (size_t i = 0; i < length; i++) {
    1228:	e4 17       	cp	r30, r20
    122a:	f5 07       	cpc	r31, r21
    122c:	69 f7       	brne	.-38     	; 0x1208 <spi_trancieve+0x18>
		while(!(SPSR & (1 << SPIF)));
		
		if (rx_buffer != NULL) rx_buffer[i] = SPDR;
	}

	if (last_in_transmission) {
    122e:	21 11       	cpse	r18, r1
		PORTB |= (1 << PIN_SS);
    1230:	28 9a       	sbi	0x05, 0	; 5
	}
}
    1232:	df 91       	pop	r29
    1234:	cf 91       	pop	r28
    1236:	08 95       	ret

00001238 <__vector_17>:

uint16_t timer_elapsed_ms(timer_t timer) {
	return elapsed_microseconds[timer] / 1000;
}

ISR(TIMER0_OVF_vect) {
    1238:	1f 92       	push	r1
    123a:	0f 92       	push	r0
    123c:	0f b6       	in	r0, 0x3f	; 63
    123e:	0f 92       	push	r0
    1240:	11 24       	eor	r1, r1
    1242:	0b b6       	in	r0, 0x3b	; 59
    1244:	0f 92       	push	r0
    1246:	2f 93       	push	r18
    1248:	3f 93       	push	r19
    124a:	4f 93       	push	r20
    124c:	5f 93       	push	r21
    124e:	6f 93       	push	r22
    1250:	7f 93       	push	r23
    1252:	8f 93       	push	r24
    1254:	af 93       	push	r26
    1256:	bf 93       	push	r27
    1258:	ef 93       	push	r30
    125a:	ff 93       	push	r31
    125c:	a5 ec       	ldi	r26, 0xC5	; 197
    125e:	b2 e0       	ldi	r27, 0x02	; 2
    1260:	e5 ea       	ldi	r30, 0xA5	; 165
    1262:	f2 e0       	ldi	r31, 0x02	; 2
    1264:	25 ec       	ldi	r18, 0xC5	; 197
    1266:	32 e0       	ldi	r19, 0x02	; 2
	for (int t = 0; t < NUMBER_OF_TIMERS; t++) {
		if (timer_enabled[t]){
    1268:	8d 91       	ld	r24, X+
    126a:	88 23       	and	r24, r24
    126c:	59 f0       	breq	.+22     	; 0x1284 <__vector_17+0x4c>
			elapsed_microseconds[t] += (1000000ULL * 256 * 256) / F_CPU;
    126e:	40 81       	ld	r20, Z
    1270:	51 81       	ldd	r21, Z+1	; 0x01
    1272:	62 81       	ldd	r22, Z+2	; 0x02
    1274:	73 81       	ldd	r23, Z+3	; 0x03
    1276:	50 5e       	subi	r21, 0xE0	; 224
    1278:	6f 4f       	sbci	r22, 0xFF	; 255
    127a:	7f 4f       	sbci	r23, 0xFF	; 255
    127c:	40 83       	st	Z, r20
    127e:	51 83       	std	Z+1, r21	; 0x01
    1280:	62 83       	std	Z+2, r22	; 0x02
    1282:	73 83       	std	Z+3, r23	; 0x03
    1284:	34 96       	adiw	r30, 0x04	; 4
uint16_t timer_elapsed_ms(timer_t timer) {
	return elapsed_microseconds[timer] / 1000;
}

ISR(TIMER0_OVF_vect) {
	for (int t = 0; t < NUMBER_OF_TIMERS; t++) {
    1286:	e2 17       	cp	r30, r18
    1288:	f3 07       	cpc	r31, r19
    128a:	71 f7       	brne	.-36     	; 0x1268 <__vector_17+0x30>
		if (timer_enabled[t]){
			elapsed_microseconds[t] += (1000000ULL * 256 * 256) / F_CPU;
		}
	}
}
    128c:	ff 91       	pop	r31
    128e:	ef 91       	pop	r30
    1290:	bf 91       	pop	r27
    1292:	af 91       	pop	r26
    1294:	8f 91       	pop	r24
    1296:	7f 91       	pop	r23
    1298:	6f 91       	pop	r22
    129a:	5f 91       	pop	r21
    129c:	4f 91       	pop	r20
    129e:	3f 91       	pop	r19
    12a0:	2f 91       	pop	r18
    12a2:	0f 90       	pop	r0
    12a4:	0b be       	out	0x3b, r0	; 59
    12a6:	0f 90       	pop	r0
    12a8:	0f be       	out	0x3f, r0	; 63
    12aa:	0f 90       	pop	r0
    12ac:	1f 90       	pop	r1
    12ae:	18 95       	reti

000012b0 <__subsf3>:
    12b0:	50 58       	subi	r21, 0x80	; 128

000012b2 <__addsf3>:
    12b2:	bb 27       	eor	r27, r27
    12b4:	aa 27       	eor	r26, r26
    12b6:	0e d0       	rcall	.+28     	; 0x12d4 <__addsf3x>
    12b8:	75 c1       	rjmp	.+746    	; 0x15a4 <__fp_round>
    12ba:	66 d1       	rcall	.+716    	; 0x1588 <__fp_pscA>
    12bc:	30 f0       	brcs	.+12     	; 0x12ca <__addsf3+0x18>
    12be:	6b d1       	rcall	.+726    	; 0x1596 <__fp_pscB>
    12c0:	20 f0       	brcs	.+8      	; 0x12ca <__addsf3+0x18>
    12c2:	31 f4       	brne	.+12     	; 0x12d0 <__addsf3+0x1e>
    12c4:	9f 3f       	cpi	r25, 0xFF	; 255
    12c6:	11 f4       	brne	.+4      	; 0x12cc <__addsf3+0x1a>
    12c8:	1e f4       	brtc	.+6      	; 0x12d0 <__addsf3+0x1e>
    12ca:	5b c1       	rjmp	.+694    	; 0x1582 <__fp_nan>
    12cc:	0e f4       	brtc	.+2      	; 0x12d0 <__addsf3+0x1e>
    12ce:	e0 95       	com	r30
    12d0:	e7 fb       	bst	r30, 7
    12d2:	51 c1       	rjmp	.+674    	; 0x1576 <__fp_inf>

000012d4 <__addsf3x>:
    12d4:	e9 2f       	mov	r30, r25
    12d6:	77 d1       	rcall	.+750    	; 0x15c6 <__fp_split3>
    12d8:	80 f3       	brcs	.-32     	; 0x12ba <__addsf3+0x8>
    12da:	ba 17       	cp	r27, r26
    12dc:	62 07       	cpc	r22, r18
    12de:	73 07       	cpc	r23, r19
    12e0:	84 07       	cpc	r24, r20
    12e2:	95 07       	cpc	r25, r21
    12e4:	18 f0       	brcs	.+6      	; 0x12ec <__addsf3x+0x18>
    12e6:	71 f4       	brne	.+28     	; 0x1304 <__addsf3x+0x30>
    12e8:	9e f5       	brtc	.+102    	; 0x1350 <__addsf3x+0x7c>
    12ea:	8f c1       	rjmp	.+798    	; 0x160a <__fp_zero>
    12ec:	0e f4       	brtc	.+2      	; 0x12f0 <__addsf3x+0x1c>
    12ee:	e0 95       	com	r30
    12f0:	0b 2e       	mov	r0, r27
    12f2:	ba 2f       	mov	r27, r26
    12f4:	a0 2d       	mov	r26, r0
    12f6:	0b 01       	movw	r0, r22
    12f8:	b9 01       	movw	r22, r18
    12fa:	90 01       	movw	r18, r0
    12fc:	0c 01       	movw	r0, r24
    12fe:	ca 01       	movw	r24, r20
    1300:	a0 01       	movw	r20, r0
    1302:	11 24       	eor	r1, r1
    1304:	ff 27       	eor	r31, r31
    1306:	59 1b       	sub	r21, r25
    1308:	99 f0       	breq	.+38     	; 0x1330 <__addsf3x+0x5c>
    130a:	59 3f       	cpi	r21, 0xF9	; 249
    130c:	50 f4       	brcc	.+20     	; 0x1322 <__addsf3x+0x4e>
    130e:	50 3e       	cpi	r21, 0xE0	; 224
    1310:	68 f1       	brcs	.+90     	; 0x136c <__addsf3x+0x98>
    1312:	1a 16       	cp	r1, r26
    1314:	f0 40       	sbci	r31, 0x00	; 0
    1316:	a2 2f       	mov	r26, r18
    1318:	23 2f       	mov	r18, r19
    131a:	34 2f       	mov	r19, r20
    131c:	44 27       	eor	r20, r20
    131e:	58 5f       	subi	r21, 0xF8	; 248
    1320:	f3 cf       	rjmp	.-26     	; 0x1308 <__addsf3x+0x34>
    1322:	46 95       	lsr	r20
    1324:	37 95       	ror	r19
    1326:	27 95       	ror	r18
    1328:	a7 95       	ror	r26
    132a:	f0 40       	sbci	r31, 0x00	; 0
    132c:	53 95       	inc	r21
    132e:	c9 f7       	brne	.-14     	; 0x1322 <__addsf3x+0x4e>
    1330:	7e f4       	brtc	.+30     	; 0x1350 <__addsf3x+0x7c>
    1332:	1f 16       	cp	r1, r31
    1334:	ba 0b       	sbc	r27, r26
    1336:	62 0b       	sbc	r22, r18
    1338:	73 0b       	sbc	r23, r19
    133a:	84 0b       	sbc	r24, r20
    133c:	ba f0       	brmi	.+46     	; 0x136c <__addsf3x+0x98>
    133e:	91 50       	subi	r25, 0x01	; 1
    1340:	a1 f0       	breq	.+40     	; 0x136a <__addsf3x+0x96>
    1342:	ff 0f       	add	r31, r31
    1344:	bb 1f       	adc	r27, r27
    1346:	66 1f       	adc	r22, r22
    1348:	77 1f       	adc	r23, r23
    134a:	88 1f       	adc	r24, r24
    134c:	c2 f7       	brpl	.-16     	; 0x133e <__addsf3x+0x6a>
    134e:	0e c0       	rjmp	.+28     	; 0x136c <__addsf3x+0x98>
    1350:	ba 0f       	add	r27, r26
    1352:	62 1f       	adc	r22, r18
    1354:	73 1f       	adc	r23, r19
    1356:	84 1f       	adc	r24, r20
    1358:	48 f4       	brcc	.+18     	; 0x136c <__addsf3x+0x98>
    135a:	87 95       	ror	r24
    135c:	77 95       	ror	r23
    135e:	67 95       	ror	r22
    1360:	b7 95       	ror	r27
    1362:	f7 95       	ror	r31
    1364:	9e 3f       	cpi	r25, 0xFE	; 254
    1366:	08 f0       	brcs	.+2      	; 0x136a <__addsf3x+0x96>
    1368:	b3 cf       	rjmp	.-154    	; 0x12d0 <__addsf3+0x1e>
    136a:	93 95       	inc	r25
    136c:	88 0f       	add	r24, r24
    136e:	08 f0       	brcs	.+2      	; 0x1372 <__addsf3x+0x9e>
    1370:	99 27       	eor	r25, r25
    1372:	ee 0f       	add	r30, r30
    1374:	97 95       	ror	r25
    1376:	87 95       	ror	r24
    1378:	08 95       	ret

0000137a <__cmpsf2>:
    137a:	d9 d0       	rcall	.+434    	; 0x152e <__fp_cmp>
    137c:	08 f4       	brcc	.+2      	; 0x1380 <__cmpsf2+0x6>
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	08 95       	ret

00001382 <__divsf3>:
    1382:	0c d0       	rcall	.+24     	; 0x139c <__divsf3x>
    1384:	0f c1       	rjmp	.+542    	; 0x15a4 <__fp_round>
    1386:	07 d1       	rcall	.+526    	; 0x1596 <__fp_pscB>
    1388:	40 f0       	brcs	.+16     	; 0x139a <__divsf3+0x18>
    138a:	fe d0       	rcall	.+508    	; 0x1588 <__fp_pscA>
    138c:	30 f0       	brcs	.+12     	; 0x139a <__divsf3+0x18>
    138e:	21 f4       	brne	.+8      	; 0x1398 <__divsf3+0x16>
    1390:	5f 3f       	cpi	r21, 0xFF	; 255
    1392:	19 f0       	breq	.+6      	; 0x139a <__divsf3+0x18>
    1394:	f0 c0       	rjmp	.+480    	; 0x1576 <__fp_inf>
    1396:	51 11       	cpse	r21, r1
    1398:	39 c1       	rjmp	.+626    	; 0x160c <__fp_szero>
    139a:	f3 c0       	rjmp	.+486    	; 0x1582 <__fp_nan>

0000139c <__divsf3x>:
    139c:	14 d1       	rcall	.+552    	; 0x15c6 <__fp_split3>
    139e:	98 f3       	brcs	.-26     	; 0x1386 <__divsf3+0x4>

000013a0 <__divsf3_pse>:
    13a0:	99 23       	and	r25, r25
    13a2:	c9 f3       	breq	.-14     	; 0x1396 <__divsf3+0x14>
    13a4:	55 23       	and	r21, r21
    13a6:	b1 f3       	breq	.-20     	; 0x1394 <__divsf3+0x12>
    13a8:	95 1b       	sub	r25, r21
    13aa:	55 0b       	sbc	r21, r21
    13ac:	bb 27       	eor	r27, r27
    13ae:	aa 27       	eor	r26, r26
    13b0:	62 17       	cp	r22, r18
    13b2:	73 07       	cpc	r23, r19
    13b4:	84 07       	cpc	r24, r20
    13b6:	38 f0       	brcs	.+14     	; 0x13c6 <__divsf3_pse+0x26>
    13b8:	9f 5f       	subi	r25, 0xFF	; 255
    13ba:	5f 4f       	sbci	r21, 0xFF	; 255
    13bc:	22 0f       	add	r18, r18
    13be:	33 1f       	adc	r19, r19
    13c0:	44 1f       	adc	r20, r20
    13c2:	aa 1f       	adc	r26, r26
    13c4:	a9 f3       	breq	.-22     	; 0x13b0 <__divsf3_pse+0x10>
    13c6:	33 d0       	rcall	.+102    	; 0x142e <__divsf3_pse+0x8e>
    13c8:	0e 2e       	mov	r0, r30
    13ca:	3a f0       	brmi	.+14     	; 0x13da <__divsf3_pse+0x3a>
    13cc:	e0 e8       	ldi	r30, 0x80	; 128
    13ce:	30 d0       	rcall	.+96     	; 0x1430 <__divsf3_pse+0x90>
    13d0:	91 50       	subi	r25, 0x01	; 1
    13d2:	50 40       	sbci	r21, 0x00	; 0
    13d4:	e6 95       	lsr	r30
    13d6:	00 1c       	adc	r0, r0
    13d8:	ca f7       	brpl	.-14     	; 0x13cc <__divsf3_pse+0x2c>
    13da:	29 d0       	rcall	.+82     	; 0x142e <__divsf3_pse+0x8e>
    13dc:	fe 2f       	mov	r31, r30
    13de:	27 d0       	rcall	.+78     	; 0x142e <__divsf3_pse+0x8e>
    13e0:	66 0f       	add	r22, r22
    13e2:	77 1f       	adc	r23, r23
    13e4:	88 1f       	adc	r24, r24
    13e6:	bb 1f       	adc	r27, r27
    13e8:	26 17       	cp	r18, r22
    13ea:	37 07       	cpc	r19, r23
    13ec:	48 07       	cpc	r20, r24
    13ee:	ab 07       	cpc	r26, r27
    13f0:	b0 e8       	ldi	r27, 0x80	; 128
    13f2:	09 f0       	breq	.+2      	; 0x13f6 <__divsf3_pse+0x56>
    13f4:	bb 0b       	sbc	r27, r27
    13f6:	80 2d       	mov	r24, r0
    13f8:	bf 01       	movw	r22, r30
    13fa:	ff 27       	eor	r31, r31
    13fc:	93 58       	subi	r25, 0x83	; 131
    13fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1400:	2a f0       	brmi	.+10     	; 0x140c <__divsf3_pse+0x6c>
    1402:	9e 3f       	cpi	r25, 0xFE	; 254
    1404:	51 05       	cpc	r21, r1
    1406:	68 f0       	brcs	.+26     	; 0x1422 <__divsf3_pse+0x82>
    1408:	b6 c0       	rjmp	.+364    	; 0x1576 <__fp_inf>
    140a:	00 c1       	rjmp	.+512    	; 0x160c <__fp_szero>
    140c:	5f 3f       	cpi	r21, 0xFF	; 255
    140e:	ec f3       	brlt	.-6      	; 0x140a <__divsf3_pse+0x6a>
    1410:	98 3e       	cpi	r25, 0xE8	; 232
    1412:	dc f3       	brlt	.-10     	; 0x140a <__divsf3_pse+0x6a>
    1414:	86 95       	lsr	r24
    1416:	77 95       	ror	r23
    1418:	67 95       	ror	r22
    141a:	b7 95       	ror	r27
    141c:	f7 95       	ror	r31
    141e:	9f 5f       	subi	r25, 0xFF	; 255
    1420:	c9 f7       	brne	.-14     	; 0x1414 <__divsf3_pse+0x74>
    1422:	88 0f       	add	r24, r24
    1424:	91 1d       	adc	r25, r1
    1426:	96 95       	lsr	r25
    1428:	87 95       	ror	r24
    142a:	97 f9       	bld	r25, 7
    142c:	08 95       	ret
    142e:	e1 e0       	ldi	r30, 0x01	; 1
    1430:	66 0f       	add	r22, r22
    1432:	77 1f       	adc	r23, r23
    1434:	88 1f       	adc	r24, r24
    1436:	bb 1f       	adc	r27, r27
    1438:	62 17       	cp	r22, r18
    143a:	73 07       	cpc	r23, r19
    143c:	84 07       	cpc	r24, r20
    143e:	ba 07       	cpc	r27, r26
    1440:	20 f0       	brcs	.+8      	; 0x144a <__divsf3_pse+0xaa>
    1442:	62 1b       	sub	r22, r18
    1444:	73 0b       	sbc	r23, r19
    1446:	84 0b       	sbc	r24, r20
    1448:	ba 0b       	sbc	r27, r26
    144a:	ee 1f       	adc	r30, r30
    144c:	88 f7       	brcc	.-30     	; 0x1430 <__divsf3_pse+0x90>
    144e:	e0 95       	com	r30
    1450:	08 95       	ret

00001452 <__fixsfsi>:
    1452:	04 d0       	rcall	.+8      	; 0x145c <__fixunssfsi>
    1454:	68 94       	set
    1456:	b1 11       	cpse	r27, r1
    1458:	d9 c0       	rjmp	.+434    	; 0x160c <__fp_szero>
    145a:	08 95       	ret

0000145c <__fixunssfsi>:
    145c:	bc d0       	rcall	.+376    	; 0x15d6 <__fp_splitA>
    145e:	88 f0       	brcs	.+34     	; 0x1482 <__fixunssfsi+0x26>
    1460:	9f 57       	subi	r25, 0x7F	; 127
    1462:	90 f0       	brcs	.+36     	; 0x1488 <__fixunssfsi+0x2c>
    1464:	b9 2f       	mov	r27, r25
    1466:	99 27       	eor	r25, r25
    1468:	b7 51       	subi	r27, 0x17	; 23
    146a:	a0 f0       	brcs	.+40     	; 0x1494 <__fixunssfsi+0x38>
    146c:	d1 f0       	breq	.+52     	; 0x14a2 <__fixunssfsi+0x46>
    146e:	66 0f       	add	r22, r22
    1470:	77 1f       	adc	r23, r23
    1472:	88 1f       	adc	r24, r24
    1474:	99 1f       	adc	r25, r25
    1476:	1a f0       	brmi	.+6      	; 0x147e <__fixunssfsi+0x22>
    1478:	ba 95       	dec	r27
    147a:	c9 f7       	brne	.-14     	; 0x146e <__fixunssfsi+0x12>
    147c:	12 c0       	rjmp	.+36     	; 0x14a2 <__fixunssfsi+0x46>
    147e:	b1 30       	cpi	r27, 0x01	; 1
    1480:	81 f0       	breq	.+32     	; 0x14a2 <__fixunssfsi+0x46>
    1482:	c3 d0       	rcall	.+390    	; 0x160a <__fp_zero>
    1484:	b1 e0       	ldi	r27, 0x01	; 1
    1486:	08 95       	ret
    1488:	c0 c0       	rjmp	.+384    	; 0x160a <__fp_zero>
    148a:	67 2f       	mov	r22, r23
    148c:	78 2f       	mov	r23, r24
    148e:	88 27       	eor	r24, r24
    1490:	b8 5f       	subi	r27, 0xF8	; 248
    1492:	39 f0       	breq	.+14     	; 0x14a2 <__fixunssfsi+0x46>
    1494:	b9 3f       	cpi	r27, 0xF9	; 249
    1496:	cc f3       	brlt	.-14     	; 0x148a <__fixunssfsi+0x2e>
    1498:	86 95       	lsr	r24
    149a:	77 95       	ror	r23
    149c:	67 95       	ror	r22
    149e:	b3 95       	inc	r27
    14a0:	d9 f7       	brne	.-10     	; 0x1498 <__fixunssfsi+0x3c>
    14a2:	3e f4       	brtc	.+14     	; 0x14b2 <__fixunssfsi+0x56>
    14a4:	90 95       	com	r25
    14a6:	80 95       	com	r24
    14a8:	70 95       	com	r23
    14aa:	61 95       	neg	r22
    14ac:	7f 4f       	sbci	r23, 0xFF	; 255
    14ae:	8f 4f       	sbci	r24, 0xFF	; 255
    14b0:	9f 4f       	sbci	r25, 0xFF	; 255
    14b2:	08 95       	ret

000014b4 <__floatunsisf>:
    14b4:	e8 94       	clt
    14b6:	09 c0       	rjmp	.+18     	; 0x14ca <__floatsisf+0x12>

000014b8 <__floatsisf>:
    14b8:	97 fb       	bst	r25, 7
    14ba:	3e f4       	brtc	.+14     	; 0x14ca <__floatsisf+0x12>
    14bc:	90 95       	com	r25
    14be:	80 95       	com	r24
    14c0:	70 95       	com	r23
    14c2:	61 95       	neg	r22
    14c4:	7f 4f       	sbci	r23, 0xFF	; 255
    14c6:	8f 4f       	sbci	r24, 0xFF	; 255
    14c8:	9f 4f       	sbci	r25, 0xFF	; 255
    14ca:	99 23       	and	r25, r25
    14cc:	a9 f0       	breq	.+42     	; 0x14f8 <__floatsisf+0x40>
    14ce:	f9 2f       	mov	r31, r25
    14d0:	96 e9       	ldi	r25, 0x96	; 150
    14d2:	bb 27       	eor	r27, r27
    14d4:	93 95       	inc	r25
    14d6:	f6 95       	lsr	r31
    14d8:	87 95       	ror	r24
    14da:	77 95       	ror	r23
    14dc:	67 95       	ror	r22
    14de:	b7 95       	ror	r27
    14e0:	f1 11       	cpse	r31, r1
    14e2:	f8 cf       	rjmp	.-16     	; 0x14d4 <__floatsisf+0x1c>
    14e4:	fa f4       	brpl	.+62     	; 0x1524 <__floatsisf+0x6c>
    14e6:	bb 0f       	add	r27, r27
    14e8:	11 f4       	brne	.+4      	; 0x14ee <__floatsisf+0x36>
    14ea:	60 ff       	sbrs	r22, 0
    14ec:	1b c0       	rjmp	.+54     	; 0x1524 <__floatsisf+0x6c>
    14ee:	6f 5f       	subi	r22, 0xFF	; 255
    14f0:	7f 4f       	sbci	r23, 0xFF	; 255
    14f2:	8f 4f       	sbci	r24, 0xFF	; 255
    14f4:	9f 4f       	sbci	r25, 0xFF	; 255
    14f6:	16 c0       	rjmp	.+44     	; 0x1524 <__floatsisf+0x6c>
    14f8:	88 23       	and	r24, r24
    14fa:	11 f0       	breq	.+4      	; 0x1500 <__floatsisf+0x48>
    14fc:	96 e9       	ldi	r25, 0x96	; 150
    14fe:	11 c0       	rjmp	.+34     	; 0x1522 <__floatsisf+0x6a>
    1500:	77 23       	and	r23, r23
    1502:	21 f0       	breq	.+8      	; 0x150c <__floatsisf+0x54>
    1504:	9e e8       	ldi	r25, 0x8E	; 142
    1506:	87 2f       	mov	r24, r23
    1508:	76 2f       	mov	r23, r22
    150a:	05 c0       	rjmp	.+10     	; 0x1516 <__floatsisf+0x5e>
    150c:	66 23       	and	r22, r22
    150e:	71 f0       	breq	.+28     	; 0x152c <__floatsisf+0x74>
    1510:	96 e8       	ldi	r25, 0x86	; 134
    1512:	86 2f       	mov	r24, r22
    1514:	70 e0       	ldi	r23, 0x00	; 0
    1516:	60 e0       	ldi	r22, 0x00	; 0
    1518:	2a f0       	brmi	.+10     	; 0x1524 <__floatsisf+0x6c>
    151a:	9a 95       	dec	r25
    151c:	66 0f       	add	r22, r22
    151e:	77 1f       	adc	r23, r23
    1520:	88 1f       	adc	r24, r24
    1522:	da f7       	brpl	.-10     	; 0x151a <__floatsisf+0x62>
    1524:	88 0f       	add	r24, r24
    1526:	96 95       	lsr	r25
    1528:	87 95       	ror	r24
    152a:	97 f9       	bld	r25, 7
    152c:	08 95       	ret

0000152e <__fp_cmp>:
    152e:	99 0f       	add	r25, r25
    1530:	00 08       	sbc	r0, r0
    1532:	55 0f       	add	r21, r21
    1534:	aa 0b       	sbc	r26, r26
    1536:	e0 e8       	ldi	r30, 0x80	; 128
    1538:	fe ef       	ldi	r31, 0xFE	; 254
    153a:	16 16       	cp	r1, r22
    153c:	17 06       	cpc	r1, r23
    153e:	e8 07       	cpc	r30, r24
    1540:	f9 07       	cpc	r31, r25
    1542:	c0 f0       	brcs	.+48     	; 0x1574 <__fp_cmp+0x46>
    1544:	12 16       	cp	r1, r18
    1546:	13 06       	cpc	r1, r19
    1548:	e4 07       	cpc	r30, r20
    154a:	f5 07       	cpc	r31, r21
    154c:	98 f0       	brcs	.+38     	; 0x1574 <__fp_cmp+0x46>
    154e:	62 1b       	sub	r22, r18
    1550:	73 0b       	sbc	r23, r19
    1552:	84 0b       	sbc	r24, r20
    1554:	95 0b       	sbc	r25, r21
    1556:	39 f4       	brne	.+14     	; 0x1566 <__fp_cmp+0x38>
    1558:	0a 26       	eor	r0, r26
    155a:	61 f0       	breq	.+24     	; 0x1574 <__fp_cmp+0x46>
    155c:	23 2b       	or	r18, r19
    155e:	24 2b       	or	r18, r20
    1560:	25 2b       	or	r18, r21
    1562:	21 f4       	brne	.+8      	; 0x156c <__fp_cmp+0x3e>
    1564:	08 95       	ret
    1566:	0a 26       	eor	r0, r26
    1568:	09 f4       	brne	.+2      	; 0x156c <__fp_cmp+0x3e>
    156a:	a1 40       	sbci	r26, 0x01	; 1
    156c:	a6 95       	lsr	r26
    156e:	8f ef       	ldi	r24, 0xFF	; 255
    1570:	81 1d       	adc	r24, r1
    1572:	81 1d       	adc	r24, r1
    1574:	08 95       	ret

00001576 <__fp_inf>:
    1576:	97 f9       	bld	r25, 7
    1578:	9f 67       	ori	r25, 0x7F	; 127
    157a:	80 e8       	ldi	r24, 0x80	; 128
    157c:	70 e0       	ldi	r23, 0x00	; 0
    157e:	60 e0       	ldi	r22, 0x00	; 0
    1580:	08 95       	ret

00001582 <__fp_nan>:
    1582:	9f ef       	ldi	r25, 0xFF	; 255
    1584:	80 ec       	ldi	r24, 0xC0	; 192
    1586:	08 95       	ret

00001588 <__fp_pscA>:
    1588:	00 24       	eor	r0, r0
    158a:	0a 94       	dec	r0
    158c:	16 16       	cp	r1, r22
    158e:	17 06       	cpc	r1, r23
    1590:	18 06       	cpc	r1, r24
    1592:	09 06       	cpc	r0, r25
    1594:	08 95       	ret

00001596 <__fp_pscB>:
    1596:	00 24       	eor	r0, r0
    1598:	0a 94       	dec	r0
    159a:	12 16       	cp	r1, r18
    159c:	13 06       	cpc	r1, r19
    159e:	14 06       	cpc	r1, r20
    15a0:	05 06       	cpc	r0, r21
    15a2:	08 95       	ret

000015a4 <__fp_round>:
    15a4:	09 2e       	mov	r0, r25
    15a6:	03 94       	inc	r0
    15a8:	00 0c       	add	r0, r0
    15aa:	11 f4       	brne	.+4      	; 0x15b0 <__fp_round+0xc>
    15ac:	88 23       	and	r24, r24
    15ae:	52 f0       	brmi	.+20     	; 0x15c4 <__fp_round+0x20>
    15b0:	bb 0f       	add	r27, r27
    15b2:	40 f4       	brcc	.+16     	; 0x15c4 <__fp_round+0x20>
    15b4:	bf 2b       	or	r27, r31
    15b6:	11 f4       	brne	.+4      	; 0x15bc <__fp_round+0x18>
    15b8:	60 ff       	sbrs	r22, 0
    15ba:	04 c0       	rjmp	.+8      	; 0x15c4 <__fp_round+0x20>
    15bc:	6f 5f       	subi	r22, 0xFF	; 255
    15be:	7f 4f       	sbci	r23, 0xFF	; 255
    15c0:	8f 4f       	sbci	r24, 0xFF	; 255
    15c2:	9f 4f       	sbci	r25, 0xFF	; 255
    15c4:	08 95       	ret

000015c6 <__fp_split3>:
    15c6:	57 fd       	sbrc	r21, 7
    15c8:	90 58       	subi	r25, 0x80	; 128
    15ca:	44 0f       	add	r20, r20
    15cc:	55 1f       	adc	r21, r21
    15ce:	59 f0       	breq	.+22     	; 0x15e6 <__fp_splitA+0x10>
    15d0:	5f 3f       	cpi	r21, 0xFF	; 255
    15d2:	71 f0       	breq	.+28     	; 0x15f0 <__fp_splitA+0x1a>
    15d4:	47 95       	ror	r20

000015d6 <__fp_splitA>:
    15d6:	88 0f       	add	r24, r24
    15d8:	97 fb       	bst	r25, 7
    15da:	99 1f       	adc	r25, r25
    15dc:	61 f0       	breq	.+24     	; 0x15f6 <__fp_splitA+0x20>
    15de:	9f 3f       	cpi	r25, 0xFF	; 255
    15e0:	79 f0       	breq	.+30     	; 0x1600 <__fp_splitA+0x2a>
    15e2:	87 95       	ror	r24
    15e4:	08 95       	ret
    15e6:	12 16       	cp	r1, r18
    15e8:	13 06       	cpc	r1, r19
    15ea:	14 06       	cpc	r1, r20
    15ec:	55 1f       	adc	r21, r21
    15ee:	f2 cf       	rjmp	.-28     	; 0x15d4 <__fp_split3+0xe>
    15f0:	46 95       	lsr	r20
    15f2:	f1 df       	rcall	.-30     	; 0x15d6 <__fp_splitA>
    15f4:	08 c0       	rjmp	.+16     	; 0x1606 <__fp_splitA+0x30>
    15f6:	16 16       	cp	r1, r22
    15f8:	17 06       	cpc	r1, r23
    15fa:	18 06       	cpc	r1, r24
    15fc:	99 1f       	adc	r25, r25
    15fe:	f1 cf       	rjmp	.-30     	; 0x15e2 <__fp_splitA+0xc>
    1600:	86 95       	lsr	r24
    1602:	71 05       	cpc	r23, r1
    1604:	61 05       	cpc	r22, r1
    1606:	08 94       	sec
    1608:	08 95       	ret

0000160a <__fp_zero>:
    160a:	e8 94       	clt

0000160c <__fp_szero>:
    160c:	bb 27       	eor	r27, r27
    160e:	66 27       	eor	r22, r22
    1610:	77 27       	eor	r23, r23
    1612:	cb 01       	movw	r24, r22
    1614:	97 f9       	bld	r25, 7
    1616:	08 95       	ret

00001618 <__gesf2>:
    1618:	8a df       	rcall	.-236    	; 0x152e <__fp_cmp>
    161a:	08 f4       	brcc	.+2      	; 0x161e <__gesf2+0x6>
    161c:	8f ef       	ldi	r24, 0xFF	; 255
    161e:	08 95       	ret

00001620 <__mulsf3>:
    1620:	0b d0       	rcall	.+22     	; 0x1638 <__mulsf3x>
    1622:	c0 cf       	rjmp	.-128    	; 0x15a4 <__fp_round>
    1624:	b1 df       	rcall	.-158    	; 0x1588 <__fp_pscA>
    1626:	28 f0       	brcs	.+10     	; 0x1632 <__mulsf3+0x12>
    1628:	b6 df       	rcall	.-148    	; 0x1596 <__fp_pscB>
    162a:	18 f0       	brcs	.+6      	; 0x1632 <__mulsf3+0x12>
    162c:	95 23       	and	r25, r21
    162e:	09 f0       	breq	.+2      	; 0x1632 <__mulsf3+0x12>
    1630:	a2 cf       	rjmp	.-188    	; 0x1576 <__fp_inf>
    1632:	a7 cf       	rjmp	.-178    	; 0x1582 <__fp_nan>
    1634:	11 24       	eor	r1, r1
    1636:	ea cf       	rjmp	.-44     	; 0x160c <__fp_szero>

00001638 <__mulsf3x>:
    1638:	c6 df       	rcall	.-116    	; 0x15c6 <__fp_split3>
    163a:	a0 f3       	brcs	.-24     	; 0x1624 <__mulsf3+0x4>

0000163c <__mulsf3_pse>:
    163c:	95 9f       	mul	r25, r21
    163e:	d1 f3       	breq	.-12     	; 0x1634 <__mulsf3+0x14>
    1640:	95 0f       	add	r25, r21
    1642:	50 e0       	ldi	r21, 0x00	; 0
    1644:	55 1f       	adc	r21, r21
    1646:	62 9f       	mul	r22, r18
    1648:	f0 01       	movw	r30, r0
    164a:	72 9f       	mul	r23, r18
    164c:	bb 27       	eor	r27, r27
    164e:	f0 0d       	add	r31, r0
    1650:	b1 1d       	adc	r27, r1
    1652:	63 9f       	mul	r22, r19
    1654:	aa 27       	eor	r26, r26
    1656:	f0 0d       	add	r31, r0
    1658:	b1 1d       	adc	r27, r1
    165a:	aa 1f       	adc	r26, r26
    165c:	64 9f       	mul	r22, r20
    165e:	66 27       	eor	r22, r22
    1660:	b0 0d       	add	r27, r0
    1662:	a1 1d       	adc	r26, r1
    1664:	66 1f       	adc	r22, r22
    1666:	82 9f       	mul	r24, r18
    1668:	22 27       	eor	r18, r18
    166a:	b0 0d       	add	r27, r0
    166c:	a1 1d       	adc	r26, r1
    166e:	62 1f       	adc	r22, r18
    1670:	73 9f       	mul	r23, r19
    1672:	b0 0d       	add	r27, r0
    1674:	a1 1d       	adc	r26, r1
    1676:	62 1f       	adc	r22, r18
    1678:	83 9f       	mul	r24, r19
    167a:	a0 0d       	add	r26, r0
    167c:	61 1d       	adc	r22, r1
    167e:	22 1f       	adc	r18, r18
    1680:	74 9f       	mul	r23, r20
    1682:	33 27       	eor	r19, r19
    1684:	a0 0d       	add	r26, r0
    1686:	61 1d       	adc	r22, r1
    1688:	23 1f       	adc	r18, r19
    168a:	84 9f       	mul	r24, r20
    168c:	60 0d       	add	r22, r0
    168e:	21 1d       	adc	r18, r1
    1690:	82 2f       	mov	r24, r18
    1692:	76 2f       	mov	r23, r22
    1694:	6a 2f       	mov	r22, r26
    1696:	11 24       	eor	r1, r1
    1698:	9f 57       	subi	r25, 0x7F	; 127
    169a:	50 40       	sbci	r21, 0x00	; 0
    169c:	8a f0       	brmi	.+34     	; 0x16c0 <__mulsf3_pse+0x84>
    169e:	e1 f0       	breq	.+56     	; 0x16d8 <__mulsf3_pse+0x9c>
    16a0:	88 23       	and	r24, r24
    16a2:	4a f0       	brmi	.+18     	; 0x16b6 <__mulsf3_pse+0x7a>
    16a4:	ee 0f       	add	r30, r30
    16a6:	ff 1f       	adc	r31, r31
    16a8:	bb 1f       	adc	r27, r27
    16aa:	66 1f       	adc	r22, r22
    16ac:	77 1f       	adc	r23, r23
    16ae:	88 1f       	adc	r24, r24
    16b0:	91 50       	subi	r25, 0x01	; 1
    16b2:	50 40       	sbci	r21, 0x00	; 0
    16b4:	a9 f7       	brne	.-22     	; 0x16a0 <__mulsf3_pse+0x64>
    16b6:	9e 3f       	cpi	r25, 0xFE	; 254
    16b8:	51 05       	cpc	r21, r1
    16ba:	70 f0       	brcs	.+28     	; 0x16d8 <__mulsf3_pse+0x9c>
    16bc:	5c cf       	rjmp	.-328    	; 0x1576 <__fp_inf>
    16be:	a6 cf       	rjmp	.-180    	; 0x160c <__fp_szero>
    16c0:	5f 3f       	cpi	r21, 0xFF	; 255
    16c2:	ec f3       	brlt	.-6      	; 0x16be <__mulsf3_pse+0x82>
    16c4:	98 3e       	cpi	r25, 0xE8	; 232
    16c6:	dc f3       	brlt	.-10     	; 0x16be <__mulsf3_pse+0x82>
    16c8:	86 95       	lsr	r24
    16ca:	77 95       	ror	r23
    16cc:	67 95       	ror	r22
    16ce:	b7 95       	ror	r27
    16d0:	f7 95       	ror	r31
    16d2:	e7 95       	ror	r30
    16d4:	9f 5f       	subi	r25, 0xFF	; 255
    16d6:	c1 f7       	brne	.-16     	; 0x16c8 <__mulsf3_pse+0x8c>
    16d8:	fe 2b       	or	r31, r30
    16da:	88 0f       	add	r24, r24
    16dc:	91 1d       	adc	r25, r1
    16de:	96 95       	lsr	r25
    16e0:	87 95       	ror	r24
    16e2:	97 f9       	bld	r25, 7
    16e4:	08 95       	ret

000016e6 <__tablejump2__>:
    16e6:	ee 0f       	add	r30, r30
    16e8:	ff 1f       	adc	r31, r31
    16ea:	00 24       	eor	r0, r0
    16ec:	00 1c       	adc	r0, r0
    16ee:	0b be       	out	0x3b, r0	; 59
    16f0:	07 90       	elpm	r0, Z+
    16f2:	f6 91       	elpm	r31, Z
    16f4:	e0 2d       	mov	r30, r0
    16f6:	09 94       	ijmp

000016f8 <atoi>:
    16f8:	fc 01       	movw	r30, r24
    16fa:	88 27       	eor	r24, r24
    16fc:	99 27       	eor	r25, r25
    16fe:	e8 94       	clt
    1700:	21 91       	ld	r18, Z+
    1702:	20 32       	cpi	r18, 0x20	; 32
    1704:	e9 f3       	breq	.-6      	; 0x1700 <atoi+0x8>
    1706:	29 30       	cpi	r18, 0x09	; 9
    1708:	10 f0       	brcs	.+4      	; 0x170e <atoi+0x16>
    170a:	2e 30       	cpi	r18, 0x0E	; 14
    170c:	c8 f3       	brcs	.-14     	; 0x1700 <atoi+0x8>
    170e:	2b 32       	cpi	r18, 0x2B	; 43
    1710:	39 f0       	breq	.+14     	; 0x1720 <atoi+0x28>
    1712:	2d 32       	cpi	r18, 0x2D	; 45
    1714:	31 f4       	brne	.+12     	; 0x1722 <atoi+0x2a>
    1716:	68 94       	set
    1718:	03 c0       	rjmp	.+6      	; 0x1720 <atoi+0x28>
    171a:	15 d0       	rcall	.+42     	; 0x1746 <__mulhi_const_10>
    171c:	82 0f       	add	r24, r18
    171e:	91 1d       	adc	r25, r1
    1720:	21 91       	ld	r18, Z+
    1722:	20 53       	subi	r18, 0x30	; 48
    1724:	2a 30       	cpi	r18, 0x0A	; 10
    1726:	c8 f3       	brcs	.-14     	; 0x171a <atoi+0x22>
    1728:	1e f4       	brtc	.+6      	; 0x1730 <atoi+0x38>
    172a:	90 95       	com	r25
    172c:	81 95       	neg	r24
    172e:	9f 4f       	sbci	r25, 0xFF	; 255
    1730:	08 95       	ret

00001732 <__itoa_ncheck>:
    1732:	bb 27       	eor	r27, r27
    1734:	4a 30       	cpi	r20, 0x0A	; 10
    1736:	31 f4       	brne	.+12     	; 0x1744 <__itoa_ncheck+0x12>
    1738:	99 23       	and	r25, r25
    173a:	22 f4       	brpl	.+8      	; 0x1744 <__itoa_ncheck+0x12>
    173c:	bd e2       	ldi	r27, 0x2D	; 45
    173e:	90 95       	com	r25
    1740:	81 95       	neg	r24
    1742:	9f 4f       	sbci	r25, 0xFF	; 255
    1744:	09 c0       	rjmp	.+18     	; 0x1758 <__utoa_common>

00001746 <__mulhi_const_10>:
    1746:	7a e0       	ldi	r23, 0x0A	; 10
    1748:	97 9f       	mul	r25, r23
    174a:	90 2d       	mov	r25, r0
    174c:	87 9f       	mul	r24, r23
    174e:	80 2d       	mov	r24, r0
    1750:	91 0d       	add	r25, r1
    1752:	11 24       	eor	r1, r1
    1754:	08 95       	ret

00001756 <__utoa_ncheck>:
    1756:	bb 27       	eor	r27, r27

00001758 <__utoa_common>:
    1758:	fb 01       	movw	r30, r22
    175a:	55 27       	eor	r21, r21
    175c:	aa 27       	eor	r26, r26
    175e:	88 0f       	add	r24, r24
    1760:	99 1f       	adc	r25, r25
    1762:	aa 1f       	adc	r26, r26
    1764:	a4 17       	cp	r26, r20
    1766:	10 f0       	brcs	.+4      	; 0x176c <__utoa_common+0x14>
    1768:	a4 1b       	sub	r26, r20
    176a:	83 95       	inc	r24
    176c:	50 51       	subi	r21, 0x10	; 16
    176e:	b9 f7       	brne	.-18     	; 0x175e <__utoa_common+0x6>
    1770:	a0 5d       	subi	r26, 0xD0	; 208
    1772:	aa 33       	cpi	r26, 0x3A	; 58
    1774:	08 f0       	brcs	.+2      	; 0x1778 <__utoa_common+0x20>
    1776:	a9 5d       	subi	r26, 0xD9	; 217
    1778:	a1 93       	st	Z+, r26
    177a:	00 97       	sbiw	r24, 0x00	; 0
    177c:	79 f7       	brne	.-34     	; 0x175c <__utoa_common+0x4>
    177e:	b1 11       	cpse	r27, r1
    1780:	b1 93       	st	Z+, r27
    1782:	11 92       	st	Z+, r1
    1784:	cb 01       	movw	r24, r22
    1786:	00 c0       	rjmp	.+0      	; 0x1788 <strrev>

00001788 <strrev>:
    1788:	dc 01       	movw	r26, r24
    178a:	fc 01       	movw	r30, r24
    178c:	67 2f       	mov	r22, r23
    178e:	71 91       	ld	r23, Z+
    1790:	77 23       	and	r23, r23
    1792:	e1 f7       	brne	.-8      	; 0x178c <strrev+0x4>
    1794:	32 97       	sbiw	r30, 0x02	; 2
    1796:	04 c0       	rjmp	.+8      	; 0x17a0 <strrev+0x18>
    1798:	7c 91       	ld	r23, X
    179a:	6d 93       	st	X+, r22
    179c:	70 83       	st	Z, r23
    179e:	62 91       	ld	r22, -Z
    17a0:	ae 17       	cp	r26, r30
    17a2:	bf 07       	cpc	r27, r31
    17a4:	c8 f3       	brcs	.-14     	; 0x1798 <strrev+0x10>
    17a6:	08 95       	ret

000017a8 <_exit>:
    17a8:	f8 94       	cli

000017aa <__stop_program>:
    17aa:	ff cf       	rjmp	.-2      	; 0x17aa <__stop_program>
