// Seed: 2306935373
`timescale 1 ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4
);
  always @(1) begin
    id_2 <= id_0;
  end
  logic id_5;
  logic id_6;
  type_10(
      id_3, 1
  );
endmodule
