/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [5:0] celloutsig_0_6z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = in_data[17] ^ celloutsig_0_0z;
  assign celloutsig_1_13z = celloutsig_1_4z ^ celloutsig_1_3z;
  assign celloutsig_1_14z = _00_ ^ celloutsig_1_0z[2];
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[26]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[5] ^ in_data[137]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z ^ celloutsig_1_0z[5]);
  reg [5:0] _08_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 6'h00;
    else _08_ <= { celloutsig_1_0z[5:3], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_9z };
  assign { _01_[5:4], _00_, _01_[2:0] } = _08_;
  assign celloutsig_0_4z = in_data[63:49] >= in_data[91:77];
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } >= in_data[79:66];
  assign celloutsig_1_4z = celloutsig_1_2z[12:4] && { in_data[159:158], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_2z[11:0] && { celloutsig_1_0z[4:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_2z[3:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } && { celloutsig_1_2z[13:1], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_11z = celloutsig_1_2z[13:4] && { in_data[179:171], celloutsig_1_8z };
  assign celloutsig_1_18z = ! { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[131:119] };
  assign celloutsig_0_3z = { in_data[6:2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, in_data[53:50], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_2z[9] ? { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_8z } : { _01_[1:0], celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_1z[5:3], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z } != { in_data[142:140], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_8z = { in_data[175:159], celloutsig_1_1z } != { in_data[160:148], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[132:127];
  assign celloutsig_0_0z = | in_data[95:92];
  assign celloutsig_1_0z = in_data[104:99] >>> in_data[122:117];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
