

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Sun Nov 24 10:25:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.576 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129| 1.290 us | 1.290 us |  129|  129|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |      128|      128|        32|          -|          -|     4|    no    |
        | + CACHE_UPDATE_LOOP_2    |       30|       30|        10|          -|          -|     3|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |        8|        8|         2|          -|          -|     4|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    129|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        -|      -|      55|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      55|    270|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+-------+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |dut_mux_165_32_1_1_U73  |dut_mux_165_32_1_1  |        0|      0|  0|  21|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Total                   |                    |        0|      0|  0|  21|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_365_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln203_2_fu_394_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln203_fu_352_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_290_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_336_p2            |     +    |      0|  0|  10|           2|           1|
    |k_fu_384_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln203_fu_320_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln231_fu_284_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln232_fu_330_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln233_fu_378_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln234_fu_342_p2   |   icmp   |      0|  0|   9|           2|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 129|          40|          38|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |cache_out_0_V_d0  |  15|          3|   32|         96|
    |cache_out_1_V_d0  |  15|          3|   32|         96|
    |cache_out_2_V_d0  |  15|          3|   32|         96|
    |cache_out_3_V_d0  |  15|          3|   32|         96|
    |i_0_reg_251       |   9|          2|    3|          6|
    |j_0_reg_262       |   9|          2|    2|          4|
    |k_0_reg_273       |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 120|         24|  137|        406|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  5|   0|    5|          0|
    |cache_out_0_V_addr_reg_569  |  4|   0|    4|          0|
    |cache_out_1_V_addr_reg_574  |  4|   0|    4|          0|
    |cache_out_2_V_addr_reg_579  |  4|   0|    4|          0|
    |cache_out_3_V_addr_reg_584  |  4|   0|    4|          0|
    |i_0_reg_251                 |  3|   0|    3|          0|
    |i_reg_532                   |  3|   0|    3|          0|
    |icmp_ln234_reg_560          |  1|   0|    1|          0|
    |j_0_reg_262                 |  2|   0|    2|          0|
    |j_reg_555                   |  2|   0|    2|          0|
    |k_0_reg_273                 |  3|   0|    3|          0|
    |k_reg_592                   |  3|   0|    3|          0|
    |sub_ln203_reg_542           |  5|   0|    5|          0|
    |tmp_15_cast_reg_564         |  5|   0|    7|          2|
    |trunc_ln203_2_reg_602       |  2|   0|    2|          0|
    |trunc_ln203_reg_547         |  2|   0|    2|          0|
    |zext_ln203_4_reg_537        |  3|   0|    5|          2|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 55|   0|   59|          4|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  cache_update | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  cache_update | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  cache_update | return value |
|cache_in_V_address0     | out |    5|  ap_memory |   cache_in_V  |     array    |
|cache_in_V_ce0          | out |    1|  ap_memory |   cache_in_V  |     array    |
|cache_in_V_q0           |  in |   32|  ap_memory |   cache_in_V  |     array    |
|cache_out_0_V_address0  | out |    4|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_ce0       | out |    1|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_we0       | out |    1|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_d0        | out |   32|  ap_memory | cache_out_0_V |     array    |
|cache_out_1_V_address0  | out |    4|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_ce0       | out |    1|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_we0       | out |    1|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_d0        | out |   32|  ap_memory | cache_out_1_V |     array    |
|cache_out_2_V_address0  | out |    4|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_ce0       | out |    1|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_we0       | out |    1|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_d0        | out |   32|  ap_memory | cache_out_2_V |     array    |
|cache_out_3_V_address0  | out |    4|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_ce0       | out |    1|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_we0       | out |    1|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_d0        | out |   32|  ap_memory | cache_out_3_V |     array    |
|p_read                  |  in |   32|   ap_none  |     p_read    |    scalar    |
|p_read1                 |  in |   32|   ap_none  |    p_read1    |    scalar    |
|p_read2                 |  in |   32|   ap_none  |    p_read2    |    scalar    |
|p_read3                 |  in |   32|   ap_none  |    p_read3    |    scalar    |
|p_read4                 |  in |   32|   ap_none  |    p_read4    |    scalar    |
|p_read5                 |  in |   32|   ap_none  |    p_read5    |    scalar    |
|p_read6                 |  in |   32|   ap_none  |    p_read6    |    scalar    |
|p_read7                 |  in |   32|   ap_none  |    p_read7    |    scalar    |
|p_read8                 |  in |   32|   ap_none  |    p_read8    |    scalar    |
|p_read9                 |  in |   32|   ap_none  |    p_read9    |    scalar    |
|p_read10                |  in |   32|   ap_none  |    p_read10   |    scalar    |
|p_read11                |  in |   32|   ap_none  |    p_read11   |    scalar    |
|p_read12                |  in |   32|   ap_none  |    p_read12   |    scalar    |
|p_read13                |  in |   32|   ap_none  |    p_read13   |    scalar    |
|p_read14                |  in |   32|   ap_none  |    p_read14   |    scalar    |
|p_read15                |  in |   32|   ap_none  |    p_read15   |    scalar    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read15)" [./layer.h:227]   --->   Operation 6 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read14)" [./layer.h:227]   --->   Operation 7 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read13)" [./layer.h:227]   --->   Operation 8 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_15 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read12)" [./layer.h:227]   --->   Operation 9 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_16 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read11)" [./layer.h:227]   --->   Operation 10 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_17 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)" [./layer.h:227]   --->   Operation 11 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_18 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)" [./layer.h:227]   --->   Operation 12 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_19 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)" [./layer.h:227]   --->   Operation 13 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_20 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)" [./layer.h:227]   --->   Operation 14 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_21 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)" [./layer.h:227]   --->   Operation 15 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read521 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)" [./layer.h:227]   --->   Operation 16 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read420 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)" [./layer.h:227]   --->   Operation 17 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read319 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)" [./layer.h:227]   --->   Operation 18 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read218 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)" [./layer.h:227]   --->   Operation 19 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read117 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [./layer.h:227]   --->   Operation 20 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read16 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)" [./layer.h:227]   --->   Operation 21 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:231]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln231 = icmp eq i3 %i_0, -4" [./layer.h:231]   --->   Operation 24 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:231]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %10, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:231]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str44) nounwind" [./layer.h:232]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str44)" [./layer.h:232]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i3 %i_0 to i5" [./layer.h:234]   --->   Operation 30 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:234]   --->   Operation 31 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i4 %tmp_2 to i5" [./layer.h:235]   --->   Operation 32 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [./layer.h:235]   --->   Operation 33 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%sub_ln203 = sub i5 %tmp_3, %zext_ln203_3" [./layer.h:235]   --->   Operation 34 'sub' 'sub_ln203' <Predicate = (!icmp_ln231)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i3 %i_0 to i2" [./layer.h:235]   --->   Operation 35 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:232]   --->   Operation 36 'br' <Predicate = (!icmp_ln231)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [./layer.h:236]   --->   Operation 37 'ret' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 38 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.95ns)   --->   "%icmp_ln232 = icmp eq i2 %j_0, -1" [./layer.h:232]   --->   Operation 39 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 40 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [./layer.h:232]   --->   Operation 41 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:232]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str45) nounwind" [./layer.h:233]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str45)" [./layer.h:233]   --->   Operation 44 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln234 = icmp eq i2 %j_0, -2" [./layer.h:234]   --->   Operation 45 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln232)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i2 %j_0 to i5" [./layer.h:234]   --->   Operation 46 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln203 = add i5 %zext_ln203_5, %zext_ln203_4" [./layer.h:234]   --->   Operation 47 'add' 'add_ln203' <Predicate = (!icmp_ln232)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln203, i2 0)" [./layer.h:235]   --->   Operation 48 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln203_1 = add i5 %zext_ln203_5, %sub_ln203" [./layer.h:235]   --->   Operation 49 'add' 'add_ln203_1' <Predicate = (!icmp_ln232)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %add_ln203_1 to i64" [./layer.h:235]   --->   Operation 50 'sext' 'sext_ln203' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%cache_out_0_V_addr = getelementptr [12 x i32]* %cache_out_0_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 51 'getelementptr' 'cache_out_0_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cache_out_1_V_addr = getelementptr [12 x i32]* %cache_out_1_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 52 'getelementptr' 'cache_out_1_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%cache_out_2_V_addr = getelementptr [12 x i32]* %cache_out_2_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 53 'getelementptr' 'cache_out_2_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%cache_out_3_V_addr = getelementptr [12 x i32]* %cache_out_3_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 54 'getelementptr' 'cache_out_3_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:233]   --->   Operation 55 'br' <Predicate = (!icmp_ln232)> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str44, i32 %tmp)" [./layer.h:235]   --->   Operation 56 'specregionend' 'empty_69' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:231]   --->   Operation 57 'br' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %9 ]"   --->   Operation 58 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln233 = icmp eq i3 %k_0, -4" [./layer.h:233]   --->   Operation 59 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 60 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [./layer.h:233]   --->   Operation 61 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %CACHE_UPDATE_LOOP_2_end, label %4" [./layer.h:233]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str46) nounwind" [./layer.h:234]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i3 %k_0 to i7" [./layer.h:234]   --->   Operation 64 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.87ns)   --->   "%add_ln203_2 = add i7 %tmp_15_cast, %zext_ln203_6" [./layer.h:234]   --->   Operation 65 'add' 'add_ln203_2' <Predicate = (!icmp_ln233)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i7 %add_ln203_2 to i64" [./layer.h:234]   --->   Operation 66 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%cache_in_V_addr = getelementptr [32 x i32]* %cache_in_V, i64 0, i64 %zext_ln203_7" [./layer.h:234]   --->   Operation 67 'getelementptr' 'cache_in_V_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %7, label %5" [./layer.h:234]   --->   Operation 68 'br' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%cache_in_V_load = load i32* %cache_in_V_addr, align 4" [./layer.h:234]   --->   Operation 69 'load' 'cache_in_V_load' <Predicate = (!icmp_ln233 & !icmp_ln234)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i3 %k_0 to i2" [./layer.h:234]   --->   Operation 70 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln233 & !icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i3 %k_0 to i2" [./layer.h:235]   --->   Operation 71 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln203_1, i2 %trunc_ln203)" [./layer.h:235]   --->   Operation 72 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_1 to i5" [./layer.h:235]   --->   Operation 73 'zext' 'zext_ln203' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.06ns)   --->   "%tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i5(i32 %p_read16, i32 %p_read117, i32 %p_read218, i32 %p_read319, i32 %p_read420, i32 %p_read521, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i5 %zext_ln203)" [./layer.h:235]   --->   Operation 74 'mux' 'tmp_9' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./layer.h:235]   --->   Operation 75 'switch' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 1.30>
ST_4 : Operation 76 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_2_V_addr, align 4" [./layer.h:235]   --->   Operation 76 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 77 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_1_V_addr, align 4" [./layer.h:235]   --->   Operation 78 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 79 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_0_V_addr, align 4" [./layer.h:235]   --->   Operation 80 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 81 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_3_V_addr, align 4" [./layer.h:235]   --->   Operation 82 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 83 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 84 'br' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str45, i32 %tmp_s)" [./layer.h:235]   --->   Operation 85 'specregionend' 'empty_68' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:232]   --->   Operation 86 'br' <Predicate = (icmp_ln233)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%cache_in_V_load = load i32* %cache_in_V_addr, align 4" [./layer.h:234]   --->   Operation 87 'load' 'cache_in_V_load' <Predicate = (!icmp_ln234)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 88 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_2, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [./layer.h:234]   --->   Operation 88 'switch' <Predicate = (!icmp_ln234)> <Delay = 1.30>
ST_5 : Operation 89 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_2_V_addr, align 4" [./layer.h:234]   --->   Operation 89 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 90 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 2)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_1_V_addr, align 4" [./layer.h:234]   --->   Operation 91 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 92 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_0_V_addr, align 4" [./layer.h:234]   --->   Operation 93 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 94 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 0)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_3_V_addr, align 4" [./layer.h:234]   --->   Operation 95 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 96 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br label %9" [./layer.h:234]   --->   Operation 97 'br' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:233]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cache_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cache_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cache_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cache_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cache_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_12          (read             ) [ 001111]
p_read_13          (read             ) [ 001111]
p_read_14          (read             ) [ 001111]
p_read_15          (read             ) [ 001111]
p_read_16          (read             ) [ 001111]
p_read_17          (read             ) [ 001111]
p_read_18          (read             ) [ 001111]
p_read_19          (read             ) [ 001111]
p_read_20          (read             ) [ 001111]
p_read_21          (read             ) [ 001111]
p_read521          (read             ) [ 001111]
p_read420          (read             ) [ 001111]
p_read319          (read             ) [ 001111]
p_read218          (read             ) [ 001111]
p_read117          (read             ) [ 001111]
p_read16           (read             ) [ 001111]
br_ln231           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln231         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln231           (br               ) [ 000000]
specloopname_ln232 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000111]
zext_ln203_3       (zext             ) [ 000000]
tmp_2              (bitconcatenate   ) [ 000000]
zext_ln203_4       (zext             ) [ 000111]
tmp_3              (bitconcatenate   ) [ 000000]
sub_ln203          (sub              ) [ 000111]
trunc_ln203        (trunc            ) [ 000111]
br_ln232           (br               ) [ 001111]
ret_ln236          (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
icmp_ln232         (icmp             ) [ 001111]
empty_66           (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln232           (br               ) [ 000000]
specloopname_ln233 (specloopname     ) [ 000000]
tmp_s              (specregionbegin  ) [ 000011]
icmp_ln234         (icmp             ) [ 000011]
zext_ln203_5       (zext             ) [ 000000]
add_ln203          (add              ) [ 000000]
tmp_15_cast        (bitconcatenate   ) [ 000011]
add_ln203_1        (add              ) [ 000000]
sext_ln203         (sext             ) [ 000000]
cache_out_0_V_addr (getelementptr    ) [ 000011]
cache_out_1_V_addr (getelementptr    ) [ 000011]
cache_out_2_V_addr (getelementptr    ) [ 000011]
cache_out_3_V_addr (getelementptr    ) [ 000011]
br_ln233           (br               ) [ 001111]
empty_69           (specregionend    ) [ 000000]
br_ln231           (br               ) [ 011111]
k_0                (phi              ) [ 000010]
icmp_ln233         (icmp             ) [ 001111]
empty_67           (speclooptripcount) [ 000000]
k                  (add              ) [ 001111]
br_ln233           (br               ) [ 000000]
specloopname_ln234 (specloopname     ) [ 000000]
zext_ln203_6       (zext             ) [ 000000]
add_ln203_2        (add              ) [ 000000]
zext_ln203_7       (zext             ) [ 000000]
cache_in_V_addr    (getelementptr    ) [ 000001]
br_ln234           (br               ) [ 000000]
trunc_ln203_2      (trunc            ) [ 000001]
trunc_ln203_1      (trunc            ) [ 001111]
tmp_1              (bitconcatenate   ) [ 000000]
zext_ln203         (zext             ) [ 000000]
tmp_9              (mux              ) [ 000000]
switch_ln235       (switch           ) [ 000000]
store_ln235        (store            ) [ 000000]
br_ln235           (br               ) [ 000000]
store_ln235        (store            ) [ 000000]
br_ln235           (br               ) [ 000000]
store_ln235        (store            ) [ 000000]
br_ln235           (br               ) [ 000000]
store_ln235        (store            ) [ 000000]
br_ln235           (br               ) [ 000000]
br_ln0             (br               ) [ 000000]
empty_68           (specregionend    ) [ 000000]
br_ln232           (br               ) [ 001111]
cache_in_V_load    (load             ) [ 000000]
switch_ln234       (switch           ) [ 000000]
store_ln234        (store            ) [ 000000]
br_ln234           (br               ) [ 000000]
store_ln234        (store            ) [ 000000]
br_ln234           (br               ) [ 000000]
store_ln234        (store            ) [ 000000]
br_ln234           (br               ) [ 000000]
store_ln234        (store            ) [ 000000]
br_ln234           (br               ) [ 000000]
br_ln234           (br               ) [ 000000]
br_ln233           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cache_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cache_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cache_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cache_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cache_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_12_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_13_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_14_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_15_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_16_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_17_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_18_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_19_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_20_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_21_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read521_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read521/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read420_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read420/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read319_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read319/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read218_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read218/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read117_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read16_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cache_out_0_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_0_V_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="cache_out_1_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_1_V_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="cache_out_2_V_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_2_V_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="cache_out_3_V_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_3_V_addr/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="cache_in_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_in_V_addr/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache_in_V_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/4 store_ln234/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/4 store_ln234/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/4 store_ln234/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/4 store_ln234/5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_0_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="j_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="j_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="2" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="k_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln231_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln203_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln203_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln203_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln203_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln232_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln234_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln203_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln203_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="1"/>
<pin id="355" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_15_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln203_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="1"/>
<pin id="368" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln203_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln233_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="k_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln203_6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln203_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="1"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln203_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln203_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln203_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="0" index="2" bw="2" slack="2"/>
<pin id="416" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln203_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_9_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="3"/>
<pin id="426" dir="0" index="2" bw="32" slack="3"/>
<pin id="427" dir="0" index="3" bw="32" slack="3"/>
<pin id="428" dir="0" index="4" bw="32" slack="3"/>
<pin id="429" dir="0" index="5" bw="32" slack="3"/>
<pin id="430" dir="0" index="6" bw="32" slack="3"/>
<pin id="431" dir="0" index="7" bw="32" slack="3"/>
<pin id="432" dir="0" index="8" bw="32" slack="3"/>
<pin id="433" dir="0" index="9" bw="32" slack="3"/>
<pin id="434" dir="0" index="10" bw="32" slack="3"/>
<pin id="435" dir="0" index="11" bw="32" slack="3"/>
<pin id="436" dir="0" index="12" bw="32" slack="3"/>
<pin id="437" dir="0" index="13" bw="32" slack="3"/>
<pin id="438" dir="0" index="14" bw="32" slack="3"/>
<pin id="439" dir="0" index="15" bw="32" slack="3"/>
<pin id="440" dir="0" index="16" bw="32" slack="3"/>
<pin id="441" dir="0" index="17" bw="4" slack="0"/>
<pin id="442" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="449" class="1005" name="p_read_12_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="3"/>
<pin id="451" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_read_13_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="3"/>
<pin id="456" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="459" class="1005" name="p_read_14_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="3"/>
<pin id="461" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_read_15_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="3"/>
<pin id="466" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_read_16_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="3"/>
<pin id="471" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_read_17_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="3"/>
<pin id="476" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_read_18_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="3"/>
<pin id="481" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_18 "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_read_19_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="3"/>
<pin id="486" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_read_20_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="3"/>
<pin id="491" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_read_21_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="3"/>
<pin id="496" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_21 "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_read521_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="3"/>
<pin id="501" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read521 "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_read420_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="3"/>
<pin id="506" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read420 "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_read319_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="3"/>
<pin id="511" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read319 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_read218_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="3"/>
<pin id="516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read218 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_read117_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="3"/>
<pin id="521" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read117 "/>
</bind>
</comp>

<comp id="524" class="1005" name="p_read16_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="3"/>
<pin id="526" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln203_4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="1"/>
<pin id="539" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_4 "/>
</bind>
</comp>

<comp id="542" class="1005" name="sub_ln203_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="1"/>
<pin id="544" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="547" class="1005" name="trunc_ln203_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="2"/>
<pin id="549" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="555" class="1005" name="j_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln234_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln234 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_15_cast_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="1"/>
<pin id="566" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="569" class="1005" name="cache_out_0_V_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="1"/>
<pin id="571" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_out_0_V_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="cache_out_1_V_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_out_1_V_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="cache_out_2_V_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_out_2_V_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="cache_out_3_V_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_out_3_V_addr "/>
</bind>
</comp>

<comp id="592" class="1005" name="k_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="597" class="1005" name="cache_in_V_addr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="1"/>
<pin id="599" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cache_in_V_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="trunc_ln203_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="1"/>
<pin id="604" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="80" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="80" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="247"><net_src comp="221" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="248"><net_src comp="221" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="249"><net_src comp="221" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="250"><net_src comp="221" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="255" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="255" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="255" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="255" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="255" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="296" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="255" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="266" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="266" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="266" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="266" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="78" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="348" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="382"><net_src comp="277" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="277" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="277" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="407"><net_src comp="277" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="277" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="444"><net_src comp="419" pin="1"/><net_sink comp="423" pin=17"/></net>

<net id="445"><net_src comp="423" pin="18"/><net_sink comp="227" pin=1"/></net>

<net id="446"><net_src comp="423" pin="18"/><net_sink comp="232" pin=1"/></net>

<net id="447"><net_src comp="423" pin="18"/><net_sink comp="237" pin=1"/></net>

<net id="448"><net_src comp="423" pin="18"/><net_sink comp="242" pin=1"/></net>

<net id="452"><net_src comp="90" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="423" pin=16"/></net>

<net id="457"><net_src comp="96" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="423" pin=15"/></net>

<net id="462"><net_src comp="102" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="423" pin=14"/></net>

<net id="467"><net_src comp="108" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="423" pin=13"/></net>

<net id="472"><net_src comp="114" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="423" pin=12"/></net>

<net id="477"><net_src comp="120" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="423" pin=11"/></net>

<net id="482"><net_src comp="126" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="423" pin=10"/></net>

<net id="487"><net_src comp="132" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="423" pin=9"/></net>

<net id="492"><net_src comp="138" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="423" pin=8"/></net>

<net id="497"><net_src comp="144" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="423" pin=7"/></net>

<net id="502"><net_src comp="150" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="423" pin=6"/></net>

<net id="507"><net_src comp="156" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="423" pin=5"/></net>

<net id="512"><net_src comp="162" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="517"><net_src comp="168" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="423" pin=3"/></net>

<net id="522"><net_src comp="174" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="527"><net_src comp="180" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="535"><net_src comp="290" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="540"><net_src comp="308" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="545"><net_src comp="320" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="550"><net_src comp="326" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="558"><net_src comp="336" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="563"><net_src comp="342" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="357" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="572"><net_src comp="186" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="577"><net_src comp="193" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="582"><net_src comp="200" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="587"><net_src comp="207" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="595"><net_src comp="384" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="600"><net_src comp="214" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="605"><net_src comp="404" pin="1"/><net_sink comp="602" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cache_in_V | {}
	Port: cache_out_0_V | {4 5 }
	Port: cache_out_1_V | {4 5 }
	Port: cache_out_2_V | {4 5 }
	Port: cache_out_3_V | {4 5 }
 - Input state : 
	Port: cache_update : cache_in_V | {4 5 }
	Port: cache_update : p_read | {1 }
	Port: cache_update : p_read1 | {1 }
	Port: cache_update : p_read2 | {1 }
	Port: cache_update : p_read3 | {1 }
	Port: cache_update : p_read4 | {1 }
	Port: cache_update : p_read5 | {1 }
	Port: cache_update : p_read6 | {1 }
	Port: cache_update : p_read7 | {1 }
	Port: cache_update : p_read8 | {1 }
	Port: cache_update : p_read9 | {1 }
	Port: cache_update : p_read10 | {1 }
	Port: cache_update : p_read11 | {1 }
	Port: cache_update : p_read12 | {1 }
	Port: cache_update : p_read13 | {1 }
	Port: cache_update : p_read14 | {1 }
	Port: cache_update : p_read15 | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln231 : 1
		i : 1
		br_ln231 : 2
		zext_ln203_3 : 1
		tmp_2 : 1
		zext_ln203_4 : 2
		tmp_3 : 1
		sub_ln203 : 2
		trunc_ln203 : 1
	State 3
		icmp_ln232 : 1
		j : 1
		br_ln232 : 2
		icmp_ln234 : 1
		zext_ln203_5 : 1
		add_ln203 : 2
		tmp_15_cast : 3
		add_ln203_1 : 2
		sext_ln203 : 3
		cache_out_0_V_addr : 4
		cache_out_1_V_addr : 4
		cache_out_2_V_addr : 4
		cache_out_3_V_addr : 4
	State 4
		icmp_ln233 : 1
		k : 1
		br_ln233 : 2
		zext_ln203_6 : 1
		add_ln203_2 : 2
		zext_ln203_7 : 3
		cache_in_V_addr : 4
		cache_in_V_load : 5
		trunc_ln203_2 : 1
		trunc_ln203_1 : 1
		tmp_1 : 2
		zext_ln203 : 3
		tmp_9 : 4
		switch_ln235 : 2
		store_ln235 : 5
		store_ln235 : 5
		store_ln235 : 5
		store_ln235 : 5
	State 5
		store_ln234 : 1
		store_ln234 : 1
		store_ln234 : 1
		store_ln234 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |        i_fu_290       |    0    |    12   |
|          |        j_fu_336       |    0    |    10   |
|    add   |    add_ln203_fu_352   |    0    |    13   |
|          |   add_ln203_1_fu_365  |    0    |    15   |
|          |        k_fu_384       |    0    |    12   |
|          |   add_ln203_2_fu_394  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln231_fu_284   |    0    |    9    |
|   icmp   |   icmp_ln232_fu_330   |    0    |    8    |
|          |   icmp_ln234_fu_342   |    0    |    8    |
|          |   icmp_ln233_fu_378   |    0    |    9    |
|----------|-----------------------|---------|---------|
|    mux   |      tmp_9_fu_423     |    0    |    21   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln203_fu_320   |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |  p_read_12_read_fu_90 |    0    |    0    |
|          |  p_read_13_read_fu_96 |    0    |    0    |
|          | p_read_14_read_fu_102 |    0    |    0    |
|          | p_read_15_read_fu_108 |    0    |    0    |
|          | p_read_16_read_fu_114 |    0    |    0    |
|          | p_read_17_read_fu_120 |    0    |    0    |
|          | p_read_18_read_fu_126 |    0    |    0    |
|   read   | p_read_19_read_fu_132 |    0    |    0    |
|          | p_read_20_read_fu_138 |    0    |    0    |
|          | p_read_21_read_fu_144 |    0    |    0    |
|          | p_read521_read_fu_150 |    0    |    0    |
|          | p_read420_read_fu_156 |    0    |    0    |
|          | p_read319_read_fu_162 |    0    |    0    |
|          | p_read218_read_fu_168 |    0    |    0    |
|          | p_read117_read_fu_174 |    0    |    0    |
|          |  p_read16_read_fu_180 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln203_3_fu_296  |    0    |    0    |
|          |  zext_ln203_4_fu_308  |    0    |    0    |
|   zext   |  zext_ln203_5_fu_348  |    0    |    0    |
|          |  zext_ln203_6_fu_390  |    0    |    0    |
|          |  zext_ln203_7_fu_399  |    0    |    0    |
|          |   zext_ln203_fu_419   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_2_fu_300     |    0    |    0    |
|bitconcatenate|      tmp_3_fu_312     |    0    |    0    |
|          |   tmp_15_cast_fu_357  |    0    |    0    |
|          |      tmp_1_fu_412     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln203_fu_326  |    0    |    0    |
|   trunc  |  trunc_ln203_2_fu_404 |    0    |    0    |
|          |  trunc_ln203_1_fu_408 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln203_fu_370   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   147   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  cache_in_V_addr_reg_597 |    5   |
|cache_out_0_V_addr_reg_569|    4   |
|cache_out_1_V_addr_reg_574|    4   |
|cache_out_2_V_addr_reg_579|    4   |
|cache_out_3_V_addr_reg_584|    4   |
|        i_0_reg_251       |    3   |
|         i_reg_532        |    3   |
|    icmp_ln234_reg_560    |    1   |
|        j_0_reg_262       |    2   |
|         j_reg_555        |    2   |
|        k_0_reg_273       |    3   |
|         k_reg_592        |    3   |
|     p_read117_reg_519    |   32   |
|     p_read16_reg_524     |   32   |
|     p_read218_reg_514    |   32   |
|     p_read319_reg_509    |   32   |
|     p_read420_reg_504    |   32   |
|     p_read521_reg_499    |   32   |
|     p_read_12_reg_449    |   32   |
|     p_read_13_reg_454    |   32   |
|     p_read_14_reg_459    |   32   |
|     p_read_15_reg_464    |   32   |
|     p_read_16_reg_469    |   32   |
|     p_read_17_reg_474    |   32   |
|     p_read_18_reg_479    |   32   |
|     p_read_19_reg_484    |   32   |
|     p_read_20_reg_489    |   32   |
|     p_read_21_reg_494    |   32   |
|     sub_ln203_reg_542    |    5   |
|    tmp_15_cast_reg_564   |    7   |
|   trunc_ln203_2_reg_602  |    2   |
|    trunc_ln203_reg_547   |    2   |
|   zext_ln203_4_reg_537   |    5   |
+--------------------------+--------+
|           Total          |   571  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_221 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_227 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_232 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_237 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_242 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   266  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   45   |
|  Register |    -   |   571  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   571  |   192  |
+-----------+--------+--------+--------+
