Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/artem/.Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54b6649fc163488e8c14db86e7cdcea4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot basic_gates_behav xil_defaultlib.basic_gates -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
