{"vcs1":{"timestamp_begin":1746344989.826038713, "rt":41.65, "ut":40.86, "st":0.83}}
{"vcselab":{"timestamp_begin":1746345031.559836749, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1746345031.993665150, "rt":0.43, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746344989.052210062}
{"VCS_COMP_START_TIME": 1746344989.052210062}
{"VCS_COMP_END_TIME": 1746345032.554847990}
{"VCS_USER_OPTIONS": "-full64 -sverilog -f filelist.f tb/SimJTAG.cc tb/remote_bitbang.cc -cc g++ -CFLAGS -std=c++11 -Itb -debug_all -debug_pp -debug_access+all+xrw -kdb +vcs+lic+wait -cm line+cond+fsm -o simv"}
{"vcs1": {"peak_mem": 1170264}}
{"vcselab": {"peak_mem": 183684}}
