// Seed: 298714289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  assign module_1.id_3 = 0;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_7;
  logic id_8  [integer];
  wire  id_9;
  logic id_10;
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output uwire id_3
);
  logic id_5;
  wire  id_6;
  wire  id_7;
  assign id_3 = -1'd0;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5
  );
endmodule
