.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 7.4.0-1ubuntu1~18.04.1 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 0
000001010000000010
000001111000000000
000000000000000001
000000000000000001
000000000000001101
000000000001011000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001010000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000010000
000000000000011000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000010110000000010
000100110000000000
000000000000000000
000000000000001001
000000000010110001
000000000011110001
001101011000000000
000000000000100000
000000000000000000
000100000000000001
000000000000000010
000000000001010000
000000000000000000
000000000000000001
000001011000000001
000000001000000000
.io_tile 31 0
000010000000000010
000101110000011000
000000000000000000
000000000000001001
000001010000000010
000000001000010000
001000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000001101010110100010100000000
000000000000000001000000000000011111110100010000000000
110000000001000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000001111010110100010100000000
010000000000000000000000000000001111110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001101010110100010100000000
000000000000000000000000000000001111110100010000000000
.logic_tile 4 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000111100010000001101001110100010100000000
000000000000000001100000000000011000110100010000000000
110000000000000001100110000001111011110100010100000000
000000000000000000000000000000111010110100010000000000
110000000000000111100000010001111101110100010100000000
010000000000000000100010000000001000110100010000000000
000000000000000000000000000001111101110100010100000000
000000000000000000000000000000101010110100010000000000
000000000000001001100000000001101011110100010100000000
000000000000000001000000000000001000110100010000000000
110000000000001000000000000001101111110100010100000000
010000000000000101000000000000101010110100010000000000
000000000000000000000000000001101011110100010100000000
000000000000000000000000000000011000110100010000000000
.logic_tile 5 1
000000000000000000000110010001111110110100010100000000
000000000000000000000010000000001100110100010000000000
011000000000000001000000010001111000110100010101000000
000000000000000001000010000000011110110100010000000000
110000000000000000000000000001101000110100010100000000
000000000000000000000000000000011100110100010000000000
110000000000000000000110100001111010110100010100000000
010000000000000011000000000000011110110100010000000000
110000000000001000000000000001111010110100010110000000
010000000000000111000000000000001100110100010000000000
000000000000000001100000000001101000110100010100000000
000000000000000000000000000000011110110100010000000000
000000000000001000000000000001111100110100010100000000
000000000000000111000000000000001100110100010000000000
000000000001000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 6 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000001010000011110001000000
000000000000000000000000000000010000000011110000000000
.logic_tile 7 1
000000000000001011000000000001100000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000000011000111110000000001000000001000000000
000000000000000000100011110000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001111000000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000001000000000000000000001000000000000000000000
000100000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000000000
.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010110100010100100000
000000000000000000000000000000011100110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
000000000010000000000000000000011000000011110000000000
000000000000000000000011110000010000000011110000000000
011000000000000000000110100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011101010110110100000110
000000000000000000000000000000011101010110110000000000
.logic_tile 12 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001101001001111110000000000
000000000000000000000010101111011000001001010000000000
.logic_tile 13 1
000000000000000000000000000101000000000000001000000000
000010000000001001000000000000101100000000000000000000
000000000000001101100000010001001001001100111000000000
000000000000001111100011110000001000110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000001111000011010000000000110011000000000000
000000000000000000000000000001101000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000000111000000000101001000001100111000100000
000000000000001111100000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000001110000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000001000000000001101000001100111000000000
000000000000000101100000000000100000110011000000000010
.logic_tile 14 1
000000000100001101100110010101001110001111110000000000
000000000000001101000010101001011010001001010000000000
011100000000001111000011100001011101001111110000000000
000000000000000001100000000001001000001001010000000001
110100000000001011000000000000000000000000000000000000
010000000000001101000011110000000000000000000000000000
000000000000000101100011001001011100001111110000000000
000000000000000000000000001001001011001001010000000000
000000000000001000000000001101001111001111110000000000
000000000000000001000011110101011011001001010000000000
000000000000000000000011000001111101110110100100000010
000000000000001111000110000000011101110110100000000000
000000000010000111100000010001011110110110100100000000
000000000000000000010011100000111110110110100001000000
010000000000001000000000000011011101110110100100000010
000000000000000111000010000000011110110110100000000100
.logic_tile 15 1
001000001000000000000110110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
011000000001100000000000000000000000000000000000000000
000000100001011011000011000000000000000000000000000000
110000000000000000000000001001011101001111110000000000
010000000000000000000000000001111001001001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001000111100001001111110110100100000000
000000000000000000100100000000101100110110100001000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000011101101101000001111110000000000
000000001000000000000100001101011110001001010000000000
000000000000100111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101110000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000001110101000000110000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000101100100000000000000101000001001100110000000000
000000100001000000010000000000001000110011000000000000
.logic_tile 17 1
000000000010000000000000010111100001000000001000000000
000000000000001001000011110000101100000000000000000000
000000000000001111100000000001001000001100111000000000
000001001000001111100000000000101011110011000000000000
000000000000001111000000010101001000001100111001000000
000000000000001111100010110000001000110011000000000000
000000000000000000000010000011001000001100111001000000
000000000000001001010000000000001100110011000000000000
000000000000000111000000000111001001001100111000000000
000000000000000001100000000000101000110011000000000010
000000000000001000000111100101101001001100111000100000
000000000000001011000110000000101000110011000000000000
000000000000000000000000000101101001001100111000100000
000000000000000000000011000000001101110011000000000000
000000000000000000000000000101001001001100111000100000
000000000000000000000010100000001101110011000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
110100000000000000000000000000011000000011110000000000
110000000000000000000000000000000000000011110000000000
000000000000000000000000000000011100000011110001000000
000000000000000000000000000000010000000011110000000000
010000000000010000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011001000000000000000000100100010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100011101001101010100000000000000000
000000000001010001000010010001111011000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
010010000000000111000000000101101011100000000000000000
000001000000000000000000000000001001100000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 30 1
000010000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000001111000000010
000011111000000000
000000000000010000
000000000000000001
000000000000000001
000000000001010001
001000000000010000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000000000001111000110100010100000000
000000000000000000010000000000011110110100010000000000
011000000000000001000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000010100001111000110100010100000000
010000000000000000000000000000011100110100010000000001
110100000000000011000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000001101010110100010100000000
000000000000000000000000000000001110110100010000000000
000000000000000000000000000001111010110100010100000000
000000000000000000000000000000011100110100010000000000
.logic_tile 4 2
000000000000000001000010100101100000000000001000000000
000000000000000000000110010000000000000000000000001000
011000000000001001100110010000000000000000001000000000
000000000000000001000010000000001001000000000000000000
010000000000000000000000001000001000000100101101000000
010000000000000000000000000111001101001000010000000000
000000000000000000000000000000001000000100101110000000
000000000000001101000000000001001101001000010000000000
000000000000000000000110011000001001000100101100000000
000000000000000000000010000111001000001000010010000001
000000000000000000000000000000001001000100101100100100
000000000000000000000000000001001000001000010000000000
000100000000000000000000001000001001000100101100000000
000000000000000000000000000111001001001000010010000100
010000000000000001000000000000001001000100101100000000
000000000000000000100000000001001001001000010010000000
.logic_tile 5 2
000000000000000000000000010000011110000011110000000000
000000000000000000000010100000000000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000011010000011110000000000
000000000000000000000000000000010000000011110000000001
000000000000000000000000000000001100000011110000000000
000000000000000000000010000000000000000011110000000001
000000000000000000000000000111011110110011000000000000
000000000000001011000000001101001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 6 2
000000000010001001000110110001100000000000001000000000
000000000000000101000010100000001010000000000000001000
000000000000000011100010100101100001000000001000000000
000000000000000000100011010000001010000000000000000000
000000000000000011000010000101000000000000001000000000
000000000000001011000000000000001000000000000000000000
000000000000000101100000000011100000000000001000000000
000000000000000101100000000000101001000000000000000000
000001100000000000000000000111000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000101000000000000000000000
000000000000001000000111000111100000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000000111000000000000101001000000000000000000
.logic_tile 7 2
000000000000000000000111100000000000000000001000000000
000000000000001001000100000000001000000000000000010000
000000000000001001000000010000000001000000001000000000
000000000000000111100011010000001000000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001010000000000000000000
000000000100010000000000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.ramt_tile 8 2
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110001000010
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 10 2
000000000000010000000110010001111010110100010100000000
000000000000000000000011000000001001110100010000000000
011000000000000001000111100001111010110100010100000000
000000000000000001000100000000001100110100010000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001111000000000001101011110100010100000000
010000000000000001000000000000001100110100010000000000
110000000000001111100000010001101000110100010100000000
010000000000000001000011110000011101110100010000000000
000000000000000001000000000001101101110100010100000001
000000000000000000000000000000001001110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000100000000011000001000001000000001000000000
000000100000000000000000000000101100000000000000000000
000001000001000000000000000011001000001100111000000010
000010100000000000000000000000101010110011000000000000
000000000000000000000000010011001000001100111000000010
000000000000000101000011100000100000110011000000000000
000000000000000000000000010011001000001100111000000000
000000000000100000010010110000000000110011000000000001
000000000000000000000011110101001000001100111000000000
000000000000000001000010100000100000110011000000000100
000000000000001000000000010011101000001100111000000000
000000000000001011000010100000100000110011000001000000
000000000000000000000110100101101000001100111000100000
000000000000000000000000000000100000110011000000000000
000000100000010000000000000111001000001100111000000000
000001000000100000000000000000100000110011000000000001
.logic_tile 12 2
000001000100000011100000000000000000000000000000000000
000010000010000111000000000000000000000000000000000000
011100100000000000000000010000000000000000000000000000
010000000000001111000011010000000000000000000000000000
010000000000001000000011100000000000000000000100000011
110000000000001111000000000001000000000010000000000000
000000000000000000000010100000000000000000000100000000
000000001101011111000000000111000000000010000001100000
000000000010000000000000000001011011110110100100000000
000000000000001111000000000000001001110110100000000100
000000000000000000000000000101111000110110100110000010
000000000000000000000000000000101010110110100001000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000100001
010001000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
.logic_tile 13 2
000000000000000000000000000011101000001100111001000000
000000000000000000000010000000100000110011000000010000
000000000000000000000000000011101000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000010000000000111100101101000001100111000000000
000000000000000000000100000000100000110011000001000000
000000001110001000000000010101001000001100111010000000
000001001000001011000011100000100000110011000000000000
000000000000000000000000000111001000001100111000100000
000000000000000000010000000000000000110011000000000000
000000000000000000000010000001001000001100111000000000
000000000000000000000110000000100000110011000000000000
000000000000001000000010000101101000001100111000100000
000000000000000011000100000000000000110011000000000000
000010000110000000010000000111001000001100111000000000
000001000000000000000000000000100000110011000000000001
.logic_tile 14 2
000000000000001101100011001011111100001111110000000000
000010000000001011000000001101101011001001010001000000
011001000000000101100110110111111101001111110000000100
000010100000001011100111111001111000001001010000000000
110001000110001111010111101011111100001111110000000000
110010000000001111100000000101101010001001010000000000
000000000000100101100011000111111101001111110000000000
000000000001000000000111010001111001001001010000000100
000000000001110000010000000111101110111001010000000100
000000000001110000010000000000011000111001010001000000
000000000000000001000011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011010111001011010110110100100000
000000000000001011000011100000001000010110110000000000
000000000000001111000011000111111001010110110101100000
000000000010001101000100000000011011010110110000000001
.logic_tile 15 2
000000000000000111100010101111111010001111110000000000
000000001100001001100110110101011011001001010000000000
011000000011001000000000000011111111001111110000000000
000000000000101111000000000001011101001001010000000001
110010000000001101000111111111111011001111110000000000
110000000000000001100110001011011000001001010000000000
000000000001001111100000011000000000000000000101100000
000000001000000101100011010101000000000010000000000001
000000000000000111100000000101001100110110100100000010
000000000000000000100000000000001010110110100001000000
000000000000000000000111110000000000000000000000000000
000000000010000111000011110000000000000000000000000000
000000001011010111100010000101001100110110100100000010
000100000000000000110000000000101001110110100001000000
010010101100000000000010000001001110110110100100000010
000000000000010111000100000000001001110110100000000010
.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000000000000011001011111111001111110000000000
000000000000000000000100001001011100001001010000000000
010000001110000001100011100000000000000000000000000000
110110100000010000000000000000000000000000000000000000
000010100101000000000000000001001101110110100100000000
000110000000000000000000000000001111110110100000000001
000000000000000011100000000000000000000000000000000000
000010000010000011100000000000000000000000000000000000
000001100000000101110000000101001100110110100100100000
000010100000001001000011010000001100110110100000000000
000000000010000000000000001000000000000000000100100010
000000000110000000000000001011000000000010000001000100
010000001100000000000011100000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 17 2
000000000000001111100111100111001000001100111000000000
000000000000001111100110010000101010110011000000010010
000000000000001000000111010111001001001100111001000000
000000000000000111000111100000101100110011000000000000
000000000000000111000000010101001001001100111001000000
000000000000100000000011110000101001110011000000000000
000000000000100000000000000111001000001100111001000000
000000000001000000000000000000001000110011000000000000
000000000100000101100000000011001000001100111000000000
000000000000000000000000000000001000110011000000000010
000010000100000111100000000001101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001111000110100111001000001100111001000000
000000000000000101000010010000001001110011000000000000
000000100000100101100000000111101001001100111000000000
000000000001010000000000000000001001110011000001000000
.logic_tile 18 2
000000000000000000000000000111111001011101000100000010
000000000000000000000000000000011001011101000000000000
011000000000000000010011111000000000000000000101000000
000000000000000000000011011001000000000010000000000000
110010000000000001000000000000000000000000000000000000
010011000000000000000000000000000000000000000000000000
000000000000000000000011100011101011001011100100000000
000000000000110000000000000000001111001011100000000010
000000000000000000000111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000011111010011101000110000000
000010000000001001000000000000011101011101000000000000
000000000000000000000000000000000000000000000100000101
000000000000000000000000000000000000000010000000000000
000111000000000000000000010000000000000000000000000000
000101000000001001000010110000000000000000000000000000
.logic_tile 19 2
000000000110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111101110011101000100000000
110000000000000000000000000000001100011101000001000001
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001011010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000011100000001011000000000000000000000000000000000000
.logic_tile 20 2
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001101101110110110110000100000
000000000000000000000010110011101101101011110000000000
000000001111010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 21 2
000000000000001111000011000111111011000001000000000000
000000000000000001000111000000001110000001000000000000
011000000000000000000111010000011111111100110000000000
000000000000001001000110000000001101111100110001000000
000000000000000001000110111011001101010110100000000000
000000000000001011000110000001011110101000010000000000
000000000000101111000011101001011101111111100001000000
000000000000011111000011001001111100101001010000000000
000000000000001011000010001101011011111100110000100000
000000000000000101100100001101101110101000010000000000
000000000000010001000111100001001010000110100000000000
000000001000100000000111110000011000000110100000000100
000000000000000000000000011001001010000000010000000000
000000000000010000000011100101101010010110100000000000
000000000000000001010000000001101101111111110101000010
000000000000000001000000001111101011111001010000100000
.logic_tile 22 2
000010100000000000000000000000001111110000000000000000
000000000110000111000000000000001100110000000000000001
000000000000001000000000000000011110000000110010000000
000000000001001101000000000000001110000000110010000000
000010100000000000000000001011001100101001010000000010
000011000000000000000000000011101000000000100000000000
001010000000000000000000000000011001000000110000000100
000000000000000111000000000000001101000000110000000001
000000000000000111100110100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000001000000000010000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000100000111100000000000011010000000110000000000
000000000000000001000000000000001110000000110000000100
000001001010000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
.logic_tile 23 2
000000001000010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001001100111110001111010101001000000000000
000000000000001011000111100111011111000000000000000000
000000000000000000010000010000011001110000000000000001
000000000000000000000010000000011000110000000000000101
000000000000000001100110100000011001110000000001000000
000000000000000000000100000000011000110000000000000000
000000100000000000000000000000001011110000000000000000
000001000000000000000000000000011010110000000000000100
000000000000000000000000000000001000000000110000000000
000000000000000000010000000000011110000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000001000000000000000000011000110000000000000101
000100000000000000000000000000011110110000000000000000
.logic_tile 24 2
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 27 2
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 2
000000000000000001100110010001100001000000001000000000
000001000000000000000010000000001010000000000000000000
011001000000001001000000000000001000001100111100000001
000010101000000001000000000000001000110011000000000000
000001000000000000000000000000001000001100111100000000
000010000000000000000000000000001001110011000000000000
000000000000000101000000000000001000001100111100000000
000100000000000000000000000000001001110011000000000000
010010100000000000000000000000001001001100111100000000
000001000000000000000000000000001000110011000000100000
000000000000000001100000000000001001001100110100000000
000000000000000000000000000000001100110011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000010111000001000000001000000000
000000000000001001000011110000001001000000000000001000
000000000000000000000000010001000001000000001000000000
000000001100000000000011100000101100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000011100111100000000000001000000000
000000000000000101000111000000101101000000000000000000
000000000000001011000010010111000001000000001000000000
000000000000001111100111110000101101000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000001001000011010000101100000000000000000000
000000000110000000000000000011100000000000001000000000
000000000000001001000010010000101100000000000000000000
.logic_tile 31 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000111000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000001010000000000010000000000000000001000000000
000010100000000000000011100000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000100
001000000000000000000000010000001001001100111001000000
000000000000000000000011110000001011110011000000000000
000000001010000101000000000000001001001100111000000000
000000000000001101100000000000001001110011000000000000
000000000000000101000000000000001001001100111000000100
000000000000000000100000000000001100110011000000000000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001100110011000000000000
000000000000100000000111010000001000001100111000000000
000000000001010000000011100000001100110011000000100000
.io_tile 33 2
000000000000000000
000000000000100000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001101001110100010100000000
010000000000000000000000000000011111110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000010001101011110100010100000000
000000000000000000000010110000011111110100010000000010
.logic_tile 4 3
000000000000001001100010000000001000000100101110000000
000000000000000001000100000011001000001000010000010001
011000000000001000000000000011001000000100100110000000
000000000000000001000000000000001000000100100000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100100100000010
000000000000000000000000001001001101001000010000000000
000000000000000000000110000000001001000011000110000000
000000000000001001000000000000011000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000010000000001111000011111001001100110011000000000000
000000000000000011100110001111111011000000000000100000
011000000000000001000000010001101000110100010100000000
000000000001010001000010000000011000110100010000000000
110000000000000001100110100001111100110100010100000000
000000000000001111000000000000001000110100010000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000111000111000000000000000000000000000000
010000000000000111100100000000000000000000000000000000
000000000000000001100010000001111001110100010100000000
000000000000000000000000000000011101110100010000000000
000000000000000000000000000001101010110100010100000000
000000000000000000000000000000001100110100010000000000
000000000000000000000110000001101010110100010110000000
000000000000000000000100000000001100110100010000000000
.logic_tile 6 3
000010000000000000000000000111000000000000001000000000
000001000000000000000000000000001100000000000000010000
000000000000000111000000000011000000000000001000000000
000000000000000000000010010000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001001000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000001001000000000000001000000000000000000000
000000000000000000000011110000000001000000001000000000
000000000000001101000011110000001110000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000001000000011000000000000000000001000000000
000010100000001111000100000000001111000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 7 3
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000100000000000000000000000001101000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000001011100011000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000011000000000000001111000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000100111010000001100000000000000000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 3
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000001000001000000000001101010110100010100000000
000010100000000001000010110000011001110100010000000000
110100000000000000000110000001101101110100010110000000
000000000000000000000000000000001101110100010000000000
110000000000000000000110000001111010110100010100000000
010000000000000000000000000000011110110100010000000000
110000000000000001100111100001101100110100010100000000
010000000000000000000100000000011111110100010000100000
000001000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000001111001110100010100000000
000000001100001101000000000000011110110100010000000000
.logic_tile 11 3
001000000000000011000000000111101000001100111000000100
000001000000000000000000000000000000110011000000010000
000010100000000000000000000111101000001100111000000010
000001000000000000000010010000100000110011000000000000
000000000000000000000011000001001000001100111000000001
000000000000000000000100000000000000110011000000000000
000100000000000000010110100001101000001100111000000001
000000000000000000000100000000100000110011000000000000
000000000000010000000110100011001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000000101001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101000001100111000000010
000000000000000000000000000000000000110011000000000000
001010100000001000000010100101101000001100111000000000
000001001010000101000000000000100000110011000000000001
.logic_tile 12 3
000000000000001111000110111001101010001111110000000000
000000000000001111100111100011101000001001010000000000
011000000001100011000010000000000000000000000000000000
000011101110110000100100000000000000000000000000000000
010000000000000000000011000101101100110110100101000010
010001000000101011000000000000101011110110100000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011110011000000000010000001100000
001010100000000111000000001000000000000000000100000000
000000000000000000000000001111000000000010000001000100
000110000000001001000000000000000000000000000100000100
000000000010100101000000001001000000000010000001000000
000000000000000000000000000001101101110110100110000010
000000000000010000000000000000001111110110100000000000
010010100000000000000010100000000000000000000100000000
000000101100000000000000000001000000000010000010000101
.logic_tile 13 3
000000000000001111000011100011001000001100111000000000
000000000010001101000000000000100000110011000000010000
000000001010000000000000010001001000001100111000000000
000000001110000000000011010000000000110011000000000000
000101000000000001000000000001001000001100111000000000
000010100000000000000010000000000000110011000010000000
000000000000000000000000000001101000001100111001000000
000001000000100000000000000000100000110011000000000000
000000001000000000010011000101001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000100000010000000000000111001000001100111000000000
000000100010000000000000000000100000110011000000000000
000000000000100000000111100001001000001100111000000000
000010000000000000000100000000100000110011000001000000
000000000000000000000000000101001000001100111000000100
000000000001110000010000000000000000110011000000000000
.logic_tile 14 3
000001000001001101100011001111111010001111110000000000
000010000110100101000100000101001010001001010000000000
011100100001110111100000000011111001001111110000000000
000101000000001011000000000001001000001001010010000000
110000100000100111000110000111111011001111110000000000
110001000000010000100010100001001011001001010000100000
000000000000000101100111100011111000001111110000000000
000000000000001011000000001111001001001001010000000000
000000000000100000010000000000000000000000000101000100
000000000001000000000010101011000000000010000000000000
000001000001010000000010000101011100110110100100100000
000100100000101011010110010000111110110110101000000001
000001001111110000000111110101011100110110100110000000
000010000001101011000011010000111101110110100000000010
010010100000000000000000011000000000000000000100000001
000001001100001011000010101111000000000010000000000001
.logic_tile 15 3
000000100000000111000010010001011110111001010001000000
000001000000000000000011000000101111111001010001000000
011101000000001111100010100001111111111001010000000000
000010000000000011000010100000011010111001010001000001
110010100000000101100011010111111111111001010000000000
010001000010000000100110110000101001111001010001000001
000010000000100001100011000101011111111001010000000000
000000000110010101000100000000011001111001010000000001
000000000001010000010110100011011110111001010000100000
000000000000000000000110000000101011111001010001000000
000000000000000000000000001111011010001111110000000000
000000100000000001000000000001011011001001010000000000
000100000000000011100010010001011110111001010000000001
000000000000010000110010110000001001111001010000000010
010000000000100000000010010101111100110110100100000000
000001000000001001000110110000001111110110100010100000
.logic_tile 16 3
000000000000000001000110111001001111001111110000000000
000000000110000000000011010101011100001001010000100000
011110000000100000010000000101001100001111110000000000
000001000100110000000000000011011101001001010000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000011000000000111011111110110100100000010
000000000000000000100000000000011100110110100000000000
000010000000001111100110110000000000000000000100100000
000000000000000111100011010011000000000010001001000001
000000000010001011000000000000000000000000000100100100
000000000000000101000000001001000000000010000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010001000100000000000110100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
.logic_tile 17 3
000000000001010000000011100011101001001100111000000100
000000000000100011000000000000001110110011000000010000
000000000001000111000111000111101001001100111000000000
000110100001000000000100000000101000110011000010000000
000000000000000111000000000101001000001100111000000000
000000001110000000000010010000101000110011000010000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000101100000010011001000001100111000000000
000010000000000000000011010000001010110011000000000000
000001000000001011100000010111001000001100111010000000
000010100110001111000011000000101110110011000000000000
000000000000011000000110100111101001001100111001000000
000000000000111111000000000000001100110011000000000000
000010100000001111100011100011001001001100111001000000
000101000000000101100100000000101001110011000000000000
.logic_tile 18 3
000000000000000001000000000001011110011101000100000000
000000000000000000000000000000001010011101000000000100
011000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
110000000000100101100000000001001100001011100100100000
010001000000000001100000000000011111001011100000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000111110111000000000010000000100000
000000000000010101100000001000000000000000000100000100
000000000000001011000000000011000000000010000000000000
000100000000010000000010000001001011011101000100000000
000000000110100000000000000000001100011101000000000100
000000100000000101100000001000000000000000000100000100
000001000110000111000000000011000000000010000000000000
.logic_tile 19 3
000010001010001000000000010101001100100010110000000000
000000000000001111000011110000101011100010110010000000
011000000000001000000110000000001110110000000000000000
000000000000001011000011100000001110110000000000100000
110000000000000000000011110101001100100010110010000000
110000000000000000000011110000111000100010110000000000
000010100000000011000000000001011011100010110010000000
000001000000010001000011010000101100100010110000000000
000100000000000101100011110000000000000000000000000000
000100000000000000100111100000000000000000000000000000
000001001100100001010000000111001101011101000000000001
000000100001110000100000000000011011011101000000000100
000000000000000011100111100101011011100010110000000000
000000000000001011000000000000101001100010110001000000
001001000000010000000010000001111111010110110100000010
000000000000100000000100000000011001010110110001000000
.logic_tile 20 3
000001000100001111000011100001001100000001000000000000
000010000000000001000000000000001111000001000000100000
000000000000100000000000000011111110100010110000000000
000010100001000000000000000000011111100010110000000000
000100000000111111110000010011001000001001000000000010
000000000011000001100010000101111110000010100000000000
000000000000000001100000000000011010000000110000000000
000000000000000000000000000000001011000000110010100000
000000100000000111000011100000011110000000110010000001
000001000000000000000100000000011000000000110000000000
000100000001010000000011000000001110000011000000000000
000000000000101111000110100000011000000011000000000001
000000000010000111000011110011101100010110000000000000
000000000000000000000111100000111110010110000000000000
000000000000000000000110100000011100110000000010000000
000000000000000000000010100000011010110000000000000000
.logic_tile 21 3
000000000010001101100110001101001001101001010000000000
000000000111011001000000001011111100000000100010000000
011000000000001101100111011101101010000000000000100000
000000001110000101000110001001011100010110000000000000
000000000000000000000110010000011010110000000000000100
000000001110100000000010000000011100110000000000000100
000011000000001001100110110000011011000011000000000000
000001000000000011000010010000011000000011000000000000
000000000001001111000000010000011101110000000000000010
000000001010000111100010100000001100110000000000000001
000000000000000001100000000000011001110000000000000000
000000000000001111000010010000001010110000000000000000
000000000000000000000000000101111111001001010000000000
000000000100000000000000000001011110000000000000000000
000010101100000001010000010001101100101011010110000100
000001000000000000000011100000111000101011010000000010
.logic_tile 22 3
000001000000000101000110000111011111100010110000000000
000011000000000001000010000000111011100010110000000000
011000000000001101000011100101001110010110100000000000
000000000000001101100110010101111000101001000000000000
000100000001001101000110000111001010000001000000000000
000000001010100001000010101101011100000000000000000000
000001000100001111100111100011101001010010100000000000
000100100000001101000010100000111011010010100000000000
000010101010010001100011011001001010010110100000000000
000001000000101001010010000111111010101001000000000000
000000001110000000000000001011011001010110110101100000
000000000001010000000010101001111010000000110000000100
000010100000001000000011000011001100111110110110100010
000101000000001011000110000000101000111110110000000001
000100100001001111100000011001111011101001010101000001
000101000000000001010010000111001000111111100000000000
.logic_tile 23 3
000000000001010101000110110000011011000011000000000000
000000001010100000000010000000011111000011000000000000
011000000000000101000110100001111101010110100000000000
000000001010000101000100000001011100000000010000000000
000000000000001001100000010001001100000000010000000000
000000000000100001000010000000111110000000010000000100
000000001110011001100110100011111101001001000000000000
000000000100000001000110000101101000011111000001000000
000000000000000000000111101001011110101001010000000000
000000000000000001000100001101011100000000100000000000
000000100000100111100000001101011100111111100000000000
000000000001000001000011101001011110101001010000000000
000001000000000001100000000101101011101011010101000101
000010000110000011100000000000011100101011010000000010
000000100000100000000111010101101001010111100100000010
000000100000000000000111100000011100010111100001100000
.logic_tile 24 3
001000000000000000000000001000000000000000000100000000
000000001010000000000000000001000000000010000010000000
011000000000001000000110100000000000000000000000000000
000000001000001111000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100100001110100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000100000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000100000010000000000000000000000000000000
.logic_tile 26 3
000000000000000001100011000001011000000001000000000100
000000000000000000000011000000001101000001000000000000
011000001100000001100000000101101010000010000000000000
000000000000000000000000000111111011000000000000000000
010000000000000000000110000000000000000000000100000000
100000000000000000000011011001000000000010000000000000
000100000000001000000110001000000000000000000100000000
000000000000001101000011000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 3
000001000100100011000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000011010000011110001000000
000000000000000000000100000000010000000011110000000001
000000000000000000000000000101011000001011100000000010
000000001000000000000011000000111000001011100000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 30 3
000000000000000111000000000111000001000000001000000000
000000000000000000100011100000101011000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000001001000011110000001101000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000010000111100000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000111000011000111000000000000001000000000
000000000000000111000100000000001110000000000000000000
000000000000000001000111000011100000000000001000000000
000000000000001001000100000000001100000000000000000000
000000000000000111100000000011100000000000001000000000
000000000000001001000010010000001100000000000000000000
000000100000000000000011100001000000000000001000000000
000000000000000000000000000000101000000000000000000000
.logic_tile 31 3
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000100
000000000000001000000000000000001110000011110000000010
000000000000001001000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001100111000111100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000001000000000000000000000000000000000011110000000100
000000000000000000000010010011001111001011100000000100
000000000000000000000111010000111000001011100000000000
000100100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000100000000000011000000001001001100111000000010
000000000000000000000100000000001001110011000000010000
000000000000000111100000010000001000001100111000000010
000000000000000000100011010000001010110011000000000000
000000000000001000000000000000001001001100111000000000
000000000110001111000000000000001101110011000000000100
000010000000000000000000000000001000001100111001000000
000000000000000000000000000000001001110011000000000000
000000000000000000000011000000001000001100111000000010
000000000000000000000100000000001110110011000000000000
000001000000000000000000010000001001001100111001000000
000000100000000000000011110000001000110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000001000001000111000000000000001000001100111000000010
000000100000000000000000000000001101110011000000000000
.io_tile 33 3
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000011000010000001001001111000010000000000
000000000000001001100110010001011001110000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000011000000000001001101111000010000000000
000000000000000000100010110111001011110000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000001011001010110000000000000000
000000000000001001000000001101011010001111110000000000
000000000000010000000000001011001000110000000000000001
000000000000100000000000001101011000001111110000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 3 4
000000000001010101000000010001100001000000001000000000
000000000000000000100010100000001101000000000000000000
011000000000011101100000000001101000001100111100000000
000000000000000101010000000000001010110011000000000100
110000000000001000000000000001001000001100110110000000
000000000000000101000000000000001001110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000001000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000110000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000001000000000000000000001111111111110110000000010
110000000000000000000000000000001111111110110000000010
000010100000000000000000000001111011110100010100000000
000001000000000000000000000000011001110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011000001101001110100010100000000
000001000000000101000100000000011001110100010000000000
.logic_tile 5 4
000100000000000111100010000000001100000011110010000000
000000000110001001100010000000010000000011110000000000
011000000000001011100000000000001000000011110000000001
000000000000000001000010000000010000000011110000000010
110000000000001111000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000001100000000000001100000011110010000000
000000000000000000000000000000010000000011110000000010
000000000000001001100010000001001110110011000000000000
000000000000000111100110000101101000000000000000000000
110000000000000000000000000011001000110011000000000000
010000000000000000000000000011111000000000000000000000
000000000000001000010000001101011001100000000010000000
000000000000001001000000000101001000000000000000000000
000000000001010000000000000001101100110100010100100100
000000000000100000000000000000101011110100010010000100
.logic_tile 6 4
001000000001000111000000000000000000000000001000000000
000000000000000001100010000000001000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010000000000000000000001000000000
000000000110010000000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000001001000010100000001111000000000000000000
.logic_tile 7 4
000000000000000101000111100000000001000000001000000000
000000000100000111100111100000001010000000000000010000
000000000000000111010111100000000001000000001000000000
000000000000001101000000000000001000000000000000000000
000001000000000000010000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010011000000000000000001000000001000000000
000000000000100000100000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000001000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000100100000000000000000000000000000000000001000000000
000100000000000000000000000000001000000000000000000000
.ramt_tile 8 4
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100010100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
001000000000000001000011100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
011000000000010001100000010000000000000000000000000000
000011100000100000000010000000000000000000000000000000
110000000000000000000011100000001100000011110000000000
110000000000000000000000000000010000000011110001000001
000000000000000000000000000000011100000011110010000000
000000000000001001000000000000010000000011110001000000
000000000000000000000011100101101001010110110100100000
000000000000000000000100000000011100010110110000000100
000100000000001000000000010001001011010110110100000100
000000000000000001000011110000011000010110110000000100
000000000000000000000011100001001001010110110101000001
000000000000000000000000000000011001010110110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 4
000000000000000000000110010001111100110100010100000000
000000000000001111000010000000001000110100010000000000
011000000000100001000110010001111100110100010100000000
000000000001010001000011100000001101110100010000000000
110000000000001001100000000001101011110100010100000000
000000000000000001000010010000001011110100010000000000
111000000000000000000111000001101001110100010100000000
010000000000000000000100000000011101110100010000000000
110000000000000011100010000001101001110100010100000000
010000000000001111100000000000011001110100010000000000
000001000000001001100011100001101100110100010100000000
000010100000000001010000000000001011110100010000000000
000000000000000000010010000001111000110100010100000000
000000000000000000010100000000011111110100010000000000
000010000001010000010000000001101010110100010100000000
000001000000100000000000000000001100110100010000000000
.logic_tile 11 4
000000000000000000000000000011101000001100111010000000
000000000001010000000000000000000000110011000000010000
000000100000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000000000000011000011001000001100111000000010
000000000000000000000000000000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000001110000000000000000000000000110011000000100000
000000000000001101100000000011101000001100111000000000
000000000000000101000000000000100000110011000000000100
000000101001011101100111000011101000001100111000000100
000010100000010101000000000000000000110011000000000000
000000000000000000000000010111001000001100111000000010
000000000000000000000010100000100000110011000000000000
000010100000100001000000000111101000001100111000000100
000001000001000000000000000000000000110011000000000000
.logic_tile 12 4
000001000000000111100000001000000000000000000100000000
000000100000000101000011010101000000000010000001000000
011000100000000000000000010000000000000000000100000001
000000000000000000000011010001000000000010000010000000
111000000000000111100000000000000000000000000100100000
010000000000000000100000001001000000000010000000000001
000010000101010101100000000001011101110110100100000000
000000000000000000100000000000001111110110100000000100
001000000000100000000000000000000000000000000100000010
000000000010010000000011100101000000000010000001000000
000010100100001111100000001000000000000000000100000000
000001000110000011100000000011000000000010000000000010
000000100000000000000000011000000000000000000100000010
000000000001010000000011001001000000000010000000000000
010000000001000000000000000000000000000000000100000001
000000000100100000000011001111000000000010000000000100
.logic_tile 13 4
000000001010000000000000000011001000001100111010000000
000001000001010000000010010000000000110011000000010000
000000000000000000000000000111101000001100111001000000
000001001000000000000000000000000000110011000000000000
000000100000000000000011000011101000001100111000000000
000100000010000000000100000000100000110011000000000000
000000001110000000000000000001001000001100111000000000
000010100010000000000011010000100000110011000000000000
000010000000000111000010000011001000001100111000000000
000001000000000000100000000000100000110011000000000000
000000000000100000000011000011101000001100111001000000
000000001110000001000000000000000000110011000000000000
000000000000000000000110100101101000001100110000000000
000000000000000000000100000000100000110011000000000000
000010000000100011000000010111001011111001010000000001
000001000000000000010010010000111111111001010000000010
.logic_tile 14 4
000100000001000111000011100001011111001111110000100000
000000000000000101000100001101001010001001010000000000
011100000000001000000000000101011100001111110000000000
000100100010000101000011111101011001001001010000000001
110000000001100111000110111001011111001111110000000000
110000001111110000000010100001001011001001010000000000
000000000001010111110011110011011110110110100100000110
000000000100100000100111010000111111110110100000000000
001001000000001011100011110000000000000000000100100000
000010100000000011100010000011000000000010001000000000
000100000001000000000011100001111110110110100100000010
000010101110100000000110010000111100110110100000000100
000100000000000000000010000101111101110110100100000000
000000000000000000000011010000111110110110100000000100
010010001011000011000011100001011110110110100100000010
000010100000001001000100000000011101110110100000000001
.logic_tile 15 4
000100001000001111000110001101111111001111110000000000
000000000000000001000000001001001101001001010000000000
011010100011000111100011000111111011111001010001000000
000001000000000111100111000000011100111001010001000000
110001000000000111100111000011011000111001010010000000
110000100110000000000110000000011011111001010000000000
000001001110000000000011000001111111001111110000000000
000010100010010111000110010111011000001001010000000000
000000000000000011000000010111111001111001010010000001
000100000000001011100011110000111100111001010000000010
000100000000001111000000010101001101110110100100000000
000000000010000011100011100000011011110110100000100000
001000000001011000000010000001001010110110100100000000
000000000000101111000100000000111100110110100000100000
010000000101110011000010000001001100110110100100100000
000000000001110001000011000000011000110110100000100000
.logic_tile 16 4
000000000000100011000110000000001111110000000000000000
000000001110011101000010010000011001110000000000000010
011100000000001011100000000001011110010010100010000000
000000000000001011000011010000001011010010100000000000
110000000000001101110000000011111100001111110010000000
110000000000000001000011101001011100001001010000000000
000000000100000000000111100011111111001111110000000000
000000000000000000000100000001011111001001010000000000
000010100000001000010000000001111110110110100100000100
000001000000000101000000000000001010110110100001000000
000000000010000001010011000000000000000000000110000000
000000000000100001000100000101000000000010000000100000
000000000000000000000011010001011111110110100101000110
000000000000000000000111010000101000110110100000000000
010011100000001001000011011101100000011001100100100100
000011100100001101100110101011101010110000110000000000
.logic_tile 17 4
000000000000010000000111000001101000001100111000000000
000010000000100000000100000000001100110011000000010000
000100000000000001100110000001101000001100111000000000
000000000000000111100100000000001100110011000000000010
000000000010000000000010000001001000001100111001000000
000010001110001011000100000000101101110011000000000000
000000000000000111110111010101101001001100111000000000
000000000000000000100010110000001101110011000001000000
000000100101000111000000000101001000001100111000000000
000001000010101001100011100000001011110011000010000000
000000001010000000000111000101101000001100111000000000
000000000001000001000100000000101110110011000001000000
000000000001001011000000000001101001001100111000000000
000000000000001111100000000000101100110011000000000000
000000000000000000000000000111001001001100110010000000
000000000000010000000000000000001011110011000000000000
.logic_tile 18 4
000100100001010101000011100000000000000000000000000000
000001000000000101100000000000000000000000000000000000
011001000010000000000000000000000000000000000000000000
000010000000000001000010110000000000000000000000000000
010100000001010000000010100000001001110000000000000100
100100000000001101000110100000011000110000000000000000
010000000000000011100010000101001110110000000100000100
110000000000000000000100001111111011110110100000100000
001001000001010011000110100001001100110110100100100000
000000000000000001000000000000011000110110100001000000
000000000001010111000000000001111110111111110100100000
000000000100110000100000000101101101111001010000000100
000010000000000000000110100011001101110000000100100000
000001000110000000010010000011011011110110100000000100
010000000100011101100000001101001111110000000100000000
110000001110100101000000000011111110110110100000000100
.logic_tile 19 4
000010000000000001100110001001011010100000000000000010
000000001110000111000111111001001000000000000000000000
011000000000000101000111010000011110000000110000000000
000000000000000000000011010000011010000000110000000000
010010001110001101010111100000001010000000110000000001
110100000000000011000100000000001010000000110000000000
000000000000001111000111000101101001101001010110000101
000000000000001011000100001001011001110110100001000000
000011000001000001000000000101101100001011100100000001
000010100000001111100000000000001100001011100000000000
000100000001000000000000001000000000000000000110000000
000100000000000000000000000001000000000010000000000000
000000000000010000000000001000000000000000000100100000
000000000000000000000000001101000000000010000000000100
000010100010000000000011001000000000000000000110000000
000001000000000000000000000001000000000010000000000100
.logic_tile 20 4
000001000000010000000011110000001000000011000000000000
000000000000100001000011000000011011000011000000000010
011000000000001011110110000000001101110000000000000100
000000000000000001000000000000001100110000000000000000
010000000100101111000111101111011011111111000000000100
010000000001010001100111010111111000101001000000000000
000000000000000001100111000001011011101001010000000100
000000000000010000000110101011001000000000100000000000
000000000000001011100011100111001101100001010000000000
000000000000000001100000000000001100100001010000000000
000000000000101001000000000011111110000000010000100000
000000000001011011000010000000111010000000010000000000
000001001010000111100011110001101010000000010000000101
000000000000001001100010101111011010000000000000000000
000000100000000011100010000101101111010110110101000000
000001000010000000100100000000101001010110110001000000
.logic_tile 21 4
000000000000001111100111110000001000110000000000000000
000010000000000101100111010000011000110000000000100000
000000000001001000010000000011101011100000000001000000
000000001000001111000000001011001011000000000000000000
000000000101010011100110000000011100110000000000000000
000000000000000000000000000000001011110000000000000010
000000000000010111100110110101101000100000000000000000
000000000000000000010111011111111000000000000000000000
000011100000001001100110000011111010000110100000000010
000010000000001111000000000000111000000110100001100000
000000000000010001000011100000001100000011000000000000
000000000000000001000000000000001100000011000000000010
000000000110000000000000000000011100000000110000000000
000000000101010000000011010000001011000000110010000000
000000100000000000000000010001111011100001010000000000
000001000000000000000010000000001111100001010010000000
.logic_tile 22 4
000000000000000111100011100000011001000000110000000001
000000000000001001100000000000011111000000110000000000
000011000000101001000110010111001101000000000000000001
000010100000000011100011111001001100000110100000000000
000001000000001001000000001011011111000110100000000000
000010100000001011000010000001001010001111110000000001
000000001010010001000000001001011110000000100001000000
000000000000001101000011000001001110101001010000000000
000000000000010111110000000101101011111001010000000000
000000000001010111110011101011111100110000000001000000
000000000000000111000000001111001110000110100000000000
000000000000000111000000000101011000000000000000000000
000000000000000001000010000001111111100000000000000000
000000000000000111000100000101111001010110100000000010
000000000000000011100010000111111100010110110000000000
000010100000001001100111100000001010010110110000000000
.logic_tile 23 4
000000001111000111000110000001001100100010110000000000
000000000110100000100010000000001101100010110000000010
011000000000100000000110010111001100000000000000000000
000000000100000000000010000111101001000010000000000000
000001000000011011100010000001011000100010110001000000
000000000000100011100110010000011001100010110000000000
000001000001010001100010000000001011000000110000000000
000000000000000011000011000000011100000000110000000000
000000000100001011110000010111011110000000000000000000
000000000100001111100011100101111001000010000000000000
000000000000000111000000001111011000010110100000000000
000000000000000000000010010101011010101000010000000000
000000000000000001100011001101011011100000000000000000
000000000000000111000110011011111011010110100000000000
000000100001000011100000010101111110101001110100000000
000000000000000000100011100000001110101001110001000110
.logic_tile 24 4
000000000000000000000000010101011011001011100000000000
000000000000000000000010000000111111001011100000000000
011000000000001001100000001101111001101001010000000000
000000000000000001000000000001001100011111110000000000
000100000000101000000000010000001101110000000000000000
000000000000000001000011110000001101110000000000000000
001000000000001011100000010000000000000000000000000000
000000000010000101100010000000000000000000000000000000
000001000000000001100000011101001111101111110000000000
000000000000000000000010011111011100001001010000000000
000011100001010101000000000000001111110000000000000000
000010100000101001100010010000011111110000000000000000
000000000000000000000111010101101010101011010100000001
000000000010000000000011011001001101111111110000000011
000000000000000000000010010000000000000000000000000000
000000001000000000000111010000000000000000000000000000
.ramt_tile 25 4
000000100010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001100000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010000111100000001000000000000000000100000100
000000001110000000000000000001000000000010000000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000101000010
000001000000000000000000000111000000000010000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 4
000001000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 4
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 29 4
001010000000100111000011100001000001000000001000000000
000001000001000000000000000000001111000000000000000000
000000000000000111100111110011101000001100111000000100
000000001000000000000111100000101101110011000000000000
000000000000001001000000000001001001001100111000000000
000000000000000011100000000000101001110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000100011100111110011001000001100111000100000
000000000000000000000111000000001010110011000000000000
000000001100001000000111110111001000001100111000000000
000000000000001011000110110000101010110011000000000000
000100000000000000000010000001101001001100111000000100
000000000000000000000000000000101100110011000000000000
000000000000000101100010000011001001001100111000000000
000100000000100000100000000000101000110011000000000000
.logic_tile 30 4
000100000000000000000111110111000001000000001000000000
000000000000000111000110110000101101000000000000010000
000010100000001111100000000101100001000000001000000000
000000000000011011100010010000101010000000000000000000
000000000010001000000000000001100000000000001000000000
000000001110000011010000000000001111000000000000000000
000000000000000000000111100001000001000000001000000000
000000000000010011000000000000101101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000000000000000000000001110000000000000000000
000000000100000111000111000001100000000000001000000000
000000000010000000000011100000001001000000000000000000
000010000000000111000011100101000000000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000001000000000000001100001000000001000000000
000000000000000101000000000000101110000000000000000000
.logic_tile 31 4
000000000010000000000000000111111111001011100000000010
000000000000000000000010010000101101001011100000000000
000000000000000000000010010000011010000011110000000000
000001000000001101000110010000000000000011110000100110
001000000000000000000000000001111011100000010000000001
000000000000000000000000000111101000010100000000000000
000000000000000001000000010000011110000011110000000000
000000000010001011100011010000000000000011110010000010
000000000000010000000011100000001100000011110000000000
000000000000100000000000000000010000000011110000000001
000000000000000000000110100111011101001011100000000010
000000000001010111000010100000101101001011100000000000
000000000001000001000010000111111011001011100000000010
000000000000010000000100000000111001001011100000000000
000000000000000111100000000000001000000011110010000010
000000000010000001100010010000010000000011110000000000
.logic_tile 32 4
000000000000000000000000000000001001001100111000000000
000000000001010000000000000000001110110011000010010000
000010000000101000000110110000001000001100111000000010
000001001101000111000011110000001010110011000000000000
000000000000000000000000000000001001001100111000000010
000000000000001011000000000000001100110011000000000000
000000100000001000000000000000001000001100111000000010
000001000000100101000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111000000010
000000001100001111000000000000001001110011000000000000
000001000000000000000000010000001001001100111000000010
000010000000000000000011010000001001110011000000000000
000010001010000011000000000000001001001100111000000000
000001000000010000100000000000001010110011000000000000
.io_tile 33 4
000000000000011000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000001000000000011001111101100000000100000000
000000000000000001000010000001111110111001010000000010
011000000000000001000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000001111111101100000000100000000
000000000000000000000000000001111110111001010000100000
110000000000000000000000001001001111100000000100000000
010000000000000000000000000001111100111001010000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000010001001001111100000000100000000
000000000000000000000100000001011100111001010000000010
000000000000000101000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000011000000001111001111100000000100000010
000000000000000000000010000001011100111001010000000000
.logic_tile 3 5
000000000000000001000110101001101011110000000000000000
000000000000000001100010110101101101001111110000000000
011000000000000001000111001001011100110000000000000000
000000000000000000000100001101011001001111110000000000
110000000000001011100111000111111001111000010000000000
000000000000000101000110110101011010110000000000000000
000000000000000001100000010001001011110000000000000000
000000000000000000000010000111111110001111110000000001
110000000000001000000000000111101010111000010000000000
010000000000000101000000001101011100110000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010010000000000000010000000000000
000001000000001000000011100000000000000000000100000000
000010100000000101000000000000000000000010000000000000
000000000000000000000000001101001110100000000100000001
000000000000001001000000000001111000111001010000000100
.logic_tile 4 5
000000000000000000000110000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
011000000000001001000000000001111011110100010100000000
000000000000001111000010000000101010110100010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000001111101110100010100000000
000000000000001111000000000000111010110100010000000000
110000001100000001100000000001101001110100010100000000
010000000000000000000000000000011000110100010000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000001101101110100010100000000
000000000000000000000000000000001000110100010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011100000001000000000100
000000001000000000000000000000011000000001000000100000
000100000000001000000110100000000000000000000000000000
000100000000001101000100000000000000000000000000000000
000000000010000111100000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 6 5
000000000000000111100110100000000000000000001000000000
000000000000000000000100000000001010000000000000010000
000000000000001000000110100000000000000000001000000000
000000000000001101000100000000001001000000000000000000
001000000000000011000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
001000000000000011000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101010000000000001001000000000000000000
000000000000000000010000000000000001000000001000000000
000000000000010000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 7 5
000000000100000111100111100000001000111100000000000000
000000000000000000100011010000000000111100000001010000
011001000000000000000110010000001000000011110000000000
000010000000000000000011110000010000000011110000000000
110000000000000000000000000000011000000011110000000000
010000000000100000000000000000010000000011110000000100
000110000001000000000110010000011000000011110000100000
000101000000000000000011110000010000000011110000000000
000000000000000000000000000000001000000011110000000000
000010100010100000000011100000010000000011110000000000
000010100000000000000000000101101001000011000000000000
000001001000000000010000001111111011000000000000000000
000000000000000000000000010000011110000011110000000000
000000000000000000000011110000010000000011110000000010
000000000000000000000000010000000000000000000100000000
000000000000000000000010110001000000000010000000000000
.ramb_tile 8 5
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 5
000000000000000000000111100000011110000011110001000000
000000000000000000000100000000000000000011110001000000
011010101110000000000000001011111111000010000000000000
000001000000000000000011101011101011000000000000000000
110000000000100000000111100000011110000011110001000000
110000000000000000000000000000010000000011110000000001
000000000000000111010000000000011010000011110001000010
000000000000000000000011100000000000000011110000000000
000010100000100111010000000111101101000010000000000000
000001000000010000100000001101001010000000000000000100
000100100000000101100110110000011000000011110010100000
000000000000000000110010100000010000000011110000000000
000001001000000000000010000000011100000011110000000000
000010000000000000000000000000000000000011110001000001
000000000000001101100000010000000000000000000100100000
000000000000000101100010101001000000000010000000000000
.logic_tile 10 5
000000000000001000010110000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
011110100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
010100000000100000000011100000001000000011110001000000
110000000001010000000000000000010000000011110000000000
001000000110000000000000001000000000000000000110000000
000000001110000000010000001011000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000001100001001000100000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000000011000000000010000000000000
000100000000000000010000000000000000000000000100000000
000100000000000000000000000111000000000010000001000000
.logic_tile 11 5
000000000000001000000000000111001000001100111000000010
000000000000001111000000000000100000110011000000010000
000000000000010000000000000111101000001100111010000000
000010100000100000000000000000100000110011000000000000
000000000000000000000111100011101000001100111000000100
000000000001010000000100000000000000110011000000000000
000010100000000011000000000011101000001100111000000000
000011100000000000100011100000000000110011000000000100
000000100001000001000110100111101000001100111000000000
000000000000000000000000000000000000110011000000000001
000100000001010101100000000101101000001100111000000010
000001000110100111000000000000000000110011000000000000
000000000100000000000000010011001000001100110000100000
000000000000000000000010100000100000110011000000000000
000001000000000000000010100001001011111111100001000000
000000100000001001000000000011011011010110000000000000
.logic_tile 12 5
000000001100000111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011100100000001000000000010011011101111111100000000000
000101001010111011000011100001011011010110000010000000
110001000000000000000000000000000000000000000110000000
010010000000000000000000000001000000000010000001000000
000000000001000000000000000000000000000000000100000000
000000000000111001000010100011000000000010000000000001
000000000000001111100111111000000000000000000110000000
000000000000001111010011010001000000000010000000100000
000010000000010000000000001000000000000000000100000010
000001000010000000000011110101000000000010000000000001
000000000000000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000010000000
010100000000000000000000000000000000000000000100100000
000101000010000000000000001011000000000010000000000001
.logic_tile 13 5
000101000000001001000000000111100000000000001000000000
000010000000011011000000000000101110000000000000000000
000000000001010111100000000101001001001100111000000000
000000000000000000100000000000001010110011000000000100
000000000000000111000011100001001000001100111001000000
000000000000000000100100000000001100110011000000000000
000001100000000111000000010011101001001100111000000100
000010100000000111100010100000001011110011000000000000
000000000000001111100000000011101001001100111000000100
000000000000001011100000000000001101110011000000000000
000000100000001111100011110101101001001100111001000000
000000000010101011100110010000001101110011000000000000
000000000100000001000000000011001000001100111000000000
000000000001010000100000000000001000110011000000100000
000000000000000000000000000101001001001100111001000000
000001000000000000000010010000101000110011000000000000
.logic_tile 14 5
000010100000001111100000001111011000101001010000000000
000000100110000011100011011111001010010000000000000000
011000001000111111100000001001001101001111110000000000
000000000001111101000000001111011100001001010000000000
110000000000001111100000000000000000000000000000000000
110000000100000001100011010000000000000000000000000000
000000001000000011010111110011011010101001010001000000
000000000000000000000011011111011000010000000000000000
000000000000000000010010010101011011010010100000000000
000000000000000111000011100000011010010010100000100000
000010100000100001000110000111101000010110110101000000
000001100111011001100000000000011101010110110000000010
000000000001000000000111110111101011010110110101000000
000000000000000111000110100000011000010110110000000000
000001000110100111000110110011101001010110110100100000
000000100001010001000010010000011101010110110000000000
.logic_tile 15 5
000000001010000111100010000011000001000000001000000000
000000000000000111100110000000101001000000000000000000
000000000000000011100111110111001000001100111000000000
000000000101010000100010100000001001110011000000000000
000000000000000000000000010001101000001100111000000000
000000001110000000000011010000001101110011000000000000
000011000011000000000000000011101001001100111000000000
000010100000100000000000000000101101110011000000000000
000010000001010000000111010001101000001100111000000000
000000000000000000000111100000101001110011000000000000
000001000100001000000010100011101000001100111000000000
000010100110000101000011100000001110110011000000000001
000100000000000111000110100001001000001100111000000010
000000000000000001100000000000001000110011000000000000
000000000001000000000000000111001000001100111000000000
000100000000000000000000000000101011110011000000000000
.logic_tile 16 5
000000000000000101100011101111111100101001010000000000
000000000111001011000110010001101010010000000000000000
011000000000001000000000010111111100101001010000000000
000000000000000101000011100001011100010000000000000100
010010100000000111000110100111111100101001010000000000
100000000000000000000011001101101010010000000000000000
000100000000000111100111100001111101110000000100100000
000100001100000000100011001011101110110110100001000000
000000000000101111110011100101001000110000000101000000
000000000011010011100110001001111110110110100001000000
000001100001000111110000011001001100111111110100000001
000000000001000111000011111101011001111001010000000000
001000000000001111100110100101001000110000000100000001
000000000000000101000000000011111111110110100000000010
011001000100001001000000000001011010111111110100000100
110000100000000101100010000111011001111001010000000000
.logic_tile 17 5
000000000000000000000010010101001100010110100000000000
000000000000000000000011100111011001000001000000000000
011000001100000111000000000011101011001011100100000100
000000000000100000100010010000011111001011100000000000
110001000001000000000011100000011001111100110100100100
110010000000010001000000000000001110111100110000000000
000110001101000000000000000011111000001011100100000000
000001000000100000000000000000011100001011100000000010
000000000000000011100111100111101001011101000100000000
000000000000000000000100000000011111011101000000100000
000100000000000000010011101000000000000000000100000000
000000000000001111000100001011000000000010000000100000
000000100000000111100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011000011001000000000000000000100000010
000000001110001111000011011011000000000010000000100000
.logic_tile 18 5
000100100001000000000010000111111010010110100000000000
000100000000000000000110001111011110000001000000000000
011100100110101111100000000001111010010010100000000000
000101000001000001100011110000011001010010100000000000
010000000000001101100010010111111010010110100000000000
100010000000001101100110001111111110000001000000000000
000000000010000000000111100001001010000001000001000100
000010101100000000000011110000101010000001000001000000
000100100000000101100010100001101010101000010000000000
000001000000001111000000000000001010101000010000000000
000010001100000000010000010101111000010110100000100000
000001100000000000000010001011111100000001000000000000
000000000000000101100010110000001000000000110000100001
000000000000000000000011100000011011000000110000100100
110000000001010111100000000011101100111111110100000010
110010000000101001100010001101101111111001010000000010
.logic_tile 19 5
000010100000000111000000000001011100011101000110000000
000001001000000000100010000000001101011101000000000010
011010000000001011100000010111001100100000000101000010
010010101101010011110011100000001101100000000001000001
010000000000000111000010010000011001111100110110000000
010000000000100000100011000000001001111100110010000000
000000000111000000000000010000000000000000000100000000
000000000000000000000011101101000000000010000010000001
000010000000000011100111110000011111111100110110000100
000000000000100001000011010000001001111100110000000000
000001000010100011100000000101001110011101000100000000
000010001101000000100000000000001100011101000000000010
000010101000000111000000000000000000000000000110000000
000010100000000000100000001101000000000010000000000000
000011100000001000000000000000011001111100110100000010
000011100000100011000000000000001011111100110000000000
.logic_tile 20 5
000000000000100101000000000000001010000000110000000000
000000000001010001000011110000011000000000110000000000
011001000000001101000000001011101010011101000000000000
000000001100000001010011100101011000101001010000000000
110001000000000001000010110001101111010100100001000000
110000000110001101000110010000001001010100100000000000
000000000100000000000000000000001111000000110000000101
000010000000000011000000000000001110000000110000100000
000010000010001000000110100111111000000000010000000000
000001000000000101010010010000101010000000010000000000
000001000000000001100000000011001100000000010000000000
000010100000001001000000001111011010000000000000000000
000000000000001101100111010011101110111001010100000000
000000000000000001100010010000001110111001010001000100
000000000100001000000000010001101000111001010110000000
000000000000000101000011000000011101111001010010000010
.logic_tile 21 5
000010101110000000000010000000011001110000000001000000
000001000000000101000010000000001010110000000001000000
011010100011000001100000010101101110000110100001000000
000001000000011001000011010000111010000110100000000000
010000100100100101000111101101111100010110100000000010
110000000001000101000100000001011010101000010000100000
000100000000001001000011110011111010000000010000000000
000000000000000001100011010000101101000000010000000000
000000001111011000000111000111011010100000000000000000
000000000000011011000100000000011001100000000000000100
000000000000000001000110100000001101000000110000000000
000010100001000000000110000000001110000000110000000000
000000100000010000000110000011101001000000010000000000
000000000000000001000000000000011001000000010010000000
000000000000000000000000011001011011101001010101000100
000000000111010001000010001111001000010110110000000010
.logic_tile 22 5
000000100000000001000000001101011101000010000000000000
000001001010001001110000001101011000101001010010000000
000000000001010111000000011001101010010110100000000000
000000100000101001000011100111111110001001010000000000
000000000000001001100111110111001110001111110000000000
000100000000000011000111110001101110001001010000000010
000000000001000000000110000011001111010110100000000000
000000000000101001000000001011111100000000010000000100
000010100000001000000010000001111011010100100000000000
000001000000000111000110010000001110010100100000000000
000010000010000111000010000000011100110000000000000001
000001000000001001010100000000001011110000000001000000
001000000001001101100111010101101110100000000000000000
000000000000101001000110010101011100010110100000000000
000010100110000101000000001001001110101001010000000000
000000000000000011000010011111011000010000000000000000
.logic_tile 23 5
000001000000000011100111000000001000110000000000000000
000010000000000000000111100000011101110000000000000010
011000000010000001100110010111101111000010000000000000
000000000000001001000010000000101111000010000011000000
000000000000000001000110010001011001000000010000000000
000000000000000000000010000000001110000000010000000000
000010000000101101100010000011011000000001000000000000
000001001110011011000111100011001101000000000000000000
000000001110000111000110110101011111000110100000000000
000000000000000111100011011101111010000000000000000000
000000000001000000000000000000001001000011000000000000
000000000100100000000000000000011011000011000000000000
000000000000000011100000000111011001100010110000000000
000000000000000000000011100000111011100010110000000000
000100000000001011100010001001101011010110100100000010
000100001000000001000011110111101010111111010000000000
.logic_tile 24 5
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000001000011100000000000000000000000000000
000000000110000000100000000000000000000000000000000000
110000000000000011000110010000011001000000110000000000
010110100000000000100010000000001010000000110000000000
000000000001000101100010000000011011000011000000000000
000001000000100000000100000000011001000011000001000000
000000000000000000000000010000011000000000110000000010
000000000000010000000011010000001011000000110000100000
001001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
001000000000000000000000000101001000110110100110000000
000000000000000000000000000000011011110110100000000000
.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000100000000000000000000000000000000
000010000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000010000000000000000000000000000
000100100000000000000000000000000000000000
000101000000000000000000000000000000000000
.logic_tile 26 5
000000000000001000000011010000000000000000000000000000
000000000000001111000110000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000001010000000000000000001101111111000000000000
010000000000000000000000000000001000111111000000000000
010100000000010000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000111000011100011001000111001010101100000
000000000000010000000100000000111000111001010000000000
000000100100000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 5
000000000110000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000001100110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
.logic_tile 28 5
001000000000101111000110010001101101100000010000000000
000000000000011011100110010001101100010100000000000100
000000000000000011000111010001101000100000010001000000
000000000000000000000111010101111000010100000000000000
001000001010001011000010000000000000000000000000000000
000010000010001011000000000000000000000000000000000000
000000000000001001100110000000001100000011110011000011
000000000000000011100111010000000000000011110000000000
000000000001001001000000000001111010100000010010000000
000010000000100111100000000001111011010100000000000000
000000000000000000000000000001111011100000010000000000
000000000000001111000000000101101000010100000001000000
000001000010000000000000000001101000100000010000000010
000010100000000000000000000001111010010100000000000000
000000000000000000000000000001111011100000010000000010
000000000000000000000000000101111010010100000000000000
.logic_tile 29 5
000011100010101111000011100101101001001100111000000000
000010100000010011000000000000101101110011000000110000
000000000000000000000011010011001000001100111000000000
000001000110000000000011100000101111110011000000000000
000001100001010011100000000011101000001100111000000000
000000001100000000100000000000101010110011000000000000
000000100000000000000000010001101000001100111000000000
000000000000000000000011010000101100110011000000000000
000010100000000001000000010001001000001100111000000000
000000000000001111100011100000101100110011000000000000
000000000001001000000010000111101001001100111000000000
000100000000001011000010000000101001110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000001011000011100000001000110011000000000000
000010000000000000000111000011101000001100111000000000
000000000000000000000100000000001110110011000000000000
.logic_tile 30 5
000000000000000001000111000111100001000000001000000000
000000000100000000000100000000001101000000000000010000
000000000000001000000000010111000000000000001000000000
000000000000000111000011100000001100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000011000000101100000000000000000000
000000000110000000000000000001100000000000001000000000
000100000000001001000000000000001000000000000000000000
000100001010000111000011100111000001000000001000000000
000000000100000111000011110000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001001000010010000101101000000000000000000
000000000010001001000000000101000001000000001000000000
000000001100000011100000000000101100000000000000000000
000000000000000111000000001011001000110000111001000000
000000000000001111000000000101101010001111000000000000
.logic_tile 31 5
000010000000001000000000010001100001000000001000000000
000000000000001011000011110000101010000000000000001000
000000000000000000000011000101101000001100111000000000
000000001000000000000000000000101101110011000001000000
000000000000010111000010110111001000001100111000000000
000000001110100000000011000000001011110011000001000000
000001000000000011000010000011001001001100111001000000
000010000010000000100100000000101100110011000000000000
000011100000100000000111000111001000001100111000000000
000011100000000000000111110000101110110011000000000000
000000000000000101000000000001001000001100111000100000
000000001000000000100000000000101011110011000000000000
000010100101010101000000000111101000001100111000000000
000001000110011111100011000000001000110011000010000000
000010100001010000000000000101001001001100111000000000
000001000000101001000011000000001111110011000001000000
.logic_tile 32 5
000000000000010000000111100000001001001100111010000000
000000000000100000000100000000001001110011000000010000
000000000000000111100111110000001001001100111000000000
000000000000000000100111110000001000110011000000000100
000000000000000000000000000000001001001100111000000010
000000001110000000000000000000001110110011000000000000
000010100000000000000000000000001000001100111000000010
000000001010000000000000000000001110110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011100000001111110011000000000100
000000000000000000000000000000001001001100111000000000
000001000010000000000000000000001001110011000000000100
000010100000000000000011100000001000001100111000000000
000000000000001011000000000000001101110011000000000000
000000000001000111000000000000001000001100110000000000
000001000110100000000000000000001001110011000010000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000010001101111101100000000100000000
000000000000000000100000001001101000111001010001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 2 6
000000000000000000000111101001011001111000010000000000
000000000000000000000100000111101011110000000000000000
011000000000000001100110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100110111101111110110000000000000000
000000000000000001000010001001001001001111110000000000
000000000000000000000000000001011010111000010000000000
000000000000000000000010010101111101110000000000000000
000000000000000000000111100101000001001100110100000000
000000000000000000000100000000101010110011000001000000
000000000000000000000000000101111101110000000100000000
000000000000000000000000001011111001001111110000000001
110100000000000011000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
.logic_tile 3 6
001000000000000111100110100001000001000000001000000000
000000000000000101000010100000101000000000000000000000
011000100000001000000000000001001000001100111100100001
000000000000000101000000000000001010110011000000000000
110000000010001000000000000101001000001100111100000000
000000000000000101000010010000101001110011000001000000
000000000000000000000000000000001001001100110100000000
000000000000000101000000000000001010110011000000000001
000100000000000000000000000001000001001100110100000000
000100000000000000000000000000001110110011000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001100000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
100000000100000000100000000000000000000000000000000000
.logic_tile 4 6
000000000000000001000010001101101011110000000000000000
000000000000000000000000001101101100001111110000000000
011000000000000001100110000011111001111000010000000000
000000000000000000000010110001011001110000000000000000
110000000000000000000010001111101001111000010000000010
000000000000000001000100001011111010110000000000000000
000000000000000001100110001101011101110000000000000000
000000000000000000000010110001111111001111110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000001000010010000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000000000000000010000000000000
.logic_tile 5 6
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000101100000000001111101110100010110000000
000000000000000001100000000000001000110100010000000000
110000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 6 6
000000000000011000000000000000001000111100000000000000
000000000000001111000010010000000000111100000000010000
000011000000000101100111110101111001100001000000000000
000011001110000000100111011101011011000000000000000000
000010000000001001100000011011001110000010000000000000
000000000001000001000010000011101000000000000000000000
000000000001000001100000000000001100000011110000100000
000000000000000000100011110000010000000011110000000000
000000000000000000000010010000011000000011110000000000
000000000000000000000111010000010000000011110000100000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000100000000000000000000011110000011110000000010
000000000000001011000000000000000000000011110000000010
000000000000001000010000000001001011010110100000000010
000000000000001011000000000101101000001001010000000000
.logic_tile 7 6
000001000000000000000010000000011100000011110000100000
000000000000000000000011010000010000000011110000000000
011000000001000001000000010000011100000011110000100000
000000000000100001000010000000010000000011110000000000
110000000010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000010000000001111100110100010101000000
010100001110000000000000000000001101110100010000000000
110000100000001111100011100001101110110100010100000000
010001000010000011010000000000011011110100010000000000
000000000000001011100010000001101000110100010100000001
000000000000000001000111110000011100110100010000000000
000100000000000000000000010001101000110100010100000000
000000000000000000000011110000011100110100010000000000
000000000000000000000000000001111001110100010100000001
000000000000000000000000000000011100110100010000000000
.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 6
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001001000011100101111001100000000001000000
000000101100001111000010000001001001000000000000000000
110000000000000000000110000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100000000001111101110100010100000000
000000000000000000100000000000101101110100010000000000
110001000000000111000000000001101011110100010100000000
010010100000000000000000000000011110110100010000000000
110001000010001000000010010001111101110100010100000000
010000000000000001000011010000111110110100010001000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000001011100000000001101010110100010100100000
000010101010000111100000000000111100110100010000000000
.logic_tile 10 6
000100000001001001100011100101111101111111100000000000
000100000000100111000111100111101111010110000000000000
011010101100000000000000000011111110111111100000000000
000011000000000000000000000011001101010110000000000000
000000000000000000010011110101001000010010100000100000
000000000000000011000111100000011100010010100000000000
000000100110010000000000010111001000101000010001000000
000001001000100000000010110000111011101000010000000000
000010100000001011100111100000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000001000001010011100000000001001010010010100000000000
000000100000100001100000000000011000010010100000100000
000000001001110011100011100000000000000000000100000000
000001000001110000100100001011000000000010000010000100
000001000000000011100011100000000000000000000000000000
000000100000000000100100000000000000000000000000000000
.logic_tile 11 6
000000000000000001000010010011001001010010100000000100
000000000000000111000111110000011010010010100000000000
000010000000001000010010000001101101111111100000000000
000100000010000011000100001111001001010110000000000000
000011000000000000000000000001001111111111100001000000
000000101100000000000000000111001111010110000000000000
000000000001010001100110010111001101111111100000000000
000000000000000111000010011111101011010110000010000000
000010100000001101100000000111101001010010100000000100
000001001100000111000000000000011011010010100000000000
000000000000110000000010000001001101111111100000000000
000000000101110000000000001111101101010110000000000000
000000000000001001000111100000000000000000000000000000
000000000000000111100010010000000000000000000000000000
000000001110001000010010000001001101111111100000000000
000000000000000101000100001111001010010110000000000000
.logic_tile 12 6
000000000001000101100110100111111010101001010000000000
000000000010000000000111110101011001010000000001000000
011010000000011011000000010011011000101001010000000000
000000000000100111000011111001011011010000000000000000
010000000000000111000011101111111010101001010001000000
110000000000100000100011111111011001010000000000000000
000001100000100000000000011011011000101001010000000000
000010000000110000000011110001011011010000000000000000
001000000000000000000000001111111010101001010000000000
000000000000000001000011000001011001010000000000000000
000010100100000000000000000111011100010010100001000000
000000000000001111000000000000101000010010100000000000
000000000010000000000110000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
010000000000011000000111101000000000000000000100000000
000000000000011111000010001111000000000010000000000010
.logic_tile 13 6
000000000110000011000000010001101000001100111000000000
000000000001010011000011100000001011110011000000010100
000001000001001111000110100111101000001100111000000010
000010000001010011100100000000001010110011000000000000
000000001010000000010111010011001001001100111001000000
000000000000000111000011110000101011110011000000000000
000110001000001001000111010001001000001100111000100000
000101001010001011000011010000001011110011000000000000
000000000001100000000111110001101001001100111001000000
000000000001000000000111100000101000110011000000000000
000010000000100000000000000011001001001100111000000010
000000000001000000000000000000101011110011000000000000
000000000000000000000000000001001001001100111000100000
000000000000000000000000000000001010110011000000000000
000001100000000111100000000001001001001100111000100000
000010100110000000000000000000101010110011000000000000
.logic_tile 14 6
000010000000000101000111010111101101111001010000000010
000000000000000000000011110000011011111001010001100000
011000001110000000000000010000000000000000000000000000
000010100000001011000011100000000000000000000000000000
010011000000001000000000010000000000000000000000000000
010011100000000011000011010000000000000000000000000000
000001000010100111000010001111001100111111100000000000
000000100100011011000100001011011011010110000000000000
000000000000100000000011100011101000010010100000000010
000000000001000000000111100000011111010010100000000000
000000001110000001100111011001111100101001010000000000
000000101110000000000011111111111111010000000000000000
000010000001010011000110000001011011110110100100000000
000000000001000000100011110000001110110110100000000011
010100000001011011000000010101111000110110100100000100
000000100110001011100010100000001010110110101000000110
.logic_tile 15 6
000000100000000000000111100101101000001100111001000000
000001000000000000000111110000101110110011000000010000
000000000011010111000011110101001000001100111000000000
000000000000000011100111110000001010110011000000000000
000010100000001111100011100001001001001100111000000000
000101100000001111100100000000101001110011000001000000
000100000000000000000000010001101000001100111000000000
000000000100000000000010010000001100110011000000000000
000100000000000111100000010001101000001100111000000000
000000100000010001000011100000001011110011000000100000
000000100000000000000000000001001001001100111000100000
000001000111010000000000000000101111110011000000000000
000000000000000111000000000001101000001100111000000000
000000000000000000100011110000101100110011000000000000
000010001010100000000000010011001000001100111010000000
000001001011000000000010100000101111110011000000000000
.logic_tile 16 6
000000000000000101100111100011111100101001010000000000
000100000000001111000110101101011110010000000000000000
011101100000100111100011010111111111010010100000000100
000011100001000000100110000000011001010010100000000000
110000000000001000000110101001101101111111100000000000
110000001110000001000011000011001011010110000000000000
000000000000101001010111000001011110010010100000000000
000010000001000011000011010000111001010010100010000000
000000000000000111100010010101011110010010100001000000
000000000000001001100110000000011101010010100000000000
000000000100000111100010000011011101101001010000000000
000000000000000111100110010001011010010000000000000000
000011100000000001000010000101001101010110110101000010
000011100000000000100000000000111001010110110000000010
000001000000010001100111000001011011010110110100100000
000010101110100000000010000000001011010110110000000000
.logic_tile 17 6
000000000000000001100111001001101010010110100000000000
000010100000001001000011110111001110000001000000000000
011010100000001111100010010011001001010110100000000000
000000001010001111100110011101111110000001000000000000
010000000001011001000010100101111100111111110100000100
100000000000001011100111000011111000111001010001000000
000000000000000001000011110001111100111111110110000100
000011000000011111000010010001101101111001010000000000
000000000000011011100010011101101101111111100110100000
000000001110000001000111101111001011101001010000000000
000000001101010101100011101001111000111111110100100000
000000000000101111100000000011101101111001010010000000
000001000001010001000011000101111000111111110100000000
000100000000000000100100001101111000111001010000000010
010101001000010111100110100111001010111001010100000000
110010000000101001000100000000101001111001010000000100
.logic_tile 18 6
000000000000101001100011110111101011010110100000000000
000000000000011111100111111111111100000001000000000000
011001100001110111100111000001001000010110100000000000
000011100110100000100010101011011000000001000000000000
010010000000001101000010010101111000111111110100000100
100011100000000001100011110101111011111001010000000000
000000000100000111000011101001111010111111110100000000
000000001111010000000010100011101100111001010000100000
000000000000010001000110110101111000111111110100100000
000000000000100011000010100111101011111001010001000000
000011001000000101100011110001101100111111110100100100
000001000110000111000111110101101100111001010001000000
000100000000100001100110100011101001111110110100000000
000000000000000000010000001011111011101001010001100000
110010100000001001000000001001111100111111110100000001
110010100000000101100010000111111100111001010000000000
.logic_tile 19 6
000010100010001101000110000011111011001001010000000000
000000000100000001000000000000111111001001010000000000
011000000000101001000011001001011001000001000000000000
000000000000001101100110111001011110000000000000000001
010000000010001101000011110111011001001111110000000000
110000000000001011000011110011101010001001010000000000
001000000100010101000110110011111100101000010001000001
000000000000100111010111110000011011101000010000000100
000000000000000111100000000101001110010110100000000000
000000000000001001000011111111001010000001000000000000
001000000001000000000010000011001100010110100000000000
000000000000001111000011101001011000000001000000000000
000000000000000111100110000101101101010110110101000000
000000000000101111000010100000001000010110110010000001
000000001010000000000010100101101111010110110111000000
000000000000010001000011110000101111010110110000000000
.logic_tile 20 6
000000100000000001000010100000011011110000000000000000
000001000000000000100111100000001000110000000000000000
011001000000001011000000010000011010000000110000100000
000110000000001011100011100000001101000000110001000000
010000000000101101000111010000011101110000000000000000
010000001011010001000010000000011100110000000000000000
000000001011001111000000000001111100000001000000000000
000000000110100011100000000000111111000001000000000000
000000000000000000000110000000001001000011000000100000
000000000000011001000011000000011111000011000000000000
000000001010101101100011010011001100000110100000000001
000000001110001101100011000000101010000110100000000001
000001000110000000000000010101011001111111110100000000
000010001110000000000010110101101110111001010000000001
000000000000000011100011000001101011010110100100000000
000000000110000000100000000001111100101000010001000000
.logic_tile 21 6
000000101000001011000011001001001100000001000000000000
000001000000011111100110001101101000000000000000000000
011000100001100011100000010000001110110000000000000000
000001000000100000000010010000011010110000000000100000
010010000000000001010010100000011101000000110000000000
010010000000001111000100000000001101000000110000000000
000000000010000101000010000101001110000000000000000000
000000001011000111100010111001001101000010000000000000
000000001100001101100110010111011011100010110000000000
000000000000000001000110000000111100100010110001000000
000000000010100111000000011011001010100111010000000100
000000001100001111100011110101001110010000100000000000
000000000000001101100110000001011110101001010000000000
000000000000011111000010011011001011000000100010000000
000000000001011000010000000001111011111110110110000001
000000000000101101000000000000101000111110110000000100
.logic_tile 22 6
000010101000000000000000000011111101001001010001000000
000000000001000111000010011111101010101111110000000000
000000000000001011100111110000011001000000110000000000
000000000000000111000011010000001000000000110000000000
000000000001010111010010101111001110010110100000000100
000000000000100000000110000011011100101001000000000000
000000000000001011100000010011101011000010000000000000
000000000000001111100011100000101111000010000001000000
000000001100000101100111000011001010111111000000000000
000000000000000101000000000001111011101001000000000000
000100000010001011100110000000011010000000110000100000
000000001010000011000010100000001100000000110000000000
000010000110000000000010100101111011111111000000000000
000000000110000001000111111001101110101001000000000000
000000000000010101000000000000011001000000110000000000
000000100000000000000010000000011001000000110000000000
.logic_tile 23 6
000000001001000101000000010111111100100010110000000000
000000000001110000100011110000111100100010110000000001
011000000001100001100111010000011100110000000000000000
000000000001110000000110100000001111110000000000000011
000010100100010000000110010101101101101000010000000000
000000000000100111000011110000101001101000010000000000
000000000001110000000000011011011100001111110000000000
000000000011011101000010000001011101001001010000000000
000000000000000001000111110000001011110000000000000000
000000000110000111100010000000011001110000000000000100
000000000000010000000110000000001110110000000000000000
000000000000000001000011110000011000110000000000000100
000000000000000000000011100101111000001001010000000000
000000000000000000000111111101011111010110100000000000
000000000000000000000000010011001000000011000100000000
000000000000010000000011000101111100010111100001000001
.logic_tile 24 6
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000100000000000010000011000000011110000000010
000000000000000000000011100000000000000011110000000000
001101100000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000011101011001011100010000000
000000000000000000000000000000011000001011100010000000
000010000001000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000001110100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 6
000001000001000011100000010101101101110100010000000001
000000000000100001000010000000001001110100010000000000
011000000000001011000111110011111101001011100000000000
000000000000000001100110000000101000001011100000000000
110000000000001001000011100011111000001011100000000000
010100000000001011000000000000111010001011100000000010
000000100001001111000000010101001100110100010000000000
000100001110001011010010000000101100110100010000000000
000000000001111001100000000101111010110100010000000000
000000000001100111000011100000011001110100010000000000
000000100000001000000011110101111000110100010000000000
000000001110000111000011010000001110110100010000000100
000000000000001000000000000011101010001011100000000000
000000000000000101010000000000101000001011100000000000
000001000000000000000000000000000000000000000100000000
000000100100000000000000000001000000000010000000100100
.logic_tile 27 6
000000100100100111100110010011101011110100010000000000
000001000001010000000010000000111011110100010000000000
000010000000000011100000000111011010110100010000000010
000000000000000000000000000000011001110100010000000000
000000000000000001000010010101101110001011100000000000
000000000000000000000110000000101010001011100000000000
000000000000001001000110000101111101001011100000000000
000100001000000001100010010000011100001011100000000000
000000000000001000000000000001011011101001000010000000
000000000000000001000000000111111100111111010000000000
000000100000011101000010010101001101110100010000000000
000000000010001011100011010000101010110100010000000101
000001000000001001000000000011111000110100010000000010
000011000000011111000000000000101001110100010000000100
001010100000000011100000000101111110001011100000000000
000001000000000000100000000000001000001011100000000000
.logic_tile 28 6
000000000000011111000011110101011000100000010001000000
000000000000000111100110010011111000010100000000000000
000010000000000001100110000000011100000011110001000001
000001001110000000100100000000000000000011110000000000
000010100100000001100011010101011001100000010000000010
000000000000000000100011000011101010010100000000000000
000000000000001011000011100101101010100000010000000010
000000000000001001000100000111101001010100000000000000
000000100010000000000000000101011010100000010000000000
000001000000000111000000000011101011010100000001000000
000000000000000000000000000101101000100000010000000000
000000101100001001000000000111111000010100000000000100
000000000000100000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 29 6
000010100000000111000000000101101001001100111000000000
000100001010000000000010010000101011110011000000010000
000010000000010011100000010011001001001100111000000000
000001000010000000100011110000001101110011000000000000
000000100000000011100000000111001000001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000000000111010111101000001100111000000000
000000000000000000000111010000001101110011000000000000
000000000000001000000011100111001001001100111000000010
000101000000001101000000000000101101110011000000000000
001001100000010111100010000011101001001100111000000000
000000000000001001010010000000001100110011000000000000
000010001000101000000000000001101000001100111000000000
000000000001011011000010000000001010110011000000000000
000100000000000011000000000001101000001100111000000000
000000000000000000100000000000101000110011000000000000
.logic_tile 30 6
000000000001010000000000000000001000111100000000000001
000000000000100000000000000000000000111100000000010000
000000000101000000000010010000001010000011110000000100
000000001100100000000111110000000000000011110000000010
000000001011000011100000000000001110000011110000100001
000000000000000000000000000000010000000011110000000000
000000000001010000000000000111111000100000010000000000
000000000000000000000000000011111110010100000001000000
000001000000001011100110100011111111100000010010000000
000010100010000011000000000111111101010100000000000000
000000000000000000000011110000001100000011110000000010
000000000000100000000110100000000000000011110000000010
000010100001011011100110000000011000000011110000000010
000000001100000101000110010000010000000011110000000010
000000000000010000000011110111101110100000010010000000
000000000000000000000110010011111101010100000000000000
.logic_tile 31 6
000000000001010111100111110111001000001100111000000000
000010001110000000100111010000101001110011000000010000
000000000000000011100000010011001001001100111000000000
000000000000100000000010110000001011110011000000000010
000000000001010011000011010001001000001100111000000000
000000000000100000100010100000001010110011000001000000
000000100001010001000000010001101000001100111000000000
000001000000000000100010100000101001110011000000000000
000000000000001111100000010001101000001100111000100000
000010101110000011100010100000001101110011000000000000
000000001000001000000000000101001000001100111000100000
000000000000000101000000000000101011110011000000000000
000000000000000000000000010011001001001100111000000000
000000000000000000000011100000001100110011000000000000
000000000010000000000000010101101001001100111000100000
000000000110000000000010100000001111110011000000000000
.logic_tile 32 6
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000010000000011110000001010000011110000100000
000000000000000000000011000000010000000011110000100000
000001000000000011100000000101011010001011100000000010
000000000010000000000000000000101101001011100000000000
000000100000000000000011000000011100000011110010000000
000001001100000000000000000000010000000011110000100000
000000000000000000000110100000001110000011110010000000
000000001100000000000100000000010000000011110000100000
000010100000000000000111000000011000000011110000000010
000000000000000000000000000000010000000011110000100000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000000
000000000001100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000111101001001111111000010000000000
000000000000000000000000001101111100110000000000000000
011000000000000001000000011111011000110000000000000000
000000000000000001000010000011011001001111110000000000
110000000000000111000000001001001101111000010000000000
000000000000000000000011101001101010110000000000000000
110000000001011001100110001011011010110000000000000000
010000000000100001000000000101111001001111110000000000
110000000000000101100000010000000000000000000100000000
010000000000000000000010100000000000000010000000000000
000000000000001001100010100000000000000000000100000000
000000000000000001000010010000000000000010000000000000
000000000000000101100000011011101011100000000100000000
000000000000000001000010100001111101111001010000000000
000000000000000000000000001001101010100000000100000000
000000000000000000000000000001101110111001010000000000
.logic_tile 2 7
000000000000000000000110110101000000000000001000000000
000000000000000000000010100000101111000000000000000000
011000000000000000000000000101001001001100111100000000
000000000000000000000000000000001100110011000000100000
110100000000001101100000000001001000001100111100000000
000000000000000101010010110000101001110011000000000100
000000000000000000000000000000001000001100110100000001
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 7
000000000000000000000011101101101000100000000100000000
000000000000000000000000000001111101111001010000100000
011000000000000001000000010000000000000000000100000000
000000000000000001000011110000000000000010000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000010000000000000000000100000010
010000000000000000000011000000000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001101010100000000100000100
000000000000000000000000000001111011111001010000000000
.logic_tile 4 7
000000000000010101000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
011000000000000000000000000111101000001100111100000000
000000000000000000000000000000001000110011000000000011
110000000000000000000000000111001001001100111100000001
000000000000000101000000000000101100110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001100110011000000000101
000000000000000101100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010101000000001100110100000010
000000000110000000000010100000001101110011000000000000
110000100000000101100000000000000000000000000000000000
100001001010000000010000000000000000000000000000000000
.logic_tile 5 7
000100100000000011100111010000000000000000000000000000
000100000110001001000010100000000000000000000000000000
011010100000000001000110001101001001111000010000000000
000001000100000111000000001011111001110000000000000000
110000000000000101100111011101011100110000000000000000
000000000000000000000110101101111011001111110000000000
000000000000000000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000001000000010000001001000111000010000000000
010000000000000101000100000011011000110000000000000000
000000000000000000000110100101001100110000000000000000
000000000000000000000000001011001000001111110000000000
000000000000000000000000000001111011110100010100000100
000000000000000000000000000000001000110100010000100000
000000000000110000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 6 7
000000000000000000000011000001111011110100010100000000
000000000000000000000000000000011001110100010000000000
011000000001010001000000000001111010110100010100000000
000000000000000001000011000000011001110100010000100100
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111010000001010000010110010000000000000000000000000000
010001001100100000000010100000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101100110100010100000000
000000000000000000000000000000001010110100010000000000
.logic_tile 7 7
000000000000000000000111010000001000000011110000000100
000000001010001001000011110000010000000011110000000000
000000001110000000000000010101011000000010000000000000
000000001100000000000011011011011110000000000001000000
000100100110100011100000010000011100000011110000000100
000001100000000000000011110000010000000011110000000000
000010100000000000000000000000001100000011110000000100
000001000000000000000000000000000000000011110000000100
000000000010000000000011100001011100000010000000000000
000000000000001011000000001001111000000000000000000001
000010100000010000000010000000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000000000000000000000000000000001010000011110000000010
000000000000001011000000000000010000000011110000000000
000010100000000000000000000000001010000011110000000010
000001000000000000000000000000000000000011110000000000
.ramb_tile 8 7
000000000000000001000111100001111010000000
000000010000000111100011110000000000000000
011000100000000111100000000101101100000001
000001001100000000000000000000100000000000
000000000100000111000000000011011010000001
000000000000000011100000000000000000000000
000000000000010111000111100111101100001000
000000000000100001100100000001000000000000
000000000000000001000111000011011010000000
000000000000000001000000000001100000000000
001010100001010000000000000101101100000000
000001000000100001000000001001000000010000
000001000000000000000000000111011010000000
000000000000000111000000001001000000000000
110100000000010011100000000101001100000000
010100000000100000100000000101000000000000
.logic_tile 9 7
000000000000000111100011100000011000000011110001000000
000000000000000000100100000000010000000011110000000000
011000000000000111000010000101101110100000010000000000
000000000100000000100000001001001101010100000000000000
110000000000000000000011100011001110100000010000000000
110000000110000000000100001101001100010100000000000000
001010000000000001000111000101111110100000010000000000
000001000001110000000100001001001000010100000010000000
000100100000010001000010000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000010000001000000000000000000100000010
000000000000000000000000000001000000000010000000000001
110010000000000101000010001000000000000000000100000010
010000001100001101100000001101000000000010000000000000
000000000001000101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 10 7
000000000000000011000111000101001111101001110100000010
000000000000000000000011100000101010101001110010000000
011000001110000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010010000001010101100010010101001110101001110100000100
010000000000001101000010100000001011101001110001000000
000001000100000111100000000011101101101001110100100000
000010000000001111100000000000101000101001110000000000
000000000001011101000000010011001110101001110111000000
000000000010000111100011010000001111101001110000000000
000001101111000000000000000101001101101001110100000000
000010000000100000000010110000001010101001110000000001
000010000000101000000011100001001111101001110100000110
000000000000000111000100000000101110101001110001000000
000000000000000011100000000011001100101001110100100000
000000000000010000100000000000101000101001110000000000
.logic_tile 11 7
000000000000000111100111011111101111111111100000000000
000000001110000111000111110001001010010110000000000000
011001000000000111100010010001001111000110100000000010
000010100000001001100111111101011010001111110000000000
010000001110010111000110010000001100001111110000000000
010001000000110011000011000000001011001111110001000000
000100100000001011100111000001001011000110100000000000
000001000000000111100100001001001010001111110000000000
000000100110001011000111110001001100010010100000000000
000000000000000001100011100000011100010010100000100000
000000000000000001000111101001101111111111100001000000
000000000100000000000100001001101100010110000000000000
000000000000001011100010000101011100101001110100100000
000000000001001011000000000000011101101001110000000001
001000001100101111100000000101111111101001110101000000
000000000001011111100000000000101000101001110010000000
.logic_tile 12 7
000000000000101000000011111111111110111111100000000000
000000000001011111000111111111101110010110000010000000
011100000000100111100111110001011110111111100001000000
000100000010010000100011011111101101010110000000000000
110000001010000011000010000011101100101001010000000000
010010000000100111100111010101101100010000000000000000
000000000000100111000111010101011110111111100001000000
000010101011001111100111111111101010010110000000000000
000000000000000001000110101001011001000110100000000010
000000100000000111100111101001111011001111110000000000
000000100001110000000010010111011011101001110100000010
000101000000010000000111000000101000101001110000000000
000000000000000001000111110101111011101001110100000100
000000000000000000000111000000101101101001110001000000
000010000010100001000111000001011010101001110100000010
000000000000011001100010000000001011101001110000000000
.logic_tile 13 7
000000000000001111000000000101001001001100111000000100
000000000000000111000011100000101001110011000000010000
000000001000100000000000010011001000001100111000000010
000000000001110111000011000000001000110011000000000000
000000000000001000000000010111001001001100111000000100
000000000000000011000011110000001000110011000000000000
000111100001100011000111100101101000001100111000000010
000010000010110000100100000000101111110011000000000000
000000000100001111100000000011101001001100111000000100
000000000000001111100000000000001100110011000000000000
000000100000000111100000000101101001001100111000000001
000000000001000001100000000000001111110011000000000000
000000000000001000000000010011001000001100111000000010
000000000000000111010011000000001001110011000000000000
000000001000000000000000010001001000001100111000000010
000000000101000000000010010000001010110011000000000000
.logic_tile 14 7
000100000000000001100000010001111100111001010000000000
000100001000000111000011000000111001111001010000000001
011010001100101001100011100001011100101001010000000000
000001000001000011000011001011001110010000000000000000
110100000000000011000000000001011010010010100001000000
000000000010000111000000000000011010010010100000000000
000000101001110000000000010111101110111001010000100001
000000000000010000000011110000011100111001010000000000
000000000000000011000110110001111011010010100000000000
000000000000000000000010100000011001010010100010000000
000010101100100001010010001001011100101001010000000000
000100000000011001100000001111001110010000000000000000
000000000000010001000010010101011100101001010000000000
000010100000000001010011011011001110010000000001000000
010000000000000111000000010000000000000000000100000000
010000000110000000000010101111000000000010000000100000
.logic_tile 15 7
000000001110000111100000010111001000001100111000000000
000010100000001111100011100000101001110011000000010000
000000000110100111000000010101001001001100111000000000
000000000000000000110010110000101010110011000000000000
000000000000001101100011100001101000001100111000000000
000000000000001111100100000000001000110011000000000000
000000000000000000000011100101101000001100111000000000
000010100100001001000100000000101100110011000000000000
000010000000001111100010000101001001001100111000000001
000001000010000111000100000000001111110011000000000000
000101000000100000000011100101001000001100111000000000
000110100110010000000000000000001101110011000000000100
001000000001000000000000010001001001001100111000000000
000000000000000000000011110000001001110011000000000000
000000000000000000000111100011001001001100111000100000
000000000100000000010000000000001101110011000000000000
.logic_tile 16 7
000000000000001000000000010001101011101001010000000000
000010000000000101000011010101011000010000000000000000
000110000000000111000110010001111101010010100001000000
000001001000001001010010000000111001010010100000000000
000001000000101101100011100101011110010010100010000000
000010000001010001000110010000011011010010100000000000
000000100000100111000000000001011101010010100001000000
000001000001011011100011010000111011010010100000000000
000000000000001111100000000011011011101000010010000000
000000000000101011000000000000001010101000010000000000
000000000110100001000000010111000001001100110000000010
000001001101010000100011110000101010110011000000000000
000100000000001000000110100001101011101001010000000000
000100000000000011000100000001011000010000000000000000
000010101010100001000000010011011111111111100000000000
000000000001010000100011110111001100010110000000000000
.logic_tile 17 7
000000000000000001010000000001011101101000010000000010
000010001010000001000000001111001001010110100000000000
011001000000001111000111111101111111010110100000000100
000000100001000001100111111001101011000001000000000000
010100000000000111000011110111111100000110100000000100
100000000000000000100111010011111101001111110000000000
000000000110001000000011111101011111010110100000000000
000000000000001011000111111001101011000001000000000000
000110000001001000010010001101111110000110100000000000
000100000000101101010110001111011000001111110000000000
000000100000000111000111100101011100001111110000000000
000000000000010001010111010111001101001001010000000000
000000000110010111000011100101011111001111110000000000
000010001110100001110000000111111101001001010000000000
000101000010100111000111100001101011010110110110000000
000110000001010000000110000000001000010110110000000011
.logic_tile 18 7
000000000101000111000110000001011110010110100000000000
000000000000000000000100001101011111000001000000000000
011000000100001001000000010111111100010110100000000000
000100000001011011100011011001111101000001000000000000
010000100001001011100110000011111110010110100000000000
100000000000100001100100001101111111000001000000000000
000000000010001001000010001101111011111111110100000000
000001000000010011000011100111011011111001010011000000
000010100000000101000111110101111001111111110100000000
000000000000000000000010001011001000111001010001000000
000010100000001000000010010101111001111111110110000000
000100000000001011000111000011011011111001010001000000
000000000000100011000111100101101111111111110110000000
000000000000010001000000000111001000111001010000000000
110100000110001000000111110101101011111111110101000000
010100000000000101000011000101001011111001010000000000
.logic_tile 19 7
000010000001000111000011110101101010100010110000000000
000000000110001101000010000000001100100010110001000000
011000000000000000000000000101001110010110000000000000
000000000101010011000000001101001101000000000000000100
110001000000000001010010110000011101000000110000100000
010010000000001111100010110000001000000000110000000000
000000000000001000000000000000001110000000110000000000
000000001100000111000010010000001101000000110000000000
000000100000000011100110110101101101010110100000000000
000000000000001111100011111101101101000001000000000000
000010000000000011100011001111011110000000010000000100
000000000000000011100011001111101110010110100000000000
000010000000000111100110000001001000101001000000000000
000001001010000111000000001001011000010110100000000000
110000001010000001000000011000000000000000000100000000
010000000000000000110010101011000000000010001000100100
.logic_tile 20 7
000000000001000000000000000011101100000000010010100001
000100001100100000000011110000111001000000010000000000
000010100000001011000110010011011001010110110000000000
000001000000000001000011110011001110111111110000000000
001010000001101000010011000011101011000010000010000000
000000000000101011000010010000011001000010000001000000
000010100000000011000011001111011000000000010000000000
000000000000000111010000000001001101000000000000000000
000000000000001011000011100000001110000000110000000000
000001000110000111000100000000001111000000110000000000
000000100010000001000011000101101101000001000010000000
000001001011000000000000000000001010000001000000000101
000000000110000011000011000001101011010110000000000000
000100000000000001000000001101101011111111000000000000
000000000100101000000000000000001100000000110000000000
000000000000001111000000000000001100000000110000000001
.logic_tile 21 7
000000000111011001000111010011011011000110100000000000
000000000000110001000010000000011101000110100000000000
011000000000100111000011100001011000001001010000000001
000000000000011001100011000000011000001001010000000000
000100000011000011100110010111111010000110100000000001
000100000001010011100011000000001011000110100000000000
001011000000101000000111010000011100110000000000000100
000011100000010101000010110000011010110000000000000011
000000000000010111100000000001111000000000010000000001
000000000000000000100000000000101011000000010000000000
000000101100000000000111010001101000100001010000000000
000011000000000000000011010000111000100001010000000000
000000000001001101110000000011101111101001000110000000
000100000010101101000000000101101000111111110000000100
000000000000000000010000000101101110010110110110000010
000000001010000111000000001101101001000000110000000000
.logic_tile 22 7
000000100011011000000010010000011001110000000000000000
000001001100100111000110100000011100110000000000000000
011000000000000000000010100000001011000000110000000000
000000000000000011000000000000011010000000110000000000
110010000001001000000110101111011000111001010001000000
010101000000101111000100000101011110111111110000000000
000010000100000001100000000000011100110000000000000010
000001000000000101000000000000001101110000000000000000
000000001011011101100011110011001010000000010000000010
000000000001100001010011101111001000000000000000000000
000000001010001101100010000000001001000000110000000000
000000000010010101000100000000011100000000110000000000
000000000000101101100011101111111100010110000000000000
000000000000000101000000000001011100111111000000000100
001001000010000000000000000000001100111111000100000000
000000100000000111000000000000001001111111000011000000
.logic_tile 23 7
000000000000010000000110110000001001110000000000000100
000000000000010000000011110000011010110000000000000000
011011100110100000000110000000001101000000110001000000
000011001100010111000000000000001010000000110000000010
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000100000010111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001001000001000000000010000001111110000000010100000
000010000000001111000011010000001000110000000000100000
000000100000000000000000000000011000000000110000100000
000001000000000000000000000000001110000000110000100000
000101000111011000000000000000001111000011000000100010
000010000000101111000000000000001000000011000000000010
000000000010000000000000000001001101010110110110100000
000000000000100000000000000000111001010110110001000100
.logic_tile 24 7
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000101011011001011100001000000
000000000000000111000000000000011110001011100000000000
000010100000000000000000010000000000000000000000000000
000001000010000000000011110000000000000000000000000000
000000000100000000000000000000011100000011000000000000
000000000000000000000000000000001110000011000000000000
000000000001110001000000000000000000000000000000000000
000000000001100000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
.ramb_tile 25 7
000000000111010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000010000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000100110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000010000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000100100000100000000000000000000000000000
000100000000010000000000000000000000000000
.logic_tile 26 7
000000001000001011100000000011001010110100010000000000
000000000100000111100010010000101100110100010010000000
011010100000001011000110010111101110110100010000000000
010001000000000111100010000000011010110100010000000000
110000000000000111100010100001011100110100010000000000
010000000000001011100010010000011110110100010000100000
000000000000000000000000000001001011110100010000000001
000000100000000101000000000000011010110100010000000000
000000000100000001100111110001001100110100010000000000
000000000000110111000011110000001011110100010000000100
000000000001000001100110100101001001010110110111100000
000000000000000000000000000000011100010110110000000000
000010001100000001100110100001101011010110110111000111
000001101010000000000000000000011001010110110000000010
000001000001010111000000000001101001010110110100000000
000010100000000000100000000000011001010110110011000000
.logic_tile 27 7
000000000000001001100110000111011001001011100000000000
000000001100000101000000000000011001001011100000000000
000000101010001111100111100011101100110100010001000000
000001000000000011000111100000101001110100010000000000
000000000000001000000000001011101101111111010000000000
000010000000000001000011000101001101101001000000100000
000000000000001111100000000111001100001011100000000000
000000000100001111100000000000011101001011100000000000
000000001010001101100010010101111001110100010000000010
000000000100000001000111010000001000110100010000000000
000000000000001101100000010101111110110100010000000001
000000000010000101000011110000001000110100010000000000
000010100000000001000000000101101010110100010000000000
000001000000000001000000000000011000110100010000000000
000010100000000101100000000011111100110100010000000000
000000000000100000000000000000101010110100010000000000
.logic_tile 28 7
000000000001000111000111010101101101001011100000000000
000000000000100000100010010000101101001011100000000000
000010000000000000000110000001111101001011100000000000
000001000000101111000111100000101111001011100000000000
000011100010001001100110101111001010100000010000000000
000011001001011001000100000111101011010100000000100000
000000000001101111000000000001101010110100010000000001
000000000111010001000011100000001110110100010000000000
000000000010001011100000000101101000001011100000000000
000010000000000001100000000000111110001011100000000000
000000000000000011100000000001101101110100010000000000
000000000000001001000011100000001010110100010000000000
000000001110001011100000001111011001100000010000000000
000000000000000001000011100111111010010100000001000000
000000000000100011100111001111101000100000010000000010
000001000001000000000110000011111000010100000000000000
.logic_tile 29 7
000010100111000000000111100111001001001100111000000000
000001001010000001000110010000101111110011000000110000
000010000000000000000000000001101001001100111000000000
000001001100000111000011100000101101110011000000000000
000010000000000111000000000111101001001100111000000000
000001000000000000100000000000001000110011000000000000
000010100000000000000000000011001000001100111000000000
000001000000000000000000000000001101110011000000000000
000000000001011000000011100001001000001100111000000000
000100000000101011000100000000101010110011000000000000
000010000000100011100010000111001001001100111000000000
000001000001000000100000000000101111110011000000000100
000000000000001000000111010111001000001100111000000000
000000000001010011000010110000001001110011000000000000
000000000000001000000010000001001001001100110000000000
000000000000001011000010010000001100110011000000000000
.logic_tile 30 7
000000101001010000000000001111101100100000010000000010
000000000000000000000011100001011111010100000000000000
000010000000001011000000000000011110000011110000000101
000000000000001011100000000000010000000011110000000000
000000100000000000000000000000011000000011110000100001
000010100000000000000000000000000000000011110000000000
001101000001011000000000000000001000000011110000100000
000000000000001011000000000000010000000011110000100000
001000000001000001100110011111111111100000010010000000
000000001100000000100111100001011101010100000000000000
000001100000001101100000010000001100000011110010000010
000010100000001011000010100000010000000011110000000010
000000000001000101100110101111101100100000010000000010
000000000000000000000000000001001110010100000000000000
000000000000001001100010011011111111100000010000000010
000000000000001011100110010101001100010100000000000000
.logic_tile 31 7
000000000000000000000000010011001001001100111001000000
000000001000000111000010100000101111110011000000010000
000010100000000001100011100101101001001100111000000000
000001000000000000100010010000001001110011000000000000
000000000001000101100110100011101000001100111000000000
000000000000100000000000000000001011110011000001000000
000000000000100001000000010001001001001100111000000000
000000000001000001100011100000001000110011000000000000
000000000000000011000111100101101000001100111010000000
000000001100000000000000000000101001110011000000000000
000010000000000011100000000001101000001100111000000000
000001000000000000000000000000101100110011000000000000
000000000000001001000000000111001000001100111000000000
000000000001011111100000000000001010110011000000000000
001000000000000000000110100111001001001100111000000000
000000000000000000000000000000001010110011000000000010
.logic_tile 32 7
000000000100000111000111000001001101001011100000000000
000000000001010000100000000000001110001011100000000100
000010000000010000000000000101011100001011100000000100
000000000000101011000000000000011001001011100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000100011011111000000000001011100001011100000000000
000000001100101101100000000000011100001011100000000100
000010100001000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010000011110000000010
000000000000000000000000000000010000000011110010000000
000000000000010011000000000000011000000011110010000010
000000000000000000000000000000000000000011110000000000
.io_tile 33 7
000000000000100000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000010010111011000110000000000000000
000000000000000000000010001101111100001111110000000100
011000000000000001000110001011001100111000010000000000
000010100000000001000000001001011101110000000000000100
110000000000000011100110001101011011100000000100000000
000000001000001011100000000001001010111001010000100000
110000000000000001000000000000000000000000000100000000
010000001100001111000000000000000000000010000000000000
110000000000000000000110010000000000000000000100000000
010000001010000111000011000000000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000010
000000111110000000000000011001111011100000000100000000
000000010000000000000011000001101010111001010000100000
000000000000000000000000001001001010100000000100000000
000000010000000000000000000001101001111001010000000000
.logic_tile 2 8
000000001110101000000111000101011001111000010000000000
000000000001011011000110110011011010110000000000000000
011000000000000001000111011101001100110000000000000000
000000000000000001000110000011001010001111110000000000
110000000100101101000111000011011100110000000000000000
000000000001001011100110110111011000001111110000000000
110000000000001001100111100001001100110000000000000000
010000000000000111000100001001111010001111110000000000
110000000000001011000000000101001010111000010000000000
010000000000001011100011011011011011110000000000000000
000000000000010001100110010000000000000000000100000000
000000000000000000000010110000000000000010000000000000
000000010000000111000000001111011011100000000100000010
000000010000000000000011010001101101111001010000000010
000000000001000000000000011001111011100000000100000001
000000010000100000000010110001111111111001010000000000
.logic_tile 3 8
000010000000001101000000000001111100111000010000000000
000001000000001111000011001001101100110000000000000000
011000000000000001000111101101101100111000010000000000
000001000110000001000011001101111000110000000000000000
110000000010001011100000000001111110111000010000000000
000000000000001111100011000101111111110000000000000000
110001000000000011100111100011011001110000000000000000
010010000000000000000011000001111001001111110000000000
110010100000000000000000010011101011110000000000000000
010001000000001011000010100011011011001111110000000000
000000000001010101100110001101111100100000000100000100
000000000000001111000000000001001010111001010000000000
000010110000000000000110101011111110100000000100100000
000001010000000000000000000001101000111001010000000001
000000000000000001100000011111111100100000000100100000
000000010110001111010010100001001010111001010000000000
.logic_tile 4 8
000000000000000101100110100101100000000000001000000000
000000000000000000000010000000001110000000000000000000
011000000000001111100000010001101000001100111100000000
000000000000000101000011010000101010110011000000000110
111000000100001000000110000001001000001100111100000000
000000000000000101000000000000101100110011000000000100
001010000000001000000110010000001000001100110100000000
000000000000000101000010000000001000110011000000000000
000000000000000101100000000111111101110000000100000000
000000010000001011000000001001011100001111110000000001
000000000000000000000011100001100000001100110100000000
000000000000001001000111110000001100110011000000000100
000000010000000101100000000101111001110000000100000010
000000010000001001000000001101101100001111110000000000
110000100001011000000000011101111100110000000100000000
100101010000000001000010101111111110001111110000000010
.logic_tile 5 8
000100000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000001000000001000000000011011011111000010000000000
000000000110000001000000001011011011110000000000000000
110000000000000000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000110000000000110110001101110110100010101000000
010000000110000000000010000000011010110100010000000000
110000000000000000000111100001111101110100010110000000
010000000000000111000100000000001101110100010000000000
000000000000000001100000000001111110110100010100100000
000000000000000000000010000000011000110100010000000000
000000110000100000000111100000000000000000000100000000
000001010001000000000100000000000000000010000000000000
000000000000000000000110000001101010110100010100000000
000000010000000000000000000000011001110100010000100000
.logic_tile 6 8
000001000000000000000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000100100000
000000001000000000000000001111000000000010000000000000
010000001000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000101000001000000001000000000000000000100000000
000010000010000000000000000011000000000010000000100010
000000010000000000000000001000000000000000000100000000
000000010000100000000011100101000000000010000000100000
000011000000000000000000001000000000000000000100000010
000010110000000000000010011111000000000010000000000000
.logic_tile 7 8
000010100000000000000000001000000000000000000101000000
000001000000000000010010110101000000000010000000000100
011000000000000000000011101000000000000000000101000000
000000000000000000000100001001000000000010000000000001
000110000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000110000000
000000000000000000100000001011000000000010000000000000
000100000000000000000011100000000000000000000100000000
000000001011000000000000000101000000000010000000000001
000000000000000001000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000101000000
000000010000000000000000001001000000000010000000000000
000000100000000000000000001000000000000000000101000010
000000010001110000000000000011000000000010000000000000
.ramt_tile 8 8
000000000000001111100011110101011110000000
000000000000001101100011110000110000000000
011000000000000000000000000001111110000000
000000000000000000000010010000100000000000
110000000001010000000000000011011110010000
110000000000000000000010010000010000000000
000100000000000001000000001001011110000000
000100000000001001000010000101100000000000
000000000100000011100000000001011110000000
000000000000010000100010110111110000001000
000000000000000000000111001001011110000000
000000000000001111000000001101000000000000
000000001110000001000010001001011110000000
000000010000000000110000000101010000000000
110010100000000001000000001011011110000000
010001000000000000100010011011100000000000
.logic_tile 9 8
000001000000000000000110101111111111100000010000000000
000000100100000000000000001011011000010100000000000010
011000001000100111100000001111111010100000010000000000
000000000001000011100011001011011010010100000000000000
110000000000110000000010101111101110100000010000000000
010010000000010011000111001011001100010100000000000010
000000000000000000000110111111111100100000010010000000
000000001010000001010010101011001011010100000000000000
000010001010001000000000001111101001100000010010000000
000000000000001111000010011011011001010100000000000000
000100000000001000000111011111111111100000010010000000
000100000000001001000111011011011010010100000000000000
000000011100101000000000001111111010100000010000000000
000000010000001001000000001011011011010100000000000000
000000000000000001000110011000000000000000000100000010
000000010000001001100110010001000000000010000000000000
.logic_tile 10 8
000000000001010001100010001011111010100000010000000000
000000000000101001000110000001001100010100000000000000
011100000111100011100000010111111111100000010000000000
000000000001111001000011110011011101010100000000000000
010000101110000011100111001011101010100000010000000000
110000000000001011000010010001001000010100000000000001
000000000000000000000111100001101001101001110101000000
000000100010001011000010000000111011101001110001000000
000010101000000001000000000001001011101001110111000000
000001101110001011100000000000011101101001110010000001
000010101110001011000010010101001001101001110100000000
000011100101001111100111110000011110101001110000100000
000100010000000000000000000001101011101001110100000010
000000010000000000000000000000011011101001110010000000
000000000100001011000111000011101000101001110100000010
000000010110000011100100000000011001101001110000100000
.logic_tile 11 8
000000000001010111000010010001011001111111100000000000
000000000100100011000011110111011100010110000010000000
011000000000001111000111001001011001111111100000000000
000000000000001011100100000011001011010110000010000000
010000000001100111100111100011011001111111100000000000
110000000000110000000110000111111110010110000010000000
000000001111010011000011111101011010000110100000000000
000000000110000000100111011011001011001111110000000000
000000000000000111100011110001011000111111100000000000
000000000000001111100111000111111100010110000001000000
000000101100001001000011011001011001111111100000000000
000001000000001111000111110011101110010110000010000000
001100000001000001000000010001101111101001110100100000
000100010000000000000011000000011011101001110000000000
000001000000000001010000000011101100101001110100000100
000000100001011111000000000000111100101001110000000000
.logic_tile 12 8
000000001010000111000010000000011100001111110001000000
000000001110100000000010100000011010001111110000000000
011000000001000000000110000001001110010010100000000100
000000001110100111000011100000101101010010100000000000
111001000000000001000111110001011110101001010000000000
110010000000000000100011101101101101010000000000000000
000001001000001001100010000001101100111111100000000000
000010000000000001000100000001001011010110000000000000
000000000000000111000110011001011110101001010000000000
000000010000101001100011001001101101010000000000000000
000110000001011001000110100111101100111111100000000000
000000001010101111100100000001101100010110000000000000
000010001000000001000010000101111101010010100000000000
000011010000000000100100000000001010010010100000000100
000001000000000000000111100011111011010110110101000000
000010000100000001000100000000011001010110110000000000
.logic_tile 13 8
000000000000001000010011110001101000001100111000000000
000000000000000011010011010000101111110011000000110000
000000000000100111000011000101101000001100111010000000
000000000110010000000000000000101001110011000000000000
000000000000000111100111110011001000001100111000000100
000110000000010001100011000000101100110011000000000000
000010001010000000000010010101001001001100111000000010
000001000110000000000111000000001011110011000000000000
000001000000100000000011100001101001001100111000000000
000010100001010111000100000000001100110011000000000100
000100000001011000000110100001001001001100111000000010
000110101000100101000000000000001101110011000000000000
000001000001010000000010000101001000001100111000000000
000010000000100000000000000000001001110011000000000001
000000000000000000000000000101001000001100110000000100
000010100000000000000000000000101011110011000000000000
.logic_tile 14 8
000000100000001011100110010001001111010010100000000000
000010100000001111100010000000101110010010100000000010
011011100100001001000111100001001100010010100000100000
000000000000001111100110010000101100010010100000000000
110000000000100001010000001001101101101001010000000000
110000000000010000100000001011111010010000000000000000
000011100000010001000010001001101011101001010000000000
000000000010000001000110010011001010010000000000000000
000000000000001111000010000000000000000000000100000000
000000010000000111110100000111000000000010000000000010
000000000001010101100000010101111001110110100101000000
000001000000100000000010100000111000110110100000000001
000000010000001011100010000001011010110110100100000000
000000010000000111100011000000011000110110100000000001
010100101100000111100000000000000000000000000110000000
000001000000000000000000001111000000000010000000000000
.logic_tile 15 8
000000000000000000000011000001001000001100111000000000
000010100000000000000111100000101011110011000000010000
000000000000000011000011100011001001001100111000000000
000000000000000000000110110000001000110011000000000000
000000000001100000000011110001101001001100111000000000
000000000000110000000111110000101111110011000000000100
001110100000000000000000000111001001001100111000000000
000011100000000000000000000000001110110011000000000000
000010100001000000000010000011001001001100111000000001
000010110000101111000100000000101001110011000000000000
000001000000010000000110100011101000001100111000000000
000010000100100000000011110000101111110011000000000000
000000000000000111100111100101001000001100111000000000
000100010000000000100011010000101001110011000000000000
000001000001011000010111000111001001001100110000000000
000000100110001111000100000000101101110011000000000000
.logic_tile 16 8
000000000000001001000111100001101111010010100001000000
000000000000001111000110010000001010010010100000000000
011011000000001001100110000111001101111001010000000100
000001100001010001000000000000001100111001010000000010
110001000000101101100110000101101110010010100000000000
110000000000000101000000000000101000010010100001000000
000100000011110111100110110001111110010010100000000000
000100000001000000000010000000001001010010100000000000
000100000010100000000000011001011100101001010000000000
000000011000011011000011001101011101010000000000000000
000010110000100011000010000111111100101001010000000000
000000000001110000000010000101111111010000000000000000
000000000000000101100010010001011100101001010000000000
000000110001011001100111000101011101010000000000000000
001000000000000001000111100101001001010110110100000000
000000000000010000100100000000111001010110110000100100
.logic_tile 17 8
000000000000100111100011101001101110010110100000000000
000000001110000000100010011001101110000001000000000000
011001000000000111100111100101001101111100110000000000
000000001110010000100110010001001111101000010000100000
010000000010011111000111110101111101000000010000000001
100000000000100001100011100011011110111111110000100000
000000000000001101000010000000011100000000110000000101
000000000110000001000110100000011100000000110000000000
000000000000001111000000000001001111101001000000000000
000000000010001111000011110011111101111111010000000000
000100011010001001000111100001011011111111110100000000
000000000000001111100110010101111000111001010001000000
000000000110001001000010001111101010111110110100000000
000000011010001011000111100101011111101001010000100100
110000001110001001010000001011001011111110110100000000
010000000000011011100011101101111100101001010000000010
.logic_tile 18 8
000000100000100111000011100111111001100010110010000000
000011101100000000010000000000011100100010110000000000
011000001110000001100011010101011110111101110000000100
000100000000000000000011100000001001111101110000000000
110001100001000111000011110000001100000000110000000001
010011001100001101000011100000001110000000110010000000
000000000110000011000010011111001010010110100000000100
000000000110000000100110001111111000000001000000000000
000011000000101001100011101011011001101001000010000100
000001110000010011000111000101101011111111010000000000
000010010000000000000000000011011000000000010000000000
000000000110000111000000000000011011000000010000000000
000000110010000101100111000000011011000000110101000000
000000010000000000100000000000011111000000110000000001
010001000100001111000110010000000000000000000110000100
000000000110001011100011000101000000000010000000000001
.logic_tile 19 8
000010000100000011100111000000011000110000000000000000
000000000100000000000110010000001001110000000000000000
011000000001011001100111111111011011010110100000000000
000000000001001011000010001101001100000001000000000000
110000000000000001000000000001001011100010110000000000
110000000000000000000011000000011100100010110001000000
000000000001010011100111110000001100110000000000000101
000000100010000000100011010000001110110000000000000000
000001100000001011000000001111011000101001000000000000
000011100000000001100011111001011100010110100010000000
000000000100101011000000000011001010100000000000000000
000000000000001011000000001111101001000000000000000000
000000000000010111100010000000001101000000110000000000
000000010000000011000110000000001000000000110000000100
000001000000000000000000000101101001000000010100000110
000000101001000000000000000111111000000000000000000000
.logic_tile 20 8
000111101000000001000111111011101000010110100000000000
000010000110001011000011101001011010000000010000000000
011000100000001001100111000001101110100010110000000000
000001001010000111000110010000001000100010110000000000
010000001100010101000111101101011001010110100000000000
010000000000101001000000001101001101101001000001000000
000000000010000111100111010000001011000000110000100000
000000000000001001100010000000001100000000110000000000
000000001011010000000000000101111011000001000000000000
000000000000100000000000000000101010000001000000000100
000100000000000011100110010000001011110000000000000000
000000000000000000100010000000011100110000000000000100
000000000000000111000111000001111100010010100000000000
000010010000000000100000000000101010010010100000000000
001000000100000000000000000001001111010110110101000000
000000000000000000000000000000011101010110110010100000
.logic_tile 21 8
000010100000001111100111110111101101100000000000000000
000001000000000111100011100000111110100000000000000000
011011000001011000000111100011111001100010110000000000
000011100000000001000000000000101110100010110000000000
000000001100001101100000010001011100010111100100000010
000000000000000001000011010000111010010111100001000000
000001000001001111100110000101111111010111100101000100
000000001010000111100000000000011010010111100000000000
000000001110100111000011100101001110101011010100000100
000000000110011111100000000000001110101011010000000000
000001000010000000000011100011001000011101000110000000
000000000000000000010010000011011011001111000010000000
000000000000000001100000000001111100010111100100100110
000100011110001111000000000000111000010111100000000000
000011100000100001100011100011011010011101000100000010
000011101000000001100011110011011000001111000001100000
.logic_tile 22 8
000001000001011000000010111011111010010110100000000000
000000000000100011000011111011111110101011010001000000
011000000000001101000110000101001011101000010000000000
000000000000000011000000000000101000101000010000000000
000100001010000111100111100111101110100000000000100000
000000000000000000100111100000001101100000000000000000
000000000000001101000000010001011010010110100010000000
000100000000000001000010000111001101101111110000000000
000001000000000111100111100101011000100010110000000000
000010000000000000000111100000111001100010110000000000
000000000001000000000111000001011010010110100010000000
000001000100000000010010010111001100101111110000000000
000100001100000001110000000000001001110000000000000000
000000010010001001000000000000011111110000000000000000
000010000000000111100111000001111111101011010100000100
000100000000100111000100000000001010101011010001000000
.logic_tile 23 8
000000000000000001100011010000001111001100110010000000
000000000000010000000111110000001001001100110000000000
011011000000001011100000010111101001100000010000000000
000001000000101001100011011001111010000010100000000000
000000100000101111100011010101111100000000010000000100
000000000000000001000111110000011011000000010000000000
000000000000101000000110101111101001010110100000000000
000000000001001001000111110001111010010001110000000000
000010000000100000000000001111011010110110100000000000
000010001110011001000011011001011010110000110000000000
000000100000000000000011111011001100000000000000000100
000000000000000000000011000111101010010110000000000000
001101001000001000000011001011101011100000010000000000
000000010000001111000100001011111000000010100000000000
000000000001011000000011100101101110111110110100100000
000100000000000001000000000000111000111110110000000000
.logic_tile 24 8
000000000000001001100011000111001101110110110000000000
000000000000000001000011000011001011110000000000000000
000000000000000011000110101011101111110011000000000000
000000001100001111000110010011001011000000000000000000
000001000001001111100111100001011010000000000000000001
000010000000111011100100000001101001010010100000000000
000000000000100111100111110001101100000000010000000000
000000000000011011100011000001111010000010000000000000
000000000000000011100000011101001101110110110000000000
000000000000001001100011101001001011110000000000000000
000000010000000011100000001001101011000000000000000000
000000001010001001100000000111001001010010100000000100
001000000110001001010000001101111101100000010000000000
000000010000001111000000000101101111010100000010000000
000010100100101111100010001111101011010110100000000100
000001000000000001000011110001011111101001000000000000
.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000111000000000000000000000000000000000000
000101000111000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010000100100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000010000000000000000000000
000000001000000000000000000000000000000000
.logic_tile 26 8
001010100000101001100010010111111001110100010000000000
000001000000011101000111110000111011110100010000000000
000110000000001001000111110001101000100000010000000000
000000000000001011100110010111011001010100000000000000
000001000000001011100000010101011110001001000000000000
000110001100001101100011100001101010000010100000100000
000000000000000111100110000111001101110100010001000000
000000001010000101100110010000101010110100010000000000
000000000001111001000111111001011111010010100000000000
000000010001000001000110101111011010000000000000000000
000000010010001000000000000011101101010110000000000010
000000000000000111000011110101111000111111000000000000
000001010010001000000010000101101101000000010010000000
000010111000001111000100000000111110000000010000000000
000000100000001001010011010001111100010110000010000000
000001000000000001000111011101101100111111100000000000
.logic_tile 27 8
000001000000100001100110110111011010110110100000000000
000010000001001111000111110011011000110000110000000000
000000000001001000000000000111111010000001000000000000
000000000000000011000010100000001101000001000000000000
000000000000001011100110110011011011110100010001000000
000000000001010001000111000000101010110100010000000000
001000001100011101000110010001011010000000000000000000
000000000010000001100011000101111000000010000000000000
000111000000001111000011100011101101110100010000000000
000101000000001111000000000000101000110100010000000000
000000000001000000000111100111001010110100010000000010
000000000000100000000000000000101011110100010000000000
000001000000100000000011110011001110001001000000000000
000110000001001001000010011101111010000010100000000010
000000000001000011100000000111011001001001000000000000
000000001000000000000000001001111010000010100000000000
.logic_tile 28 8
000000000000001000000111101011011010110110100000000000
000000000000001111000111100011001000110000110000000000
000000001100001001100110110111111011000000000000000000
000000000000001111000110000101001000000010000000000100
000000100000001111100010110111101110000001000000000000
000000000000010001100111000000101111000001000000000000
000010100000001011100111100101011111000001100000000000
000001000000001111100011010000011001000001100000000000
000000000000000001000000001101011100000000000000100000
000010110000000000100011111001111011010110000000000000
000000000000000000000011100001011010000001000000000000
000000000100000111000000000000111111000001000000000000
000000001010001111100110010111111010110110100000000000
000000010001010101000011100111001000110000110000000000
001010000001010011100011111011011000110110100000000000
000000001100000001100011001101101001110000110000000100
.logic_tile 29 8
000000000001001001000111010001011001100000010000000000
000000000000101111000011110001001001010100000000000000
000001000000010011100111010101111001100000010000000000
000010000000000101000111100101001010010100000000100000
000000100000001101000010000001011000100000010010000000
000000000000001111000010100001011001010100000000000000
000000100000000001000010100101111010100000010000000001
000000100000000011100010100101011101010100000000000000
000000000001011000000111100001011010100000010000000100
000100000010111111000100000001011011010100000000000000
000000001010001011100000000101111101100000010000000000
000000000001001101100000000101001100010100000001000000
000000000000000000000000000001001010100000010000100000
000001000001000000000000000001011100010100000000000000
000000000100000000000000000101101010100000010000100000
000000000000000000010000000101001001010100000000000000
.logic_tile 30 8
000000000001010000000111100000011010000011110000000000
000000001000100000000000000000000000000011110000100010
000000000000000000000010000000001010000011110000000001
000000000010100000000100000000010000000011110000000010
000000000001000000000011000000001000000011110000100001
000001000000000000000000000000010000000011110000000000
000000000000000000000000000000001100000011110000100001
000000000001010111000000000000010000000011110000000000
001000001100000000000110110000001110000011110010000000
000000000000000000000011000000000000000011110000100000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000100011100110000000011000000011110000000000
000001000110011001000100000000010000000011110000000010
000000000000000000010000001111001110100000010000000000
000001000000000000000000000011011101010100000010000000
.logic_tile 31 8
000000000111011111000110100001001000001100111001000000
000000000000000101100000000000001010110011000000010000
000000000000001011100000000101101000001100111000000000
000000000110000101110000000000001011110011000001000000
000000000001010101100000010111101001001100111010000000
000000000000100000000010100000001100110011000000000000
000000000111001011000000010011101001001100111000000000
000000000000101011100010010000101011110011000000000000
000000000000000000000000010011101001001100111000100000
000000001100000000000011000000101000110011000000000000
000000000110001000000010010011001000001100111000000000
000000000000000101000111110000101001110011000001000000
000000000000000000000000000101101000001100111001000000
000000000000000000000000000000001000110011000000000000
000000000000000000000010000111101001001100111000100000
000000000000000001010000000000101000110011000000000000
.logic_tile 32 8
000000001010001000000000000111111000001011100000000010
000000000000000011000000000000011000001011100000000000
000000000000000000000111000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101010001011100000000010
000000000000001011000000000000001110001011100000000000
000010100000000000000000000000011010000011110010000000
000001000000000000000000000000000000000011110000100000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000100000001001000000000000011101011001011100000000000
000000000000001011000011000000011111001011100000000100
.io_tile 33 8
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000011100000000011111011111000010000000000
000000000000000000000010110101011011110000000000000000
011000000000000001100000001001011001110000000000000000
000000000000000001000010100001111100001111110000000000
110000000000000011100000001101101011110000000000000000
000000000000000000100010101101111110001111110000000000
110000000000000000000110000111101001111000010000000000
010000000000000000000010110001011000110000000000000000
000000000000000111000000001001001101100000000100000000
000000010000000000000000000001001101111001010000000100
000000000000000011100000000000000000000000000100000000
000000000000000000010010000000000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000010000000000000000000000000000000010000000000000
.logic_tile 2 9
001000000000000101000010100001000001000000001000000000
000000000000000101100010100000001000000000000000000000
011000000000000000000000000101001000001100111100100001
010000000000001011010000000000001011110011000000000000
111000000000000101000110000001001000001100111100000001
000000000000000001000010110000101000110011000000000000
000000000000000000000000010000001001001100110100000000
000000000000000101000010000000001010110011000000000000
000000000000000011000000000001000001001100110110000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000101101011110000000100000000
000000010000000000000000001101101101001111110010000000
110000000000000000000000000001000000001100110110000010
100000010000000000000000000000101100110011000000000000
.logic_tile 3 9
000000000000100000000010000111000001000000001000000000
000000000001010000000100000000001110000000000000000000
011000000000000000000000000011001000001100111100000000
000000001100000000000000000000101100110011000000000000
110000000000000000000000000111101000001100111100000000
000000000000000000000000000000001111110011000000100000
000000000000000000000000010000001001001100110100000000
000000000000000000000010000000001111110011000000000100
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000010000001000000110101101101001110000000100000000
000000010000000101000000000011111101001111110000000010
110000000000001101100000010011000001001100110100000000
100000010000000101000010100000001100110011000000000000
.logic_tile 4 9
000000000000000101100111101001101100110000000000000000
000000000000001001000011100101101000001111110000000000
011100000001000111100110100001011010111000010000000000
010001001100000101100000000011011001110000000000000000
010000000100000101100000011001011110110000000000000000
010000000000001011000010101111011000001111110000000000
000000100000000011100110111001001011111000010000000000
000000000000000000000011011111001101110000000000000000
000000000000000111100010011101001010110000000000000000
000000000000000000100111110111101000001111110000000000
000000000000000000000110100001011001111000010000000000
000001000000000000000000001111001011110000000000000000
000000010000100000000000010011001011111000010000000000
000000010001010000000011101011111110110000000000000000
000000001100000101100110111000000000000000000110000000
000010010110000000000011110001000000000010000000000000
.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000100000000
000000001000100000000000000000000000000010000000000100
110000000000010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000100000001000000000000000000000000000000000100000100
000100000000100000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000001010000000000000000000000000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000000100000000000000000000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000000000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000010001010000000000000000000000000010000000000000
.logic_tile 6 9
000000000000001111000010010000000000000000000000000000
000000000000000111100011010000000000000000000000000000
011000000000000001000110010001111000110100010100000000
000000000000000001000010000000011000110100010000000100
110000100000000000000000000001101101110100010110000000
000000000000000000000000000000001011110100010001000000
110000000000000001100010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110010000000000001100000000000000000000000000000000000
010001010000000000000000000000000000000000000000000000
000000000000000000000000000001101001110100010100100000
000000000000000000000000000000011111110100010000000000
000000010000010000010000000001111000110100010100100000
000000010000000000000000000000011000110100010000000000
000000000100000000000000000001111010110100010100000000
000000010000000000000010010000001001110100010010000000
.logic_tile 7 9
000000100000000111000111110001011101010100000000000000
000001000000001011000111110011101000010000100000100001
011000000000000000000000000001011100100000010001000000
000000000110000101000011000001111101010100000000000000
110001000000000000000000000000011010001111110000000000
010000100000001111000000000000001111001111110000000000
001000000000000000000000001001101110010100000000000101
000000001000000001000010100111101010010000100000000000
000000000000001111100011000000000000000000000000000000
000000010000000111100011100000000000000000000000000000
000000000001110101000000001001111111010100000010000000
000000000011110000000010000111111011010000100001000000
000000000000000101100111100001001110010100000001000000
000000010000000101000000000011101000010000100001000000
000000000000000000000010100000000000000000000100000000
000000001110001111000000000011000000000010000000000010
.ramb_tile 8 9
000010100001001101100010000111001000000000
000001010101111111100100000000110000000000
011000000001011000000011000001001100000000
000000000000100111000000000000000000000000
000000000000000001000000000011001000000000
000001000010000111000011110000010000000000
001000000000000011100000000101101100000000
000000000000000000100011000001000000000000
000000100000000001000000001101001000000000
000000001100001001100000000001110000000000
000001000000010000000000001111101100000000
000010001110101001000000001001000000010000
000010000000010011100000010101001000000000
000001010000000000000011010101010000000000
110110000000000011100000001111001100000000
010101000000000000000000001101000000000000
.logic_tile 9 9
000001000000000000000111010011111001100000010000000000
000010101000000111000110101111001011010100000000000000
011000000000001011100110000101101001010100000000000010
000000000010000001100000000101011001010000100001000000
000010100001001000000000000011101001100000010001000000
000001000011100111000000001111011000010100000000000000
000000001010000111100110000000000000000000000100000000
000000001000000000100011101111000000000010000000000000
001000000000000011100000001000000000000000000110000000
000000010000000000100000000111000000000010000000000000
001010000001010111100000001000000000000000000110000000
000000101111100000000000001101000000000010000000000010
000000010000000000000111000000000000000000000100100010
000000011000000000000011100001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000010101010000100000000011000000000010000000000000
.logic_tile 10 9
000000001110001000000010000011011100101001110100000010
000000000000000101000110010000011011101001110000000000
011101100010001000010000010001011100101001110100000100
000000100100100011000011010000001010101001110000000100
110100000000010000000011110001011101101001110100000100
010100000000000111000110110000111010101001110000000000
001000000000000111000011000000001000111111000101000011
000000000000000000000000000000011011111111000000000000
000000000000000011000011100011111101101001110100000000
000000010000000000000011100000011001101001110000100010
000000001100000011100010000000011100111111000100000000
000000000000010001000011100000011111111111000010000010
000000000000000000000000010111111101101001110101000000
000000010100000000000011100000111000101001110000100100
000010001001000000000000010101111100101001110110100000
000001000000000000000011010000101101101001110000000000
.logic_tile 11 9
000001000000000000000010000111001010111111100001000000
000000001110001111000011100111001100010110000000000000
011000001001001111100110011001101101111111110000000000
010000000000001101000011000111011101111001010010000100
110000000000001111100010110001101101111111110000000000
110000001110001011100011110001011111111001010001000000
001000000010101011100111000000001010001111110000000000
000000000000010111000000000000011111001111110001000000
000000000110000101000011010011001010111111100000000000
000000010000010111100010110111001001010110000001000000
001000000010000000000111000101011011111111110010000100
000001000000000000000100001001011101111001010000000000
000000000000000111100111001101011011111111110000000001
000000011001011001100011010111101111111001010000000000
000000000001011111000111000101111001010110110100000000
000010100000101101000100000000011001010110110000100000
.logic_tile 12 9
000000001110001111100011100001111111111111100000000000
000000000000000001110011100101101001010110000000000000
011010100000000111100011111011011101000110100000000010
010000000100000011100011111011101100001111110000000000
010000000000000111000111100001111111111111100000000000
010000001001001001100110100101001111010110000000000000
000100000100000011100010001101011000101111110000000000
000000000000000011000011001111101001001001010001000000
000000000000001000000000010101001010010010100000000000
000000010000000111000011010000101000010010100000000100
000110101000001111000111000101111110010010100000000000
000101000000000011000111110000101111010010100000000001
000000000111000011100000011001011011101111110000000010
000000010000000000000010001011001010001001010000000000
000000001011100011100110100011001111101001110100000001
000000000001010001100110000000001011101001110000000000
.logic_tile 13 9
000001000000000001000110111111011110100000010001000000
000010000000000000000111101001111001010100000000000000
011100001110001000000000000101011110111001010000000100
000101000000000011000011100000111101111001010001000000
000000000000100101000110010101111100111001010010000000
000000001011001111100011110000011101111001010000000010
000000100000001000000111100011111000100000010000000000
000101000000000001000111101101001001010100000000000000
000000000000100000000011101111011110100000010000000000
000000010000010000000111101101111001010100000000000000
001100000000100000000011101011111000100000010000000000
000100001101011001000000001101001001010100000001000000
000000000001000000000000001001011110111101010000000010
000000010100100000000010011101001010101111010000000010
000010101011110000000011110000000000000000000101000000
000010100000101001000010110101000000000010000011000000
.logic_tile 14 9
000000000000000111000010000111011001100000010000100000
000000000100000111100010110001101001010100000000000000
011001000000000111100000011111111000001111110001000000
000000000000001111100010110111001001001001010000000000
000000000000001111100110011011011100111101010000000100
000000000000001101100111001111011001101111010000000000
000010000000000001000110000011111010001011100001000000
000010100010000001100000000000101010001011100000000000
000000000001000011100000000111011110101001010010000000
000000010000000000000000001101011010010000000000000000
000000000000000000000010010111111010001111110010000000
000001000110000000000010111101011001001001010000000000
000000010100100000000110001011011010111101010000100000
000000010110000111000011101111001111101111010000000000
000100000000000001000011100000000000000000000100000000
000010100000000001000110000001000000000010000010000000
.logic_tile 15 9
000000100000101000000111110101011100010010100000000000
000001000001010001000011000000111100010010100000000000
011000001010001111100110010111011011100000010000000100
000000000110000001100010001111011000010100000000000000
010000000000000000000111010011011011101001010000000000
110000001010001011000110001001001101010000000000000000
000001000000101000000111100001111110010010100000000000
000000001010011011000111010000001010010010100000000000
000010100000001111100110001011011011101001010000000000
000000010000001111000000000011001101010000000000000000
000011100001000000000010001111011011100000010000100000
000010100000000001000111111101011000010100000000000000
000000000110000001000000010011001001010110110100000010
000000010110000000100011110000111001010110110000000000
000000000000000001000010000001011111010110110100000000
000000000000000000100000000000011001010110110011000000
.logic_tile 16 9
000010000000100111100111101111111111000010000000000000
000100000000010000100110011101101101000000000000000100
011000100000000011000000010000001000000000110000000000
010001000000000000000010000000011001000000110000000000
000000000000000001100000010001101110101000010000000110
000000000001110000000011110011001101111101110001000000
000000001001010001100010110111111110100000010000000010
000000001100100000000110111111101000010100000000000000
001000000000001000000000000000000000000000000000000000
000000010110000011000011110000000000000000000000000000
000110101100000000000111011001101010101000010000000000
000011000000100000000011011011101011111101110000000100
000001110000011000000000001000000000000000000110000000
000010110001110101000011010101000000000010000000000000
000000100000000111100011111000000000000000000100000000
000001000000001111100011101101000000000010000001000000
.logic_tile 17 9
000000000000000001000000000000001101000000110000100000
000000000000000000100000000000001101000000110000000000
011000000001010111100000000101111010000001000001000100
000000000110110000100000000000011101000001000000000000
110100000000000000000010100000011000111100110100000100
110000001100000000000000000000001011111100110000000001
000000001000000101100110100111001101110110100100000000
000001000000000000100000000001011101110000000000000100
000000101010000001000111010000000000000000000000000000
000001010000000000110111000000000000000000000000000000
000010000100000000000010000000000000000000000000000000
000111100000000000000011110000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000010100000000000000000000000000000000
000000001011010000000000000000000000000000000100000000
000000101010100000000000000000000000000010000010000000
.logic_tile 18 9
000000000000100000000010010000001000000011000010000110
000000000000010001000110000000011111000011000000000001
011000000010001011100000010001101001101000010001000000
000100000001010111000011111011011000111101110000000000
000010000011000001000110000101011100000000000000000000
000000100000000111000100000101011011010110000000000000
000000000000000111100010010001011001000001000000000000
000000000000000000000011110000011111000001000010000000
000000000000000000000011100011111010000001000010000000
000000010000000000000010000000011101000001000000000000
000000001110100001000111000101111001000001000000000000
000000001110010000110100000000011111000001000001000000
000010010000000101100111000000000000000000000110000100
000001010000000000100100000111000000000010000000000000
000100000000001101100000010101111111100010110110000000
000010000000001101000011100000101110100010110000100000
.logic_tile 19 9
000000001100000111100110000000001010000000110000000100
000000000000001001100110110000011010000000110000000000
011010000000001000000111010011011101101001000000000000
000001000100001011010011110000011011101001000000000000
010000000000000011100010000111101101101000010001000000
110000000001010000000110110001101010111101110010000000
000010100000000111100110110000000000000000000000000000
000010000001010001100011010000000000000000000000000000
000000000000001001100000001001111100010100000000000000
000010100000000001000000000011101001000110000000000010
000000010000001101100011010011111011100010110000000000
000010000101111011000011010000011101100010110000000000
000000010000100000000000001111001001111111010100000000
000000010000000001000000001001011000010110100010000000
000000000000000000000010000111111001110110100110000000
000000000001010000000010010001111010110000000000000000
.logic_tile 20 9
000001100110100111100110011011101010010110100000000000
000011000001010101100010001001001000101001000001000000
011000000000000101000000010101011011000010000001000000
000000000000001001000011111111111011000000000000000000
000000001110100011100011101101101001101001000010000000
000100000100011001100000001011111010111111010000000000
000000000000000011110110010111111001010010100000000000
000001000000000000100010000000101000010010100000000000
000000100000000000000000000011101010010110100010000000
000010001110000000000010000111001000101001000000000000
000100010000100001000000000101001101111001010100000000
000000001111010000000011010000011110111001010010000001
000000010000000001000000010000000000000000000100000000
000000010000000000100010101001000000000010000000000000
000000001001000000000110100000000000000000000100000100
000000000000000011000100000001000000000010000000000000
.logic_tile 21 9
000000000000000000000000000000001100000011110000000000
000000001110000000000000000000000000000011110010000000
011001100100110000000000000000000000000000000000000000
000001001010110000000000000000000000000000000000000000
111001000001000111100000000000000000000000000100000000
110010000000000000100000000101000000000010000000000000
000000001110010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010101001100000000000000000000000000000000000000000000
110010100000010000000000000000000000000000000000000000
.logic_tile 22 9
000010000000001111000000010000011010001100110000000000
000000000000001011100011110000001001001100110000000010
011000000000010111100000011001011101010110100000000000
000000000110001111100011011101001101101001000000000000
000010100000001001100000010111101100101000010000000000
000100100000000001000010000000111100101000010000000000
000100100000101000000000010011101100111110110110000000
000001001110010111000010010001111101101001010000000000
000000001101010000000111110000000000000000000000000000
000000000100100111000111010000000000000000000000000000
000000110000000000000011010000000000000000000000000000
000001000000001001000111000000000000000000000000000000
000000000000000000000000000001101010111111100100100000
000000011110000000010000000000011010111111100000000000
000000100000100000000000010001111000010110110100100000
000001000000000000000011000000011010010110110000000000
.logic_tile 23 9
000010100000001000010111100111101110000000000000000000
000001000000001111000100001101101000000110100000000001
011010100001011001000000001111101010000000010000000000
000010000000001011100000001101101100000010000000000000
110000000011010011100010100001011101000000000000000010
110000100000100001000000001011101010010110000000000000
000010000001001001100010010000000000000000000000000000
000010001100001011000110000000000000000000000000000000
000000000000001111100011111101111111110110100000100000
000000000000001111000111110111001100110000110000000000
000000000000000001000111100000011000001100110001000000
000000000000000111000000000000001010001100110000000000
000001001000000000000011101011111000110011000000000000
000000010000001101000000001101101100000000000000000000
000000000111001111100010010000000000000000000110000000
000000000010001011000011011011000000000010000000000001
.logic_tile 24 9
000010001010001101100010110000001110001100110000000010
000001000000000111000011100000011101001100110000000000
011000000000000111100111100111001010100000000001000000
000001000110000111100111101001101000000000000000000000
000001000000101101000111011101111110110011000000000000
000000100000010001100010001011001011000000000000000000
000000000000001101100111000111111011000000010010000000
000000001010001111000100001101001100000010000000000000
000010100010000111100000010011101011000000010000100000
000001000000001111000011011001101001000010000000000000
000000110000000001000010010001011001010110110110000000
000001000000000001100010110000001001010110110000000000
000000000000000000000111100001101100111110110100100000
000000010001000001000010010000001100111110110000000000
000010000001100001000000000101111100111110110100000001
000001000101010001000000000000101110111110110000000000
.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000101000000010000000000000000000000
000010100000000000000000000000000000000000
000100100000000000000000000000000000000000
000000101100100000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100110000000000000000000000000000000
000011100000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 26 9
000000000010000000000111100001111110000000010000000000
000000000100000001000111011101001010010110100001000000
011011100110000111000011110001111010110011000000000000
000010001010001011000011000111111100000000000001000000
010010101110000101000110001111111010100000000000000000
100000001010010000100100000001111001000000000000000001
000000001100001001100010001011111011000000010000000010
000000000000010001000111000101001001000010000000000000
000001000000001111000010000011011101110011000000000000
000000011100001011000100000001101111000000000000000000
000001010001000011100111000000001101001100110000000000
000010000000000001110000000000001101001100110001000000
000000010000100001000000000000000000000000000101000001
000000011011011001000000000111000000000010000000000000
000001100110101000000010010000000000000000000100000000
000011100001010111010111111001000000000010000000000010
.logic_tile 27 9
000000100010100111000000010001101100000000000000000000
000001000000000000100010011001101010010010100000000100
000010101000000001100110000011101011110100010000000000
000000000000000000000010010000111110110100010000000000
000000000000000001100010000011011001000001000010000000
000000000001010111000000000000001101000001000000000000
000100000000001000000000011011001110111111110000000000
000100001010000001000010000101111000101001110000000000
000000000110000111000000001001011011000110000000000000
000000010000000000000011101011011100101011110000000000
000000000000001011000110110111111001010001110000000000
000000000101001101000111000000111100010001110000000000
000010100000000000000010100111111101110100010000000100
000001010010000000000000000000111110110100010000000000
000010100000001011000010000011101111101000000000000000
000001000000001101000110010101111011000110000000000000
.logic_tile 28 9
000000000000001111100110000101011100111110100000000000
000010001100000001100000001111001101110000110000000000
000000000000000011100000000101111100000000000000000000
000000000000001101100000000001001101000010000001000000
000000000001110001010000000001101111000000000000000000
000000000000001011000000000001001110010010100000000100
000000000000001001000111010000001010001100110000000000
000000000000001111100011000000001111001100110000000000
000000001010000101100111110000011011000000110000000000
000000001100000111000011010000001011000000110000000000
000000000000001111000000000111000001001111000000000000
000000010000000001000000000000001111110000110000000000
000010100001110111100011000111011010000001000000000000
000001011011101001100011100000011100000001000000000000
000001000000000001100110100001111110000001000000100000
000010000010000000100011000011011001000000000000000000
.logic_tile 29 9
000001000000000111100111011001001011000000000000000000
000010000000000001100011110001001011010110000001000000
000000000101101001000111011101111100110011000000000000
000000100001010001100011010001011001000000000000000000
000000000000001001000111010101001011110110110000000000
000000000010001111100111111101101001110000000000000000
001000000001110111100110001001001010010110100000000000
000000001001101001000011111001001100101001000000100000
000011100000000011100011110011111011110110100000000000
000011110000000000000110001111101001110000110000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000001000001000111000011100101111010101001000010000000
000000111100000000100100001011101001010110100000000000
000000100000000000000000000000001110001100110000000000
000000000000000000000000000000001101001100110000000000
.logic_tile 30 9
000000100000000000000000000000011011001100110000000000
000000001100000000000000000000001101110011000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
001011100000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 31 9
000000000000010000000111000000001000111100000001000000
000000000000100000000100000000000000111100000000010000
000000100000001000000000000101001111001011100000000000
000001000000001111000000000000001110001011100010000000
000000000000010001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000011100000000011100000000101011010001011100000000000
000000000000000001100000000000001001001011100000000100
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101011001001011100000000010
000000010000100000000000000000001010001011100000000000
000000000000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000101010000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
.logic_tile 32 9
000000001100000000000111010011011111001011100000000010
000100001110000000000011110000111100001011100000000000
000010000000001000000000000111001000001011100000000010
000000000000001011000000000000011001001011100000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000101100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000111011000001011100000000100
000000010000000011000000000000001100001011100000000000
000000000000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000001101000010110101000001000000001000000000
000000000000001011000011010000101011000000000000000000
011000000000000000000000000001001000001100111100100000
000000000000000000000000000000001010110011000000000100
110000000000000000000000000001001000001100111110000000
000000000000000101000010100000001001110011000000000000
000000000000000000000111100000001000001100110100000001
000000000000000000000100000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101000001001100110100000000
000000000001000000000000000000101011110011000000100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000100000000010101011011000111000010000100000
000000000000000000000000001101111010110000000000000000
011000000000000001000010101101111110110000000000000000
000000000000000001000010100011011101001111110000000000
110000000010000111000000001011011011111000010000000000
000000000000001001000000001111101110110000000000000000
110010000000000011100010000111011000111000010000100100
010000000000000101100000000111111001110000000000000000
110000001110000000000111011011101010100000000100000000
010000000000001001000110110001101101111001010000100000
000000000000001001100110100000000000000000000100000000
000000000000000001000000000000000000000010000000000000
000000000000000000000111010000000000000000000000000000
000000000000000011000110110000000000000000000000000000
000000000001010001100110101011101100100000000100000010
000000000000000000000000000001001111111001010000000000
.logic_tile 3 10
000001000000000111100011000011011010110000000000000010
000000100000001001100000001101001000001111110000000000
011000000000000001000000001001001110111000010000000010
000000000000000000000000000101001001110000000000000000
110001000000000011000011001011011011111000010000000000
000010100000000000000000000111111101110000000000000010
000000000000001000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
110001000000101011000010000000000000000000000000000000
010000100001000011000100000000000000000000000000000000
000000000000000000000000010000000000000000000100100000
000000000000000000000011000000000000000010000000000000
000000001100000011000000000000000000000000000100000010
000000000000000000000000000000000000000010000000000000
000000000000000001000000001101001100100000000100000000
000000000000000000000000000001001000111001010000000000
.logic_tile 4 10
000000000000000000000111110011011001110100010100000000
000000000000001001000111010000101111110100010000000001
011010000001000111100111110001011100110100010100000000
000000000000000111000111100000001110110100010000100000
110000000000000000000010010011011011110100010100000010
010000000000000000000111000000111001110100010000000000
000000000000001111100000010001011000110100010110000000
000000000000001011100011000000001100110100010000000000
000000000000000001100010000011001000110100010100000000
000000001110000000100111110000111001110100010000000100
000000000000000000000000000001011110110100010100000010
000000000000001001000000000000001011110100010000000000
000000000000000000000000000011011000110100010100000100
000000000000000011000000000000111011110100010000000000
000000000010000011100110000001011011110100010100000001
000000000000000000100100000000001010110100010000000000
.logic_tile 5 10
000100000000100000000010100101001101111000010000000000
000100000000010000000010110011011110110000000000000100
011010100000000000000111001001011110110000000000000000
000001000000000101000111011101111010001111110000000000
010000000000010101000010001101001011111000010000000000
110000000000000111100110111111011001110000000000000000
000000000000000000000111101101011010110000000000000000
000000001110000101000011010101011010001111110000000000
000000000000001000000111001101011001111000010000000000
000000000000000101000000001101011000110000000000000100
000000000000000000000000000111001100110000000000000000
000000001100000001000000001001101010001111110010000000
000000000001000000000111001000000000000000000100000010
000000000000100000000000000011000000000010000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 6 10
000000000001000111000000000001111010110100010100000000
000000000000100000000010000000001110110100010000000000
011000000100000001000110010001101010110100010110000000
000000000000100001000010000000001000110100010000000000
110000000000001011100000010001111000110100010100000000
000001000000000001000011010000011100110100010000100000
111000000000000001100000011001101000100000000101000000
010000000000001101000011010001111011111001010000100000
110000000000001000000000000000000000000000000100100000
010000000000001011000000000000000000000010000000000000
000000000000000000000111100001111101110100010110000000
000000001000000011000000000000001101110100010000000000
000000000000100001010000000001101010110100010100000101
000000001111010000100000000000001001110100010000000000
000000000000000000000000000001111011110100010100000000
000000000000000000000000000000001011110100010000000000
.logic_tile 7 10
000000000000001111100000010001011111110100010000000000
000001000000001011100011110000001111110100010000000010
011000000000000000000000000111101111010100000000000000
000000000001010000000000000011001100010000100000100000
010000000000000000000000000011111010010100000000000010
010000000000000000000000000011111000010000100000000000
000000000000010000000000011000000000000000000100000100
000000000100000111000010010101000000000010000000000000
000000100000101011100000000000000000000000000000000000
000001000001011011000011110000000000000000000000000000
000000000000000111010010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000101100000010000000000000000000101000000
000000000001100000000011011011000000000010000000000000
000010100001011001000011100000000000000000000100000000
000001000000101011100000001111000000000010000010000000
.ramt_tile 8 10
001000100000000111100000000101011110000000
000001000000000000000000000000100000000000
011000000000000000000010000101011100000000
000000001110001001000100000000000000000000
110000000000000011000000000001011110000000
110000000000101111100010000000000000010000
000000000000000001000000001111111100000000
000000001010000000100000001111000000000001
000000000000001111000000010111011110000000
000000000110011011100010010111100000001000
000011100000010000000000000011011100000000
000001100000000101000000000011000000000000
000000000010100001010010001001111110000000
000001000001000000000111100101100000000001
010110100001000001000000010011011100000000
010101000000000101110011100101100000000000
.logic_tile 9 10
000000000000000011100010101111111001010100000000000010
000000000000100000000010010011111001010000100000000000
011000000000000000000111010101011110010100000010000000
000001000000001001000011110011011000010000100000000100
110100001110010011000000001111101100010100000000000010
110001000100100000000000000011111001010000100000000000
001000000000100011100011100111011100110100010000000010
000010100000010000100000000000011111110100010000000010
000000000000001111000110001111101111010100000000000101
000001000000000111000110010011101000010000100000000000
000010100000001111100000010101011010010100000000000000
000001001100001011000011110011001001010000100000000101
000000000001001111100010011111111110010100000000100010
000000000000001001100011100011101100010000100000000000
000000000000001000010110000101101101111000100100000010
000000000000001001000110010000111100111000100000000000
.logic_tile 10 10
000001000000001000000010010000000000000000000000000000
000000000000000111000010010000000000000000000000000000
011000001000000001100000000011111101010100000000000010
000010000000001011000000001001101000010000100000000000
000001000000000000000010000111111101010100000001000000
000000000000000000000100001101111011010000100000000000
000000001101010000000110010011111001010100000000000010
000000000000100000000010011001101110010000100000100000
000000000000000111100000000000000000000000000101100000
000000000000000000010000000001000000000010000000000000
000000000010001000000111000000000000000000000100000000
000000000000001111000111100011000000000010000000000010
000100001001000000000000000000000000000000000100000010
000100000110000000000000001001000000000010000000000000
000000000111010000000000001000000000000000000100000000
000000000000100011000011101101000000000010000000000010
.logic_tile 11 10
000000001000001111000010001001101000000110100000000000
000000000000100001100111100001011111001111110000000000
000000001110001111100010111001101111111111100000000000
000000000000001011000111100011101110010110000001000000
000000000000101000000010011111001100000110100000000000
000110001000000011000111100011111100001111110000000100
000000000000000011100111100111111100111111110000000000
000000000010000000000100000011111111111001010001000000
000000000000100111100010010101011100111111110000000000
000000000000011001100011001101111101111001010001000000
000001000000000001000110110111111010111111110010000000
000000000000001001100111000001001111111001010000000000
000001100000000111000010010111101010111111110000000000
000010000000000000100011000001101101111001010001000000
000010000100000111100111101101101000111111110010100000
000000000000000001100010001001111111111001010000000000
.logic_tile 12 10
000000000100100011100110000011101011010110000000000000
000000000001010000000000000101101101111111000000000010
011000000110001001100110001101001100111111100000000000
000010100000000011000010010011101100010110000000000000
110001000000000111000110100011011110010010100000000000
110010100000001111100100000000101110010010100000000000
000000001110000011100010000101111010010110110100000100
000000000000000000110000000000011001010110110000000000
000000000000000101100011100001001111010110110100000010
000000001110000001100000000000001100010110110010000000
000000000001011011100011110001111011010110110100000010
000000000000000001100011110000011000010110110000000000
000001000000001001100010010111001111010110110100000000
000010001100001111000010000000101110010110110000000101
000000000000000001010000000001111011010110110110000000
000000000000001111100000000000111001010110110000000001
.logic_tile 13 10
001000000000000001000110101111011000001111110000000000
000000000000000111000110110001111100001001010000000000
000011100010000011000011000101011101001011100010000000
000000000000001111100100000000001111001011100000000000
000000000000001001000010000111001010111111100000000000
000000000000000111100110001101001000010110000000000000
000110100000100011000111010101001111100000010001000000
000001101000010001100110001101001000010100000000000000
000000000000000011100111000101101100111001010000000000
000000000010101111100010000000111101111001010000000010
000010001001000000000000000101011100100000010000000000
000000001000101011000011011101011001010100000001000000
000000001000011011100111001001001101100000010000000000
000000000000000111100011111101001010010100000000000000
000100000000100000000000000001001111111001010000100000
000100000101000000000011110000111010111001010000000000
.logic_tile 14 10
000000000001010000000111110101101010010010100000000000
000000000100001011000110100000111001010010100000000000
011010101010010000000110010000011000110000000000000000
000000000000000001000011110000001011110000000001100100
010000100001000000010011110011011101001011100000000000
110100000000100000000011100000001001001011100000000001
010000000010000111100111110001001101110100010000000000
110000000001000111000010000000011101110100010000000001
001000000000001011100000001011011011100000010000000000
000100000000000001000011111011001010010100000000100000
000000000000000111000111000000000000000000000000000000
000000000001000001000111110000000000000000000000000000
000000000000001000000111101001001110101001010000000000
000000000000001111000000000011101111010000000000000000
000010100000100000000000000011011011010110110100000110
000001000000010000000000000000011001010110110010000010
.logic_tile 15 10
000001100000001001000110000111101011010010100000000100
000010000110001101100000000000011010010010100000000000
000010100001000000000110010001101111100000010000000000
000010100000001001000011110011011010010100000010000000
000010000001010011100000000001101010111001010000000100
000001000000000001000010010000101110111001010000000010
000100000110001001100000000011101011101001010000000000
000100000000101111000010011011101111010000000000000000
000000001111011001000110110001001010010010100000100000
000000000000100111000111100000111101010010100000000000
000100000000000001000010001001101101111111100000000000
000110100000001001100111110011101011010110000000000000
000000000001010111000111001001011100100000010000000010
000000000000100000000010010011011000010100000000000000
000000001010001000000000010001101111100000010000000000
000000000110000101010011111111011010010100000000000000
.logic_tile 16 10
000000000001001111100111100101101010101000010000000000
000000000001100111100111101001001111111101110001100000
011010000001011111000000011101011010001111110000000010
000011000000001011000011101011111000001001010000000000
010010101010001111000110010011001000000010000010000000
010001100000001111000011110000011010000010000000000010
000100000111010001100110000111001010010010100001000000
000000001000100011000000000000001000010010100000100000
000000000000100111000111111011001010101001010000000000
000000001101011111000110000101111000010000000000000000
000001000000000000000011000011000000001100110000000000
000000100000000000000000000000001111110011000000000000
000010000000000111000011100001101111101000010000000000
000000000000000111000010011011001001010110100010000010
010000000000100000000000000000000000000000000100000000
010000000011000000010000000000000000000010000000000000
.logic_tile 17 10
000000000000000001000111011111011110001111110000000000
000010000000001001000111101001011110001001010000000000
011000000001011001100110010011101000001011100001000000
000000101010010001000010000000011000001011100000000000
010000000000001000000010000011101010110100010010000100
110000100000000001000111000000011000110100010000000000
000000000100000000000000000011101101101001110100000010
000000000000000000010000001011101101000000111000000001
000000100000000011000011100011001111101001110100000000
000000001010001011000000001111001000000000110001000100
000000001110100011010010000011101101101001110100100000
000110001100000001100110011001101000000000110000100000
000101000000100011100111000101001101110110100100000000
000000100001011011100010010000001111110110100010000001
010000000000100000000111000011101101101001110100000000
000000001100010000000110001111101001000000110000100000
.logic_tile 18 10
000000000000001001000000001001011010001001000000000000
000000000000001011100011100111001000010111110000000000
011101000000001001010010001111101111001001000000000000
000010100000001111000100000111001001000010100000000000
111000000001011001100000011111111010000010100000000000
110010000000000001000010000111001000000110000000000000
001000000000000000000011000000001001111111000000000100
000000000000001001000100000000011000111111000000000000
010000000101000000000000000000001111000000110000000000
110000000000100000000010010000001100000000110001000000
000010100000000011000110000011001111101011110000000010
000000000000001001000000000101101001000110000000000010
000001000000000001000010001011101010111110110000000010
000010100000000011000000001111011010010100100000000000
000101001110000011100010000101111001010110110110100000
000110000001001001100100000000101101010110110000000000
.logic_tile 19 10
000010100000100111100110000001111111010010100000000100
000000100110110000000010010000011111010010100000000010
011010100001000111000111010111011011001011100001000000
000001000000000000100111010000001001001011100000000000
110000000000000000000111000111001010110100010000000000
110000000000010000000011000000011001110100010000000000
000000001010000001100000010000011001000000110000000000
000000000000000000100011010000011110000000110000000001
000000000100000011100111010111011100010100000000000000
000010000000000111000011000111111100000110000000000000
001011100000000000000110110011111111010100000000000000
000000100000000000000011010011101011000110000000000010
001101100000001011100010000001001100101001000001000000
000010101110001011000011100000111011101001000000000000
000110001000001101100011100000001100000000110100000000
000000000001011011000010110000011000000000110000000101
.logic_tile 20 10
000000000010000000000111110000011101000011000000000000
000000000001010000000111000000001001000011000000000000
011011100000001111000110110011001011010010100000000100
000010000000000101000110001001001000000000000000000010
000010100000101111000111000011011010101001000000000000
000000100000010001000100000000011001101001000000000000
000000000000000111000111010011011011010110100001000010
000000000100000111000010110101111001101000010000000000
000000000110011011000011010001011011000000000010000010
000000000000000011100010000011101010010010100000000010
000000000000000011000000000101011100111001010100000001
000000000000001001110000000000101101111001010000000000
000010000000000000000110000000000000000000000100000010
000001000000000000000000001111000000000010000000000000
000000000000000000000000000001111100111001010100000000
000000000001000000000000000000001101111001010010000100
.logic_tile 21 10
000000000000000001000111101101101100100000000000000000
000000000110000111100110010101001011000000000000000010
011000000110001111100111000111111000000010000000000000
000000000000001011100111101001111110000000000000000000
110000000000001000010110000001111110000010000000000010
110000000000001111000000000000011000000010000000000000
000010101110001001100000011111101100000010000000000000
000000000010000001000011101001011000000000000000000000
000000000000101001100111001011011011000010000000000000
000000000000001011000111101011111000000000000000000000
000000000001100011100010000011001001000010000000000000
000001000110010001100010010101011100000000000000000000
000100000100000000000010001000000000000000000110000010
000000000000000111000100000011000000000010000000000000
000000100110000001000111001000000000000000000101000100
000000000110000000000110001011000000000010000000000001
.logic_tile 22 10
000000000000000001100110000000011111000011000000000000
000000000000000001000000000000011111000011000000000000
000000000001001111100011111011011010110110100000000000
000000000000000001000111010011111100110000110000000000
000010101011001011100111011101101111000010000000000000
000000001010000001000010000011011101000000000000000000
000000000000000001000010011011001111000010000000000000
000000000000001111100110000001001110000000000000000000
000010101000001001000011011001101101000010000000000000
000001000000011011100011011001111110000000000000000000
000001000001000001000000000001001010101000010000000000
000010000000100001000011100001011110010110000010000000
000010100000001001000000010101001011100000000000000000
000101000000000011010011110000011010100000000000000000
000000000000010111100010000001101011100000000000000000
000000000000001011000010011001001011000000000010000000
.logic_tile 23 10
000000000000001001000110000011001100101001000000000000
000000101110000011000011110000101011101001000000000000
011010100000000101000111110001011111010100100000000000
000000000110001001100111110000111101010100100000000000
000001001100000101000010100101101010110110110000000000
000010000000000001100111101111101001110000000000000000
000000000000000000000000001101011110010110100000000000
000000000000000001000010010101001100100000000000000000
000010000000001111000010110101011000111110110100100000
000000001010000001000110000000101000111110110000000000
000000000000110011000011101001101101111111110100000000
000100001111110000000000001001101110111101110000100000
000000000111000001100111000001001000111110110100000000
000000000000010000000100000000011110111110110001000000
000000100100000101010111101011011001111111100100000000
000100000000000001100110000011101111111111110010000000
.logic_tile 24 10
000000001010100011100010011001011011000000000000000000
000000001110001001000010001001111010010110000000000100
000100100000000111100110011001001000000000010000000000
000100000000100000000010001001011110000010000000000000
000000000001000111000000000000011000001100110001000000
000000000110110000010010110000001010001100110000000000
001010100000001001100111100111011101000000010000000010
000001001010000011000011110000011110000000010000000000
000000000100100011100111000101101011000010100000100000
000010001110001111100110000011011100000110000000000000
000001000000000001000000010000011110001100110001000000
000010000000011101000011100000011100001100110000000000
000010101110000011000010001011101101110110100000000000
000000000111110111100000000111011011110000110000000000
000000101100100001000010001011001110110011000000000000
000001001111010111100011101111111000000000000000000000
.ramt_tile 25 10
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000101000000010000000000000000000000000000
000110100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000001000100000000000000000000000000000000
000000100001000000000000000000000000000000
000001000000100000000000000000000000000000
.logic_tile 26 10
000010000001010111100000011111011010010100000001000000
000000000000101011100011000111101010010000100000000000
011000100001010001100111000111011001010001110000000000
000010000000001101000110010000101001010001110000000000
000100001010100111000000001111111111110110110000000000
000000000000010000000000000101011001110000000000000000
000000000000001011100111001011011100010100000000000000
000000001000000001100100001011001100000110000000000100
000000000000011001100111010011101101001011100000000000
000000000000100111000010000000011011001011100000000000
000000100000011011100010010001001011000001000000000000
000001001010100101000110110001101101010110100000000000
000000000110001000000010010111011110010110110101000000
000010000000000101000011100000011000010110110000000000
000000000000100001000000000011011101011111110100100000
000000000001010001100011110000111000011111110000000000
.logic_tile 27 10
000001000110001111100011100001001111000000010000000000
000010100010000011100010011011001011010110100000000000
011010001100100000000011000011101111110110100000000000
000001000001000000000110011111011111110000110000000000
000000000011011001100010110111001101101000010000000000
000000000000101111000010000101111100010110000000000000
000010100001001001000111001101111100101000000001000000
000000000100101011100110110111011100000110000000000000
000001000000000011100111100001011011000111010000000000
000010000000000000100110000000101110000111010000000000
000000000000101000000110100101001001111111100110000000
000000000100000111000010010000111011111111100000000000
000000001010100001000111010011111000111110110101000000
000000000000000111000111100000111110111110110000000000
000000100000001101000000010001011000111111110100000000
000000000000000011000011001101011010111101110000100000
.logic_tile 28 10
000000000000011011100010101011001111110011000000000000
000000000001010001000111110111101000000000000000000000
000000000000001001100111100111101101110110100000000000
000000000000000011000110100101101001110000110000000000
000010100110001001100111000111100000001100110000000000
000000000000001011000011000000001101110011000000000000
000000000101010101000111000000001110000000110000000000
000000100100100000000111100000011001000000110000000100
000000001001011000000010010101101011000000010000000000
000000000000101011000111000001111011000010000000000000
000000000000000000000010000101001001000001100000000000
000000000010000111000000000000111101000001100000000000
000000000101010000000111011001001111100000010000000000
000000000001101001000110000011011010010100000000000100
000001000000000001000010000101011001000001000000000000
000000000000001001110000000000011000000001000000000000
.logic_tile 29 10
000000000000001111000110000000000000000000000000000000
000000100000001111000011100000000000000000000000000000
011010000000000111000000000001001010010110000000000000
000000000000000111000000001011011000111111100000000000
010010000000000001100011110011101000011101000000100000
010001000000000000000011110000111010011101000000000000
001000000011000000000000000000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000000000000100000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001001000000000000011010001000000000010000000000001
010001100000000000000000000000000000000000000101000000
000011001000000000000000001111000000000010000000000000
.logic_tile 30 10
000000000110000101100000000111011100010110000000000000
000000000000000000100011010111101001111111100000000001
000000000000000101100000010011111010001011100000000000
000000000000001001000011000000111010001011100000000001
000010100000000011000010000111011110001011100000000010
000001000000000101000000000000001011001011100000000000
000000000000001001000011100001101111010110000000100000
000000000000000001100010011011011111111111100000000000
000000000000000001000010010001011100010110000000000000
000000000000000000100011100111001101111111100000000000
000000000000100001000000000101101010011101000000000100
000000000000000000000010110000001100011101000000000000
000000000000001111100010010101111001011101000000000010
000000000000000011100010100000101001011101000000000000
001000000000000111000000010101111111011101000000000010
000000000000000001000011100000001010011101000000000000
.logic_tile 31 10
100000000000000000000000010000000000000000000000000000
000001000000000000010011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000100000000010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000101101110000000000000001001000000000010000001000000
000000000000100000000111101000000000000000000101000000
000000000101000000000100001011000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000100000000000001101000000000010000000000100
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 32 10
000000000000001000000000000000000000000000000000000000
000010101000000011000000000000000000000000000000000000
000000000000011111000111000001111111001011100000100000
000000000000001011000000000000001100001011100000000000
000010100001000000000111100101111000001011100000000000
000000000000000000000100000000001000001011100000100000
000000000000001000000000000001101010001011100000000000
000010000000001011000000000000011110001011100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000000011101100000000101111000001011100000000100
000000000000101101100000000000011110001011100000000000
001000100001000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
.io_tile 33 10
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000001100101000000000000001101010111000010000000000
000000000000000011000010110001011101110000000000000010
011010100000000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000001000000010110101001011110000000100000000
000000000000000011000110001011101010001111110000100000
000000100000010011100110000111001010000011110100000000
000001000000000000000000000000110000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000010000000101101000000011110100000000
100000000000000000000000000000110000111100001000000000
.logic_tile 2 11
000001000000000101100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000010000000000000000000000000100000000
000000000000000000000000000000000000000010000010000000
000001000000000000000110001101111110100000000100100000
000011101010000000000000000001111000111001010000000000
110100000000000000000000000000000000000000000000000000
010100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001001111110100000000100000001
000000000000000000000000000001111000111001010000000000
.logic_tile 3 11
000000000000000111100010100101101100110000000000000000
000000000000000000100110110101001111001111110000000100
011000000000000111100111110111011000111000010000000000
000000000000001101000111010011101000110000000000000001
111000000000000111100111100011011011111000010000000000
000000000000000000100110111101111001110000000000000100
000000000000000111100110011111001001111000010000000000
000000000000001101000010001011111111110000000000000000
000000000000000011100111101101011100110000000000000000
000000000000000000000000001011111111001111110000000000
000000000000000000000111001111011010111000010000000010
000000000000000000000011000001111001110000000000000000
000000000000000000000111101101111000110000000100000001
000000000000000000000000001001111111001111110000000000
110000000000000000000000000101111010110000000100000000
100000001010000000000011001001101101001111110000000100
.logic_tile 4 11
001000000000000000000000010111111000111000010000000000
000000000000101111000011011001111111110000000000000100
011000000000000111100110000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
110000000001100000000010100111111010111000010000000010
000000000000010000000100000011111011110000000000000000
000000000000000011100110001011111111111000010000000000
000000000000001101000010110001101101110000000000000000
000000000000001011100000000011111001110000000000000000
000000000000000111000010001011001101001111110000000000
000010000000000101100111110001111011110000000000000000
000001000100000000000111110011001111001111110000000000
000000000000000011100111010111111010111000010000000000
000000000000000000000011010001101110110000000000000000
110000000000000101100000010101101001110000000100000100
100000000000000000000011111111111111001111110000000000
.logic_tile 5 11
000001000000000101000110100101100001000000001000000000
000000100000000000000000000000001100000000000000000000
011000000001001000000000000101001000001100111100100000
000000001000100101000000000000101001110011000000000000
110000001101110011100010100001001001001100111100000000
000000000000110000000010100000001010110011000000000100
000000000001001011100000010000001000001100110100000000
000000001110100101100010000000001011110011000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000001100001001100110100000010
000010001100100011000000000000001110110011000000000000
000000000000000000000110000101101100110000000100000100
000000000000000000000000001111101010001111110000000000
110000000100000000010000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
.logic_tile 6 11
000010100000100111000000000000000000000000000100000000
000000000101000000000010100000000000000010000000000000
011010000001000001000110010000000000000000000110000000
000000000000100001000011000000000000000010000000000000
110000000000100101000011100001111101110100010100000000
000000000001000000000100000000001001110100010010000001
110000000001010000000011110001101010110100010100000100
010011100000000000000111100000001101110100010001100000
110000000000000000000111100001111000110100010110000000
010000001100000000000000000000011011110100010000000000
000000000000100011100000000001101000110100010101000001
000000000001010000100000000000011000110100010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000010000100000000000000000001111011110100010110000010
000001001110000000000000000000011011110100010000000000
.logic_tile 7 11
000010100000100011000000000001011101100000010000000010
000000000001011101100010000011011010010100000000000000
011000000000000011100000001001001011010100000000100000
000000000100000111100000000101111000010000100001000000
110000000000010000000010000000000000000000000000000000
010010000000000000000100000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000001000000001000000000010001001110100000010000000000
000010000000000111000011110011001000010100000010000000
000000000000100000000110100000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000100000000000000000111000001111111110100010110000000
000100000000001111000000000000011110110100010000000000
.ramb_tile 8 11
000001000000001001000111010001111110000000
000000110000011011100110110000100000000000
011000100001000011100111100001001100000000
000001000000000111100100000000100000000000
000000000000000011000000000001111110000010
000010000000000011100000000000000000000000
000000101000000000000111000101001100000000
000000000010100000000100000001000000000001
000001000000000000010010001011111110000000
000000000000000001000111100001000000010000
000000001110010011100000000011001100000000
000000000000100001000000001001100000000000
000000000000100000000000000011011110000000
000000001111000000000000000001100000001000
110000000110001000000000000101101100000000
010010100000010101000000000101100000000000
.logic_tile 9 11
000000001011010000000111100000000000000000000000000000
000000000001110000000100000000000000000000000000000000
011100000000000001000111010111111011100000010000000000
010000000000000001000011101101101100010100000000000010
110000000000000000000111010011111001100000010000000000
000000000010000000000011001101111001010100000000000010
110011000001000101100011000111111010100000010000000000
010011000110101111000100001101111001010100000000100000
110010101110000000000111100000011110000011110000000000
010011000001010000000000000000010000000011110000100000
001010000001001101000110100001111100110100010100000000
000000000110111111000011110000001101110100010001000000
000000000100001111100000000001111010110100010100000000
000001000100001111000000000000001110110100010001000000
000000000000000000000110110001111100110100010100000100
000000000000000000000010110000011110110100010000000000
.logic_tile 10 11
000010101010001001100111100000000000000000000000000000
000001001011000111000100000000000000000000000000000000
011000000000000000000000010011011100111111000000000000
010000001010000000000010000111011101000000000000000000
000100001100000000000110000000011011110011000000000000
000000000000000000000000000000001100110011000000000000
000100000001000001100000011001001111111111000000000000
000010000000000011000011111101011111000000000000000000
000100000000000011110111100000000000000000000000000000
000100000100000111100011110000000000000000000000000000
000100000000101000000000000101011000011111110000000000
000101100001010011000011101111111000111111110000000000
000000000000001000000111110000001100110011000000000000
000000000000001011000010000000001101110011000000000000
010000000000000000000000000000000000000000000100100010
110000000000000000000011101001000000000010000000000000
.logic_tile 11 11
000000000000001000010011010111111001000110100000000100
000000000011000111000011100001101110001111110000000000
000001000000000111100111110011011011000110100000000000
000000100000001001000111100101101110001111110000000010
000000000001001000000000001001001101111111110000000000
000000000000100111000000000001101001111001010001000001
000000000001001111100110111101101111111111110001100000
000000000010001101000110001101101010111001010000000000
000000000000010101100000010011111000000110100000000000
000000000000101001100011010001001100001111110000000100
000000000000010011000111000011111011000110100000000100
000000001110100000100010010101101001001111110000000000
000010100000000111000111000011111000000110100000000000
000001000000000000100100000001101111001111110000000000
000010101100101111100011000111101001000110100000000000
000011000000001111010011010000111000000110100000000000
.logic_tile 12 11
000001000000000111100110000000000000000000000000000000
000010100000000000100011110000000000000000000000000000
011100000000000001100110101101001011111111110001100000
000000001010000000000111110001011001111001010000000000
010000000000001011000010001011101111000110100000000000
010000000000001011000011100101101001001111110000000000
000100000000000111100110100011111101110100010000000010
000100001110000000100100000000101100110100010000000000
000100001100100111100000010000000000000000000000000000
000100000001001111000010000000000000000000000000000000
000100000010000111100011000111001100000110100000000000
000000000000001111100010010001001010001111110000000000
000000000000000011000111000011001011111111110000000000
000000000010101111100100001011011011111001010001000000
000000000000000000000111100111101110111000100110000100
000000100000000000000100000000111001111000100000000000
.logic_tile 13 11
001111000010001111110000001111011101100000010000000000
000100001110001011100011111011101110010100000000100000
011010100001000111100000000011101001100000010000000000
000010000000100000000011101101011101010100000000000000
110000000000000001100000010111011101100000010000000000
110000000000000101000011000001101110010100000000000000
000000000001010000000011101011101001100000010010000000
000000101010001001000000001111011101010100000000000000
000000001010110000000000000001011010001111110000000000
000000000001001111000000000011001110001001010000000000
000000000000000011100111000101011011111001010001000000
000000000010000001000111100000011000111001010000000010
000010100000000111100010000101011000110100010000000000
000101000000000000000010000000101001110100010000000100
000100000000000001000000000000011000111111000101000000
000000000101010000000011100000011010111111000000000000
.logic_tile 14 11
001000000000100111100010101011111101101001010000000010
000000001110111001100011100001011010010100100000000001
011000000000000111100000001001011100100000010000000001
000010101110100001100010011111111000010100000000000000
110100000000001111000110000101001100100000010001000000
010000000000001101000011101111101000010100000000000000
010000100000100111100000001001001110100000010000000000
110001000000000001000000000001101101010100000000000000
000000000000100011100010000101001011100000010000100000
000000000000010000100111111111101110010100000000000000
000100100110110001000010000101011111111001010000000010
000100000000010001010010010000111010111001010000000000
000010000000000011100011101000000000000000000101000000
000000000000010000100000001001000000000010000000000000
000100000011010001000010010011101010111000100101000000
000010000101010000100011000000001001111000100000000000
.logic_tile 15 11
000001000000000000000010001111011110100000010000100000
000010100000000000000111111101111001010100000000000000
000010100010000111100011110111101111100000010000000100
000010000010000000100011000011101100010100000000000000
001010100100010111100000000000001000000000110001000000
000001000000100000000000000000011010000000110000100000
000000001010100000000010000111101111100000010001000000
000000100001010000000100001001101100010100000000000000
000100000000000111000111100000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000100001010001000000000011111101111001010000000010
000000000011100101100011010000101000111001010000000000
000000000100000111100000000111011001111001010001000100
000000000000001011000010000000011001111001010000000000
000000000100000000000010010111101100100000010000000010
000010100000000000000010110011111101010100000000000000
.logic_tile 16 11
000001000000000001000010100000000000000000000000000000
000000000000000000110000000000000000000000000000000000
011000000000001011100110000000000000000000000000000000
000100000001010111100000000000000000000000000000000000
001000000000000000000110001001011001001111110000000000
000010100010010000000011110011111000001001010000100000
001010000010000101100000000111111010000010000000000001
000000000000000000100000000000101101000010000000000000
000101001000000000000011100000001010111111000110000000
000100000000000000000100000000011011111111000000000000
000001000000000000000000000000000000000000000100000000
000000001110100001000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011001100000000000111101000000000000000000100000000
000000100000000000000100000001000000000010000000100000
.logic_tile 17 11
000000000000000000000111111011011100001001000000000000
000010001010001101000011110111111001000010100000000000
011000100000100001100000011001111001000001000000100000
000000000001001001000010000101101000101011010010100000
010100000000011111000011110011001001001011100000000000
110000000111000001100010000000111100001011100000000000
000001001010000101000110011101111010111110110000000010
000000000110001011100011100101101010010100100000100000
000000000001000000000111100111001010110100010000000000
000000000000100000000100000000111000110100010000000010
000010100000000011100011101111001011001001000000000000
000001000000001111000000000011101110000010100000000000
000000000000000000000111101000000000000000000100000000
000001000000000000000111010011000000000010000000000000
000001000110100011100000001000000000000000000100000000
000010101100011111000000001101000000000010000000000000
.logic_tile 18 11
000100100000100011100110000001001010001001000000000000
000101101010010000000010011001011100000010100000000000
011000000000000111100110000001011100000010100000000000
000000000000001111000000000001111110000110000000000000
110000000010001001100000000001101000110100010010000000
010000000000000001000011010000011010110100010000000010
000000000011110111000011000001101111001011100000000000
000010100000100000000100000000011100001011100000000000
000000000000000000000000011001101010000001000001000000
000000101010001111000011101101101010101011010011100000
000000000000000111000111101000000000000000000100000010
000010001110000000100111011011000000000010000000000000
000000000000000000000111101000000000000000000110000000
000000000110000011000100000101000000000010000000000000
000000100001000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
.logic_tile 19 11
000001000001001101000111110001111100000001000010100101
000000000000101101100111000001101010101011010000000001
011100001001001011000110000001101111001001000000000000
000000000001111011000000001111011000000010100000000000
110110100000000001100110010101111010111110110000000101
010010100000010000000011000001101011010100100000000010
000000000001000011000010010001111010001001000000000000
000010000000001101000110001111011011000010100000000000
000000000000100000000000000001011101001011100000000000
000000001010011111000010000000111010001011100000000000
000000000000101101100010000011011100110100010000000010
000000000000000001100000000000001000110100010000000000
000000001110000000000010000000000000000000000100000000
000000000000000000010010001001000000000010000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000010000000001000000000010000000000000
.logic_tile 20 11
000000000001000000000000000001101111000010000000000000
000000000000000000000000000000001011000010000000000000
011000001110100101000000010011101010100010110000000000
000000000000010000000011110000011101100010110000000000
000100000000000001100110000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000010100000000000000010100001101011100010110100000100
000000000000000000000000000000101100100010110000000110
000000000001000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000001000000000000000000000000000000000000
000010101110100000000000000000000000000000000000000000
000011000001000000000000000000000000000000000000000000
.logic_tile 21 11
000100100010000000000000000000001100000011000000000010
000000001000100000000000000000001101000011000000000000
011000000110001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000000011111111000000010100000000
000010000000000000000000000000101100000000010010000000
000010000001010000000000000111111101000001000101000000
000001000000000000000000000000101110000001000000000000
000000000011010101100000010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000000100110000000000110100011111111000001000100000000
000101000001011111000000000000011110000001000001000000
001000000011010000000000000111111101000010000100100000
000000000000100000000000000000011100000010000000000000
010000000011111000000110100000000000000000000000000000
010000000001011111010000000000000000000000000000000000
.logic_tile 22 11
001000000001010001100111110011101001101110000000000000
000000001010100000010110000000011101101110000000100000
011000000000000111100000000101001011111000100001000000
000000000000001001100000000000011010111000100000000000
010000000000000111100111100111001011001011100010000000
100000000000001001000100000000001100001011100000000000
000000000000011111000000000101111000010010100010100001
000000000000100001100000000000001001010010100000000100
000000000001010101100000010011001000101110000000000000
000100000001110000100011110000011001101110000000000000
000000000000011111100000010111101010111000100000000000
000000000000000011000010000000011000111000100000100000
000111100000001000000000000111011010010001110000000000
000101000000000011000011010000101101010001110000000000
000000000001010111100000001000000000000000000110000000
000010100011100000000000000001000000000010000000000000
.logic_tile 23 11
000000000001010101000110010101101100111000100000000000
000000100000101111100010000000001010111000100000000000
000000001111000011000110010111011100111101010000000000
000000001100100000000010101101101110111001110000000000
000000000000001111000000010101011011110100010000000000
000000001000000101000011010000111101110100010000000000
000010101100001000000000010001011000111000100000000000
000001001110001111000010110000011000111000100000000000
000000000000001101100000000101011000010001110000000000
000000000000000001000000000000101100010001110010000000
000001001001000000000000001111101000000010100000000000
000010000000000101000010100111011001000110000000000000
000010100000001000000111001001101010010110100000000010
000001000100000001000100000111101111100000000000000000
000010000000001001000000000111011100111101010000000000
000100000010010011100000001101111000111001110000000000
.logic_tile 24 11
000000101011011001000010100001101011001011100000000000
000001000011110111100111110000001001001011100010000000
011000000000000111100111010101001011111000100010000000
000000000000001101000111010000101011111000100000000000
000000000000001011100111110101011001010010100000000000
000000000000001101000011000000101000010010100000000000
000000000001010001000111010101011100111000100010000000
000000000000110000100110000000111001111000100000000000
001000000000000001000000000011111110111000100010000000
000000001000001001100000000000101000111000100000000000
000000100000110000000011110101111010001011100001000000
000001000000010000000110000000101000001011100000000000
000000001100000111000000000001111110001011100000000000
000000000000000000100000000000111100001011100000000000
110000000000011101100000000111001000000001000101000010
110000100000101111100010010000011100000001000000000000
.ramb_tile 25 11
000010001000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000011000001100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
001011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000100000011010000000000000000000000000000
000010000010100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 26 11
000000000000000011100111100111001100001011100000000000
000000001110000001100100000000001000001011100001000000
011000101110001111000011110101011101111000100000100000
000001000010000001000011000000111000111000100000000000
001011100000000000000111000011101001111000100000100000
000001100001010000000000000000011000111000100000000000
000000100000100001000011100101011001111000100001000000
000001000001000000000000000000111111111000100000000000
000010100000000111000000000001001001101110000000000000
000001001010000000100011110000011001101110000000000000
000000000110000111100111110101101101100000000100000010
000000000000000001000111110000111101100000000000000000
000010000000001000000000000001101111000000010110000000
000001000000000011000011110000111010000000010000100001
110000000000100000000000010101111010000000010100000010
010000001110000000000011110000101111000000010010000000
.logic_tile 27 11
000000000001010011000110011111011011110110100000000000
000010101010100001100010000001011011110000110000000000
011000001011000111000011110011111110010100000000000001
010000000000101111100111001111001001010000100000000000
000001000110101011000110000001101100101000010000000000
000010000001011011100011010011011101010110000000000000
000011001100000001100111000001111100101110000000000000
000001000000000000000111100000111000101110000000000000
000010100000001111100011101001101010000010100000000000
000001000000000001000011111111111000000110000001000000
000000000000001000000000000001101011111000100000000000
000000000000001011000011110000101111111000100000000000
000000000000001111100000010011001111000000010000000000
000000001110000111000011001001011010010110100000000000
000000000010000111100010010111001010111110110100100000
000000000000000000000011000101011111101001010000000000
.logic_tile 28 11
000000000000001001100110010011001100111000100001000000
000000001100000111000011110000101110111000100000000000
000000000000000101100111000001101011111000100000000000
000100000000001001000111110000101110111000100000000000
000000000000000101000000001101011000101111110000000100
000000000000000000100011001001111000001001010000000000
000000100000000111000110010001111001000001000000100000
000000000000000000100010000000011001000001000000000000
000000000110101101000011100011111001000110000000000000
000000000001010001100110011011001011000010100000000000
000000000110001111000000000111011010110100010000000000
000000000000001101000000000000101000110100010000000000
000000001001001001100011100111001001101001110000000000
000000000100000101000100001111011100000000010000000000
000000000000101000010000000001001101111000100000000000
000000000000000101000000000000101011111000100000000000
.logic_tile 29 11
000000000001001001000110010101101000111000100010000000
000000000000000111100010000000111010111000100000000000
000000000000000011000110000001111100001011100000000000
000000100000001001000011000000011100001011100000000000
000000000000000001100110011111111000111101010000000000
000000001110000000000011111001101010111001110000000000
001000000000001000000111100001101110001011100000000000
000000000000000001000111000000001110001011100000000000
000000001111011001000000000001011101001011100000000000
000010101100001111100000000000011011001011100000000000
000000000000000011100011100001001101100001010000100000
000000001100010000100011110000101001100001010000000000
000010000000000001000000000011101010101000010000000000
000010101110000111100000000000011000101000010010000010
000000000000000000000000010001101011110100010000100000
000000000000000000000011100000111010110100010000000000
.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000100000001000011010000000000000000000000000000
011000000000000000000000000000011000000011110000000000
000000000000000001000000000000000000000011110000000010
110000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
110000000000000000000000000001001001101001010100000001
000000000000000000000000001111011101000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010010000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.logic_tile 31 11
000000000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000111111111001011100000000000
000000000000100001000000000000011010001011100000000000
000000000000000001000000000011111101001011100000000000
000000000000000000000010000000011011001011100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000010000000010111000010000000000000000000000000000000
000010100001000011000000000111101100001011100000000000
000001000001010000000000000000011110001011100000000100
000000000000001000000011100011111110001011100000000000
000000000000000111000110010000011010001011100000000000
.logic_tile 32 11
000000000000000011100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000000000101011001001011100000000000
000000000000000000000000000000001101001011100000000100
000000000000000000000000000001011000001011100000000100
000000000000000000000011000000001101001011100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000010101000000000000001000000000
000000100000000000000011110000000000000000000000001000
011001000000001000000010100001000001000000001000000000
010010000000000001000000000000101010000000000000000000
110001001110000000000010100001101001111100001000000000
000010100000001011000000000000101100111100000000000000
000000000000000000000110000101001001111100001000000000
000000000100000001000000000000101010111100000000000000
000000000000000000000000000011101001111100001000000000
000000000000000000000000000000101100111100000000000000
000000000000001000000110000111101001111100001000000000
000010100000001111000000000000101010111100000000000000
000000000000000000000000000111101000000011110100000100
000010000000000000000000000000100000111100000000000000
110000000000000000000110110101111000000011110100000000
100000000000000000000010000000100000111100001000000000
.logic_tile 2 12
000000000000000000000110011101001010111000010000000000
000000000000000000000010001001011011110000000000000000
011000001000000101100110010111011000110000000000000000
000000000000000001000010001001011010001111110000000000
110000000000001000000110000001111000000011110000000000
000000000001011011000010000000100000111100000000000000
110000000000001000000000010000000000000000000100000000
010000000000001111010011110000000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000000000000000010000010000000
000000000000000101100111001011011010100000000100000000
000000000000000000000000000001001111111001010000000000
000000000000000000000000000001101001011101000100000000
000010000000000000000000000000011011011101000000000000
.logic_tile 3 12
000000000000001000000010100111000000000000001000000000
000000000000000101000010100000101110000000000000000000
011000000001010000000000010101001001001100111100100000
000000000100100000000010000000001100110011000010000000
110000000000000101100000000101101000001100111110000000
000000000000000101000000000000001000110011000000000000
001000000000000001100000010000001000001100110100000000
000000000000000101000010000000001001110011000000000000
000010001010100000000000000101000000001100110100000000
000000000001000000000000000000001001110011000000000100
000000000000000101000000000101111000000011110100000000
000000000000000000100000000000010000111100001001000000
000000100000010101000000000000011010000011110100100000
000001000000000000100010110000010000000011110000000000
110100000001100000000000000000000000000000000000000000
100000001111000000000000000000000000000000000000000000
.logic_tile 4 12
000000001000100000000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000
011010000000000101000000000001101001001100111100000000
000000000000001001000000000000001011110011000000000010
110001000000000101000110000111001000001100111100000000
000010101100001001100000000000101100110011000000000010
000010000000000000000110000000001000001100110100000000
000000000000000000000010100000001110110011000000000000
000000000000000000000010100001100000001100110100000000
000000000000000001000100000000001010110011000000000000
000000100000000000000010000000000000000000000000000000
000001000000001111000100000000000000000000000000000000
000000000000001000000000010111101011110000000100000000
000000000000000101000010101101101110001111110000000000
110000000000000001000000010101111101110000000100000000
100000000000000000110010001011101101001111110000000000
.logic_tile 5 12
000000000000000000000011100011111001111000010000000000
000000000000000111000110001011001111110000000000000000
011010100001000011100111000111111000111000010000000000
000001000100100000000110100111011101110000000000000000
010000000000000001000011101001111111110000000000000000
010000000000000000000110111111001110001111110000000000
001000000000001011100010010101011100110100010101000000
000001000010000011000110100000101011110100010000000000
000000000000000001000111010001001101110100010100000000
000001000001010000000011100000101010110100010000000001
000000000000001111000000000101011011110100010101000000
000000000000001111000000000000111010110100010000000000
000001000000010000000000000001011010110100010100000000
000000100000101001000000000000111000110100010000000001
000000101110000111000111100101001011110100010100000000
000000001011010001000100000000101001110100010000000010
.logic_tile 6 12
000001000000000000000000001001101111111000010000100000
000010100000000101000000001011111001110000000000000000
011010001000000000000111001011011101110000000000000000
000000000000000000010010101101111001001111110000000000
110010101100000000000000000000000000000000000000000000
110000000001000101000000000000000000000000000000000000
000010100010000000000111001101101110111000010000000000
000000000000000000010010100111101010110000000000000000
000010000000000101000000000011011111110000000000000000
000001000000000000100010110001001011001111110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000101000111001000000000000000000100000000
000000000000000000100010110111000000000010001001100000
010000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 7 12
000000100001010000000011100000000000000000000100000000
000000100010100111000010010001000000000010000000000000
011001001110000101100000001000000000000000000101000000
000010101000100000100000001011000000000010000000000000
000010000000000000000011000000000000000000000110000100
000000100010000000000000001001000000000010000000000000
000000001000000000000000001000000000000000000101000000
000000000010000000000000001111000000000010000000000100
000000000000000000000000000000000000000000000110100000
000000000000100000000000001101000000000010000000000000
000000000000010000000111000000000000000000000100000000
000000001000101001000000001001000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000101110000000000000000011000000000010000001000000
000100000010100000010000001000000000000000000100000000
000000000000000000000011010001000000000010000000000101
.ramt_tile 8 12
000001100001001000000010000001111010010000
000010000000000111000010010000000000000000
011010000000001001000010010001011000010000
000000001000001001100111100000000000000000
110010100000100000000000000101011010000000
110010000000010001000000000000000000100000
000010100000001001000000001001111000000000
000001000000001001000000001001100000000000
000001000000000111000000001001011010000000
000010001010000000100000001011100000001000
000100000000010000000111101111111000000100
000101000000100000000110011011100000000000
001000000010000000000010001011011010010000
000000000000000000000000000101000000000000
110000000000000111000111011001011000000000
110000000000000000100111001111100000010000
.logic_tile 9 12
000100100000000001000011000111001000100000010001000000
000000000110000000100110000011111101010100000000000000
011000001001001000000010000101101110100000010000000000
000001000100001011000111000111101011010100000000000010
011000000111000111100110101111111101010100000000000010
010000000000000000100011010001111001010000100000000010
000000100000000011000110000101111011100000010000000001
000001100000001011000100000111101001010100000000000000
000010100000100000000111110111011100101000000001000000
000000000011000111000111010011101010010000100000000000
000010100000000001000111000101101011100000010000000000
000000100000100000100100000111111010010100000000000010
000000000000100001100000000111001101100000010001000000
000000000001010111100010000011111001010100000000000000
000010001110010000000000000000000000000000000100000010
000001001000100000000010000001000000000010000000000000
.logic_tile 10 12
000100000000000111100010000011101010100000010010000000
000000000000000001000110011001001000010100000000000000
011000001010000000000010110101111011100000010000000100
000101000000000011010110000011101101010100000000000000
000000000000000111100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000010111100010100101111001100000010000000000
000000001110100000110000000011101001010100000000000001
000000000000100001000000000011101111100000010000000000
000000000001010000100000001001001001010100000000000010
000000000001000011000110000000000000000000000100000000
000000000010100000000000001001000000000010000001000000
000010000000000000000000000000000000000000000100000000
000001000000000111000000000101000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
.logic_tile 11 12
000000000001001111000000011111001100111111110000000000
000000101100000111000010000011101010111001010000000101
011010001110010111100011101011001100000110100000000000
000000000000000011000111110011101010001111110000000010
010000000100000111100111101101101101010110100000000000
110001000000000111000100001001111110101001000000000000
000010000110001111100000001011111111010110100000000100
000000000000001011100010110001111100101001000000000000
000000000010000101100011111111011110000110100000000000
000000000000000001110011000111001111001111110000100000
000000000000001111000111110001011011111111110010000000
000000000000011011000011100001001001111001010000100000
000000001110000000000111110000011010001111110000000001
000000000000001001000111100000001001001111110001000000
000000000000001111000010000000011001111111000101000100
000001000000000111000100000000001101111111000000000000
.logic_tile 12 12
000000000110001111100000010001001010000110100000000000
000001000000001111100011010111001100001111110000100000
011000000010001001000111110011001010000110100000000000
000000000001001111100011110011101101001111110000000100
000001000000011111100010100000011001001111110000000000
000010000000101011000111000000001110001111110001100000
000000000001010000000111101001101001111111110001000010
000000000110001101000110110101111001111001010000000000
000000001010000011100111100101001111111111110000000001
000000000000000001000011011101101000111001010010000000
000000000000000001000111001001011011111111110000000000
000000000111001001000100001011011001111001010001000000
000110101001001011100000000000011011001111110000100000
000111100000101011000000000000011111001111110001000000
110010100000000011000110101000000000000000000100000000
010000001110010000000100000011000000000010000010000010
.logic_tile 13 12
000100000000000111100011100001001010110011000000000000
000100000000000000100011100011111111000000000000000000
011000000000001000000011101011111011100000010000000000
000000100000001111000100001101011001010100000000000001
110000000000000111100110001111011100011110110000000000
010000000000001111000011110101001010111111110000000100
000000000000000001100111100111011000000110100000000000
000000101010000101000110010001001111001111110000000000
000100000000100111000010000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000001001000111011111101000110011000000000000
000000101010000111000011101011011010000000000000000000
000000100001011011100011010011001101111111110000100000
000001000010100001100111011101101111111001010001000000
000000000011000011000011100000011101111111000101000000
000000000000000000100100000000011010111111000000000010
.logic_tile 14 12
000001000010001111100011100001101011111001010000000100
000000100110000011100100000000101110111001010000000000
000000000100001111000110000101011001111001010000000100
000010100000000111100000000000001111111001010000000000
000000000000101101000111100001111101100000010000000000
000000000000001111100000001011011101010100000010000000
000011100001110000000111100101001100100000010001000000
000010100000110000000100001111101100010100000000000000
000101000000000011100000010001000000001100110000000001
000100101110000111100011000000101000110011000000000000
000011100000000000000010000000000000000000000000000000
000001000100000000000111110000000000000000000000000000
000000001100000000000000011001111101100000010000000000
000000000000000000000011001101011101010100000000100000
000010000110110011000000010101001100100000010000000000
000001000000100000000010110001101100010100000000000000
.logic_tile 15 12
000010000001011000000000000101111100100000010000000000
000000000110000111000011101011111001010100000010000000
011000001000000101100010010001111110100000010000000000
000000000000010011100111110011111011010100000010000000
010000000001000000000111100111001010110100010000000100
110000000000000111000111100000101000110100010000000000
000000000000100001000000010001111101100000010000000010
000000000110011101100011111111101000010100000000000000
001000000000000001000000010000011111000011000000000001
000000000001010000100011100000011010000011000000000000
000000000000101111000011000001111111100000010000000000
000010100111000111000100000011101100010100000010000000
000000000000000000000011100101111110111001010001000000
000000000000000000000010000000001111111001010000000000
000001000000011101100011010000011001111111000110000000
000000001010110101100111100000001001111111000000100000
.logic_tile 16 12
000001000100011000000010000000001001000000110000000000
000010000000000001000000000000011010000000110000000000
011010000000000001000011101001011101010100000000000100
000011100000010000110000000011001000000110000000000000
110100000000000000000110000000000000000000000000000000
110110000111011111000000000000000000000000000000000000
000000001100010111000000000011011100000110100000000000
000000000000000000110000000011101010001111110000000000
000000001000000101100000010000011100000011000000000010
000000000010000000100010010000001000000011000001000000
000000000001010011000000000000001011001111110010000000
000010000100100001000000000000011001001111110000000000
000000000000000001000011100000000000000000000101000000
000000001010000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 12
000000000001100000000111101111001001000010100000000001
000010000001110000000111111111111001010000100000000000
011000001010101111000000010000011000111100110000000000
000000100001010001000011100000001100111100110000000011
010000000000000111000000010000011111000000110000000010
010000000001000000100010000000001100000000110000000001
000000001110000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000111000000000000001111111100110000000000
000001100000000111000010110000001100111100110000100000
000000000111011000000000001011001011000010100000000000
000000000000000111000000001111101000010000100000000010
000000100000100000000000000000001010000011000000000010
000001000000011101000010110000011100000011000000000000
010000001100000000010010000011111011101001000101000000
000000100000001001000110010000011110101001000001000000
.logic_tile 18 12
000000000010000000000111111011001000000010100000000000
000000001000000000010010001011011100010000100000000000
011000000001010000000110010011001000110100010000100000
010000000000100111000011110000111010110100010000000010
010000000000011000000111100011111101001011100000000000
110000000000000001000110110000101001001011100000000000
000010100000000000000000010011111111001001000000000000
000010000000000000000011110011101011000010100000000000
000000000001011111000000001011011111001001000000000001
000000000001010111100010001111001000000010100000000000
000000101000001001000011100011011100111000100000000010
000001000000001011000011100000101011111000100000000010
000000001110000000000110001001101010111110110000100001
000000000000000000000000001111101111010100100000000000
000000000001001001000010001000000000000000000100000000
000000001000101011000000001101000000000010000000000000
.logic_tile 19 12
000000001010000011100000011001101011000001000001100001
000000001010001001000011011111111001101011010000000000
011010100001010111100110010011101110000010100000000100
000001000000000000000010000001001110010000100000000000
110000001010000011100110010111101010000010100000000000
110010000000001011010010000101001101010000100000000000
001000000000100000000000000101001101001011100000000000
000010000000100000000000000000001101001011100000000000
000001000000011000000011100111111000000010100000000000
000000101010000111000111000101001000010000100000000010
000000000001001000010010000001001010110100010000000100
000000000000000111000100000000111011110100010000000000
000000100000000011110010001001001101001001000000000000
000000000000000001100000000011011110000010100000000000
000000000000001001000011001000000000000000000100000000
000000000001000111100100001011000000000010000000000000
.logic_tile 20 12
000001000000010001100010110101001001000001000000000000
000110000000001111010011100000011001000001000000000000
011000100001011111100000001111001010000000010000000000
000000001000000111100011101011001111000000000000000000
010000000000000001000110000011111110000000000000000000
100000000000000101100010001101011001000010000000000001
000000001100000001110111101111111011000001000000000000
000000000000000000000100001011011000000000000000000000
000100000000100001010000001011111110000000000000000000
000100001111000000100000000101011001000010000000000000
001000000000100111000110110001011000000000000000000000
000010101101000000100011010001001100000010000000000000
000000000000000111100011110000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000011100000000101100000000011101110101001110100000100
000000100000000000100010000000111011101001110000000000
.logic_tile 21 12
000000000000000111000110000111011011000001000000000000
000000001000000101000000000000111101000001000000000000
011000000110000000000110001001101101000001000000000000
000000001010000011000010011001101111000000000000000000
110000000000001001100011100101001111000001000000000000
110000000000000001000010000000001100000001000000000100
000001100000010111100000000111111101000000000000000000
000001000000100000100010011011011101000010000000000000
000000000101000000000111000001011110000000010000000000
000000000000000011010100000000101000000000010000000000
000010000001011000000011110101001010100000000000000000
000001000000111111000110111101101000000000000000000100
000000000000010000000011101000000000000000000100100000
000000000000000011000111100001000000000010000001000000
000001000000000101100000010000011010000011110101000000
000000000000000011100010000000000000000011110000000000
.logic_tile 22 12
000010101100000000000110010000000000000000000000000000
000001000000100000000011110000000000000000000000000000
011000000000000000000000011001111110000000000001000000
000000001010000000000010000101111001000010000000000000
010000000000100011100000000000011110000011000000000011
100000000000000000000000000000001010000011000000000010
000000100000101000000011111000000000000000000100000000
000000001100010001000010101101000000000010000000000000
000100000000000001010000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000100001000000000010000001101000000000010000000000000
000010100000100000000110000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
.logic_tile 23 12
000001000000100000000110010000000000000000000000000000
000010101001000001010010000000000000000000000000000000
000000000000001000000111000011101001111000100000000000
000000001010110001000100000000111100111000100000000000
000000100000001111000000010101001101111000100000100000
000000000000001111100010110000011000111000100000000000
000010000000000000000000000111101011110110100000000000
000000000000001111000011100011001010110000110000000000
000000000000000111100110100101011000001011100000000000
000000000100000000010000000000111000001011100000000000
000010100011000101100000010111001111101000010000000000
000100001110101111000011111001011110010110000000000000
000100100000100111100111000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
001010001010100111000000000000011101000000110000000100
000000000000000111000000000000001011000000110000000110
.logic_tile 24 12
000010000000001000000011000011011010111000100001000000
000000000000101111000011110000001000111000100001000000
000000000010001111000110000000011001111100110010000100
000000001000001101100000000000001100111100110000000000
000000100001100111000011100011011000111000100001000000
000000000100000000100010000000011010111000100010000000
000100000001011011100011000001001010001011100000000000
000100000000100101000000000000111011001011100000000000
000010000000100111000000000001101001110100010000000000
000101000000000001100000000000011110110100010000000000
000011000101010011100000000111011011111000100000000000
000011000000100000000000000000001001111000100000000000
000000000001000111000000000001101001111000100000000000
000000000000000000100010000000011011111000100000000000
000010000100000001100000000001001100001011100000000000
000000000001100000000000000000101111001011100000000000
.ramt_tile 25 12
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000010100000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000101000001010000000000000000000000000000
000110000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000010000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 12
000000000000000011100110000011001001011111110001000000
000000000000000000100011010000111001011111110000000000
011000000000000001000010100111111000111000100000000001
000000000100010011100110000000001010111000100001000000
010000000000010011000000011001111001100000000000000000
100001000001001011100010001101011101000000000000000000
000000000100001111000110010001011110100000000000000000
000100000000001011000010110000111011100000000000000000
000100000000010111000011100101101101001011100010000000
000000000000100000000000000000001010001011100001000000
010010000001010000000000011000000000000000000100000100
110001000000100000010010001101000000000010000000100000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000011110110100000000000000000000100000000
000000000000000000100100000001000000000010000000000000
.logic_tile 27 12
000000000000101000000110010000000000000000000000000000
000000101110001111000010000000000000000000000000000000
000010001101000001100011000001011010111000100000000000
000000000000101001000100000000001001111000100000000000
000000001000001001100000000101011101001011100000000000
000000000000001111000011000000111111001011100001000000
001000001110000001100000000111101101001011100000000000
000000000110000000000000000000001001001011100000000000
000010100000001111100000000101011000110100010000100000
000000000110000011100010000000001001110100010000000000
000000000000000000000111000111111000001011100000000000
000010100000000000000100000000001110001011100000000000
000000000010000101100000000101001000111000100000100000
000000000001001111000000000000011110111000100000000010
000000001001000111100010000011001010110100010000000100
000000000000000000100000000000101100110100010010000000
.logic_tile 28 12
000010100000010000000110010001011011000001000001000000
000000000000100000010010001001101000000000000000000000
011000000001011011000111110101101100001011100000000000
000000000000100011000011110000011011001011100000000000
000000000001000111100000001011111100110110110000000000
000000000000100000100011100101011010110000000000000000
000000000000000011000010111011011101010110100000000000
000000100000000101010111010111011011101001000000000000
000000000001011000000000000001111000000000010000000000
000000000000001111000011110000011110000000010000000000
000001100000000001000011100000000000000000000000000000
000011100000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000101000000000000101111000111110110101000000
000000000000000001000000000000111110111110110000000000
.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 12
000000000000000000000111000001111100011101000100000010
000000100000000000000010100000001001011101000000000000
011000000000000001000010100001101101011101000101000101
000000001010000001000000000000001001011101000000000000
110000000000000000000010100001101100011101000100000100
100000000000000000000000000000001011011101000000000000
110000000000000000000110000001111010011101000100000010
000000001010000000000000000000011111011101000000000000
110000000000001101100000010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000000001100000000001101110011101000100000100
000000000110000000000000000000011110011101000000000000
000000000000001000000110000000000000000000000000000000
000000000000001101000111010000000000000000000000000000
000000000000000000000000000001101100011101000100000000
000000000000000000000000000000011001011101000000000001
.logic_tile 32 12
000000000000000000000110000001101001011101000100000000
000000000000000000000000000000111011011101000000100000
011000000001010011000010010001111000011101000100000010
000000001010000001000010000000011101011101000000000000
110010000000001000000110100000000000000000000000000000
100001000000000001000000000000000000000000000000000000
110000000000000000000111010001101011011101000100100000
000010100000000000000011010000011011011101000000000000
000000000000000011100011000001101010011101000100000000
000000000000000111100000000000101100011101000000100000
000000000000011000000000000001111100011101000100000000
000000000000000001000000000000001100011101000000100000
110000000000000000000000000001111001011101000100000010
000000000000000000000000000000101110011101000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000001000000110001011001101100000000100000000
000000100000000001000000000001101101111001010000000001
011000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000011001001101100000000100000000
000000000000000000000010000001101101111001010000000000
110000000000000000000000001001001111100000000100000000
010000000000000000000000000001001111111001010000000000
110000000010000111000111001101001101100000000100000000
010000000000000000000000000001101101111001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 2 13
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000011011011010111000010000000000
000000000000000001000011010101111001110000000000000000
110000000000000000000000001111111010110000000000000000
000000000000000000000000000111111101001111110010000000
110000000000001000000010110000000000000000000000000000
010000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000100000000000010011011011100111000010000000000
000000000000000000000110101101111110110000000000000000
000000000110000000000000001101111101100000000100000000
000000000000000001000000000001011001111001010000100000
000000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 3 13
000000000000000111100010100101000001000000001000000000
000000000000000000100100000000001000000000000000000000
011000000000001000000111000111001000001100111100000100
000010100000001011000100000000101101110011000000000000
110000000000001101100000000001101001001100111100000100
000000000000001011000010110000101110110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000001000000000000000010000101000000001100110100000000
000000100000000001000000000000101100110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000001000000001100110110000000
000000000000000000000000000000001010110011000000000000
110000000000000011000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000111110101011000111000010000000000
000000000000000000000111001111111011110000000000000100
011000000000000011100010111011011100111000010000000000
000000000000000000100011001111001101110000000000000000
110000000000000000000110100011111001110100010110000000
010000001000000000000010010000101011110100010000000000
000000000001010011100010100111011000110100010101000000
000000000110100101000011100000011110110100010000000000
000000000000000000000110110011111011110100010110000000
000000000000001001000011110000111010110100010000000000
000000000000001000000010000111001001110100010100000000
000000000000000101000100000000011010110100010000000001
000000000000001001000011100011101001110100010100000100
000000000000001101100100000000111100110100010000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 5 13
000010100000000001100000000111000000000000001000000000
000000000000001101100000000000001010000000000000000000
011000000000011000000000000001101000001100111100000000
010000000000101001000000000000001100110011000000000000
110001000000001101000110000001001000001100111100000000
000000000000000101000100000000001011110011000000000000
000000000000001000000000000000001001001100110100000000
000000000000000001000000000000001100110011000000000000
000000000110001101100000000101101110110000000100000000
000000000001011011000000001111011100001111110000000000
000010100000010001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000001000000110010111000000001100110100000000
000000000000000101000011110000001010110011000000000000
110000000000000000000000000001000000001100110100000000
100000001100000000000000000000001010110011000000000000
.logic_tile 6 13
000000000000000000000000010101111101110000000000000000
000000000000000001010011110001101101001111110000000000
011000000000000000000000011011111000111000010000000000
000000001100000000000010100011111010110000000000000000
010000000000000101100011100000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000001000001000000000000010000000000000000000000000000
000000001010100000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000101010111100010010011101001110100010100000000
000000000000101001100111010000011011110100010000000010
000000001000010000000000000111011100110100010100000100
000010000000000000000010010000111010110100010000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 7 13
000000000001011111000111100000000000000000000000000000
000000000000001111000111110000000000000000000000000000
011000000001000001000000000001011010100000010000000000
000000000000000111100000000001011001010100000000000100
010001000100000000000000000000000000000000000000000000
010000000000100101000010000000000000000000000000000000
000100001010000101000010010001101111110100010010000000
000100000000000000000110000000001000110100010000000000
000000100000001111000000011101011111010100000010000000
000000000000000101100011111011111010010000100000000001
000010100000000000000000000011001100010100000000000010
000001000000010000000011110011101010010000100000000000
000010000000000111000011100000011010110000000100000000
000000000000000000000100000000011111110000000001000000
010000000000010000000110010000011111110000000100000000
000000000100001011000010100000011110110000000001000001
.ramb_tile 8 13
000000000000000011100111100101011010000000
000000010110000000100111100000000000000000
011000000000010000000111100111011000000000
000000000000001001010100000000100000000000
001000100000011000000000000011111010000010
000000000001111111000011110000000000000000
000110000001110111100010000011011000000000
000101000110111001100000000011000000000000
000000000000101011000000001101011010000000
000000000000001011100000000101100000001000
000000000010000011100000010001011000000000
000000000000001001100011010001100000100000
000000000000010000000111001001111010000000
000010000000000000000000001101100000000000
110000100000000000000000000011111000000000
010000000000000000000000001001100000000000
.logic_tile 9 13
000001000000000011100010000011101000110100010000000000
000000000000000000000110010000111100110100010000000000
011000000100101000000000000001101111010100000000100010
000000000010001111000000000001011100010000100000000000
010000000000001000000000001000000000000000000100000010
010000000000000001000000001011000000000010000000000000
000000000001100000000000000011011110111000100110000000
000000000000010000000000000000101010111000100000000000
000000000000101011100000010000000000000000000110000010
000010000000001011100011010111000000000010000000000000
000010000000000011100010010000000000000000000100100000
000010001010000000100111110101000000000010000000000000
000011100001010011000010110111011111111000100101000000
000001100000100000100111010000101101111000100000100000
000000000010000111000000000011001100110100010100000010
000100000000001001000000000000101100110100010010000000
.logic_tile 10 13
000001000000000111100111010001011001010100000010000010
000010000000000000100111111001101001010000100000000000
011000001001110111100110010101011011010100000000000111
000000000001001011100010001101101001010000100000000000
000000000000000000010111010011001111110100010000000000
000000001000100000000111110000101101110100010000100000
000001000001011111000000000101011001010100000000000001
000000001010111111000010101101101011010000100000000100
000000000000000000000011000000011011000000110000100000
000010100000100111000000000000001110000000110000000000
000001100000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000100000000011000000000011000000000010000000000010
000000000000010111000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
.logic_tile 11 13
001000000000001000000011000011001101000110100000000000
000000000000001011000111010011101001001111110000000000
011000000110001111100000000000001011001111110000000000
000000000000111111000010010000011111001111110010000100
110010000000001000000110000011101101000110100000100000
010001000000100001010000000011001111001111110000000000
000100000000100000000110011101111000010110100000000000
000100000000010011000010000101101110101001000000000000
000000000001101011100111010001001110000010000000000000
000000001101111011100011110001111110000000000000000000
000011100000001011100111010001011101111111110010000000
000000000001001101000111000101101101111001010010000000
000000000000001011000000000000011011110000000101000000
000000001111001011110010010000011101110000000000100000
010100001000000000000111010000011011110000000100000001
000100000001010000000010110000011000110000000000000000
.logic_tile 12 13
000001000000000111100011101101111101000110100001000000
000000000000000000100011111101101101001111110000000000
011000001010001000000000000000000000000000000000000000
000000001000011011000000000000000000000000000000000000
110110101010000111000111101001001100000110100000100000
110100000001000000000100000001001100001111110000000000
000010001110001000000110101111101110000110100000000000
000000001000001011000011000101001001001111110000000000
000000000001101111000011101011001100000110100000000000
000000000000001101000000000001101010001111110000000000
000000001100000011100000000011101000000110100000000000
000000000000001001100011110000011100000110100000000100
000000000000101111000111001111001100000110100000000000
000000000101000011000111010001001011001111110000000000
000010000000000111000000000000000000000000000100000010
000101000000000000000000001111000000000010000000000000
.logic_tile 13 13
000000000000001011000111000001111101001111110000000000
000000000100001111100010000011101100001001010000000000
000000000000011000000010001101001110000110100000000000
000001000000100111000100001111001001001111110000000000
000000000001010011000111001001011100000110100000000000
000000000000101001100100000101001011001111110000000000
000100001100000111100010000001101000110100010001000000
000000000000100000100011100000011101110100010000000000
000010000000101000000111011111001101100000010000000010
000011000001000011000111000001011111010100000000000000
000010100010000001000111100001111010110100010000100000
000000001010000011100110010000011010110100010000000000
000000000000000001000111000001011100000110100000000000
000000000000001001100100000001001101001111110000000000
000110000000100000000111111011101111100000010000100000
000000000001000000000111001101111101010100000000000000
.logic_tile 14 13
000110100000100011000111100011001100110100010000000000
000100000001001001000111100000011000110100010000000001
000010100000000000000000000011101100100000010000000000
000001000000000000000000000011101000010100000000000000
000000000001010011000011100111101110100000010000000100
000010000000011001000000001101101010010100000000000000
000010000110010011100000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000001000111000111100011001011110100010000100000
000000000000001011100100000000001010110100010000000000
000000000000001000000010100111011100110100010000000001
000000000001000111000111100000001001110100010000000000
000010000000000111000000000111101110100000010000000000
000000000110001011100011011101111001010100000000000001
000000001000000000010010000111011111110100010000100000
000000000001000000010011100000011101110100010000000000
.logic_tile 15 13
000000000000000000000000000111111000110100010000000100
000000000000000000000000000000001110110100010000000000
000000000011000011100010010101101111110100010000000000
000000000000000000100110110000111100110100010000000001
000000000001000000010011100111101101110100010000000001
000000000000100000000000000000001100110100010000000000
000101001110100000000010010111101101101000010000000000
000000000000000000000010110000111001101000010000000100
000000001010000001010000011111011100100000010000000000
000000000010000001000011111101111011010100000000000000
000000000000000111100111001111111101100000010000000000
000010000000001011000111010111011011010100000000000010
000000000001000111100011100111011111100000010000100000
000000000010000000100110010011111001010100000000000000
000000000000001001000010000000000000000000000000000000
000110000000000111100011010000000000000000000000000000
.logic_tile 16 13
000000000001110101100000000000001101111111000010000101
000000001100011001100010110000011000111111000000000000
000000001110000001000010100101101010000010000001000000
000000001000010001100110010000111000000010000000000000
000000000000000000000011100111101011000001000010000000
000000000000001111000100000000001001000001000000000110
010001000000000000000011100000000000000000000000000000
110000001110001101010100000000000000000000000000000000
000000000000000011000011100111011101110100010000000000
000000000000000111010000000000101110110100010000000000
000000001000000111100011011001001001010110000000000000
000000000100001001000011011011011001111111000000100000
001000000000000000000000000101101100101001110001000000
000000000000000000000011000000001100101001110000000000
000000000001011011110000000011111101000010000010100100
000100100000000001000000000000011000000010000000100000
.logic_tile 17 13
000010100000000001000000000001001110100010110000000000
000000000000000000100010100000011011100010110000000000
011001000000000011100110010000011000110000000000000100
000000000000001101000010000000001100110000000000000010
110100000000101000000011111001111010101001010000000000
110000001111000001000010000111111001110100010000000000
000010100000000111100000000111101101111000100000000100
000000001010001101100011110000101111111000100000000000
001000000001001111000011110000000000000000000000000000
000000001000100001000111100000000000000000000000000000
000010100000000000000000000001111100010010100000100000
000001000110000111000011010000101101010010100000000010
000000000000100111000010010001101011001001000000000000
000000000000010000000111011011001101000010100000000000
010000001000010011100111000111011011101001010100000000
000000000000000000000011011101001010111111100000000010
.logic_tile 18 13
000010100010001001100000001001101111101011110000000100
000000000000001111000000000011111000000110000000000000
011000000010011011100111100101001101001001000000000000
000000000000001011100000000101011010000010100000000000
110000000000001111010000000011001111001011100000000000
110000000000001111100000000000101101001011100010000000
000000000110001011100110000001001111000010100000000001
000000001000001011100000001011001000010000100000000000
000000000110000111000111010001101101100000010000000000
000000000000000000100110110101101010010111110000000000
000000000000101000000000001101111110111110110000100010
000000000011010001000011101111111000010100100000000110
000000100000000111000111110000011111000000110000000000
000000000000001001100010110000001110000000110000000100
000000001011010001000010011000000000000000000100000000
000100000001001101000011100101000000000010000000000000
.logic_tile 19 13
000000000001101000000111100011111001000000010000000000
000000000001010001000100000000001000000000010000000000
011000000000001111100000000000000000000000000000000000
000000000100001001100000000000000000000000000000000000
010100000000001000000111110111011000000001000001000000
100110100000000011000110000000001110000001000010000000
000000000001010000000000000001001010000000010110000010
000010000000000000000000000000011010000000010000000100
000000000000001000010000000001001010000000010100100000
000000000000000001000000000000101000000000010000000000
000000000000000001000000000000011000110000000100000000
000000100000000000000000000000001011110000000001000000
000011000000001001000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000100000000000000000000001100110000000111000001
000000000110100000000000000000001110110000000000000000
.logic_tile 20 13
000010001100001001100111100000001011000011000000000010
000001000001000011000000000000001101000011000000000000
000001000110001001000111000000011001000000110000000000
000010100000000001000110000000001000000000110000000000
000000000000001000000110100000001000000000110000000100
000000000000101111000100000000011111000000110000000000
000000000000000000000111000001111000000001000000000000
000010000000000000000100000000101100000001000000000100
010000000000101011000000000011101110000001000000000000
110100000001001111000000000011101011010110100000000000
010000000001000000000011100101101110000000010000000010
110000000000010000000111110000101000000000010000000000
000000000000000011000110000001001100000001000000100000
000000000000011101000000000000001000000001000000000000
000000001100010000000000001001111000000001000000000010
000000000000110000000000001001101100000000000000000000
.logic_tile 21 13
001000000000101111100110000000011111110000000000000000
000000000000011011100010000000001001110000000000000000
011000000000001111100111011001101100000001000000000000
000010100000010001100110000001011100000000000000000000
000011100000000001000011111001011010000000010000000000
000000001100001111000010001101111000000000000000000000
000000000010000101000011100000001010000000110000000000
000000000010100101000010010000011000000000110000000000
000000000000011011000000010101011000100000000000000000
000100000000001001100010110000111100100000000000000000
000000000110000000000000000101101111100000000000000000
000000000000000000000000000111011010000000000000000001
000000000000001000000110100011001110000000000000000000
000000000110001001000011110101011101000010000000000000
000000001000001000000000000000001000111111000110000000
000000000010000001000000000000011010111111000000000000
.logic_tile 22 13
000010100100001011100110100001011111000000010010000000
000100000000000111100010001101111110000000000000000000
011000000000101001000000010101011100000000010001000100
000000000000010001100011110001111001000000000000000000
010001000000000001000011000101111010000000010000000000
100010100000000000000100000001101111010110100010000000
000000000001000001000010010011111011000000000000000000
000000000000100001100011010011011111000010000000000000
000000000000001111100110000000001100110000000011000000
000000001110000001100011100000011101110000000000000000
000100000000100001000000010101011010100000000000000000
000010001010000001000011010000001111100000000000000000
000000000001000000000111000111111101000001000100000000
000000000000000000000011101001001001000000000000000000
000010000000001001100000010011011001111001010100000001
000001000000000111000011010000001000111001010000000010
.logic_tile 23 13
000001000000000001100110010000001100000000110000000000
000000000000001111000010000000001101000000110000000000
011010100100001000000010110001001101010110100000000000
000000001110000111000010001101001010000001000000000000
000000000000101000000110100111001100110100010000000000
000000000001010001000011100000111110110100010000000000
000000100000101101000010010111011000000001000000000000
000000000100000111000111100000101010000001000000000000
000001000000001101000011111001011000000000000010000000
000010000100000001000111010011111001010010100000000000
000000100001010011100010000000001011110000000001000000
000001000000000011100100000000011011110000000000000000
000000000010000011010011111011111100000000000000000000
000010100000000000100011010101101001010010100000000000
000010101111000000000000000001111010010110110100100000
000001001110100000000000000000111000010110110000000000
.logic_tile 24 13
000000000000001001000111010111011011000000000000000000
000000000000000111100111100001111001000010000001000000
011010000000000011100111011011111010101001010000000000
000000000000100000100010000011101000000010000000000100
001010100111000001000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000110000101001011100111100001001100101001000010000000
000001001010001011110110110000101110101001000000000000
000001000000001000000011101011011110000000010000100000
000000100100000011000010011011101100000000000000000000
000010100000000001100011101011001111111110100000000000
000001000000000000000110000001111010110000110000000000
000000000000000000000011110001101001000000010000000000
000000000000000011000011100000111111000000010000000000
000000000101010000000110001101011010111111110100100000
000000001110001011000100001011011010111101110000000000
.ramb_tile 25 13
000000000000010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000010100100000000010000000000000000000000
000001000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000101000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000
000000000010000000000000000000000000000000
000000000100000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000110000000000000000000000000000
.logic_tile 26 13
000000000000001001000011110001111101110110100000000000
000000000000001111000011111001111111110000110001000000
011000000000000000000111100101111100110110100000000000
000001000000000000000000000111101100110000110001000000
010001000000010001000011100000000000000000000110000000
100010101100000011100000000001000000000010000000100000
000100000000000000000010010000001110110000000100000000
000000001100000000000011010000001001110000000001000000
000010000000000101000000000001011110000000010110000000
000000000100000000000000000000001011000000010000000000
000000001010000000000010000000000000000000000000000000
000000100000001001000100000000000000000000000000000000
000000000000001101100000000111101010100000000100000000
000000000000001101000000000000001010100000000000100000
000001001011101000000010001000000000000000000100000000
000000000000101111000100001101000000000010000000000000
.logic_tile 27 13
000000000001010001100111001011111011000010000000000000
000000100000100000000011000111111011000000000000000000
011000000000010000000011010011111000000010000000000100
010001000010100111000111100000101001000010000000000000
110010100000010101000010111011011110110110100000000000
010001000000100000100110001001001010110000110000000000
000000000100001011000011110001101010101000010010000000
000000000010001011100010001101111100010110000000000000
000000000001010111000000000101111000100000000000000000
000000000000000111000011100000011100100000000000000011
000000000000100000000110000000001000110000000100000000
000000000000000000000011110000011000110000000000000000
000101000000000000000000000001011111000000010100000000
000110000000000000000000001001111000000000000000000000
010000000000001001100000000000011010110000000100000000
000001000000001011000011110000001000110000000000000010
.logic_tile 28 13
000000000000001000000111100111111101000000010000000000
000000000000000001000100000000001010000000010000000000
000010100000001001100000010000000000000000000000000000
000001000000001011000011010000000000000000000000000000
000000000001000011100110000101111000000000000000000000
000000000000100000000000001101101010000010000000100000
000010100001011111100000010001111110110110100000000000
000010000000100001100010000111001100110000110000000000
000000000000000101000010101001001100110110110000000000
000000000000000000100100001111111110110000000000000000
000000000000000011110011100011111000000001000000000000
000001000000001001100000000000011111000001000000000000
000000000000000101000000000111001101000001100000000000
000000000000000001100011100000011000000001100000000000
000000000000000011100010001001011101000000000000000000
000000000000000001100100000101001101010010100000000000
.logic_tile 29 13
000010000000000011000000000111000000000000001000000000
000001000000000000100000000000000000000000000000001000
000000000000100000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
001000000000000000000000000000001000001100111010000000
000000001110000000000000000000001000110011000000000000
000000000001010000000110100000001000001100111000000000
000000100000000000000000000000001110110011000000000000
000010001110000011100000010000001001001100111000000000
000000000001010000000010100000001110110011000010000000
000001000000000101100000000000001001001100111000000001
000010101100000111000000000000001111110011000000000000
000000100000001000000110100000001000001100111000000100
000001000000010101000000000000001101110011000000000000
.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000001110000011110000000000
000100000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000001100000011110000000000
000000000000000000100000000000010000000011110000000000
000000000000000111100000000000001100000011110000000000
000000000000000000100010100000000000000011110000000000
000000000000000000000000000000011100000011110000100000
000010000000000000000010010000010000000011110000000000
000010100000000101000000000000011110000011110000000000
000001000000000000000000000000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000010100000000000000011110000000000
.logic_tile 31 13
000000000000011000000000000001111000011101000100000010
000000100000001011000000000000101110011101000000000000
011000000001000001100010000001101110011101000100000010
000000000001010001000000000000011111011101000000000000
110000000000000000000110000001101110011101000100000010
100000000000000001000000000000101000011101000000000000
110000001100001000000110000001111011011101000100000010
000000000000000011000000000000011010011101000000000000
000000000000001001100011000001101100011101000100000100
000000000000000101000111100000101101011101000000000000
000001100000000000000000000001101010011101000100000001
000001100000010000000000000000011010011101000000000000
110000100000001111100111010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000100000000000000000000000001101100011101000100000010
000000000000000000000000000000001101011101000000000000
.logic_tile 32 13
000000000000000000000111000001111010011101000100000000
000000000000000000000100000000001010011101000000000100
011000000001010001000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000001001100000010001111010011101000100000000
000000000000000001000011010000001001011101000000000100
110000000000000000000110000001101101011101000100000000
000000000000000000000000000000011111011101000000000100
000000000001001000000000000001111101011101000100000000
000000000000101011000000000000001011011101000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000010100101001101111000010001000000
000000000000000111000010101101001011110000000000000000
011000000000000001110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000010100101001111111000010000000000
000100000000000111000000001001011010110000000000000010
000000000000000001100110001011001000110000000000000000
000000000000000000000000000001111010001111110000000000
000000000000000101100000011011001000110000000000000000
000000000000000000000010101101011000001111110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 2 14
000000000001010111000110100101000000000000001000000000
000000000000001101000000000000001010000000000000000000
011000000110001011100000000001101000001100111100000000
000000000000000101000000000000001011110011000010000000
110000000000000111000011000001001000001100111101000000
000000000000001101000010110000101011110011000000000000
000000000000000000000110000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000001000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000001000000001100110110000000
000000000000001001000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000101111101110000000110000000
100000000000000000000000001011101101001111110000000000
.logic_tile 3 14
000000000000001101000010000001011011111000010000000000
000000000000000011000010100111101010110000000000000100
011000000000000101000000001001001100110000000000100000
000000000000000000100010010001101001001111110000000000
010000000001010000000111101101101101110000000000000000
110000000000100000000110000101001001001111110000000100
000000000000000111000000000001101001111000010000000000
000000000000000101100000000111111000110000000000000000
000000000001000011100111000011001010110100010100000100
000000000000001111000110100000111101110100010000000000
000000000000000000000000010111011100110100010100000100
000000000000000000000010110000111000110100010000000000
000000000000000011100111000011011010110100010100000000
000000000000001111000100000000101000110100010000000100
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 4 14
000000000000001000000011000000000000000000000000000000
000000000000000111000111000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000100111000000000011101010111000010000000000
010010000000010000000010110001111100110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000100000001011000011100000000000000000000000000000
000000000000000000000010000101011111110000000000000000
000000001100000000000000000111001101001111110000000000
000000000000001000000000000000000000000000000100100000
000000000000001011000000001001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000001001000000000010000001000000
.logic_tile 5 14
000000000000100011100011000001111011110000000000000000
000000000000000111100111101001101010001111110000000000
011000000000001000000010101101111010111000010000000000
000010000000001011000000000101011011110000000000000000
110000000001011011100111100111101000110100010100000000
110000000000101111000111100000011010110100010000100000
000101000000000111010010100011111001110100010100100000
000110000000001111000000000000001001110100010000000000
000000000000010000000000000111111100110100010100000000
000000000000000000000000000000011000110100010010000000
000010000001001000000111100011101010110100010100100000
000000000000000011000000000000011000110100010000000000
000000000000100000000111100111101011110100010110000000
000010100000000000000100000000001110110100010000000000
000000000000001101100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
.logic_tile 6 14
000001000000000000000000000001101101110100010100100000
000100000000000000000000000000001100110100010001000000
011000000000000001000000000001101010110100010100000000
000000000000000001000000000000001111110100010000100000
110010000000000111100000000001101011110100010100000101
000000000000000001100000000000001010110100010000000000
110000000001010011000000000000000000000000000100000000
010000000000110000000000000000000000000010000001000000
110010000000000001100000000000000000000000000100000000
010001000000000000000000000000000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000010000000000000000000100000000
000000000000000000000011000000000000000010000000000010
000010101010000000000000000000000000000000000100000100
000000000000000000000000000000000000000010000000000000
.logic_tile 7 14
000000000000000000000110010011101001010100000000000010
000000000000001011000111110011111001010000100000100000
011100000000001111000000010111001011010100000001000000
000000001100000111100011000111001011010000100000000100
000010100010001001100111110011101110010100000000000100
000001000000001101100110110011111000010000100000000011
000000000000010111100000010111011001010000100010000000
000000000000000000000011010111001100010100000000000100
000000001010011001000000000011111110010100000010000100
000000000010001011100000000011101001010000100000000000
000000000000010101100010000000000000000000000000000000
000000000110100000000100000000000000000000000000000000
000000000000001001000111010101011000111110110100000001
000000001110001011100110100000101111111110111000000001
010001000000001000000000000101011010111111110100000000
000000100101000101000000000101101100101101010000000100
.ramt_tile 8 14
000000100000000000000010000101001110100000
000001000000001001000010010000010000000000
011011100010000000000000010011001110000000
000001000100000000000010110000000000000000
110001000110000000000000000001001110000000
110010000000000011000000000000110000000000
000000000000000001000111011001001110000000
000000000100001001100111001011100000000000
000000000000001011100111101011001110000000
000000000010001011010100001011110000000000
000000001001000000000111101101101110000000
000000000000000000000110000101100000000000
000000000000000001000010000011001110000001
000000000000000000000110000001010000000000
010000000000000000010000001001101110000000
110100000000000000000000001101100000000001
.logic_tile 9 14
000100000000001111000110000111111101010100000001000001
000000000000000011110000001011111011010000100000000000
011000000000000000000111100001001010010100000010000000
000000000000100000000100001111001001010000100000000011
000000100000000101100000011000000000000000000100000000
000000001110100000000011100101000000000010000001000001
001000000011000111100110000000000000000000000100000000
000000001010000000000000000001000000000010000000000010
000100001100100000000000000000000000000000000000000000
000100000001000000000011100000000000000000000000000000
000010000000000000000110000000000000000000000100000000
000010100000100000000100001101000000000010000001100000
000000100000000000000111000000000000000000000100100000
000000000000000000000011101111000000000010000000000010
000000000110000000000000001000000000000000000100000000
000001000000100000000010011001000000000010000000000010
.logic_tile 10 14
000001100001010001000010000111001110110100010000000000
000001001000000000100011100000011100110100010001000000
011000000000101000000000000011111011010100000000000000
010000000001001011000000001001101011010000100010000010
010100000000001011100000000001011101110100010100000000
010100000000000001100010100000001100110100010001000100
000000000000000111100000010011001110111000100100000010
000000000000000000100011000000101010111000100000000100
000000000000011000010000000000000000000000000100100000
000010000000100011000010010101000000000010000000000001
000000000001011011000000000000000000000000000000000000
000010000000100011000011100000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000001010000011000010110000000000000000000000000000
000000000000000000000000000011011000111000100100000001
000000000000000000000000000000101011111000100000100000
.logic_tile 11 14
000000000000011000000010000111101000000110100001000000
000000000000001111000010011011111001001111110000000000
000000100000000101000010111001001100111111110000000000
000000000000000101100111110111001111111001010001000000
001000001000000001000110001111011010000110100000000000
000000000000000111100010110101001010001111110001000000
000000000000000111000010000111111010000010000000000000
000000001011011001000000001101011010000000000000000000
000000000000001101100011101001101100100000000000100000
000010100000000011000011100001001011000000000000000000
000100000000000011100011100111001111000010000000000000
000000001010010000100010001011101101000000000000000000
000000000000001101000010111011111011000110100000000000
000000000000001011100111000101001001001111110000100000
001000000010001011100000010000011101000000110000000000
000000000000010111100011110000011001000000110000000001
.logic_tile 12 14
000000000001110011100011111001111100100000000001000000
000000000010011101000111000101011011000000000000000000
011001000001001001100011010101001000000010000000000000
000000000010111011000110000111011111000000000000000000
110010100000000111000011011001001101000110100000000010
010000001100001001000111101011111011001111110000000000
000000000000010101110010000001011101000110100000000000
000000000000100001000100000001101010001111110000000000
000001100000000111000111000101011001111111110000100000
000011000100000000000011101111111000111001010001000001
000000000000001001000111110001011000000010000000000000
000100000000000011100010010101011100000000000000000000
000000000000000000000110000000011101000000110000000000
000000000000000011010011000000001111000000110001000000
010000000010000000000110000000011111110000000100000100
000100000001010000000000000000011100110000000000000000
.logic_tile 13 14
000001000000001101000011100011101110100000000000000000
000010100000100001000100001011001111010110100000000000
011010000100101001100110111101101100000110100000000000
000000100001000111000011011111101001001111110000000100
000001000011110000000111100011111010100000000000000000
000010000001110101000110011011001111010110100001000000
000100000000000111100111111101101100000110100001000000
000100000110001111100011101001101111001111110000000000
000000000000000011100111111111101011010110100000000000
000000000000001001100011000001111010101001000010000000
000000000000000111000000000111101110100000000000000000
000000000000000000100000000011001101010110100000000000
000010000000000111100111100001011000111110110100000010
000001000000101111100011010000001011111110110000000010
010100000000100111000000000001011001111111110100000000
000000000000010000100010110101011011111001010000000001
.logic_tile 14 14
000000000110001111000000001011111011100000010000000000
000000001110001011000010011001111100010100000010000000
011000000001010111000000010111011111100000010000000000
000001000000001101100011110101101000010100000001000000
000000100001001000000000001011111100100000010000000100
000000001010001111000010110101101000010100000000000000
000010000100101011000011100101111011110100010001000000
000100000000001011100010110000011011110100010000000000
000000000000110000000110111011111011100000010000000010
000101000010100000000010010101111100010100000000000000
000000000001111011000111010001111101111111110000100000
000001000000010111100011001101011010111001010000000000
000000000000000111100111000111101100111110110100000100
000000000000000000100100000000111110111110110000000000
010000000000100011010000010011001000111110110100000000
000000000000010000100010010000111000111110110000000010
.logic_tile 15 14
000000000000000000000011100011011110110100010000000000
000010000000001111000011100000101000110100010000100000
011001000001011101100010000011011101100000010000000100
000010100100100011100100001011011000010100000000000000
110010100000000111100111110001111111100000010000000000
110000000000010000100111001101111010010100000001000000
000100000000100101100110100111101011100000000000000000
000000000001010000100000000111001100010110100000000000
000100100000000101100010100011001001110100010000000100
000000000100001001100011000000111111110100010000000000
000000000000000011100000000011111000110100010000000000
000000000000001001100011000000001100110100010001000000
000001000000001000000010010011001111110100010000000000
000010000000000011000011010000111011110100010001000000
001001000000100011000010100011001000110100010100000000
000010101111010011000111000000111011110100010001000000
.logic_tile 16 14
000000000000001000000000000001111011000001000000000000
000000000000000001000000000000001011000001000000000000
000000000000001001100010010000000000000000000000000000
000000100000001101000011110000000000000000000000000000
001000000000000001000000000111001011001011100000000000
000000000000000111000000000000001000001011100000000010
000001000000101111100010010101111101100000000001000000
000000000010000011100111110000011001100000000000000000
000010101110100000000010000111111111000110100000000010
000001000001011001000000000000101110000110100000000000
000100000000100001000011111101001101000010000000000000
000000001001010000000110001011001100000000000000000000
010000000001001000000000000111011011010110100000000000
110100000000001011000010010001111111101000010000000000
000000000001001101000010110000011000000000110010000010
000001000000101111000010110000011101000000110001000000
.logic_tile 17 14
000000000000000111000111100000001110111100110000000000
000000000000000000000110010000001101111100110000000001
011000001110000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
010000000100001000000011000000011100110000000000000100
010001000000001011000100000000011101110000000000000100
000000000000000000000110010111101110111111000010000100
000000000000000000010010001111101001101001000000000000
000010000001101000010000010111101010100001010000000001
000000000001111001000011000000101011100001010000000100
000000000000000011100011100000001100111100110010000000
000000000000000000000011110000001000111100110000000001
000000000000011111110000010011111011100000010110000000
000000000000001001000011001011111101010100000000000000
010001000000000000000011100111111011100000010100000000
000011000000000000000011101111111100010100000000000001
.logic_tile 18 14
000010000000000111100010000001001111110100010010000101
000010101010000000100110000000111001110100010000000000
011000000000101001000110010111011011001001000000000000
000000000001010011000010000111001110000010100000000000
010000000001000001100111000011111011001011100000000000
110000000000100111000111100000101111001011100000000000
000001001100101111100010110001101001101000010000000000
000010000000010111000110000000011001101000010000000000
010000000000001000000010010011011000100000000000000100
110000001110001111000111000000101101100000000000000000
000000000010000101010011000101101011000001000010000000
000000000000000000000100001101101011101011010000100000
000000100010000111000110010111001010000010100000000000
000000000001011001000010000111001100010000100000000000
010000000000000111100010001111011110111001010100000000
000000000000001001100100000011101000111111110011100000
.logic_tile 19 14
000001000000000001000111110111111011111110110010000100
000000000000000000000111111111101010010100100000000000
011000001100011000000000000011001001001011100000000000
000000000000000001000000000000111100001011100000000000
000000000000000000000000000111001101110100010000100100
000000000000000000000000000000001000110100010000000000
001000000000001001100110000000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000000000000000001100000010001001001000010100000000000
000000001100000000010011011011011111010000100000000000
000000000000110001000000000011001001001001000000000000
000010100010000001000000000001111100000010100000000000
000000000000001000000011000000000000000000000000000000
000000000000001011000111010000000000000000000000000000
000000000000000000000011001101111100101001010110000000
000100000000000000000110111101101111011111110000100001
.logic_tile 20 14
000000000000011000000111001111001001000010100000000000
000000000000000001000000001001011010000110000000000000
011000000000000000000110000011111100110100010000000100
000000000000000111000010010000101010110100010000000000
110000000000001000010111111101111100001001000000000000
110000000000000001000010001111101100000010100000000000
000000000001000111100000000000000000000000000000000000
000000000010100000000010010000000000000000000000000000
000000000001010111000111100101111100001011100000000000
000000001010101111000000000000101100001011100000000000
000001000000001111100010001111001010000001000000000000
000000101000100001100110001011011100000000000000000000
000000000001010011000011001001101010111110110010000010
000000001110001001100000000001111000010100100000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100001011000000000010000000000000
.logic_tile 21 14
000000000000000101000011100101001110000000010100000010
000000001010000000000000001011001111000000000000000000
011001001010001011110000000000011010110000000100000000
000000100000001011100010010000001001110000000001000000
010001000000010101000011100101001110000000010100000010
100000000000110101000011100000011111000000010000000000
000010100000000011000000000000011110110000000110000000
000000000000000000000000000000001100110000000001000000
000000000000001011100011010001001110000000010100100000
000000000000001101000011000000011111000000010000000000
000000000000010011100000001001111001101001010100000010
000000000100000000000000000111101000010000000000000000
000000000001001000010011010011101010100000000100000000
000000000000001101000011000000011011100000000000000100
000100000001010111000000000101001100000000010100100000
000011000000000011000000001111001101000000000000000000
.logic_tile 22 14
000000001010001111100010100011111111000010000000000000
000000001000000001100111100101101001000000000000000000
011000000010000011100110100011011101010110100000000000
000000000001011001000110100111101100100000000000000001
000000000001100011100111010001001010000000010001000000
000000000001010011100011011001011000000000000000000000
001000000000001000010000001101011101111110110100000010
000000000000001011000000001001101100101001010000000000
000010000000000000000011010001001100111110110100100000
000001000010000111000111010000111100111110110000000000
000000100010001001000111100000001110111111000100100000
000001001100001101100110000000011010111111000000000000
000100100000001001000010111101101111111110110100100000
000110101101010111100110100001011101111111110000000000
000010000000000000000000011101001111111111100100100000
000101000000001001000010110001101111101001010000000000
.logic_tile 23 14
000000000000001001100110010001011011000000000000000001
000000000000001111000011110101011010010010100000000000
011010000000001011100011100101111101001001000000000000
000001000000000111000010010111111000000010100000000000
010000000001101001000011100111111000000000010000000000
110000000110101111100000000000111100000000010000000000
000000000000000101100011111001011000110110100000000000
000000000000000000100011000111011100110000110000000000
000000000010001011100000010001111100110110110000000000
000000000000000011100011101011101110110000000000000000
000000000000001001000111000001011110101000010000000000
000000000000000001000011011001101010010110000000000010
000000000000001011100000011111011101101001000000000000
000000000000100011100011100011111011010110100000000100
000100000001000111110000000000011000000011110100100000
000000000000101001000010010000000000000011110010000000
.logic_tile 24 14
000000000000000011100010000001101101000001000000000000
000000000110000000100011110000001111000001000000000000
011000000000000001000000010111111100101000010000000001
000000000000001001100011010000011111101000010000000100
000001000001001001000111010001011001000000000001000000
000000000000100111000111111101001011010010100000000000
000000000001000001000111101011001110000010000001000000
000000001110000000100011111111111101000000000000000000
000100000000000001000011111101111100000000000010000000
000000000000101011100011101001101100000110100000000000
000000000000001001100011100111001011010110100000000000
000000001011001011000010011001001101000001000000000000
000000000000000111100111111011101011001001000000000000
000000000000000000000011100101111100000010100000000000
000010000001010011110011110001011000010111100110000000
000001000110000000100011110000101010010111100000000000
.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101010000000000000000000000000000
000000001100000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 26 14
000000000000000011100011001101011001000010000000000000
000000000000000000000011011001101011000000000001100010
011000000000000001100000000111101101011101000001000000
000000000000001011000010100000001010011101000000000000
110011000000000011000011100011001001100000000000000100
010011100000100000000110101001111000000000000000000000
000000001011000000000110000101001111000010000000000000
000000000110100111000011010001111101000000000000000000
000000000100001111000110000000011011110000000100000000
000000000000001111000011010000011111110000000010000000
000000000101010000000011100011101010100000000100000000
000000000000000111000010010000101111100000000000100000
000000001110000111000010000000001101110000000100000000
000000000000000000000110000000001100110000000000000011
010000000100000001000110100011101110100000000100000000
000000000000000000000100000000101111100000000010000000
.logic_tile 27 14
000000000000000011000010111011011111000010000000000000
000010000000000101100111111101001101000000000001000000
011011100000001000000111000000011001000011000000100000
000000000000000011000010100000011111000011000001000100
010000000000000101000111000101101000100000000001000000
010000000000000000000000000000011000100000000000000000
000000000001010001100110000000011010000011000001100001
000000000110101101000010010000001100000011000000000001
000000000100000011000111100001011010000000010000100000
000000000000000000000000000000011111000000010000000000
000000100000010001000011111011111000000001000100000000
000101000000000111100010000011001101000000000000100000
000000000001010000000111000011101101000000010100000000
000000000000000000000000001101111000000000000000000000
010000000000000000000000010000001011110000000100000000
000000000000011001000010000000001001110000000000000000
.logic_tile 28 14
000000000000000101100111110000001000000011110000000000
000000000100000000000111110000010000000011110000000000
000000000001011101100110000001011100001011100000000010
000000000110011001100000000000101110001011100000000000
000010000000001111000110110101001010001011100000000000
000001000000001111100011110000101100001011100000000100
000000000000000000000000000001001010001011100000100000
000000000100000000000000000000101101001011100000000000
000000001100010000000010010101001001001011100000000010
000000000000100111000111100000111111001011100000000000
000000000000001000000000001111001010101000010000100000
000000000000001111000010111001111111010110000000000000
000100000000001000000010010101011001001011100000000000
000100000000000101000111100000101000001011100000100000
000000001000000000000110101011011100110110100000000000
000010000000001001000000000111111000110000110000000000
.logic_tile 29 14
000000000000000111000000000000001001001100111000000000
000000000000000000000000000000001110110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000010000000000001000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001100110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000110110000001000001100111000000000
000000000000000101000010100000001101110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000011100000000000001000001100111000000010
000000000000000000100000000000001110110011000000000000
000001000000001101100000000000001000001100111000000000
000010001110000101000000000000001010110011000000000000
.logic_tile 30 14
000000000000000000000110100000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000111100011011110001011100000000000
000000001110000000000000000000101001001011100001000000
000000000000000000000000000000001110000011110000000000
000000001010000000000000000000000000000011110000000000
000000000000100101100000000000001110000011110000000000
000000000000010000000000000000010000000011110000000000
000000000000000001000110110000011000000011110000000000
000000000000000000100011110000010000000011110000000000
000010100000000111100000010000011110000011110000000000
000101000000000000000010100000010000000011110000000000
000000000000001000000110110011101101001011100000000000
000000000000001011000010010000011010001011100000000100
000000000000000101100110100011011100001011100000000000
000000000000000000000000000000111111001011100001000000
.logic_tile 31 14
000000000000000001100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000100000000001100110010000001100111100110101000000
000000000000000000000010000000011000111100110000000000
010000000000100000000011100000011110111100110100000000
110000000001000000010000000000001001111100110001000000
000100000000100000000000000000001100111100110100000000
000000000001010000000000000000001001111100110000000000
000000000000011000000000000000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000001000000001000000000000000011101111100110110000000
000000100000001011000000000000001000111100110000000000
000000000000000000000000000000001111111100110100000000
000000000000000101000000000000001001111100110000000000
010000000000000101010000000000011111111100110110000000
100000000000000101000000000000001001111100110000000000
.logic_tile 32 14
000000000000001000000110010001111011011101000100000010
000000000000001111000011000000111101011101000000000000
011010100000000001100010000000000000000000000000000000
000001000000000011000010000000000000000000000000000000
110000000000000000000000000001101000011101000101000000
100000000000000000000000000000111101011101000000100000
000000000000000000000000010001101101011101000100000000
000000000000000000000010000000101100011101000010000000
000000001000001011000000000001111000011101000110000100
000000000000000001000011000000101000011101000000000000
110010000000000011000000010001111000011101000100000000
000001000000000000000010110000101100011101000000100000
110000000000000000000000010001101110011101000100000000
000000000000000000000010010000111001011101000000000100
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
010000000001010000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001110000000001000000
000000000000000000000000000000001011110000000000000101
000000000000100000000000000000011000000000110100000000
000000000001010000000000000000001010000000110000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000001000000111001001101000110000000000000000
000000000000001111000000000101011000001111110000000000
011000000001010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000001011100000000101011001111000010000000000
000000000000001111100000000101001010110000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110101000000000101000000000000000000000000000000000000
000110000000000000100000000000000000000000000000000000
000000000000000000000000000101001000110000000000000000
000000000000000000000000001111011101001111110000000000
000000000000000000000111100011011100111000010000000000
000000000000000000000011011001101101110000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000100000000000000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000011010000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 15
000101001110001001100000000101000000000000001000000000
000000000000001011100000000000001000000000000000000000
011000000000000101000000000111001000001100111100000000
000000000000000000000000000000001000110011000000000011
110000000000001000000110000001101000001100111100100000
000000000000001001000010100000001100110011000000000000
000000000000000000000000010000001000001100110100000000
000000000000000000000010000000001011110011000000000000
000000000000001000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000101100000000101101101110000000100000000
000100000000000000000000001101111101001111110000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 5 15
000000000010000101100111001101001000111000010000000000
000000000000000011000011001101111000110000000000000000
011000000000000000000000010111011010110000000000000000
000000000000000111000011010101111011001111110000000000
010000000100000111000110110101011010111000010000000100
010000000000000011000011001011111011110000000000000000
000000000000001111100010010101011011110100010110000000
000000000100001101010010100000001010110100010000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000101011001110100010100000000
000000000000000000000000000000011011110100010000000001
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000110000000000000000000000101011000110100010100000100
000100000010000000000000000000001000110100010000000000
.logic_tile 6 15
000001000000100000000010000011101010100000010000000000
000010000111010111000111101011111000010100000000000000
011000000000001000000000000101111001101001000001000000
000000001110000111000011110000001011101001000000000000
010000000000000000000110100011111101100000010000000000
010000000000000000000110011011101011010100000000000100
000000000000001111100111110000000000000000000000000000
000010001100000001100110000000000000000000000000000000
001000000000001111000000010011101101100000010000000000
000000000000000001100011101011101001010100000000000000
000000000001010011100011100111001101000001000000000000
000000000001000000000000000000001110000001000010000000
000000000000000101000000010101101001000000000000000000
000000000000010000100010111101011111000110100000000000
000001000000000000010111100000000000000000000100000100
000000100000001011000100001111000000000010000000000000
.logic_tile 7 15
000100000000000101000010000000001011000000110000000000
000100000000000000100011010000011101000000110010000000
011000000000000101000000000000000000000000000100000000
010000000000000000100010110001000000000010000000000001
010000000000000111100010110000000000000000000100100000
010000000000000000100111110101000000000010000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000010000000000000000000000000000000000000000100000010
000001000100000000000010111001000000000010000000000000
000000000000100000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000010101110000000000000001000000000000000000100000000
000000001110000000000000000001000000000010000000100000
.ramb_tile 8 15
000000000000000001000000000000000000000000
000000010010001001100011001011000000000000
011000000000000000000111000000000000000000
000000000000001001000100000001000000000000
000000000000000000000000001000000000000000
000000000000000000000010011011000000000000
000000000000000000000000001000000000000000
000000000010000000000000001111000000000000
000101000000000000000011110111100000100000
000110100000000000000011011001000000000000
000000000000000111100000010000000000000000
000000001010000001000011011101001101000000
000000000010000000000000000000000001000000
000000000000000000000000000001001000000000
110000001010000000000000001000000001000000
010000000000001001000011101001001100000000
.logic_tile 9 15
000001000000000111000111101011011001001111110001000000
000010100000000000100100001011001000001001010000000000
011001000000001001000111101011111110100000010000000000
010000100000000001100000001001001000010100000000100000
110000000000000000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000110000001
000000000000100000000000001011000000000010001001000000
000000000000000011100110101000000000000000000100000000
000000000000000111100100001011000000000010001010000000
001000000000100000000000000000000000000000000100000000
000000000011011001000011001101000000000010001001000000
000010000000000000000111100000000000000000000100000000
000001001000000000000000000011000000000010001000000000
010000101011000111000000000000000000000000000110000000
000000000000000000000000001001000000000010001010000000
.logic_tile 10 15
000001000110000101000111000000001001000000110001000001
000010100001001001100110000000011011000000110000000000
011010101100000001110000010000001011000000110000000000
000100000000000000000010100000001000000000110000000010
010001000010000101000000000000011011000000110000000001
010010000001000000100000000000011101000000110000000000
000010000000000001100110010000011110000000110000000000
000000000001010000000010100000011110000000110000000001
000001000000000101000000000011011110101001000000100000
000010001110000000100000000000001000101001000000000000
000100000000000000000000010000011010110000000100000000
000010100001000000000010000000001000110000000001000000
000010100000011000000000000000011111110000000101000000
000010000110101011000000000000011001110000000000000000
010000000000000000000011010000011010110000000100000000
000000000000001001000010000000011001110000000010000000
.logic_tile 11 15
000010000000001001100111111101101110000010000000000000
000011100000001111000110100111101110000000000000000000
011000000000000001000000010101111001111111000000000000
000000000000000111100010000011101100101001000000000000
110000001100001000000000000000011011000000110000000000
010000000000011011000011000000001001000000110000000010
000000000010001000000011110111111100010110100000000100
000000000110001111000110001101011010101001000000000000
000010100010000111000000000011101001111111000000000000
000010100000011001000011000011111110101001000000000010
000000000000000111100111110001011101000000000000000000
000000000000001101010111110001101000010110000000000000
000000000110000011100000000000011010110000000110000000
000000000000000001100000000000011000110000000000000000
010000001000000111000110010000011111110000000110000000
000000000000000000000011100000011111110000000000000000
.logic_tile 12 15
000000000000100001100010100000011101000000110000100000
000010000000010000000110110000001101000000110000000000
011000000000101111100111010111111010000010000000000000
000011001101000001100110000101101101000000000000000000
110010000000001011100111111001101100000010000000000000
110001000001001011100111101001001011000000000000000000
000000000000100111000111010001111111000001000000000000
000000001001010011100110000111001010000000000000000001
000001000011110011100111010001011001000000000000000000
000000000000010000100110000101111001010110000000000000
000000000001010111100000010001001100100000000000000000
000000000000100000100011111101111000000000000000000000
000100000001000000000111000000011011110000000100000000
000100001100001101000000000000011011110000000000000000
010000000000000011000011100000011101110000000100000100
000000000000000000000000000000011100110000000011000000
.logic_tile 13 15
000000000000001111000010001001011111100000000000000000
000000100000000011000111111101101000010110100000100000
011010001000101111100011000101111110000110100000000000
000000000000011111100100001011001000001111110000000000
010110001000000011100111100101011101000110100000000000
110001000000001001100100000101001111001111110000000000
000000100000000001000111001101111111000110100000000000
000001000000000000100110000001001101001111110000000000
000011000001000101110011110001111100001111110000000000
000001000000000000100110110001101110001001010000000000
000000000000000001000110110101111110000110100000000100
000000000100000001000111101111001100001111110000000000
000000101101000011100000011101011100000110100000000000
000110000000000000100011101011001101001111110000000000
000010101010000001000011000001011101110100010100100000
000001000000000111000000000000101011110100010000000001
.logic_tile 14 15
000000000000001101100110110101101101110100010001000000
000000000000001101000110110000101110110100010000000000
011000000000001111100111111111001111000010000000000000
000000000000100101100110100101011111000000000001000000
000000000001011001000111000111011100010110100000000000
000010001100001111000011101101001010101001000000000000
000000000001000111000011111011011011000110100000000000
000000000000000011000111101111001001001111110000000000
000000000000001011000000001101011100100000010000000000
000000001110000011100000001111111000010100000000000000
000000000000010011100011000001011101111111110100000000
000000000111010001100000000001101000101101010000000010
000000100000000111000111101101011010111111110100000000
000001000000001111000000000001001100111001010000000000
010100001000000101000111010001111010111110110100000010
000000000000000000100111110000111001111110110000000010
.logic_tile 15 15
000000001010000101100000000011001101110100010000000000
000000100000010000100011000000101001110100010000000010
000000000110000111000110011011011100100000000010000000
000000001000010000100111100101101110010110100000000000
000000001000000000000000001111111000100000000000000000
000000000101010000010011000101101100010110100000100000
000100000000011011100000001111101110100000010001000000
000000000000001011100000001001001000010100000000000000
000000001110001001000110100111011100100000010000000010
000000000000000011000011001111101001010100000000000000
000100100000000001000000001111111100100000010000100000
000001000010000011100010011001011011010100000000000000
000000000000001011100110100000000000000000000000000000
000000000100000011000010000000000000000000000000000000
000001000000000001000000010111101110100000010000000010
000010100001010000000011001011001000010100000000000000
.logic_tile 16 15
000110000000100000000111100001101011111111100000000000
000110100000000111000110010000011001111111100000000001
011000001100001001000110000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
010000000001000000010000010000000000000000000000000000
010010100000000000000011110000000000000000000000000000
000010001111000000000110000000001100110000000000000111
000000001010000000000010110000001001110000000001000000
010011000000001000000000000111111100100000000001000000
110001000000000111000000000000001000100000000000000001
000000000000000101110010000000011001000000110000000000
000000000110000000000100000000001001000000110000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000001100000000000001101111001101001010100000000
000000100001111001000000001011101011111111100010000000
.logic_tile 17 15
000000000001000001000011100001111010111101110000000000
000000000000001001000010010000111110111101110000000001
011000001000100001000111010011011101000000010010000000
000000000001000011000111101001011100000000000000000000
010010100001000001000011111001111101000000000000000000
010000000000001111100010000001111010000110100000000000
000000000001110011100111101001001011010111100000000010
000000000001000101010110010001001110101001010000000000
010000000000001101000111000011011110000001000000000001
110000000001010111110100001101101100000000000000000100
000100000000101001100110000000011101000000110000000000
000000000001000101000010000000001010000000110000000000
000010100000000001000000000001001011010010100000000000
000000100000000000000000000000001001010010100000000000
010000000000001000000000000101101010111111110110000100
000000001111010101000000001101111100111001011000000000
.logic_tile 18 15
000100000000000001000000010000011101000000110000000000
000000000100000000100011110000001010000000110000000000
011001000000000001000000000011111011010010100000000000
000010000000000001000011110000011011010010100000100000
010000000000000000000111000001101101000001000000000000
010000000000000000010010001111001100010110100010000000
010000000000001111100110010011011001010100100000000000
110000000010000011000111010000011010010100100000000100
010001000000000001100000000101011101101000010000000000
110010100000001011000000000000111011101000010000000000
000010000000001001000111100001101011111111100000100000
000001000000010001000011110000011110111111100000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000001010101000000000000000000000000000000100000000
000000000000001101000000000001000000000010000000000000
.logic_tile 19 15
000010000000000111100010000011111001000000000000000000
000001001010000000100111001111101000000010000000000110
011000000000001111100010000000001100111100110001000000
000000001100001011000000000000001000111100110000000000
010000000000000000000010000011001101001001010000000000
010000000000000000000010010000011010001001010000000010
000000000000000111100000001001111111101001010000000000
000000001010000000000010111001011011010100100000000000
000000000110001011000111010111001010010110110000100000
000000000001010011100010000000011110010110110000000000
000000000000001000000010100011001010101000010000000000
000000000000011101000010000000111101101000010000000000
010101000001000011010111001111111101000000000010000000
110100100000101111000000001011111000010100100000000000
110000000011010000000010110000001010000011000100000001
010000000000100000000011110000011001000011000001000000
.logic_tile 20 15
001010100000010001000000000001011010010110100000000000
000001000000100111000011100101011000000001000000000000
011000100000000000000010010011111100100000000000000000
000000000000000000000110000000011101100000000000000000
010000000000001001100110110000011000110000000000000000
110000000000000001000010000000011101110000000000000000
000000000000000101000110010000001000000000110010100001
000001000000000000000010010000011111000000110000000010
000000000001010111000011110000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000001000000000000000000000101001101010110110100000100
000010100000000000000010010000001001010110110010000000
000000000010000000000000000101111010101101010100000100
000000000000000000000000001101011100111111110001000000
.logic_tile 21 15
000000000000000111100111100111111011111101010000000000
000000000000001101100000001011011100111001110000000000
011001001010000011110000010011011001010001110000000000
000000100000001101100010000000101010010001110000000010
000000000000000111000000000001111100000010000000000000
000000000000000000000000000000001010000010000001000000
000000000001010001000000000011011001010110100000000000
000000100010100111010010011011011110100000000000000000
000000000000011001100010000001011110010110000010000001
000000000000000001000011110000111000010110000000000000
000010001110001001000000001101101110111101010000000000
000000000110101011100000000111001100111001110001000000
000000000000001111000010000111001001111000100000000000
000000000000000111000100000000011000111000100000000000
000000000000000000010000010111011001111110110100100000
000100000000001001000011100001111110101001010000000000
.logic_tile 22 15
000001000001100001000010100001111000010100000000000010
000000001111110001000110110001101110000110000000000000
011000000000000011100011100011011101110110110000000000
000000000001011001100100000101011101110000000000000000
000100000000000001100111110101011010101001000000000000
000100000000000111000010000101001100010110100000000000
000001000000010001100000000101011111101001000000000000
000100100000101111000000001101111110010110100000000000
000000001010001000000000010001101110010100000000000000
000000001110000111000010100001111001010000100010000000
000000000000000101100010001111011000000000010000000000
000000000000000000000011110011101001010110100000000000
000010100000001011000011110001101111010100000000000001
000001000000000011000011010001101110000110000000000000
000000000000100101100111100101101100111110110100100100
000010100000000101100000000000011000111110110000000000
.logic_tile 23 15
000010000010101111000111010101101111000010100000000000
000001000001000011100111011001111000010000100000000000
000000000001100000000011111011101100010110100000000100
000000000001011101000011110101001010000111010000000000
000000000001010111100010101001011100001001000000000000
000000000000100111000100001001011011000010100000000000
000000000000001000000000010011101011010100000000000000
000000001010001011000011010001001001010000100000000010
000010001010101101100011000001011000110100010000000000
000000000001010001000000000000011000110100010000000000
000000000000001000000011100001101000101001000000000000
000000000000100011000100000011011001010110100000000000
000000000110000000000000001001001100101000000001000000
000000000000000001000010001001011011000110000000000000
001000000000000000000011000000011110000011000000000001
000101000000000000000000000000011110000011000010000000
.logic_tile 24 15
000010100000011111000010010001011111110100010000000001
000001000000101101100111010000111000110100010000000000
011000000001001111110011110111001100101000010000000000
000000000000100101000111110101101111010110000000000000
000000100000001001000010010101101001010110100000000000
000000000001011111100011001101011000000000010000000000
000000000100010000000000000011101111001011100100000000
000000000000000001000011110011101011001111000001000000
000000000000000001000011011001111000001011100100000000
000000000000010111000110000011101000001111000001000000
000001000001101111000000010011001001011111110100100000
000010000110101111000010110000111100011111110000000000
000000100000000011000111000011001010010110110100100000
000001000000000000100011110000111010010110110000000000
000000100000000000000000000011111000001011100110000000
000101000000000000000011000011111000001111000000000000
.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 26 15
001000000001010000000011010011111110110110100000000000
000000000000100000000011001111011010110000110000000000
011000000100000001110000000111001011101000010000000000
000000001010000001000000000101111100010110000001000000
000000000000001001100110010000000000000000000000000000
000000001110000001100111100000000000000000000000000000
010000000110100000000000010000000000000000000000000000
110000001011011001000011100000000000000000000000000000
000010100000000000000000010101011110110110100000000000
000001000000000111000011000011111010110000110001000000
000000000001010111000000000111011111000010000000000000
000000000000000000000000001111011011000000000000000000
000010101010000001000111010000011001000000110110000010
000001000000000000100110110000001000000000110000000000
000100100001110000000011111011001000111111110100000010
000001000001010000000110100101111001111101110000000000
.logic_tile 27 15
000000000000001011000011100111101101000111010000000000
000000001110000001100011100000001001000111010000000000
011011000000000000000110010011111001000010000000000000
000010101100001001000011001001011011000000000000000000
010001000000001001100000010011101001001001000000000000
010000101110000011000010000001011101000010100000000000
000000000010000011100111000011001100000001000000000000
000000001010000000100010001111101010000000000000000000
000010100001001111000011000001011111000010000000000000
000000001100001111100010111111011111000000000000000000
000000000000000101100111010101101011100001010000100000
000000000010101111100011111101001001000110000000000000
000000000000000000000011000000001101000011000000000000
000000001110000000000011000000011000000011000010100010
010001000000100011100110000101111111000000010100000000
000010100001000011000011100000101101000000010000000000
.logic_tile 28 15
000000000100000000000111000000011010000011110000000000
000000000000000000000110110000010000000011110000000000
000000000100000011000110000111001011001011100000000010
000000000010001001000011100000111001001011100000000000
000000000000000001100111010000001000000011110000000000
000000000000000000100110000000010000000011110000000010
000000000000000000000110100111011000001011100000000010
000010000000000000000111100000111100001011100000000000
000010100000000101100000000011111000001011100000000000
000000000000000000000000000000001010001011100000000000
000000001100000001000000000111011010001011100000000000
000010100000000000100000000000111110001011100000000000
000000000001001000000010010011101111001011100000000000
000000000000000101000111110000011000001011100010000000
000000100001010000000000000000001000001100110000000000
000000000000010000000000000000011011110011000000000000
.logic_tile 29 15
000000100000000000000000000000001001001100111000000000
000001101010000000000000000000001100110011000000010000
000000000101010000000000000000001000001100111000000000
000010000000000000000000000000001010110011000000000000
000001000000001000000000000000001001001100111000000000
000000000010000101000000000000001010110011000000000100
000000001110000001000000000000001001001100111000100000
000000000000000000100000000000001100110011000000000000
000001000000001111000000000000001001001100111000000100
000000000000000101000000000000001101110011000000000000
000001000110001011100000010000001000001100111000000000
000011000000000101000011010000001110110011000000000100
000010100000000000000000000000001000001100111000000000
000000000000001011000000000000001100110011000000000000
000000000001010000000000000000001000001100111000000100
000000000000000000000000000000001100110011000000000000
.logic_tile 30 15
000000000000000000000010000000011010000011110000000000
000000001100000000000011000000010000000011110000000000
011000000000000011100110010011101111001011100000000000
000000000000000000000010100000011000001011100001000000
010000000000000000000111100011111011001011100001000000
110000000000000000000100000000011001001011100000000000
000000000000000000000000000000011110000011110010000000
000000000000000000000010110000000000000011110000000000
000000000000001000000000000000001110000011110000000000
000000000000000111000000000000010000000011110000000000
000000000000000001000000000000001100111100110100000001
000000000000001001100000000000001001111100110000000001
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000101100000000000001001111100110110000000
100000000000000000000000000000011001111100110000000000
.logic_tile 31 15
000000000001010000000110010011111011000010000000000000
000000000000100000000010001101011100000000000000000100
011000000000000001100110010011001101000010000000000000
000000000000000000000010000011101111000000000000000100
110010100000000000000011100000011100111100110101000000
110000000000000000000000000000011001111100110000000000
000010100000000000000000000000011110111100110100000100
000000000000000000000010010000011001111100110000000000
000010000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000010000000001101100111010000001011111100110100100000
000001000001010101000110100000011000111100110000000000
000000000000000000000011100000001101111100110110000000
000000000000000000000100000000001001111100110000000100
010000000000010000000110110000011101111100110100000100
100000000000100000000010100000011001111100110000100000
.logic_tile 32 15
000000000000000000000000011000000000000000000100000000
000000000000000000000010001001000000000010000000000000
011000100000000000000110011000000000000000000100000000
000001001010000000000010001001000000000010000000000000
110000000000001001100000000000000000000000000100000000
100000000000000001000000000101000000000010000000000000
000010000001000001100000000000000000000000000111000000
000000000000101101000000000101000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000100001110000000000001000000000000000000100000000
000000000001010000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000001001000000000001000000000000000000100000000
100000000000100001000000000111000000000010000000000100
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000010001011011001101001000100000000
000000000000000000000100000001001101111111011000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 16
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001110000000000000000000
011010000000000000000000000101001000001100111100000100
000001001010000101000000000000101010110011000000000000
110001001100001000000010100111001001001100111100000000
000000000000001011000000000000101000110011000000000001
000000000000001000000000000000001000001100110100100000
000000000000001011000000000000001101110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001010000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000010000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000100000000001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000011101001101110000000000000000
000000000001000000000010100101101111001111110000000000
000000000000000001100000000111101001111000010000000000
000000000000010000000000000011111000110000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
.logic_tile 5 16
000001000010000011100010101001001000111111110000000000
000000100000000000000110010001011001101011010000100000
011000000001000111000011100111001101101001000000000000
000000000100000001000000000000101000101001000000000000
010100000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
010000000001010001000000001011111101000110100000000000
110000000000100000100000001011011100001111110000000000
001000001100000000000000000000001000000000110000000010
000000000000001111000000000000011001000000110000000000
000000000000000001100010001000000000000000000100000000
000000000000000001000110000001000000000010001000000001
000000001100000000000110001000000000000000000100000010
000000000000000000000000000101000000000010001010000010
010001100000000000000000001000000000000000000100000010
000011100000000000000000001001000000000010001000100000
.logic_tile 6 16
001000000001001101000110100000001111000000110000000001
000000100000001011100111100000011011000000110000000000
011000000000001111000000010001001111000000000000000000
000000000000000111000011010001011011000110100000000000
010000000101000000000010011101101000000000000000000000
010000000000000000000110000101011110000110100000000000
000000000000001011000110011101011001001111110000000000
000000000000000001000011010001111110001001010000000100
000100000001011111100000011011101100100000010000000000
000100000010000111100011101011101101010100000000000000
000001000000001000000111010011011000101001000000000000
000011000000001011000011110000001011101001000000000010
000000000000000001000010000000011111110000000101000100
000000000000000000100111010000011100110000000000000000
010110000000001000000000010000011010110000000110000000
000000000000001011000010000000011111110000000000000000
.logic_tile 7 16
000000000010100000000000010011101010101001000000000000
000010000000010000000011100000001010101001000000000001
011000000000000000000010000001001100110100010100000100
000010100000001001000100000000111111110100010000000000
110100000000000101100000011000000000000000000100000010
110110000000001011000011100001000000000010000000000001
000000000000000000000011100001011011110100010110000000
000000000000001001000000000000111001110100010000000001
000001000000000000000000010000000000000000000000000000
000010000000001001000011110000000000000000000000000000
000010100000000111100000010001011111110100010110000000
000000000000000000100011010000111110110100010000000000
000000000000000000000010000101001110110100010100000000
000000000000001111000110010000101100110100010010000001
000110000000000000000011100001011101111000100100000000
000001000000100111000000000000111010111000100001000000
.ramt_tile 8 16
000000011010010000000111101000000000000000
000000010000000000000100001101000000000000
011000010000000111100000010000000000000000
000000010000000011000011111001000000000000
010000000110000000000011110000000000000000
110010000000000000000111001111000000000000
000110000000010000000011100000000000000000
000101000000100000000000001011000000000000
000000000000000000000111001001100000000001
000000100110000000000100001011000000000000
000010001110100001000010001000000001000000
000000000000010000100010011011001111000000
000011001110000001000111001000000000000000
000010000000000000000000001001001110000000
010000000110000000000000010000000001000000
010000000000100000000011001101001100000000
.logic_tile 9 16
000000000000000001000010010000000000000000000000000000
000000000000001111000111000000000000000000000000000000
000000100001011011100111000101111001000001000000000000
000100000110000001100011110000101111000001000000000000
000000000000010001000000010011111000101001000001000000
000000001000101011100011100000111110101001000000000000
000100000000010000000110001101001000100000010000000000
000000001010000000000010100011011010010100000000000000
000000000000000000000111000001001011100000010000000000
000000000000000000000111111011011001010100000000000000
000000000000000111000111000011111111001111110000100000
000000000010001111100100001001011000001001010000000000
000000001000000111110010010001001100100000010000100000
000000000000000000100011001011011000010100000000000000
000000000000000000000010000111011111000110100000000000
000000000000010000000011001111111011001111110000000000
.logic_tile 10 16
000000000000001000000111001111001011000110100001000000
000010000000001011000011100101001000001111110000000000
011000000001101000000110100000000000000000000100000000
000000000001110001000100001111000000000010001000000100
011000000110000000000111000000000000000000000100000000
010000000000010111000100001111000000000010001000100001
000001000000000111000000001000000000000000000110000000
000000000000000000100000001001000000000010001000000000
000001001100100000000000000000000000000000000100000001
000010000001010000000000000001000000000010001000000100
000010100000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010001010000000
000000000000000000000011010000000000000000000100100100
000000000000001001000011101101000000000010001000000000
010000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
.logic_tile 11 16
000001000010000011100110011011011111111111000000000000
000000000110000101000011110001101110101001000000000000
000000000000000111100110000101111111000010000000000000
000000000000001001000000000101111101000000000000000000
000000000110100001100000010001111110000000010000000100
000000000000011111000010110000001110000000010000000000
000000000010010001000010111111111101000010000000000000
000000000001100000100011001111001011000000000000000000
000010100010001000010111100001101110010110000000000000
000000000000000011000000000000111100010110000000000000
000000000000001101000011100000011100000000110000000010
000000000100001111000111100000011010000000110000000000
000000000000000111000000000011101000100000000000000000
000000001101010000000011010001011010000000000000000000
000010101000101101010110000101101000100000010000000000
000001100001001011100111000001011011010100000000000000
.logic_tile 12 16
000010000000010000000000010101111110000000010000000000
000111100011110000000011010000111001000000010000000010
011000000000001101000110011101001010000110100000000000
000000000010000111000010101101101111001111110000000000
110011000010000011000111101011001101000010000000000000
110010000000000000000000000001011100000000000000000000
000100100000010000000110010000011111000000110000100000
000001000011100000000010000000011001000000110000000000
000100000000000011000111000000001110000000110000000000
000010000000000000100100000000001110000000110000100000
000000101000101000000000010000011001110000000000000000
000000000111000011000011110000011000110000000010000000
000100000001011011000010110000011011110000000100000000
000010000000001101100110110000011101110000000000000100
010000000000000000000010010000011011110000000100000100
000000000011000111000011110000011110110000000000000000
.logic_tile 13 16
000000100001100000000110010111101100000000010001000000
000000000000011001000011011001101000010110100000000000
011100000000001111000110101001111110100000010000000000
000110100000000001010110010011111010010100000000000000
000000000000101111100000001101111101000110100000000000
000000000001010111100010101101111100001111110000000000
000000000111000011100111111111001101100000000000000000
000000000000101011000011111001001000010110100000000000
000000100000000001100111111101111100000110100000000000
000001000000001011000010000111111111001111110000000000
000001000001011111000111110001111011111110110100000010
000010000000100011100011110000001010111110110000000001
000010000000000111100011000101001000111110110100000000
000000000000000000000100000000111010111110110000100000
010010000000000111100011110011011100111110110100000000
000001000000000000000111010000111101111110110000000011
.logic_tile 14 16
000010100111000001000111100001111111110100010000000000
000000001100001011000100000000111000110100010000000001
011110101010000001100111101111011010000110100000000000
000000000000101101000100001101001000001111110000000000
000000000000000001100010000001101111110100010000000001
000000000100001111000000000000111011110100010000000000
000010000000000011000010100000001100000000110010000001
000001000110001001000111100000001001000000110000000000
000000000001010111100110100011011000000000000000000000
000010000000111111100111010001101011000010000000000000
000100000000001111000000010011111110100000010000000000
000101000000100001100011000111111010010100000000000000
000000001010001111100110000101111101111111110100000010
000000000000001111000111100101001100101101010000000000
010000100000000000000111000111001100111110110100000001
000000001001000000000111010000111100111110110000000000
.logic_tile 15 16
000000100000000111100110000001011111110100010000000010
000000001010000000000100000000101011110100010000000000
011010000000001111100111010101011000100000000010000000
000000000000000011100011010001111010010110100000000000
000000000000000001000010100001011110110100010000000000
000000000000001101100100000000111111110100010000100000
000100000000000001100010100011111001110100010000000001
000100100000000011000111100000101100110100010000000000
000000000000001000000110000001011001110100010001000000
000001000000001111000100000000111010110100010000000000
000000000000000101000000000000001011111111000100000010
000000000000000000100010000000001010111111000000000000
000000000000000000000111110111011001100000000100000100
000010000000000000000111000000101111100000000000000010
010011000010011001010111100111101101111111110100000000
000011100000000111100110001011001011101101010000000001
.logic_tile 16 16
000001000001001001100111010000000000000000000000000000
000000100000000011000111100000000000000000000000000000
000000001010000000000010000000001000000000110000000100
000001000100000000010111000000011101000000110000000000
001010000000000000000000000000011010110000000000000000
000001000000000000000000000000011100110000000000000100
001000000000000011100000010000000000000000000000000000
000000000011010000100010000000000000000000000000000000
000000100000000001000110100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000010001011110000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000001000000000000000000001011001000001000000000000
000000000000000000000000000000111001000001000000000000
000000000000100000000000000001011010010100100000000000
000000000000000000000000000001001100000000000000000010
.logic_tile 17 16
000000000001001101100110011001111101000001000000000000
000000001010000011100011100101011001010110100000000000
011000000010001011100010000001011110010100100000000000
000010100000000001100010110000001100010100100000000000
010000100001000001000000000101111101010110100000000000
010000001001000000000000000011101100100000000000000000
000000000111001101000000000000001011110000000000000000
000010100000101001100010100000001010110000000001000000
000010100000001101000010110001001101010110100000000000
000001000000000001000010000111111010000000010000000000
000001001010000101000010101011001110000000000000000000
000000100001000011000000001001111111000110100000000000
010100000001000001100010111111111101000000010000000000
110000000001100000010011000001011010010110100000000010
000000000100001101000000000000000000000000000100000010
000000100110001001000000000001000000000010000000000000
.logic_tile 18 16
000010101000001011100110111001011111011111100000000000
000001000000000001000111010111011000001001010000000000
011000000001010011100111000001011101110110100000000000
000000100000100101100010011001001000101001010000000000
010000000000000011100011100001111011010111100000000000
110010101110000101000000000101111110111111110001000000
000000000000001101100010101101111100000000010000000000
000000000001011001000110010011011100000000000000000000
000000000001010001110011100101111111000010000000000000
000000000000101111000010101111011011101001010000000000
000100000000001001100010011001001101101001000000000000
000100000000000111000010000111111101010110100000000000
000000000000000000000111001101101101111000100000000000
000000000000000000000000001001011110010110100000000000
010000000000001111100110000111101100101001010100000100
000010100001010001100010111001101010110100010000100000
.logic_tile 19 16
000000000000001011000010110000011001110000000000000000
000000001110000001100110000000001011110000000000000000
011000000000000111000010111101101000101001010000000000
000000000000001101100011010101011110010100100000100000
000000000000101000000010100001001010010100100000000000
000000000100000001000110010000011110010100100000000000
000001000000000001100110001101011000101111110000000000
000000000000000001000010100011111010010110100000000000
000000000000000000000110010011101001010110100000000000
000000000000000000000010100001011001010001110000000000
000000000000101111100000000111111101111000110000000000
000000000000010001100011111111011001100000010000000000
000000000000011101000000011111111011011110100111000010
000000001010000101000011000011011000111111110000000000
000000000000001101100000000011011001010110110100100010
000000000000000011000000001011101010101001010000000000
.logic_tile 20 16
000000000000001001100111000000011010000000110000000000
000000000000000001000010010000001111000000110000000000
011100100000000001100110001011111110000000000000000000
000001000001000011000000001001011001010110000000000000
001000000001001001000110010001101110010111100000000000
000000000100000001000011111001011010101001010000000000
000000000000001011100000001101011100100000000000000000
000000000000010001100000000011011100000000000000000000
000001000001000001000000000000001011110000000000000000
000000000000100000100000000000011101110000000000000100
000000000000000001000000010000011001000000110000100000
000000000000011101100011010000001111000000110000000000
000000000000000000000010001011111110101001010100100000
000000000000000000000110010101001000010110110001000000
000000000001010000000110010101011100101001010100100000
000010000001001101000111010001101010010111100000000110
.logic_tile 21 16
000000100000001000000010110000001101000000110000000000
000000000000001011000110000000001010000000110000000000
011001000110000000000010100011101111111000100000000000
000000000000000000000100000000111001111000100001000000
010000001110001000000111110111111010001011100000000000
110000000000000001000110000000111000001011100000000000
000110000000000001100000000011101000111000100000000000
000000000000000000000011100000011001111000100000000000
000000000000000001000110001011001010111110110000000000
000000000000000111000000001011101100010100100000000000
000000001010001111000000000000001110000000110000000000
000010000001011111000010010000001111000000110000000000
000011000001010001000110001101001111111110110000100000
000010100000100111000010000011101010010100100000000000
000000001110000000000000001000000000000000000101000010
000000000000000000000010000011000000000010000000000000
.logic_tile 22 16
001000100100000000000000000111001101111000100000000100
000001000000000000000000000000011000111000100000000000
000000000001001000000011010111111001010001110000000100
000000100110000001000110000000001010010001110000000000
001000000001000101000000000111001101101110000000000000
000000000000100011100010110000011001101110000000000010
000000000001110000000011000111111000111000100000000100
000000001111011101000110010000011011111000100000000000
000000001100000011000011100011001101111000100000000000
000000000000001011000100000000011011111000100000000000
000100000001010000000000000011101011111101010000000000
000100001011100000000010000111101010111001110000100000
000000000010000101000000000011011000010001110000000000
000000000000001001100000000000011110010001110000000000
000001000000010001000000000111101101001001000000000100
000000000010100000110000000101001011000010100000000000
.logic_tile 23 16
000000100000001001100011100111101101001011100000000000
000000000000001011000010110000011111001011100000000000
000000000000001011100110000001101101110100010000000000
000000000000000111100000000000001001110100010000000000
000000000000000000000010001001111101000110000000000000
000000000000000000000000001011001100101011110000000000
000000000000001101000000010101011010110100010000000000
000000000000000111110010000000101000110100010000000010
000000000000001101100010010000001100000000110000000010
000000000000000001000111010000001000000000110000000000
000000000000001101100000000101001001110100010000000011
000000000000001011100011100000111011110100010010000000
000000000000000101100000000101111000110100010000000010
000000001100000000000000000000011110110100010000000000
000000000000001111100111000111101100001011100000000000
000000000000000111100100000000011001001011100000000000
.logic_tile 24 16
000000101000000101100010110101011001111111110000000000
000001000000000111000110101001011110111001010000000100
011000000010000001000111100101011010001011100001000000
000010101110010011100111110000011111001011100000000000
011010100000000111000110001011011001001001000000100000
100001000000000011100011000001101100000010100000000000
000000000000001111000010000001111011110100010000000000
000010000000000001000100000000101100110100010000000000
000000000000000111100111111001001010101000010000000001
000010100000000001100011101001011101111101110000000010
000000100001100101000000000111001011110100010000100000
000000001110101001100000000000111010110100010010000000
000000000000000000000111100111001000101011110000000010
000000000000000001000010001111011011101111010000000000
000001000010010001000000000001001100000000010100000000
000010000001010000000000000000001100000000010010000000
.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000110100000000000000000000000000000000000
000010001000010000000000000000000000000000
000001000000100000000000000000000000000000
000100000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101100000000000000000000000000000
000001000000110000000000000000000000000000
.logic_tile 26 16
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011001000000100000000010101001011011111101010000000000
000110000100000111010100000011101011111001110000000010
010000000001010000000000010000011001000011000001000000
100000000000100000010010000000011101000011000000000010
000000000000000111000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000001011000011000000100110
000000000000000000000000000000011100000011000000000000
000100100000100001000000010000011000110000000100000000
000100001000000001000011100000001111110000000000000100
000000000000000000000000000001011111000000010110100000
000000000000000000000010010000001110000000010000000000
000000000000000001000000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
.logic_tile 27 16
000000000000000111100010001111001001001011100100000000
000000000000000000100110011101111100001111000001000000
011000000000001001100010001111001100001011100101000000
000000000000001001100111101001001011001111000000000000
000000000000000000000000001111001101110100010110000000
000000000000000000000010011101101111110000110000000000
000000000000000111000010001111001000001011100100000000
000000000000000000000100001001011000001111000001000000
000010000000000011100011000000000000000000000000000000
000000000100001011100100000000000000000000000000000000
000000000000000000000000001111011001001011100101000000
000000000000000001000010111001011000001111000000000000
000000000000000001000000001111001101001011100101000000
000000000000000000100010011101111000001111000000000000
000000000000000000000110100011111011111101110100000000
000000000000000000000011010000101111111101110000000001
.logic_tile 28 16
000000000000000001000000000101111110001011100000000000
000000000000000000100010000000111001001011100000000000
011000000000000001100110000001111010001011100000000000
000000000000000011000010010000101010001011100000100000
110000000000000011000000010000011000000011110000000000
110000000000000001100011110000010000000011110000000010
000010000000000001100000000001111000001011100000000000
000001000000000000000010010000101000001011100000000100
000000000000000000000000000000011110000011110000000000
000000001100000000000000000000010000000011110000000010
000000000010010000000000010000001011111100110110000000
000000000000100000000010000000001000111100110000000000
000000000001000000000010000000001011111100110100000000
000000001100000000000100000000011101111100110000000000
010000000000000001000000010000011111111100110100000000
100000000000000000000010000000001001111100110000000000
.logic_tile 29 16
000000000000000000000010100000001000001100111000000000
000000000000000000010110010000001001110011000000010100
000001000000000000000010000000001001001100111000000010
000010100000000000000100000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000001010000000000000000000001111110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000000000000000000001001001100111000000100
000000000000000000000010010000001110110011000000000000
000010100000000111000000000000001001001100111000000100
000000000000000000000000000000001001110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000011000000011011001000010111110000000000
000000000000000000000011001111100000010100000010000000
.logic_tile 30 16
000000000000000000000010010101011000001011100000000000
000000000000000000000010100000001001001011100001000000
011000000000001001100110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000001001000011010000000000000000000000000000
000000000100000001100011000000011010000011110000000000
000000000000000000000100000000000000000011110000000000
000000000001010000000000000000001011111100110100100000
000000000000100000000000000000011000111100110000000010
000000000000000000000000000000011011111100110100000000
000000000000000000000000000000011000111100110000000000
000000000000000000000010000000001001111100110100000000
000000000000000000000100000000011001111100110000000000
010000000000000000000000000000001011111100110110000000
100000000000000000000000000000001001111100110000000000
.logic_tile 31 16
000000000000000000000000011001111101000010000000000000
000000000000000000000010000001111001000000000000100000
011100000000001001100110010000001011000011000000000000
000000000110000001000010000000011000000011000000000000
110000000000000000000110000000000000000000000100000000
100000000000000000000000001101000000000010000010000000
000000000000001000000110001000000000000000000100000000
000000001010000001000000000001000000000010000000000001
000001100000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000110000000000110100000000000000000000100000000
000000001010000000000000000111000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000101000000001101000000000010000000100000
010010100000000000000000001000000000000000000100100000
100000000000000000000000000101000000000010000000000000
.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000001000000000110010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010010100000000000000000001000000000000000000100100000
100000000000000000000000001101000000000010000000000000
.io_tile 33 16
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
.logic_tile 1 17
000000000000000000000000000000000000000000000100000001
000000000000000000000010001001000000000010000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
000000000000001000000000000011100000000000001000000000
000000000000001111000011010000000000000000000000001000
000000000000000011000000000101000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011000000010101001001111100001010000000
000000000000001011100011110000001111111100000000000000
000000000000000000000011000001001001111100001000000000
000000000000000000000000000000101101111100000000000000
000000000000000000000000000001101001111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000111000011000101101001111100001000000000
000000000000000000000100000000101101111100000000000000
000000000000000000000000000101001001111100001000000000
000000000000000000000000000000101111111100000000000000
000000000000000000000011000001001001111100001000000000
000000000000000000000100000000001101111100000000000000
.logic_tile 3 17
000000000000000000000010011111101001000010000000000000
000000000000001011000010001111111001000000000000000000
000000000000001000000110100111011000000011110001000000
000000000000000101000011110000000000111100000000000000
000000000000101000000110101011101100000010000000000000
000000000001000001000000000011001000000000000000000000
000000000000000101100000010001011010000011110010000000
000000000000000000000010100000000000111100000000000000
000000001100000111100000000111111000000011110000000000
000000000000000000100000000000010000111100000010000000
000000000000001101100000000000001000110000000000000000
000000000000000101000000000000011010110000000000000000
000000000000000111100000000011111010000011110000000001
000000000000000000100000000000010000111100000000000000
000000000000001000000110110111101010000011110000000000
000000000000000101000010100000110000111100000000000000
.logic_tile 4 17
000001000000000101100110000101101010100000000001000000
000000000000000111000011101101011010000000000000000000
011000000000001111100110110101101110000010000000000000
000000000000000101100010100001101001000000000000000000
000001000000000001100010111001101101000010000000000000
000010100000000111000110001011011001000000000000000000
000100000000000001000110110101111100000011110000000000
000100000000001101100011100000000000111100000000000000
000000000000000111100111100011001111101001110100100000
000000000000000000000010110001011000000000010001000000
000000000000001011100000000001001101101001110100100000
000000000000001111000010000101111100000000010001000000
000000000000100111000110000101101110101001110100100001
000000000001010000100010110001111111000000010000000000
010000000000000001000000000111101101101001110100100000
000000000000000000000000000101011001000000010000000010
.logic_tile 5 17
000000000000001000000011110011001000000000000000000000
000000000000000111000111000101011111010110000010000000
011000000000000111100110001111001010000110100000000000
000000001010000000000000000011011101001111110000000000
000000000000001001100010010001111110000011110000000000
000000001000001111000010000000110000111100000001000000
000000000000000111100000000000011101000011000100000000
000000000110000101000011000000001010000011000000000000
000000000000000011100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001011100111011001011011101001110110100000
000000000000001011000111111011101011000000010000000000
000000000000000111000011101101011001101001110100100000
000000000000000000100100001111001101000000010000100000
010000000010000000000111001001011010101001110110100000
000000001000000000000110011011001011000000010000000000
.logic_tile 6 17
000000000001011001010110011001101110100000010000000000
000000000000100111000010110011111000010100000000000000
000000000000000001000011110011101100001111110000000000
000000000100000011100011000111101100001001010000000000
000000101100000000000111011001011110000000000000000000
000010100000000000000011000101101100000110100000000000
000010000000001001100011101101111000100000010000000000
000000000000001011000011011111111011010100000000000000
000001000010000101000110110101111010000000000000000000
000010100010001001100110001001011100000110100000000100
000000001110010101100011001011101011001111110000000000
000000001001011001000010000001111100001001010000000000
000000000000000000000000010011011100101001000000000000
000000000000000001000011110000111101101001000000000001
000001000000000000000011100111111000000110100010000000
000000000000001101000110010000101000000110100000000000
.logic_tile 7 17
000000000000000000010000001111111000000110100001000000
000000000000001011000000001101011000001111110000000000
011000001000000111010111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
110100000000000111100000000101111000001111110001000000
110100000000000000100000001011111010001001010000000000
000001000000000000000011011111111000100000010010000000
000000001100000000000111010011101100010100000000000000
000000000001010111100011010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000000000101100000000000000000000000000110000001
000000000000000001100000001011000000000010001000000000
000001100010100000000111001000000000000000000100000011
000010000001010000000100000011000000000010001000000000
010100100000011000010010001000000000000000000110000000
000001000010000011000000000001000000000010001000000000
.ramb_tile 8 17
000000000000100011100011110000000000000000
000010010000010000100011011001000000000000
011000100000000000000000010000000000000000
000001000110000000000011010111000000000000
001000000100100000000010001000000000000000
000000100001001001000011001001000000000000
000000000000000000000010001000000000000000
000000000000010000000111101101000000000000
000001000000100000000000011001000000000000
000010100000000000000011111101000000000010
000000001010000000000111000000000000000000
000000000000001001000100001101001001000000
000001000000001000000000000000000000000000
000010000110001111000000001101001101000000
110000000001010000000000001000000000000000
010000000000000000000000001011001010000000
.logic_tile 9 17
000010100001010111110010001001111100001111110000000001
000001000000001011110111010011111001001001010000000000
011000100000010111100011101101011111000110100000000000
000001000000000000100100000001111101000000000000000000
110010000000000001100010100111111100000000000000000000
010000001010000000000010110001101110000110100000000000
000100001000110001000000000011011110000000010001000000
000010100001010000100000000001001111010110100000000000
000000000000001011100000010111001010001001010010000000
000000000001011011100011110000011010001001010000000000
000010001110100011100111100000000000000000000100100000
000001000000011001100100001001000000000010001000000000
000010101011011111000000011000000000000000000100100000
000001000100001011100010000101000000000010001000000000
010100000000000111000010010000000000000000000101000000
000000100010000000000011110011000000000010001000100001
.logic_tile 10 17
000000000110000001000000001101111000000110100000000000
000000000000000000000010100011101001001111110000000001
011100000001010011110000011011111010001111110001000000
000100100000001101000010101011101100001001010000000000
110000000000000000000110010000001011000000110000000000
110000000000000000000011100000011011000000110000100010
001000000000011011100110000000001010110000000110000000
000000000100000001000010010000011111110000000000000000
000000000000000011100000000000011011110000000100100000
000000101100000000100000000000001000110000000000100010
000010100001101000000111000000011110110000000100000100
000000001000011111000110010000001000110000000000000000
000101000000000000000110110000011111110000000101000000
000100101100000000000011010000011001110000000010000001
010010100011010001100000010000011010110000000100000000
000000000000000000000010000000011011110000000000000101
.logic_tile 11 17
000000000000000001000110110000001011000000110000100000
000100000000001011000010000000011011000000110000000000
011010100010001001000110100000001101000000110000000001
000000000000001011000100000000001001000000110000000000
000000000000000001000011101011101110001111110000000000
000010000000000000100011001111011111001001010000000000
000000100100000000000010100000001011111111000001000100
000000000000000101000110110000001000111111000000000010
010100000000001000000110101101111110101001000010000000
110100001101011101010000001111001000010110100000000000
000000000000001111100000000000001010000000110000000010
000000000000001111000000000000011001000000110000100000
000000000000010001000011100011011010111111110110000000
000000000000100000100110011001111110111001010000000001
011000000000000000010010000011111000010110000100000001
000000000000001011000100000000001000010110000011000000
.logic_tile 12 17
000011100000000101000110110001101011101001000010000000
000000100000010001000110000000011010101001000000000000
011000000000001001000011110001001000100000000001000000
000000000000000001100111000001011110010110100000000000
010100000001010011000110101101001101001111110000000000
110000000001101001000010001001101110001001010000000000
000000000000000001000010101101011100100000000000000000
000001001100000111000110110111001001010110100000000000
000010001111011111000011110101101100100000010000000000
000001000000100111100011001011011100010100000000000000
000000000000001111100011011011111011000010000000000000
000000000000001101100111111001111011000000000000000000
000000000000000000000000000101011101100001010010000000
000000000000000001000000000000001000100001010000000000
010000000000000001000110000000011111110000000101000010
000000000000001001100000000000011101110000000000000000
.logic_tile 13 17
000000000000000011000010000101011101000110100000000000
000000000000000001000111100101011001001111110000000000
011010100000001011100011110011101111000110100000000000
000001000000001011110110110001101000001111110000000100
000001000010000111100010010101011100000110100000000000
000010000000000001000010000001011011001111110000000000
000001000000100111010000001011101110000110100000000100
000000000000000000000000001001101001001111110000000000
000001001010000011000000001101011100000110100000000000
000000100000100101100011010101011101001111110000000000
000010100010000000000010011011101110000110100000000000
000001000100000000000111111111101100001111110000000000
000000000000011001000000010101001111111110110100000000
000010101100000111100010100000111000111110110000000100
010100000000000000000000000001001100111110110100000000
000110100110000000000010110000101110111110110000000100
.logic_tile 14 17
000101000000001111100110000101111101000110100000000000
000010000000000001100011110101111011001111110000000000
011010000000001101100011110011111010110100010000000000
000010100000000101000111100000101000110100010000000001
000000000000001111000000000011011010100000000000000000
000000000000000101010000000111101100010110100000000000
000000000000001111000011001111011100100000000000000000
000001000001001101000011110011101110010110100000000000
000001000111011011100110100001101000111110110100000010
000010100000100101000011100000011101111110110000000000
000000100000011001000111000001111110111110110100000000
000000000001001011100111110000001100111110110001000000
000001000001111001000110100001111100111111110110000010
000110000001010101100000000001101001101101010000000000
010100000000000101100000000001101111111111110100000010
000000000001000101000000000101101110101101010000000000
.logic_tile 15 17
000000000000000011000000010011111001000001000001100000
000000001110000000100010000000011001000001000001100001
011001000000000111000011110001001101101001010000000000
000011100000000000000011100011101010000010000000000000
000010000000001001100110010000011001000000110000100000
000001000000000001000010110000001011000000110000000100
000000100000011000000011110001011000010010100001100100
000001001100100001000011100000111110010010100000100100
000000000000100111000000010000011011000000110000000000
000000000001000111000011010000011011000000110000000100
000100000001000101100000000101001100100000000000000000
000000001010100000100000000011111010010110100000000000
000000000001010000000000000001011111010110110100000010
000100000000100111000000000000011110010110110000000000
010010000000000011100000000000001010111111000100000010
000000000000000000100010100000001011111111000000000000
.logic_tile 16 17
000000000000000001000110000000000000000000000000000000
000000000000000111100011000000000000000000000000000000
011110000000001001010011101111011110101001000000000000
000001000000000011000000000001101011000000000000000000
000000000000001000000110100000011101000000110001000000
000000000000001011000110100000011000000000110000000000
000000000000000000000000000001011100000001000000000000
000000000000100000000010000011101101000000000000000001
010010100001010111000011101001111100000000010000000001
110001000000101011000000001111101000010110100000000000
000000000000010001100110001011101100011111100000000000
000010000000000001000010001101101010111101010000000000
000000000000000000000010000000001000111100110000000010
000000000000000000000100000000011011111100110000000000
010000000000000011100010000000000000000000000100000000
000000000100000000100100000001000000000010000000000000
.logic_tile 17 17
000000000000100011100010000101101011000001000000000000
000000000001010000000011110000001011000001000000100000
011000000110001000000011100101101111000001000001000000
000010100000001101010110000000011011000001000000000000
010100000001010000000000000000001101000011000000000000
010000000000001111000000000000011100000011000000000000
000110000000000001100110010000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000001110100000000010010000011001111100110000000000
000000000001010000000110000000011000111100110000100000
010000000000001000000111100111101100000110100000000000
110000000000001111000100000000011001000110100000000000
000001000000000000000110101111011101000000000000000000
000010000010000000010011101001111111000010000000000000
010000000001010101100110000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 18 17
000000000000000000000000010101101011100000010000000001
000000100000001101000010101101101100000110100000000000
000010100000100011100000010001001101100000000000000001
000001000111010000000010100000011111100000000000000000
000000000000000000000010110000011000110000000000000000
000000000000001001010010100000001001110000000000000000
000000001000100011110010110011001111101001000000000000
000010000000010000000110100000111111101001000000000000
000000001100000000000010011011101101000000000000000000
000000000000000000000110001001011110101111110000000000
000000000000101101000000000001011011000000010000000000
000000000000010001000010100000001111000000010000000000
000001000000000000010011011101101011000110100000000010
000010100000000000000110001111111011000000000000000000
000000000010000001000110000000011100000000110000000000
000000000000000000000010100000011111000000110000000000
.logic_tile 19 17
000000000000011000000110100000011111111111000001100100
000000000000001011000111100000011000111111000000000000
011000000000000111000000000001001001000001000000000000
000000000100000001000011000000011100000001000000000100
010000000000001001100010000101101100010111100000000000
110001000000000001000011100000101110010111100000000000
010000001100000001100111000111111000000000010000000000
110000001111000000000010110000011001000000010000000000
000100000000001101000111000000001111000000110000000000
000000000000000111000100000000001001000000110000000010
000000000000001101000000000101101110000110100000000000
000000000110100011000000000000111101000110100000000000
000000000000001101100011000101011110111101110000000000
000001000000000011000000000000111010111101110001000000
110000000000000011000000000101101101010110100100000100
010000000000000000000010010101001000000000011000000010
.logic_tile 20 17
000000000000000011100011101001011001000000000000100000
000000000110000000100111101001011101010110000000000000
011000000000000000000111000000001001000000110000100000
000010100100000000000010100000011010000000110000000000
010011100000000000000000000000000000000000000000000000
000001000010000111000000000000000000000000000000000000
000000000000000000000111000000011010000011000001100000
000001000000000101000000000000011010000011000000000101
001100000000000111100000000001011001010010100000000000
000000000000001111000000000000111101010010100001000000
000000100001000000000000000011111011010010100000100010
000000000110001001000011100000011111010010100000000000
000000000000000000000000000000001100000011000000000000
000000000000000000000000000000001100000011000000000000
010000000000000000000000000000000000000000000101000000
000000000000000000010011100011000000000010000000000000
.logic_tile 21 17
000001000000000111110010000111011111001011100000000000
000010001110000000100010000000111010001011100000000000
000000000000001001000110010011101010111000100001000000
000000000110000011100011010000011010111000100000000000
000000101100001000000110010111011101001011100000000000
000000000000000001000010000000111011001011100000000000
000000000010000111000111100011011001001011100000000000
000000000000000000000000000000101000001011100000000000
000000000000001000000000010001011101000001000001000000
000000001100000001000011110000001001000001000000100000
000000000000010111010010000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
000000000000000000000000010001011000111000100000000100
000000100000100000000011110000111001111000100000100000
000000001010000000000000010011101100111000100000000000
000000000000000000000011010000001011111000100000000000
.logic_tile 22 17
000000001110000001000010010001001100000111010000100000
000000000000001001100110100000101010000111010000000000
000000101101101011000010000011101101110100010000000000
000001000000110011000100000000101001110100010000000000
000000000000000101000010110111111101111000100000000000
000000001110001001100110000000111011111000100000000000
000000101000000111100010011001111010101000000000000000
000000000101000000000111011101001010010000100000000000
000010101000001001100110000111111001111000100000000000
000010000000001011000000000000101111111000100000000000
000000000000001000000110010001001010001011100000000000
000010100000001011000010110000011011001011100000100000
000000000001010000000110100001001100010110000000000100
000010100000000000000100000001011111111111100000000000
000000000110001000000110010011101001111000100000000000
000000000000001101000010110000011110111000100000000000
.logic_tile 23 17
001000000000000111000011010111111011110100010000000000
000000000000000101000111110000101100110100010000100010
011000000000001101100010000001101101110100010000000100
000000000000001111100100000000011010110100010001000000
000000000000100000000110010001111010110100010000000000
000000000001010000000011110000111000110100010001000000
000000000000001001010111110001011010001011100000000000
000000000001010001100110000000111000001011100000000000
000000000000000000000000000001111000110100010000000000
000000000000000000000010010000101011110100010000000000
000000000000001000000000000101101011110100010000000000
000000000000000111000000000000011011110100010000000000
000000000000000000000000000101001111001011100000000000
000000000000000000000011010000111111001011100000000000
010000000101000000000010000000000000000000000100000000
000000000000100000010010011001000000000010000000000010
.logic_tile 24 17
000000000000101111000110001001001011101001110000000000
000000000001011111000011110011111000000000010001000000
011000000000000111100000010111111111001011100001000000
000000000001011101000011100000101100001011100000000000
001000000100100000000111110011101101100000010000000000
000000000000001001000010000001111101010100000000000000
000000000100001011100011100111011010110100010000000000
000000000000000111100100000000001111110100010000000000
000000000000000011100010010111101110110100010000000001
000000000000101111000010110000111001110100010000000000
000000000000001001000011110011011000001011100100000000
000000000010001011000111000101111000001111000000000001
000010000000000111100000000011011011001011100110000000
000000000000000000000010110011001011001111000000000000
000010100001010001000011100011001011001011100100000000
000001000000010000100111110101111000001111000000000001
.ramb_tile 25 17
000000000001011111100010000000000000000000
000010110100001111100000000001000000000000
011000000000010011000000000000000000000000
000000000001110000100000001101000000000000
000000000000010111010000010000000000000000
000000000000100000000011000101000000000000
000010000000100000000000001000000000000000
000001001001010000000010010011000000000000
000000000000000000000000000101100000000000
000000000000000000000011101111100000100000
000000000000000001000000001000000000000000
000000000101000001000000000001001000000000
000011000000000000000111001000000000000000
000001100010000000000000000011001101000000
110100000001100011100000001000000000000000
110000001100101001100000000111001001000000
.logic_tile 26 17
000000000000001111000011000011011010110100010000000000
000000000000100011000011100000011010110100010001000000
011101000000000001000111010101101110001011100001000000
000110001000001001000011000000111000001011100000000000
010000000000000001100110000001101101100000010000000100
010000000000001011000000001101111010010100000000000000
000000000000000111100111000000011000000000110000000000
000000000000001001010011000000011100000000110000100000
010010001000010011100111000001111110111110110010000000
110001001100100011000111100111001100111111110000000000
000000000000001000000000000011111000100000000100000000
000000000110001111000000000000001010100000000000100001
000011100000000011100011100000001000110000000100000001
000011100000000000100100000000011101110000000000000000
011100001110001000000000000001011101000000010100000000
000000001011000011000000000000001010000000010000000000
.logic_tile 27 17
000100000100000000000111100000001010000000110001000000
000000000000000111000010010000011001000000110000000000
011000101110001001000010000000000000000000000000000000
010000100000001111000100000000000000000000000000000000
000010100000001000000000010000011000110000000100000000
000011100001111001000010000000001001110000000000000000
000001000001000000000010000101101110001011100110000000
000000100000100000000100001111111010001111000000000000
010000100000001000000000001001101000001011100100100000
110000001100001101000000000001111000001111000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000010010000000110000000000000000000000000000000
000011100000000000000000000101101101001011100110000000
000001000000000000000000001111101100001111000000000000
.logic_tile 28 17
000000000000000000010000000011111010001011100000000000
000000000000000000000010000000011001001011100000000100
011010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000010000000011010000011110000000000
110000001010000000000100000000010000000011110000000010
000001000001000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000001101111100110100000000
000100000000000000000000000000001001111100110000000000
010000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
.logic_tile 29 17
000000000000000000000010110001101100001011100000000001
000001000000000000000011000000001001001011100000000000
000000000001101011110000000101011011001011100000000000
000000000000011011100010110000111011001011100010000000
000000000000000000000011100000001010000011110000000000
000000000000000000000011010000010000000011110000000010
000001000001110000000010100000011000000011110000000000
000010100011010000000110100000010000000011110000000000
000000000001000111100000000001101011001011100010000000
000000000000000000100000000000011000001011100000000000
000000000001010000000000000000011010000011110000000000
000000000000100000000000000000010000000011110000000000
000000000000000000000000000000001100000011110000000010
000000000000000000000000000000000000000011110000000000
000010100000000000000000000101011000001011100000000000
000000000001000000000000000000111001001011100000000010
.logic_tile 30 17
000000000000000000000000000000011000000000110001000000
000000000000000000000000000000011010000000110000000000
011000000000000001000010000000000000000000000000000000
000100000001000001000000000000000000000000000000000000
110000000000000101000011100000000000000000000000000000
100000000110000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000010000000110100000001101000000110000000000
000000001000100000000100000000001000000000110000000001
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101011011101000100000001
000000000000000000000000000000011101011101000000000000
.logic_tile 31 17
000001000000001000000000011011111111000010000000000000
000010100000001011000011010011111001000000000000000000
011000000000001011100110000001001110000001000000000000
000000000000000001000010010000111101000001000000000000
110000000000001101000000000001101101100000000000000000
010000000000000001000010100001001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100111010101001010000001000000000000
000000000000000101000111000101011100000000000000000000
000000000000000001100110110000011101111100110100100000
000000000000001001000010100000001100111100110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000010000011101111100110100100000
100000000000000000000010100000011001111100110000000000
.logic_tile 32 17
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
011000000000010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000011000000000000000000100000000
100000000000000000010010001101000000000010000000000100
000000000000000000000010111000000000000000000100000000
000000000000000000000111011101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000001000000000000000000000000000000000100000000
100000000000100000000000001101000000000010000001000000
.io_tile 33 17
000000000000000000
000000000000000000
000000110000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000101111100000011110001000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000000000000000000000000000101101001111100001000100000
000000000000000000000000000000101100111100000000010000
000000100000000111000000000101101001111100001000000000
000000000000000000100000000000001110111100000000000010
000000000110000000000011110101001001111100001000000000
000000000000000000000111110000101100111100000000000000
000100000000001011000110110011001001111100001000000000
000100000000001111000111110000101110111100000000000000
000001000000000000000000010001101001111100001000100000
000010100000000000000011110000001100111100000000000000
000000000000000000000000000101101001111100001000000000
000000000000001011000000000000101110111100000000000000
000000001100000000000000000101101001111100001000000000
000000000010000000000000000000001100111100000000000000
000000000000000000000000000101001001111100001000000000
000000000000001011000000000000101110111100000010000000
.logic_tile 3 18
000000000000001000000111011011111100000010000000000000
000000000000000001000011110001011001000000000000000000
000000000000000101000110010011111000000011110001000000
000000000000001111100010100000110000111100000000000000
000000000000000000000110110001111001100000000010000001
000000000000000011000010100001101010000000000000000001
000000000000000101000111110001101010000011110010000000
000000000000000000000111100000010000111100000000000000
000000000000000111100000000011001000000011110000000000
000000000000000000100000000000010000111100000010000000
000000000110000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011101010000011110000000000
000000000000000000000000000000010000111100000000000000
000000000000000000000000001011111010000010000000000000
000000000000000000000000001101111010000000000000000000
.logic_tile 4 18
000000000010001111000011010011011110000011110000000000
000000000000001011100110100000110000111100000000000000
011000000110001111000000000101111100000011110000000000
000000001100000101100010010000110000111100000000000010
000000000001011000000110110111111010000011110000000000
000000000000100001000010100000000000111100000010000000
000000000000000011000110010101011001000010000000000000
000000000000001011000010101111101011000000000000000000
000000000001000001100110100101001001000010000000000000
000010100000001101000000000011011010000000000000000000
000000001100010000000000000111001001101001110100000000
000000001100000000000011110001011011000000010001000000
000000000000000001000000010001101011101001110100000000
000000000000000000000010000001011010000000010001000000
010000001110001000000000010001101000101001110100000000
000000000001010101000011100001111100000000010001000000
.logic_tile 5 18
000000000000000000000011100011001111001111110001000000
000000000001010000000000000011011011001001010000000000
011000000001010000000111011011011100101001110110000000
000000000000001011000111100101101001000000010000000000
000000000000001111100000001011111111101001110101000010
000000000000000101100000001001001000000000010000000000
000000000000011011000110101101111100101001110100000100
000000000000100111100010010101001010000000010001000000
001000000100000111100000011111111110101001110100000000
000000000000001011000011101001101010000000010001000000
000000000000001111100000011111011100101001110100100000
000010000000001111100011110101101110000000010001000000
000000000110001111000011101101111111101001110110000000
000000100000000111000010011001101101000000010000000000
010000000000001000000000001111011101101001110100000000
000000000000001111000011110101001001000000010000000010
.logic_tile 6 18
000100001110000001000011000000000000000000000000000000
000100000000000101000100000000000000000000000000000000
011000000001001111100000000011011011100000010000000000
000000000000001111000010010001101000010100000000000000
010010100000000001100111001111111101001111110000000000
110000000000000000000000001001011000001001010010000000
000000000000000111000110000001011101000110100001000000
000000001000000000000000001011011111000000000000000000
000001000000001011100011010111111111001111110000000000
000000001010001101000111100111011011001001010000000000
000000000000000000000010010011001010101001000000000000
000000000001000000000010000000001100101001000000000010
000000000000000111100000001000000000000000000100000000
000000001110000000000000001001000000000010001010000000
010000100000001000000000010000000000000000000100000010
000001000000001111000011011001000000000010001000000000
.logic_tile 7 18
000000001110000001100111110000000000000000000000000000
000000000000001111000111010000000000000000000000000000
011000000001001001000111000111101000100000010000000000
000000000100001111100110011111111011010100000000000000
000010100000001111000110010000000000000000000000000000
000001000000001111000011110000000000000000000000000000
000000000000001001100110110111111001100000010000000000
000000000000000001000111101111111011010100000000000000
000001000110100011100000000001101001000000010000000000
000010100001010000100000000001011010010110100000000000
000001000000001000000011100101001111000000000000000000
000110100100000011000100000101111001000110100000000000
000000100000000000000111111001011100000000000001000000
000000000000000000000110110001011010000110100000000000
011100000010000000000111101011111010111111100100000000
000100100000000000000100000101011100101001010001000000
.ramt_tile 8 18
000000010000000000000111001000000000000000
000000010000000000000100001111000000000000
011010010000010000000000001000000000000000
000001010000101001000000001111000000000000
110010000000000000000111000000000000000000
110000000000000000000000001101000000000000
000000000000000000000000010000000000000000
000010101110010000000011001001000000000000
000010000000000000000011101011000000000000
000010100110000000010011111011100000010000
000000000000000001000010001000000001000000
000000000110001001000110001011001011000000
000000000001000000000111010000000001000000
000000001001100000000011001011001100000000
010000001000000000000111000000000001000000
010000001110000000010110011111001100000000
.logic_tile 9 18
000000000000000001000000000011101101000000000010000000
000000000000000000110010011101001000010110000000000000
011010100000000011000111000000011111110000000010000000
000100100000000111100110010000001001110000000000000100
010000000110100111100110010011011101001111110000000000
010000000000000000100011010011011111001001010000000000
000000000000000000000111000111101110000110100000000000
000000000100010000000100001101011000001111110000000000
000001000000000111100000001011001111001111110000000000
000000100000000111000000000011001001001001010001000000
000000000000000011000010000101101111001001010001000000
000000000000001011000100000000101000001001010000000000
000101001010000111100010000000000000000000000110000010
000110101100001001100100000101000000000010000000000000
000010100000000001000111101000000000000000000100000000
000000000000001001100100000111000000000010000000000010
.logic_tile 10 18
000100000000001001000011001111001010100000010000000000
000100001100000001000000000101101110010100000000000000
011000000000100011100110000011111110101001000010000000
000001000001010000100000000000111001101001000000000000
110000000110001000000011010001011000000000000000000001
010000000000001111010110111101011111000110100000000000
000001000000000001000111100001011010000110100010000000
000010000000000000100100000011011110000000000000000000
000010100000000011000000001000000000000000000110000010
000000001010000000100011100111000000000010001000000000
000000001000100000000000010000000000000000000100000000
000000000000000000000011101101000000000010001010000000
000000000000000111100011110000000000000000000000000000
000000000000000001000011100000000000000000000000000000
010010100000000111100011001000000000000000000100000000
000010000000000000100000000001000000000010001000000010
.logic_tile 11 18
000001000000001000000010000011111000100000010000000000
000010000000001101000011100111111000010100000000000000
011000100000001001100111000101101100100001010000000000
000011101000000001000000000000001010100001010000000000
010000000000001000000010101101101000000110100000000000
110010000000000001000000000001011111001111110010000000
000000000000000001010110010000001001000000110000000000
000000000000001001100010000000011000000000110000000010
000010000000001111100010100000011111110000000100000000
000000000000001111000111000000001110110000000000100000
000000000000000000000111100000001100110000000110000010
000000000000001101000100000000011101110000000000000000
000001000110000101000011100000011011110000000100000000
000010000000000000000100000000011100110000000000000100
010001000000001001000000000000011010110000000100000000
000000000000000001000000000000011100110000000000100000
.logic_tile 12 18
000000000000001101100000000000001111000000110000000100
000000000000001111000000000000011101000000110000000000
011000000000010001100110110000001111000000110000000100
000000000110010000000011100000001000000000110000000000
110000100000000000000000000001011001000110100000000000
110000000000000000000000000000011100000110100000000000
000000001000000001100110010000011001000000110000000100
000000000000000000000011100000011101000000110000000000
000000001010000111100000010000011100110000000000100000
000000000000000000100011100000001000110000000000000000
000000000000001011000110010000011010110000000100000000
000000001110000011100010000000001100110000000000100000
000010100000000111100110010000011110110000000100000000
000000000000000000100111100000011101110000000000000000
010010100011000000000000010000011011110000000100000001
000000100000000000000010000000011011110000000000000000
.logic_tile 13 18
000001000000000001000110000101101111110100010000000000
000010101110001001100011000000001011110100010001000000
011001000000000000000000000000000000000000000000000000
000010000000001011000011110000000000000000000000000000
000000000011010000000000011011101011000110100000000000
000000000000101001000010100101001000001111110000000000
001001000000000101100010101011001110001111110000000000
000000000000000111000110011101011000001001010000000000
000000000001010000000000011011101011000110100000000000
000000100000101111000011101111001001001111110000000100
000000000000000001000010010001001101000000000000000000
000000000000000000100110101001011101000110100000000010
000010100000011111100010010111011110111110110100000000
000000000000011111000110000000101001111110110001100000
011000000000000000000111000011101110110110100100000100
000000000000000101000000001101101010111111110000000000
.logic_tile 14 18
000000000000000001000011110001001011101001010000000000
000000000010000011000110011011011000000010000000000000
000100000000001000000000000001011001101001010000000000
000010100000001001000010110101111010000010000000000010
000000000000000011000111010111001000010100100000000000
000000000011011001100010000101111000111110110000000000
000000000000101000000000000101001111110100010000000000
000000001000001001000000000000101111110100010000100000
000000000000001000000000000000000000000000000000000000
000000000000010111000010010000000000000000000000000000
000010101000000101000000000101001101110100010000000000
000100000000000000100000000000101100110100010001000000
000000000100000101100010100001011011010110100000000000
000000000000000000100011101011001111111111010000000000
000000000000000000000110100001001111101001010000000010
000000000000000000000010110101111010000010000000000000
.logic_tile 15 18
000000100000001000000011001101011111101001010000000000
000000000000001111000000000011101000000010000000000010
000100000000000001110111100000000000000000000000000000
000100000000000101000011110000000000000000000000000000
000000000000000000000011000101111110110100010000000000
000000000010000000000010100000111000110100010000000100
000000000000111000000000000000000000000000000000000000
000000000000101011000011010000000000000000000000000000
000010100000000101100111110011011000001001010000000000
000010000000001111000111110000001110001001010000100000
000000000000001000000011100111111001100000010000000000
000000001000100011000000001001011001010100000000000000
000000000000000111000000000101111010110100010000000001
000000000000000000000000000000101101110100010000000000
000010000000001111000000000011001011101011010000000000
000000000000000101100010001011011101000001000000000000
.logic_tile 16 18
000000100000001101100010110011001101111111000000000000
000000000000000001100111111101011100101001000000000000
011000101101000001000111010111011100001111110000000000
000001000001100011100111101111001000001001010000000000
110010000001000000000011100101111110100001010000000001
110001000000000000000010010000101100100001010000000000
000000001100010011000000001001011111000000010010000000
000010100100000011100010110001001010010110100000000000
000000001000000111000011101011111101010100100000000000
000000000000001011100000000101011000111110110000000000
000000000000100111000011001111011001111111000000000000
000100000011001101000000001001011110101001000000100000
000100000000000111000011010001011110100001010000000000
000000000000000000100011010000101001100001010000000000
011000000001010101100000000000000000000000000110100001
000010101010101101000000001101000000000010000000000000
.logic_tile 17 18
000000000000001001100110000000001111000000110000000000
000000000000100001000010100000011110000000110000000000
011000000001010011100000011011011010101001010000000000
000000000000101111100011000111101110010000000000000000
000000000010100101000110000000011100000000110000000000
000000000000000000100000000000001011000000110000000000
000000000001101111000000000000011001000000110000000000
000000000001010001100010000000001111000000110000000000
000000100000000001100000010000011011000011000000000000
000001001000000000100010000000011100000011000000000000
000000100000000111000000000101011000010110000000000000
000001000000001001000000000111011001111111000000000000
000001000000000111000000000001011000010010100000000000
000010100001000101010010100001001110000000000000000001
000101100001011111100110110001011111101001010100000000
000110000000000101100011010011111010111111100001000100
.logic_tile 18 18
000000100000000000000000010000011000000011000000000010
000111000000100000000010000000001001000011000000000000
000100001101110001100000000000000000000000000000000000
000111100001110000000000000000000000000000000000000000
000000000000001000000000000011011010010100100000000000
000000000110000001000000001111001110000000000000000000
000001000110001001100000000011111010110000000000000000
000010100000001111000000000101001111110110100000000001
000000000001010111100000000000001100000000110010100010
000000100000000000010000000000001111000000110001000000
000100001010001000000000010111001110000000010000000000
000000000000001011000010100000011100000000010000000000
000000000000000001000111110111011110100000000000000011
000000001100000000100010010000111001100000000000000010
000000000000000000000000010000011101110000000000000000
000000001100000000000010100000011000110000000000100000
.logic_tile 19 18
000010100000000000000111100000000000000000000000000000
000001001000000000000100000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100001100000101100000000000001111110000000010000000
000000000000000000000010010000001111110000000000000000
000000000000000101100000000001101001101000010000000000
000000000000000000010000000000011101101000010000000000
010000000000000000010000011000000000000000000100000000
000000000000000000000010100011000000000010000000100000
.logic_tile 20 18
000000000000101000000000000000001101110000000000000000
000000000001010001000000000000001011110000000000000000
011000000001000011100000011101101110000000010000000000
000000000111110001100010001101101010000000000000000000
000000100000001000000110000000011011111111000000000000
000001000000000011000000000000001000111111000000000000
010000000001111000000111001101101111000001000000000000
110000000111100001000010100101101011000000000000000000
000000000000000101100000000000001011110000000000000000
000000000000000000000000000000001001110000000000000000
000000000000001001100000001001101011111101110100000000
000000000000001001000000000111011100101000010001000000
000000000000000101100000001001111010010000000101000000
000000000000000000000000000011001000101001010000000110
000001000000101000010000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 21 18
000000000000001000000000010011111011100000010000000000
000000000000000101000010101101101010010100000000000000
011000001110000000000000010000011000000011000000000000
000000001000000000000011100000011111000011000000000000
010000000001101101000010000011001010101001110000100000
010000000001100001100000001011001010000000010000000000
000000000000000011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000110100101000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000010100000110000000100000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000001000000000010110001000000000010000000000010
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 18
000000100101010000000000010001111100010010100000000100
000000100000000111000011100000001100010010100000000000
000000000000000001100110000111101100110100010000000000
010000000000001111010000000000001010110100010000000000
000000100000000111100000000000000000000000000000000000
000001000000001101100000000000000000000000000000000000
000000000010000111000000000111111010111000100000000001
000000000000001111000000000000001010111000100000000000
000000000000000111000010001011001100100000010000000000
000000000000001101000011110001011000010100000000000000
000000000001111101100000001111001011100000010000000000
000000000100110001100000000101001110010100000000000000
000000000000000111000000001001111100010010100000000010
000000000000000011000000000011101001000000000000000000
000000001110000101100000000111001101100000010000000000
000000000001000001100010010111011111010100000000000000
.logic_tile 23 18
000000000000000001100110000111001111110100010000000000
000000000000001001100000000000101000110100010000000000
000110001110001001000110100001001100110100010000100000
000100000000100001110110010000001001110100010000000000
000001000000000111000000000111011011110100010000000000
000000001110000000000000000000101010110100010000000000
000000000000001001100000000111111010110100010000000001
000000000000000001010000000000001000110100010000000000
000000000000011001000010000001111110001011100000000000
000000000000000001000100000000011010001011100000000000
000000000000000000000000000001111100001011100000000000
000000000000000000000011110000111100001011100000000000
000000000000000101100000000011011000110100010000000010
000000000110000101000010000000111100110100010000100000
000000001100000001000000000001001111110100010000000010
000000000000000000000010010000001001110100010000000000
.logic_tile 24 18
000000000000000101000110000101001010110100010000100000
000000000000011101110011100000101000110100010000000000
011000000000000001100000010001001011110100010000000000
000000000000000000000010000000111011110100010001000000
110000000000101000000110000111011000110100010000000000
100000000000011111000011100000001100110100010000000010
000011100000000000000000010011101111001011100000000000
000010000000000000000010000000101100001011100000000000
000000000100001001000000000001101000111111010000000000
000010000000000001100011101111011001101001000000000000
000000000000000111100010010001011000110100010000000000
000010100000000000100111000000111000110100010000000000
000100001100001001000111000111101100001011100000000000
000100000000001011100100000000101101001011100000000000
010000000000100000000000011000000000000000000100000000
100000000000000000000011001011000000000010000000100000
.ramt_tile 25 18
000000010000000111100010001000000000000000
000000010000000000100000001011000000000000
011000010000100111000111110000000000000000
000000011100000000000011011011000000000000
110000000000100001000000000000000000000000
010000000000010000000000000011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000100000000011101001100000100000
000000001100010011000010011001000000000000
000001000000001001000011101000000000000000
000000100000100111000010011011001000000000
000000000000000000000000000000000001000000
000000001110000000000000000101001111000000
110000001010000000000111000000000001000000
010000000000100000000000001001001100000000
.logic_tile 26 18
000010000000000000000000000000000000000000000000000000
000001000100000000000011000000000000000000000000000000
011010000000001001000011100000011001110000000001000000
000000000001010001000010000000011000110000000000000000
010000000000000000000000000111111001110100010001000000
010000000000000000000000000000111000110100010000000000
000100000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011101111001011100000000000
000000000000000001000000000000111111001011100001000000
010000000010000111000011100000000000000000000000000000
110000000000000000100011110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000000000000011110011101101111001010101000010
000011000001010000000111000000101100111001010001000000
.logic_tile 27 18
000000001110000111100010011101101101001011100101000000
000000000000000000100011110101111101001111000000000000
011000000001011000000111010000000000000000000000000000
000100000000001011000110110000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000100000000000000000011001101111000001011100100100000
000000001010000000000011000101111001001111000000000000
000000000001010000000111000001101100001011100110000000
000000000000000000000110001101111001001111000000000000
000000000000000000010000001101111101001011100100100000
000001000000000000000000000101111000001111000000000000
000000000001000011000000000001111110001011100100000000
000000000000100000000000001101101000001111000010000000
.logic_tile 28 18
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000001010000011110000000000
000000100000000000000000000000010000000011110000000010
110000000000000000000110000101001001001011100000000100
110000000000000000000011000000111010001011100000000000
000000101100000001000000000000001110111100110100000000
000000000000000000000000000000001001111100110000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000001000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 18
000000100000001000000111000001111110001011100000000000
000001000000001011000100000000001000001011100000000100
011000001100001011000110010101111100001011100000000001
000000000000001101010010000000011001001011100000000000
110000000000000000000000000000011110000011110000100000
010000000000000001000011100000010000000011110000000000
000000100000000011000000000000011110000011110000000000
000001001110100000000000000000010000000011110000000010
000000000000000000000000000000011110000011110000000000
000001000000000000000011100000000000000011110000000010
000110100000000000010000010101111110001011100000000000
000001000000100000000010100000011011001011100010000000
000000000000000000000000000000001011111100110100000000
000000000000000000000000000000001001111100110000000000
010100100000001000010110110000011001111100110100000000
100001000000000101000010100000001001111100110000000000
.logic_tile 30 18
000000100000000000000110011011101010000010000000000000
000000000001010000000010010011011011000000000000000000
011000000000001001100110010011001000100000000000000000
000000000000000001000010000101111001000000000000000000
110000000000001000000111111111101110000010000000000000
110000000000000001000010111111111110000000000000000000
001000000100000111000000000101101100000001000000000000
000000000000000000000000000000001110000001000000000000
000000000000001000000110110000011101111100110100000000
000000000000000101000010000000001000111100110000000000
000010000011011101100000000000011111111100110100000000
000011000000100101000000000000001000111100110000100000
000000000000000101100010010000001101111100110100000000
000000000000001111000010100000011001111100110000000000
010000000000000101000110110000011111111100110100000000
100000000000000000000010100000011001111100110000000000
.logic_tile 31 18
000000000000000000000000011000000000000000000101000000
000000001100000000000010000101000000000010000000000000
011000000000000001100000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
110000000000001001100000000000000000000000000100000010
100001000000000001000000000101000000000010000000000000
001000000000001101000110011000000000000000000110000000
000000000000000001100010000001000000000010000000000000
000000000000010000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
010001000000000000000000000000000000000000000100000000
100010100000000000000000000101000000000010000000000000
.logic_tile 32 18
000000000000001000000110110000000000000000000000000000
000000000000000011000011010000000000000000000000000000
011001000000000011100000010000000000000000000000000000
000010100000000000100011000000000000000000000000000000
110000000000000000000000010000011000000011110000000100
100000000000000000000011010000000000000011110000000000
000100000000000000000000000001001001000010000000000000
000000000000000000000000000111011000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000011000000011110000000010
000000000000100000000000000000010000000011110000000000
000000000000000000000000000000001010000011110000000010
000000000000000011000000000000010000000011110000000000
010000000000000000000000000000000000000000000101000000
100000000000000000000000001001000000000010000010000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 19
000100000000000011000000000001101000111100001000000000
000000100000000000100000000000101111111100000000010000
000000000000000000000011100101101000111100001010000000
000010100000000000000100000000001101111100000000000000
000000000000000111100011100011101000111100001000000000
000000000000000000000100000000001111111100000000000000
000000000000000111000111110101001000111100001000000000
000000000000000000100111000000101101111100000000000000
000000100000000000000011000001001000111100001000100000
000000000000000000000100000000001111111100000000000000
000000000000000011100000000101101000111100001000100000
000000000000000000100000000000101101111100000000000000
000000000000000000000011000101101000111100001000000000
000000000000000000000100000000101111111100000010000000
000000000000000000000000000101001000111100001001000000
000000000000000000000000000000001101111100000000000000
.logic_tile 3 19
000100000000001111100110100001001010000011110000000000
000100000000001111100010110000000000111100000001000000
000000000000001111100010110000000000000000000000000000
000000000000000111010111100000000000000000000000000000
000000000000001011000000010101101000000011110001000000
000000000000000101000010100000010000111100000000000000
000000000000000111100110010011001010000011110001000000
000000000000000001100010000000000000111100000000000000
000000000000001000000000000111001010000011110010000000
000000000000001101000000000000110000111100000000000000
001000000000000000000000001001011011100000000000000000
000000000000000000000000001001111011000000000000000000
000000000000001000000000001111011000000010000000000000
000000000000001101000010011001101000000000000000000000
000000000000000000000000000001111011000010000000000000
000000000000000000000011110111001111000000000000000000
.logic_tile 4 19
000000000000000101000110110001011111000010000000000000
000000000000000001100010100011101011000000000000000000
000000000000000000000000000111111000000011110000000000
000000000000001011000000000000100000111100000000000000
000110000000001000000110000000000000000000000000000000
000001000010000001000000000000000000000000000000000000
000000000000001101000110000001011111000010000000000000
000000000000000101100011010011101010000000000000000000
000000000000100001100000010011111010000011110000000000
000000000001001101000011110000010000111100000000000000
000000000000001101100000000001001100000011110000000000
000000000000000111000000000000010000111100000000000010
000000000000000111000000001001001010100000000000000000
000000000000000000100000000101001011000000000010000000
000000000000001001100110100111011100000011110001000000
000000000000000001000000000000000000111100000000000000
.logic_tile 5 19
000000000001010101100010001011001010000000000000000001
000000000110100111000111011011111101000110100000000000
011000000000000000000000001001011010101001110100000100
000000000000001001000011001101001110000000010001000000
000000000000000011000111011011011100101001110100000000
000000000000011011000110001101011010000000010001000000
000000000000001111110111011001111010101001110110000000
000000000000000101100111011101001010000000010001000000
000010100000010111100111001001011100101001110100000010
000001000000000111000011111101111011000000010001000100
000000000000000000000010011001111011101001110100000100
000010101110000000000110101101101010000000010010000000
000001000000000000000000001111111100101001110101000000
000000100000000001010000001101011001000000010001000000
010000001000001000000000001011011010101001110100100000
000000000000001101010000001101001000000000010000000000
.logic_tile 6 19
000000000000001001100010000001001011000000000001000000
000000000000000011000111101101101111000110100000000000
011000000000000111100111011011001010000000000000000000
000000000000000001100011100101001011000110100000000000
110000000000001101100111000001111000101001000001000000
010000000000101111100010000000011000101001000000000000
010000001110010111100010000101111000101001000000000001
110000000000000101100000000000011000101001000000000000
000000000000001111000111011011011110100000010000000000
000000000110001111000011110011001001010100000001000000
000000000010000111100010010001111010110110100001000100
000000000000000001000111110000001101110110100001000110
000000001110000000000000001011101101001111110000000000
000100000000000000000000001101111101001001010000000000
010000000000000000000111101000000000000000000100000000
000000000110000111010000000011000000000010001001000000
.logic_tile 7 19
000000000000010000000010010011101101100000010000000000
000000001100101111010010000111101100010100000000000000
000000000000101111000111011101011011000110100000000000
000010000000110111100110001111111000001111110000000000
000000000000000001100111101101111000000110100000000000
000000000010000000000000001011011000001111110000000000
000010100000001001100111000001001101000001000001000000
000000000100000011000100000000101100000001000000000000
000100001011011111100011100000000000000000000000000000
000100000000100001000000000000000000000000000000000000
001000000000001011000010010101011110101001000000000000
000000000000000111000111100000011001101001000000000000
000000001000000101100000010011101111100000010000000000
000000000000000000100011010111111000010100000000000000
000001000000000000000111010101111000000001000000000001
000010100000000000000111110000011101000001000000000000
.ramb_tile 8 19
000001000000100001000000000000000000000000
000000110001000000100000001011000000000000
011000000000000000000111000000000000000000
000000000010000000000100000001000000000000
000001000000100001000010001000000000000000
000000100001000001100100001011000000000000
000000000001000000000010000000000000000000
000000000110100000000010011111000000000000
000000000000000000000011111011100000000000
000001000001000000000011001101000000010000
000000000000000001000000011000000000000000
000000000000000001100011011101001101000000
000001000000000000000000000000000000000000
000000100000000000000011101101001010000000
110100000000010000000000001000000000000000
010000000000100000000000001001001010000000
.logic_tile 9 19
000010001101011000000111000011011010000110100000000000
000000000000101111000111011011111000001111110000000000
011000001000001111100111000001101101010110000000000000
000000000000000001100111100000001001010110000000000000
000010000000001101000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
001010101110001101100111100001001100000000010000000000
000000000000001111100110011101101001010110100000000010
000000000000011000000111111111111011100000010000000000
000000000000100011000011100101001011010100000000000000
000000000001100000000110110111011000101001000000000000
000000001010110000000110001101011010010110100000000010
000000000000100001100000000011111001101011010100100000
000000000001000000000000000101101101000001000000000010
010000100001010000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 10 19
000001001110000111000010001011111111001111110000000000
000010100010000000010011000001011010001001010000100000
011000000110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000001000000000000000000100100000
010000000000000000000000000011000000000010001000000000
000000100001100101000000011000000000000000000100000000
000000000000010000000011111101000000000010001000000010
000000000000010000000000001000000000000000000100000000
000000000000100000010000000111000000000010001001000000
000000000001010001000000000000000000000000000100000000
000100000000101001100000001001000000000010001000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010101100000010000000000000000000100000000
000000000000000000100011000001000000000010001000100001
.logic_tile 11 19
000000000100000000000010000111101001100000010000000000
000000001110000000000011010111111001010100000000000000
011000000000010000000000010000000000000000000000000000
000010000000000111000011110000000000000000000000000000
010000000001011000000000010000000000000000000000000000
010000000000100001000010100000000000000000000000000000
000000000000000000000000000111111000001111110000000000
000000000000000000000000001111001011001001010000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000010110000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000001010101100000000011101010101001000001000000
000000100111100000000011100000001101101001000000000000
000000000000000011000000001000000000000000000100000010
000000000000011001000010010111000000000010000011000001
.logic_tile 12 19
000100000000000001000111100101011001000000010001000000
000000000001000000100010001111001010010110100000000000
000000000000001001100111010101011000000001000001100000
000000000000001111000111110001011011000000000000000000
000000000000000101000111111101111000000000000000000000
000100000000000001100111110001111001010100100000000010
000000000001001111100010010000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000010000000100001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000011111010100000010000000000
000000000000001011000000000011011001010100000000000000
000010100000000001100011000111111010100000010000000000
000001000000000000000000000111001011010100000000000000
000100000110001000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
.logic_tile 13 19
000000001100000111000010010101101101101001000000000010
000000000000000111000110000000101011101001000000000000
011000000000001011000011101111001100100000010000000000
000000000000001111000100000001001101010100000000000000
000000000000000000000110110001011011100000000000000000
000000000000010011000111010001101000010110100000000000
000000000000000011100011000000000000000000000000000000
000000000000011001100111110000000000000000000000000000
000001000000000001100011110000000000000000000000000000
000010100000000111000110110000000000000000000000000000
000000000000000000000000000011001000111110110100000010
000000000000000000000000000000111010111110110000000000
000000000000000001000110100101011000111110110100000000
000000000000000000100000000000111011111110110001000000
010000000000010000000000000101101110111110110100000000
000000000000100000000000000000011000111110110000100000
.logic_tile 14 19
000010000000000111100010010000000000000000000000000000
000001001100000001000010000000000000000000000000000000
000000000000000111000010001001101001000000010010000000
000000000111001001000111110111111000010110100000000000
000000001100000000000000011101001100010111110000000000
000000101010000000000010110001111000101111010000000000
000000000000011111000111101011111110100000000000000000
000000000000001011000010010111101001010110100000000000
000000000000001000000111010001111100101001010000000000
000000000000001111000111100111101100000010000000000000
000100000000001001100000000011111011010110000000000000
000100000110000011000010000001001011111111100000000000
000010000000000001000000001101111000010110000000000000
000001000000000000000000001101001101111111100000000000
000000001000000001010000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
.logic_tile 15 19
000000000000101011000111011101101010001111110000000000
000000000001000011000010000011101010001001010000100000
011000000000000001100011000000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000100110001011000000000001101000010000000000000000
000000001000001111000011100001011010101001010000000000
000011100000001101100000010111001100010110000000000000
000010000000011011100010000001101011111111100000000000
000100000000000000000000000101111111010111100010100000
000100000000000111000000000000101010010111100010000000
000001001001001000000000000000011001000011000000000000
000010000000101011000000000000011011000011000000000000
000000000000000000000010100000001110111100110000000000
000000000110000111000000000000001010111100110000000000
010000100000011000010000001001101001111110110100000010
000001000000000011000000001001011010101001010000000000
.logic_tile 16 19
000000100011011001000010100111101001010111110000000000
000001000000100001000110001101111110101111010000000000
000000000000001001100000000111001001011111100000000000
000000001110100111000011101011111110111101010000000000
000000000000001111100010010000011010000000110000000000
000000000000001111100110000000001010000000110000000000
000000000000001000000110000101101101010010100000000000
000000000000000111000000000000101000010010100000000000
000000101100000001100010001101001100000000010000000000
000001000000000111000100001111001100010110100000100000
000100001010000001000000000111011001010111110000000000
000000001010000000100000001011111100101111010000000000
000001000000000000000010000101001110010010100000000000
000000000000000111000100000000101000010010100000000000
000001001111010101000010000000011000000000110000000000
000000000001011001000010010000001000000000110000000000
.logic_tile 17 19
000010000000000111000110000101001011101110000000000100
000001000000100000000000000000011011101110000000000000
011100000000001000000000000000001100000011000000000010
000100000000001011000010110000011000000011000001000000
010001000000001000000110100111001101110100010000000100
110010100000001111000110110000101001110100010000000000
000000000000000111000110000011111000110100010000000000
000000000000000001100010010000111100110100010000000000
000000000000100101000000010101001001010001110000000010
000000001110010000100011010000011000010001110000000000
000000000000000000000000011101101100111110110000000010
000000000000000000000011000101011000010100100000000000
000000100000000000000010110000000000000000000100000000
000000000000000000000110111111000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000001000000000000001101000000000010000000000000
.logic_tile 18 19
000000000000000111100000000000011010110000000000000000
000010100100000000100011000000001001110000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001100001001000110010001011010111110110000000000
000000100000000001000010001001001010101111010001000100
000100000000100000000011000001011000000000010001000010
000100000001001001000100000000111101000000010000000000
000000000000000111100111111101011111111111000000000000
000000000000001011000110001111111011101001000001000000
000000000000000000000110001011001100010110000000000000
000010100000000000000000001001011100111111000010000000
000001000000000000000110100011101010101001010000000000
000000100000000000000100001111101011010100100000000100
000001000110100000010111100000001010110011000001000000
000000100000010000000011000000001000110011000000000000
.logic_tile 19 19
000000000000000000000110000000011001000000110000000010
000000000000000000000000000000011001000000110000000000
000000000000001011000010100000011011000000110001000001
000000100000001111000010000000011111000000110000000000
000000000000001011100000000000001001000000110000000000
000000000000000001000000000000011101000000110010000000
000000000000000000000010101101011101000000000000000000
000000100000000000000000001011001000011111000000000000
000000000001010101100000000000001101000011000000000010
000110000000100000000010010000001111000011000001000000
010000100100001000000010001101011101000000000000000000
110011000000100011000110101011001000110010110000000001
000000000000000000000000000000001010110000000000000000
000000000000000000000000000000001101110000000000000000
000000000000000000010010100111111001000010000000000000
000000001110000011000010100000101110000010000000000000
.logic_tile 20 19
000000001000001001000010100101101100001001010001000101
000000000000000101000100000000001101001001010000000010
011000000000000000000110110111101010000000010000000001
000000000000000000000010100000101000000000010010000000
010000000001011111100010010111001000010110110000000000
110000000000000101000010000001111111101001010000000000
000000001110001011100110100000001101000000110000000000
000010101000000001000000000000001110000000110000000000
000000000000001001100000001001011000101001010000000000
000000000000001011000010011001111111000000100000000000
000010100001011000000110001011101010000000010000000001
000001000000101011000000001011001000000000000000000000
000000000000000000000110010000001010111100110000000000
000000000000000000000011010000011010111100110001000000
010010000000000000000110000000011010000000110100000000
110001000001011111000000000000011010000000110000000000
.logic_tile 21 19
000000000000000001000110100011111011111000100000000000
000000000000000000000100000000101001111000100000000000
011000000000001001100110010101011001111111010000000000
000000000000000001000010000001111101101001000000000000
000010100000000000000110000000001101111100110010000000
000001000000001001000010010000001010111100110000000000
000000000100101001100110100111011000110100010010000000
000000000001000001000000000000001001110100010000000000
000000000000000011000000000101011101001011100000000000
000000000001000000100000000000101101001011100000000000
000000000000001111000010000000011011110000000000000000
000000000000001011000011100000011001110000000000000000
000000000000000001000000000101001011001011100000000000
000000000000000000000000000000101110001011100000000000
110000000000000001000000001000000000000000000100000000
010000001111000000100000000001000000000010001000000000
.logic_tile 22 19
000100000000010000000110000101011001111000100000000000
000100100000100000000011100000011000111000100000000000
000000000000001000000110010111011101111000100000000000
000000000000001101000010000000001011111000100000000100
000000000000000000000110010111101101000010100010000000
000000000000000111000011010111011001000110000000000000
000000000000000111000110010111011010001011100000000000
000001000000000001000010000000101100001011100000000000
000001000000000111000111100101001010111000100000000000
000010000000000000000011100000011011111000100000100000
000000000110101001000000000111001001001011100000000000
000000000000010101100000000000111010001011100000100000
000001000000000011100111000101001001111000100000000000
000010100000000000000000000000011011111000100000000000
000000000000001000000000000111001101001011100000000000
000000000000000111000000000000111100001011100000000000
.logic_tile 23 19
000010100000101001100000000111001100001011100000000000
000000000001010001000011010000011101001011100000000000
011000000010000101100000000111001100001011100000000000
000000100000000000000000000000101111001011100000000000
010000001100011001100110100000000000000000000000000000
010000000000100001000110000000000000000000000000000000
000000000000101000000010000101101010111000100001000000
000000101110011111000000000000111000111000100000000000
000110000000100000000010010101011000110100010000100000
000001000001011111000110110000101000110100010000000000
000000000000000000000000000101101010111000100000000010
000000000000000000000000000000101010111000100000000000
000001000001110000000010000000000000000000000000000000
000010100001110001000010010000000000000000000000000000
000010000000000000000000001000000000000000000100100000
000001000000000000000000000101000000000010000000000010
.logic_tile 24 19
000000000000000011100010000101001001001011100000000000
000000000000000000100011100000111000001011100000000000
011001000000001001000000000001011100001011100000000000
000010000000001111000000000000111000001011100001000000
000001000110001000000110100000000000000000000000000000
000010100000001111000111100000000000000000000000000000
000001000000000000000111110011111011010010100000000100
000010001010000000000010110000011011010010100000000000
110010101110000000000000000001101010010110000100000011
100100000000000000010000000000001011010110000000000000
000000101010001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 19
000001000000000111100000000000000000000000
000000110000001001100011100001000000000000
011000000000100000010000001000000000000000
000010100001110000000000001111000000000000
000010100000000000000111001000000000000000
000000000000000001000000001111000000000000
000000001010000011100000001000000000000000
000000000000000000100000000011000000000000
000001000000010011100000000011000000000000
000010100000100000100000001101000000100000
000000000001010001000000000000000000000000
000100000000001001100000001111001000000000
000010100000000000000000011000000000000000
000000000000000000000011010011001001000000
011100000000000000000110111000000000000000
110100000001010001000111000111001010000000
.logic_tile 26 19
000010000000001000000000000111011100001011100001000000
000000000000001011000000000000111110001011100000000000
011000000000000011000000000001011011110100010001000000
000000000000000000100000000000011000110100010000000010
110000100000000000000011100111011111001011100001000000
010001000000000000000000000000101100001011100000000000
000100001001100000000011000000000000000000000000000000
000100000000010000000100000000000000000000000000000000
000010000000000000000000010000000000000000000101000000
000101000000000000000011101101000000000010000000000000
000000000000000000000111001000000000000000000101100000
000000000000000111000000001111000000000010000000000100
000000000000000111100000010000000000000000000000000000
000000001100000000010011010000000000000000000000000000
000000000000000000000000010000000000000000000100000100
000000000000000011000011111111000000000010000010000001
.logic_tile 27 19
000000000000010001000000001001001101000010000001000000
000010100000000000100000000101001110000000000000000000
011001000000000011100000011011011110000010000000000100
000010000000001001000011110001101010000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000000000000001111100010010000000000000000000000000000
000000000000000011000000000011011110111101110100000000
000000000000000000100000000000101010111101110000100000
000000001000110000000000010111011101001011100100100000
000000000000010001000011110011101001001111000000000000
000000000000000011100000001101111000001011100100000000
000000000000000000100011111111101110001111000001000000
.logic_tile 28 19
000000000000101000000010000001111001001011100100100000
000000000000001011000111101111101110001111000000000000
011001000000000011100111001101101000001011100110000000
000000000000000000100010010011111111001111000000000000
000000000000000000000000000001101101001011100110000000
000000000100000000010000001111111101001111000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000001000111100011001101111000001011100110000000
000000000110000000000111000011111001001111000000000000
000000000000000000000111100001111100001011100110000000
000000000000000000000111001111111000001111000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000011100110000011111011001011100000000000
000001000000000000000000000000011000001011100000000000
110000000000000000000000000111111101001011100000000000
010000000000000000000000000000001110001011100000000100
000000000010000000000110000000011010000011110000000100
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000011100000011110000000000
000100000000000000000010110000000000000011110000100000
000000000000000001100000000000001111111100110100000000
000001000000000111000011110000011100111100110000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000011000000000000011101111100110100000000
100000000000000111000000000000011001111100110000000000
.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000100000000000001000010000000000000000000000000000000
010000000000000101000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000001101011111110110000000010
110000000000000000000000000000001000111110110000000000
110000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 31 19
000000000001010000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000011100010000001011111100000000000000010
000001000000000000100000000000111010100000000000000000
110000000000000000000111000001101101000010000000000000
100000001110000000010000001101011110000000000000000000
000010100000001000000111000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000000000010010111011111000010000000000000
000000000000000000000010111011111011000000000000000000
000010000000000000000000001000000000000000000100000000
000010001010000000000000001001000000000010000000000001
110000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001010001000110110000000000000000000000000000
000000001000000000100010110000000000000000000000000000
.logic_tile 32 19
000000000000001011100111000000001010000011110000000010
000000000000001011000011100000000000000011110000000000
000000000000000111000000000101011010000001000000000000
000000000100100000100000000000101000000001000000000100
000000000000101000000010100000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000000011100000000000011010000011110000000010
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000100
000000100000000101100000000000011110000011110000000010
000001000000000000100000000000010000000011110000000000
000000000000000000000000000000011000000011110000000010
000000000000000000000000000000000000000011110000000000
000000000000000000000110100001001000000010000000000000
000000000000000000000100000000011001000010000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 20
000000000000000000000110000101100000000000001000000000
000000000000000000000010110000100000000000000000001000
011000000000001001100110010000000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000000000000001000000100101100000000
000000000000000000000010111001001101001000010000000000
000000000000000000000000000000001000000100101100000000
000000000000001101000010111101001001001000010000000000
000000000000000000000000010000001001000100101100000000
000000000000000000000010001001001000001000010000000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000001101001000001000010000000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000001001001001001000010000000000
010000000000000000000000000000001001000100101100000000
000000000000000000000000001101001001001000010000000000
.logic_tile 2 20
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000101100111100000000010000
000000000000001111100000000101001000111100001010000000
000000000000001111000000000000001110111100000000000000
000000000000000011000000000101101000111100001000000000
000000000000000000100011010000101100111100000000000000
000000000000000011000110100001101000111100001000000000
000000000000000000000111000000001110111100000000000000
000000000001000000000111100001101000111100001000000000
000000000000001011000000000000001100111100000010000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000000010000000011001000111100001000000000
000000000000001011000000000000101100111100000010000000
000000000000000000000000000101101000000011110001000000
000000000000000000000000000000100000111100000000000000
.logic_tile 3 20
000001001100000000000111110101001010000011110010000000
000000100000000011000110100000100000111100000000000000
000000000000000101100000000011101010000011110000000000
000000000001010000000011000000110000111100000000000000
001000000000101011000110110101111101000010000000000000
000000000000010101100011100001011001000000000000000000
001000000000000011000000010000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110110101001000000011110001000000
000000000000000000000010100000010000111100000000000010
000000000000000000000000000001011000000011110001000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000011101011011000010000000000000
000000000000000000000010101111001011000000000000000000
.logic_tile 4 20
000001000001000011100111000001101110000011110000000000
000000100000000000100111000000100000111100000000000000
011000000000000011100110010001011001000000000000000000
000000000000000000100010101011111010000010000000000000
000100000000001101100110010000000000000000000000000000
000100000010000001000011100000000000000000000000000000
000000000000001011100011000111101100000011110000000000
000000000000000001100000000000110000111100000000000010
000000000000001011100011110101011110000011110000100000
000000000000001011000111110000100000111100000000000000
000000000000000000000000000101001010000010000000000000
000000000000000000000000000101011001000000000000000000
000000001110001000000000000001011000101001110100000000
000000000000000111000000000011001010000000010001000100
011000000000001000000110100101111010101001110101000000
000000000001000111000000000011101010000000010000000000
.logic_tile 5 20
000000000000000001000011100001011111000000000000000000
000000000000000000100110000101011101000110100000000010
011000000000000000000111001011011100001111110000000000
000000000100001011000000000101001111001001010000000000
000000000000000001100011100101101011101001110101000000
000001000000000011000110011101011010000000010000000000
000000000000001011000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001001000011000000000000000000000000000000000000000000
000000000000111111000011100000000000000000000000000000
000000000000000000000000000011001000101001110100100000
000100000000000001000010001001111010000000010000000000
000001000000100000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
010000000000000000000000010001101001101001110100100000
000000000000000000000010111001011001000000010001000000
.logic_tile 6 20
000010000000001011000111110000000000000000000000000000
000000000000001111000111110000000000000000000000000000
011000000000001111000000000011111000100000010000000000
000000000000001111100000001011001010010100000000000000
000000000000010001100110000011101000101001000000000000
000000000000101011000011000000011011101001000010000000
000001000000001101100010011101011011000000000000000000
000011000000000001000111100001001101000110100000000000
000000000000001000000111110111101010000000000000000000
000000000010001111000111001111111110000110100000000000
000000000000001111000010000111101001101001000001000000
000000000000000011100100000000011010101001000000000000
000001000111010001000110100111101110100000010000000000
000100100000001111100000000011001000010100000000000000
011000000000001111000000011101101100101001110100100000
000000000000000011100010001101111000000000010000000000
.logic_tile 7 20
000000000010001011100111100111101110000000000000000000
000000000000100001000111110101111100010110000000000000
011000000000000000000011000111101000000110100000000000
000100001000001001000111101101111010001111110000000000
000100000000000001100000010000000000000000000000000000
000000001000011001010010110000000000000000000000000000
000000000000000000000110011011001001001111110000000000
000000000000001011000011100101111011001001010000000000
000000000010001000000011110000011100000000110000000000
000000001000001101000111000000001000000000110000000010
000010000000000001100111000001111000100000010000000000
000011000000001001000100000001011001010100000000000000
000000000000000011000000010111011101001111110001000000
000000000000000000000011000111111011001001010000000000
010000000000000000000111000111011101101001110100000000
000000000000000000000111001011001001000000010001000000
.ramt_tile 8 20
000000010000111000000000001000000000000000
000000011001011111000000001101000000000000
011000010000000000000000000000000000000000
000000010000000000000000001111000000000000
010000000000000000010111110000000000000000
110000000000000000000111001111000000000000
000000000000100001000111000000000000000000
000000000000000000000100000111000000000000
000000000000000000000000001111100000000000
000000000000000000000000001011000000000100
000000000000000001000010001000000001000000
000000000000000001100010011011001111000000
000000000000101000000111000000000001000000
000000000010001011000010000001001100000000
010000000000010000000000010000000001000000
110000000000001001000011001101001100000000
.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000010001010010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000010000000000001000000000000000000100000010
000000000000100000000000001111000000000010000000000000
000100000000000000000011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 10 20
000001000000000000000111101111001101100000000000000100
000010000000010111000110010111001000000000000000000000
000101000000100001000110100011101001100000000000000000
010100000000010001000100001001011000000000000000000100
000000000000000000000011000001111010000000000000000000
000000001110000000000000001101111000000110100000000000
010001000000100000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
010000000110000001000111001111001101100000000000000010
110000000000000000100000001011001000000000000000100000
000000000000000000000000010000000000000000000000000000
000010100110000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100000000011101001100000000000000010
000000000000000000000000001011011000000000000000000000
.logic_tile 11 20
000010100001001001000010100001011001100000010000000000
000000001100000001000000000101001011010100000000000000
000000100000000111110110000000000000000000000000000000
000000100010010000000000000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001001000001000011000000000000000000000000000000
000000000100000000010100000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000000000000000000101101101101001000000000000
000000100101010000000000000000001001101001000000000010
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001001100000000000000000000
000000000000000000000000001001011101000110100000000000
.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000110000000010000000000011001000000110000100000
000100000000101001000000000000001101000000110000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000010000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111110000000010000000
000000000000000000000000000000001000110000000000000100
.logic_tile 14 20
000000000000000000000000000000000000000010000000000010
000000001010000000000000000000000000000000000000000000
000000000000000000000000001011001111000010000010000000
000000000000000000000000001101101100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000001010011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 15 20
000000000000000000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
011000000000100001000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
010000000000000011000000000001101110110110100000000000
010000000110000000100000000000011010110110100000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010001000001010101000000000000001100110000000001000000
110000000010100000100000000000001000110000000001000000
000000000001010000000000000000000000000000000110000000
000000000000000000000000000111000000000010001010000000
000000000000000000000000000000000000000000000000000000
000010001110000001000010000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 20
000000001100001111100111100101111000111000100000000000
000000000000100001100100000000111010111000100000000000
011000000000000000000110010011101100111110110000000000
000000000110000000000011010001101001010100100000000000
000000000000001011100000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000001101100000010000001100000011000010000000
000001000110001111000010000000001001000011000000000000
000000000000000000000000010000011010110000000000000000
000000000000000011000011110000001000110000000010000001
000000000000000000000000000101101100010110110100000000
000000000000000000000011100000011011010110111000000000
000000000001000000000000001000000000000000000100000000
000000001010110000000000001001000000000010000000000000
010010100110000000000000000000000000000000000100000000
000001000000000000010000000101000000000010000000000000
.logic_tile 17 20
000000001110001011000111000000011001111111000000000000
000000000000001111100010110000001000111111000001000110
000000000000000101100110000000001100000011000000000001
000000000000000001000000000000001001000011000000000000
000010000000000000010000000101101011110100010000000000
000000001110001101000010110000011011110100010000000000
010000000000001011100110000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000100000000000000000011100001011000110100010000000000
000100000000000011000000000000011001110100010000100000
000000000001010000000000000000011010000011000010000000
000000000010100101000000000000001101000011000000000000
000000001010000000000011111111001010111110110000000000
000000000000000000000011000011101111010100100000000000
000000000000000000010000001001001100111110110000000000
000000000001000101000000000111001001010100100000000000
.logic_tile 18 20
000100001100001000000010000000011011000000110011000000
000100000000001101000111010000001000000000110000000000
011000000000010001100110010111101100010110000000000000
000000000000000001000010000101001001111111100000000001
110000000000001111000111100000000000000000000000000000
110000000000001101000100000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000001000000000000001111100010010100000000000
000000000000000001010000000000001011010010100000000000
000000000000000101000000000011101000000000010000000000
000000000000000001000000000000011110000000010000000000
000000000000001000000010000000011110000011000000000000
000000000000000111000000000000011000000011000000000100
000000001000000001000000011101011001010000000100100100
000000000001000000100011100011011001101001010000000000
.logic_tile 19 20
000000000110101000000111001011011100000001000000000000
000000000001010101000111110001011000101011010000000000
011001000000000101000010001111001011111111000000000000
000000100000001011100010010001011010101001000000000000
010000001000001001100111001111101001010111110000000000
010010000111010101000100000001011111001001100000000000
000000001100000111110011101001111010111111010000000000
000000000000001101100111011111111110101001000000000100
000000000000001111000000010000011000001111110000000000
000000001011000001100010000000011111001111110000100000
000010100000000101000010000001111100010100100000000000
000001000000000000000010000101011001111110110000000000
010000000000000111000011100011111111011111110100100100
110000000000000011100000000101001110101001010000000000
010000000000000001100110010011001101101000010100100000
110000000000001101000010100000101011101000010000000001
.logic_tile 20 20
000000000000100111100000000000001110000011110000000000
000000000001010000100011110000000000000011110001100000
011001000000001001100010011111101111010111100000000010
000000100000001011000011011101101000001111000000000000
011000000001011000000000000000000000000000000000000000
010000000000101111000000000000000000000000000000000000
000001000001000101000011010000001100110000000000000001
000000000000010011100110100000001000110000000000000000
000000000000001000000000000111001011110110100000000000
000000000000001111000000000000001010110110100000100000
000000001010001000000011100001101111101001010000000000
000000000000000111000000000001101110010100100000000000
010000000000001011100000001001111101000001000001000000
110000000000001001000000000011111011000000000000000000
010000000000001000000011101000000000000000000101100000
010000000000000111000000000101000000000010000000000000
.logic_tile 21 20
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 22 20
000000000000100000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
.logic_tile 23 20
000000001000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 20
000000000000000001000000011011011100001011100100000000
000000000000001011000011010111001000001111000001000000
011100000000010000000000001111001000001011100100000000
000100000000000000000000001011011000001111000001000000
000000000101010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
.ramt_tile 25 20
000010011000000111100011111000000000000000
000000010000000000100011001011000000000000
011000010000000000000011100000000000000000
000000010000000000000000001001000000000000
110000000000100001000000000000000000000000
110000000001000000100000001001000000000000
000000000001000000000111000000000000000000
000000000000100000000000001011000000000000
000000000000000000000111100111100000000000
000000000100000000000011101011100000010000
000000100000000001000000001000000000000000
000000000000001111100010001001001000000000
000001000000100000000111110000000001000000
000000100001000000000111110101001011000000
110000000000000000000000010000000001000000
010000000001010000000011011111001100000000
.logic_tile 26 20
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011001111111000000000101
100000000000000000000000000000001000111111000000000010
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 20
000000000000000111000000000001011100100000000100000100
000000000000000111000000000001001100000000000000000000
011000000000000011100000000000000000000000000000000000
000000001000100000100000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001000000111100011101100000000010100000000
000000000000001011000000000001011100000000000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101101100000001000100000010
000000000000000000000000000001001010000000000000000000
.logic_tile 28 20
000010000000001001100111000011001000001011100101000000
000000000000001011100100001111011000001111000000000000
011000000000000000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000000000011001111001011100101000000
000000000000000000000000001111011000001111000000000000
000000000000000000000000001111011100001011100100000000
000000000000000000000000000011011000001111000001000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000110011000000000000000000000000000000
000000000001010111000010010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000011010000011110000000000
000000000000100000000100000000010000000011110000000000
000100000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000010000000000011000000000000011110000011110000000000
000000000000000000110000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000001101100110100010110000001
100000000000000000000000000000011001110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 20
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000010000000011101010000010000000000010
000000000000000011000000000001001101000000000000000000
000000000000100011100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000001100000011110000000001
000000000000000000100100000000000000000011110000000000
000000000001010000000000000000011100000011110000100000
000011000100000011000000000000000000000011110000000000
000000000000000000000000000000001100000011110000000001
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000011000000011110001000000
000000000000000000000000000000000000000011110000000000
.logic_tile 32 20
000000000000001000000111010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000011100000000000011010000011110000000010
000000000000000000000000000000010000000011110000000000
000000000000001000000000000101001000000010000000000000
000000000000001111000000000000011000000010000000000000
000100000001010011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000011000000011110000000100
000000000000000000000000000000000000000011110000000000
000000100000010000000000000001011011000001000000000000
000001000000000000000000000000101110000001000000000100
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000001001100000010000001000000100101100000000
000000000000000001000010001001001000001000010000010000
011000000000001000000000010000001000000100101100000000
000000000000000001000010001101001000001000010000000000
000000000000000000000000010000001000001100000100000001
000000000000000000000010000000001001001100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011011000100100100000000
000000000000000000000000001001011000001000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011000011000100000000
000000000000000000000000000000011001000011000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000011111000011000100000000
000100000000000000000000000000011000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000010000000000000000000000000000
000100000000000000000010100000000000000000000000000000
.logic_tile 4 21
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000001001100110010000000001000000001000000000
000000000000000101000010000000001001000000000000000000
000000000000000000000000001000001000000100101100000000
000000000000000000000000001001001001001000010000000000
000000000000001000000000011000001000000100101100000000
000000000000000101000010001101001001001000010000000000
000000000000000000000000001000001001000100101100000000
000000000000000000000000001001001100001000010000000000
000000000000001000000000001000001001000100101100000000
000000001100000001000000001101001000001000010000000000
000000000000000000000000000000001001001100000100000010
000000000000000000000000000000001001001100000000000000
010000000000000000000000001000011001000100100100000000
000000001100000000000000001101001001001000010000000000
.logic_tile 5 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010001000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000001000000
010000000000000000000011100000000000000000000000000000
110000001100000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000001000000001011000000000010000010000000
000000000000000000000000001000000000000000000110000101
000000000000000000000000000011000000000010000000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 21
000000000100000000010111110000000000000000000000000000
000000000000001001000011110000000000000000000000000000
011000000001010001100000000000011011110000000001000000
000000000000100000000011010000001000110000000000000000
010001000000000011100000000000001001110000000001000000
010010100000010001100000000000011001110000000000000000
000000000000000111100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000110100000
000000000000100000000000000001000000000010000010000001
000000000000000000000000000000000000000000000100000000
000000001100000000000000000101000000000010000011000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000010000000
010100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.ramb_tile 8 21
000000000000000000000011100000000000000000
000000010000101001000011111001000000000000
011000000000010111000000010000000000000000
000000000100100000000011011101000000000000
001101100000000001000010001000000000000000
000110000000001001000011001001000000000000
000000000000000000000000001000000000000000
000000000000000000000010000001000000000000
000000100000010000000111100011000000000000
000000000000000000000000000001100000000000
000100000000000000000111001000000000000000
000100000110001001010100001101001001000000
000000000000000000000000000000000000000000
000000001010000000000000001101001010000000
110000000000000000000000001000000000000000
010000000100000000000000001011001010000000
.logic_tile 9 21
000000000000000001000110100001111100111111000000000100
000000000100001101000111000101011001101001000000000000
000000000001110001100000010000000000000000000000000000
000000000001011001000010000000000000000000000000000000
000100100000000001000000000101101000111111000001000000
000101000000000000110011000101111001101001000000000000
000010000000000001000000000001101100111111000010000000
000000000000001001100011000001101011101001000000000000
000000000000001000000111100000000000000000000000000000
000000000110001011000100000000000000000000000000000000
000000000000000000000111000000011000110000000000000000
000000000010000000000000000000001101110000000000000000
000000000001000000000000000000011011110000000000000000
000000000000000000000000000000001110110000000000000000
001000000000010111100000000001011010111111000001000000
000000000100000000000000000001001011101001000000000000
.logic_tile 10 21
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000011100011000000000000000000000000000000
000000001100000000100100000000000000000000000000000000
010010001010000000000111000000000000000000000000000000
110001000000000000010000000000000000000000000000000000
001001000000000011000110010000011101110000000000000000
000010000000000000000010000000001001110000000010000000
000000000000000111000000000101111001111111000001000000
000000000000000000100000000111101010101001000000000000
000000101010100000000000000000000000000000000000000000
000100001011010011000000000000000000000000000000000000
000000000000000011100000000000011111110000000000000000
000000000001010000000000000000001011110000000000000000
010010000000100000000000000000000000000000000101000100
000000000000000011000000000011000000000010000000000000
.logic_tile 11 21
000000000000100001100000010001011101111111000001000000
000000000010010001000011000001011001101001000000000000
011010000000000111000000000000001011110000000000000000
000000001000000000100011000000001100110000000000000000
010000000001010111100000000000000000000000000000000000
010000000001000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000000000000011000010001000000000000000000100000000
000000000000000000100100000001000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000001001010000100000000111000000000010000000000000
010010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 12 21
000000000000100000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
011010000100100001000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010001001010000000000000000001111110110110100010000000
110010000000010000000000000000001001110110100000000000
001000100000001000000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000000000000111101000000000000000000100100000
000000000000000000000000000011000000000010000000000010
010010100000000000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
.logic_tile 13 21
000000000010000011000010100000011001110000000010000000
000000000000000000100100000000001011110000000000000000
011000000001010111100111100000000000000000000000000000
010000000000000000100011000000000000000000000000000000
010000000000100000010010000000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000000000000000111100010100101111000111101010000000001
000000000000000000100100001001011000010000100000100010
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000100000000000100001001000000000010000000000001
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000001100000000000000001011000000000010000000000000
.logic_tile 14 21
000000001000010000000011010000000000000000000000000000
000000000000100000000110110000000000000000000000000000
011010100110000011100011100000001000110000000001000000
000001000000001001000100000000011010110000000001000000
110100000000011000000000000000011001110000000000000000
110000000010001101000000000000011101110000000001000000
000000000000000101000011100000011010110000000000000000
000000000000000000100100000000011001110000000000000000
000000000110001011100000000000011000000000110000100000
000000000000000111000000000000001100000000110000000000
000000000000000000000000000000011010000000110000000000
000000000000000000000011110000001110000000110000000001
000001000000001000000111001000000000000000000100000000
000010000000100111000100000001000000000010000001000000
000000000001010000000000000000000000000000000100000001
000000000000100000000000000011000000000010000000000000
.logic_tile 15 21
000100001000111111100110111001011010010100100000000000
000010000000111101100011001101111010101001010000000000
011000000001001011000000010101001000100000000000000000
000000000000000001000010110000111100100000000000000000
000001000000000001100111100000000000000000000000000000
000100000000001001000111000000000000000000000000000000
001001000001011111100110000000011001000011000000100000
000010000110000101100010010000011010000011000000000000
000000000000001001000000000000011101000000110000000000
000000000000000001000000000000001110000000110000000000
000100000000010111010000000101101100010110100010000000
000000000000100000100000000111001011000000010000100001
000000000000101000000000001001001010010110100000000000
000100000001011111000000000001001000000000010000100000
001010101100000111100000001000000000000000000100100010
000000000000000000100000000001000000000010000000000100
.logic_tile 16 21
000000000011111111100010010101111000100000000000000000
000000001111101111100011000000001011100000000000000000
011001000000001111100111110001111100010100100001000000
000010100000000111000111101111011101101001010000000000
111000101110100011100011110011011110010100100000000000
110000001101000000000110001011011100101001010000000000
001010100000001111100011100101111011100000000000000000
000000001100000011000100000000101001100000000000000000
000011100110001111100110011001001010010110100000000010
000010101110000001000011100011111000000000010000000010
000010100000001001100000010001001010000010100000000000
000001000000100111000011000111101000000110000000000000
000000000000001000000010010000011101000011000000000000
000101000000000011000111100000001001000011000000000110
000000100001011000000000011000000000000000000100100000
000100000000101111000011000111000000000010000000000000
.logic_tile 17 21
000001000001000101100111110001101011000010100000100000
000000000100000000100110110111101101000110000000000000
011000000000001101100111110001111111000010100001000000
000000000000000111000011110011011110000110000000000000
000000000000000000000011001011001011111110110000000000
000000000000001011000011000011111011010100100000000000
000000100000000000000011000101001001000110100001000000
000000000000000000000100000111111101001111110000000000
000000100001010011100111101001011000111110110000000001
000000000000100000000000000011101111010100100000000000
000000000000001000000010000001111000000010100000000000
000001000000000101000011010011011000000110000000100000
001100000000000011100011101000000000000000000100000000
000000000000000001000100000111000000000010000000100000
000000000110000101100011111000000000000000000101000000
000000001110001011000110101111000000000010000000000000
.logic_tile 18 21
000000000000000001100000000000001010000000110000000001
000000000000001001000010000000011000000000110000000000
011000000000000000000010110000001101110000000001000000
000000001110000000000111100000001101110000000001000000
011000100110000000000111001111111010010110100010000000
010000000000000000000010110101011011000000010000100000
000000001110000111100000000000011000000000110010000000
000000000000011101000011000000011000000000110000000000
000000000000001000000000001011101010101001010000000011
000000000000000001000000001001111000111111100000000001
000000100000100000000110101000000000000000000100000000
000000001001010001000000000101000000000010000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000000000111000000000010000000000000
110000000001010011000000001000000000000000000100000010
010000000000111001000000001001000000000010000000000000
.logic_tile 19 21
000000000000000111000110000011001010111101010000000000
000000000000000000000100001011011111101111010000000000
011000100000001011100010011111101010000110100000000000
000001000000000001100010000001101110001111110010000000
011000000000001111100110011101111100010000100000000000
110000000000000001100010001001111100000010100000000000
000010101100100001000010011011111000011111100000000000
000001000000011001000011011001101000101011110000000000
000000000000000011100000000000011010110000000000000000
000000000000001001110010010000001110110000000000000000
000000000000100111100110010111011001000010000000000000
000000000100000000100011000000011010000010000000000000
010100001010001011100111100000011101000000110000000000
110001000000000111100000000000001011000000110000000000
010010100111000101100011100111101110111110110100100000
110001000000000000000100000101011001101001010000000000
.logic_tile 20 21
000000000001010001000000000001111000110110100001000000
000000000000101011100000000000011101110110100000000000
011000000001010001000011000001001010000110100000000000
000010000000000000000000001101001000001111110001000000
000000000000000011000000000001111001110110100000000100
000000000110000000000011100000011100110110100010000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000100111100000000000000000000000000000000000
110000000000010000000010110000000000000000000000000000
000010000000000000000000000000011111000000110000000000
000001001010011101000000000000011111000000110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000100000000
000000100000000000010110010011000000000010000000000000
.logic_tile 21 21
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100100000000000000010011011100101001110010000010
000001000000000000010010000000011101101001110000000000
010000000000000000000011000111011111101001110010000100
110010000000000000000000000000011001101001110000000000
001001001010000000000000000000000000000000000100000000
000000000000000000010000001001000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000001110000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000001011000000000010000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 22 21
000000000000000101010010010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
011000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000101000010100001011000111101010000000001
010000000000000000100100001111011011111001110000000000
001000000000001000000000000101001111101001110000000100
000000000001010001000000000000011010101001110000000010
000001001100000000000000001000000000000000000100000000
000010100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000010000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 21
000000000000000000000000011000000000000000000100000010
000000000000000000010011010011000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100100000000000000000000000000000000000000000
010000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001001000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000101110010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.ramb_tile 25 21
000000000000001111100000000000000000000000
000000010000001111100000000001000000000000
011000000000000011000000001000000000000000
000000000000000000100000000001000000000000
000000000000000000000000010000000000000000
000000000000001001000011011111000000000000
000000001110000000010000011000000000000000
000000001000000000000011110011000000000000
000010001100000000000000001101100000000010
000001000000000000000011101111100000000000
000000000000000001000000000000000000000000
000000000000010001000000001101001000000000
000010100000000000000110101000000000000000
000001100000000000000110010011001101000000
110000100001000011100111000000000000000000
110011000100000000100000001111001010000000
.logic_tile 26 21
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000100000100
010000000000000000000000000111000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000010000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000001000001010011000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 27 21
000000000000010111000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
000000100000000111000000000001001011001011100000000001
000001000100000000000011000000011101001011100000000000
001000000000000000000000000101011001001011100000100000
000000000110000000000000000000001110001011100000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101001110001011100000000000
000000000000000000000011000000001101001011100000000100
000000000001010001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000010
010010000001000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
.logic_tile 28 21
000000000000000001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001001111001011100000000000
000000000110000000000000000000001111001011100000000100
000000000000010000000000000000011000000011110001000000
000000000000000000000000000000010000000011110000000000
000100000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000011110000011110000000000
000001000000000000000000000000000000000011110000000000
000000000000000000000000000000001100000011110000000000
000000001010000001000000000000000000000011110000000000
000010000000000001000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 29 21
000000000000000000000000000011000000000000001000000000
000000000000010000000000000000000000000000000000001000
000000000001000101000000000000000001000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000100011000010100000001000001100111000000000
000000000001010000100000000000001011110011000000000000
001000000001010101100000010000001001001100111000000000
000000000000000101000010100000001010110011000000000000
000000101000100101100000000000001001001100111000000000
000001000011010000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001000110011000000000000
.logic_tile 30 21
000000000000000000000110010011111001001011100000000010
000000000000000000000011110000001001001011100000000000
000000100000001111000010010000001000000011110000000000
000100000000000101000110100000010000000011110000000000
000000000000001001100110110011111011001011100000000000
000000000000001111000010100000001000001011100000000001
000000000000000111100000010000001011001100110000000000
000000000000001001100010000000001011110011000000000000
000000000000000000000000000011101010001011100000000000
000000000000000000000010010000001011001011100000000000
000000100000000001000000000111011010001011100000000000
000000000000000000000000000000101011001011100000000000
000000000000000000000010000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000111001100001011100000000000
000001000000000000000000000000111001001011100000000001
.logic_tile 31 21
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000001000110010000011100000011110000000010
000000000000000001000011000000000000000011110000000000
110000000010000001100000010001100000001111000000000000
010000000000000000000011000000101010110000110000000000
110000000000001101100000000111001100000010000000000000
000000000110000101000000000000001011000010000000000100
110010000000100000000011100000001100000011110000000000
000000000001010001000011110000010000000011110000000010
000000000000000000000011100001111001011101000100100001
000000000000001001000100000000011010011101000000000000
000000000000000011000000000001111111011101000100100000
000000000000000000000000000000001010011101000001000000
000000000000000000000000000001101001110100010100100000
000000000000000011000000000000011101110100010000100000
.logic_tile 32 21
000000000000000111100111010000011000000011110000000100
000000000000000000100111000000000000000011110000000000
000000101111000111100000000101101100000001000000000000
000001001000000000100000001101001001000000000000000100
000000000000001000000000010000001010000011110000000100
000000000000001011000011010000000000000011110000000000
000100000000000001100111000000011110000011110000000010
000000000000000000000100000000000000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000000111000000000000000000000011110000000100
000000000001010000000000000101111100100001000000000000
000000000000000000000011100000111000100001000000000000
000000000000000000000000000000001000000011110000000000
000000000000000111000000000000010000000011110000000100
000000000000000111000000000000001000000011110000000010
000100000000000000000000000000010000000011110000000000
.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 22
000000000000100000010000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000001000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 22
000001001110000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000111101000000000000000000101000000
000001000000000000000100001001000000000010000000100000
010001000000000000000000001000000000000000000101000000
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.ramt_tile 8 22
000000010000000111000110101000000000000000
000000010000001111100100001111000000000000
011010011110000000000000001000000000000000
000001011010001001000000001111000000000000
110000100000000000000000000000000000000000
010001000000000000000000000001000000000000
000000000000000000000000000000000000000000
000000000110000000000000001001000000000000
000000100001001001000000011011000000001000
000000000000000111000011111011000000000000
000010000000000001000010001000000000000000
000000000000001001000110001011001000000000
000000000000000000000000010000000001000000
000010100000000000000011000011001100000000
010010100000000000000111000000000001000000
010001000000000000000110011111001100000000
.logic_tile 9 22
000000000000000000000000000000011100110000000000000000
000000000000001011000000000000011000110000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000011000000000000010000000000001101111111000010000000
000001100000000000000011000000001001111111000010000000
000000000000001000000000001001111111111111000000000000
000000000000001111000000000011001101101001000000000001
000000001010000000000010000000001111110000000000000000
000000000000000001000110010000001011110000000000000000
010000001110000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
011000000000000000000111000001101111110110100000100100
010000000000000001000100000000011001110110100000000001
010000100000000000010000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000100000010000000000010000000000000000000100000000
000000000000100000000011101011000000000010000000000000
000100000010000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
010000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 11 22
001000000000100000000000000111011011110100010000000000
000000000000001001000000000000001100110100010010000000
011000000000000001100000010011011011110100010001000000
000001000000000101000010000000001110110100010000000000
010001000100000000000010100111011011110100010001000000
110010000000000000000100000000011001110100010000000000
000100000000011101000000000011011001110100010010000000
000100000000100101000010100000001000110100010000000000
000000000000000000000000010000000000000000000100000000
000000001110001011000011101011000000000010000000000000
000001000001001000000111001000000000000000000100000000
000000100000000101000000001011000000000010000000000000
000010000000000000000000000000000000000000000100000000
000000000000001011010000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 12 22
000001000000000111100000000001011111110100010000000001
000000000000000111100000000000001001110100010000000000
011001001001100001100011110101011011110100010000000000
000010000000010000000010000000011000110100010000000100
010000000000000111100011110000000000000000000110000000
110000000000010000100011011111000000000010000000000000
000000000001000000000110001000000000000000000110000000
000000000000100000000100001001000000000010000000000000
000001000000000000010000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001000000010000000000000000000100000000
000000000010000000000010111101000000000010000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000100000010001000000000001000000000000000000100000000
000100000000100111000000000011000000000010000000000000
.logic_tile 13 22
000001000000001111100111100000000000000000000000000000
000000100100001111100111010000000000000000000000000000
011000000000000111100110100011101011110100010000000000
000000000000000000000011000000011001110100010000000000
110000000100010001100011100111111010110100010000000000
010000000000100000000100000000011110110100010000000000
000001000000000111000000000001011110111001010000000000
000010001000000000000010011001111000100000000000000000
000000000000000000000011000001101111011101000100000100
000000000000000000000111110000001110011101000000000000
000000000000000011000000000001011001011101000100100000
000001000000001111100000000000011100011101000000000000
000000000000000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000011100011100001001010011101000100000000
110000001100011111100000000000001101011101000000000000
.logic_tile 14 22
000000001010000000000000010000000000000000000000000000
000000001100100000000010100000000000000000000000000000
011010000000001011100110000111011001110100010001000000
000001001110001101100000000000001111110100010000000000
110010000000000000000011000000001101110000000001000000
110000000000000000000111000000011010110000000000000000
001100000000000111100000000000001101110000000010000000
000100000010000000000000000000011001110000000000000000
000001000000000111000011000111001011011101000100100000
000000100000001111000011110000011101011101000000000000
000000000000000000000000010011001011011101000100000000
000000001100000001000011010000011000011101000000000000
000000000000000111100010000000000000000000000000000000
000000000000001111110100000000000000000000000000000000
110000001010000000000000010011001000011101000100000000
010000000000000000000011110000011100011101000000000000
.logic_tile 15 22
000000000000001011000000000000000000000000000000000000
000000000000000111100010110000000000000000000000000000
011000000000000001000011100000000000000000000101000010
000000000000000000100010110000000000000010000001000000
011000000000000000000110100011011000110100010100000001
110000000000000000000100000000001000110100010001000000
000000000001110000000010000111011001110100010100000010
000001001000011101000000000000111101110100010000000000
000000000000001001000010000011011011110100010100100000
000000000000000111100010010000001011110100010000000000
000000000000010000000011100111001100110100010100000010
000000000100000000000100000000111101110100010000000100
000000000000000000000010000011011000110100010101000000
000000000000000000000100000000011100110100010001000000
000000100000000000010000000111001000110100010100000010
000100000000000000000000000000111000110100010000000000
.logic_tile 16 22
000000000000000111100010101101001000010100100000000000
000010101000010001100110001111011011101001010000000000
011000000000010000000011101001001100010110100000000010
000000001011011011000000001111001011000000010000000010
110000000000000000000110000000011101110000000000000000
110000000000001011000011000000001000110000000000000001
000100101100001000000111000011101000100000000000000000
000001000000000011000100000000011000100000000000000000
000000000100011000000000001000000000000000000100000001
000000100000000001000000001101000000000010000000000100
000000100000000111000000001000000000000000000100000010
000000000000000111000011111001000000000010000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
011000000000110000000110011000000000000000000100100000
000000001100110000000111110101000000000010000000000000
.logic_tile 17 22
000000001100001000000111110101101101111111000000000000
000000000001011101000111110111101100101001000000000000
011000000000000000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010100000000001011000010000001001110000010100000000100
110000000000001011000000000011101000000110000000000000
000001000000000000000000000001011111010110100000000000
000010000000000000000010011001101111101001000000000001
001000000110100111100111000000001010000000110010000010
000000000001001101100100000000001010000000110000000001
000000101010101000000000010000011101000000110000100000
000000000000010011000011010000011001000000110000000000
000000000000001001000000000101011110010100100000000000
000000000000000001000000000000011010010100100001000000
010000000000000111000000010000000000000000000100000000
010000000000000000000011011011000000000010000000000000
.logic_tile 18 22
000000000000000000000011100000011010000000110001000000
000000000000000000000011100000001110000000110001000000
011001000000001111000110000000000000000000000000000000
000010000010001111000000000000000000000000000000000000
010010101100010000000000000000011100110000000000000000
010001000000000000000000000000001100110000000000000000
000100000110001111100110101011101101000110100001000000
000100000000000011100110011011111011001111110000000000
000000000001010000000000000001101111101001110100000000
000001001110001111010011110000001100101001110000000000
000010100000001001000011100001111110101000010100000010
000000000101010001100110011001001111111100110000000000
000100000000101001010000000000000000000000000000000000
000000000000000101000011000000000000000000000000000000
010000100000000101000000000000011011000000110100000000
110001000000000000000000000000011001000000110000000000
.logic_tile 19 22
000010000000100000000111000011011101000110100011000000
000000000011010000000100000000011001000110100000000000
011000000000110101000000000000000000000000000000000000
000000000000110000000011010000000000000000000000000000
110000000000000111110000000000011011000011000100000100
110100000000000000110000000000011010000011000001000100
000000100110000101000011111101101010010000000101000000
000101000000000000000011010001101101101001010000000000
000010100000000111100110000000001001000011000100100000
000001000110000000000000000000011010000011000000100000
000010000000000000000010000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 22
000010100000001001100000000101101010100000000000000010
000000000000001011000010010000111101100000000000000001
011010100000000111000010101101111110000000000000000000
010000000000001111100000000001101101000010000000100000
010000001110000111100000001011011100000010000000000000
010000000000000000100011001101101000000000000000000000
000000000000011101100010101111011001000001000001000000
000000000000100001100010000101101001000000000000000100
000000000001000000000011110000011010000000110000000000
000000001100100000000010000000011010000000110000000000
000000000000001111100000000011101010100000000000000000
000000001000000111100000000000001000100000000000000101
000000000000000000000011101000000000000000000101000000
000000000010000000000000000101000000000010000000000000
000000000110000111100000001000000000000000000110000000
000101000001011001100000000111000000000010000000000000
.logic_tile 21 22
000000001000110000000000010000000000000000000000000000
000000000000110000000011010000000000000000000000000000
011100100000000000000110000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
010001001010000000000000000000000000000000000000000000
010000100000000000010000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000100100000001000000000000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010001000001100000000000000001101101101001110100000000
010010101100100000000000000000101001101001110000100000
.logic_tile 22 22
000000000000000000000000001101101100000001000000000000
000000000010000001000010000011101000000000000000000000
011000001010000000000010001001001011000000000000000000
000010000000000111000100001101011001000010000000000000
010000000000000000000010000000000000000000000000000000
010000001000000000000100000000000000000000000000000000
000000000000001000000010000101101011000001000000000001
000000000000001111000110010000111010000001000001000100
000000001010100001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
010000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
.logic_tile 23 22
000000000000000000000000000000011110000011110000000000
000000000000000000000010010000010000000011110010000100
011001000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010010000001000000000010100000000000000000000000000000
110000001100000000000100000000000000000000000000000000
000000100000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000001001000000000010000000000100
000000000001000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000001010000000010110000000000000000000000000000
.logic_tile 24 22
000000000000000001100111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
011000000000000011100110001101011101000000010000000000
000000000000000000100011110001011001010110100000000000
000000000000000011000000000001011011001011100000000000
000010100000010000100000000000101001001011100010000000
000001000000000111100110000000000000000000000000000000
000000000001011001000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000010101011011101001010000100000
000000000000000000000010000001011011000000100000000001
000010100000000000000000000000011000111111000100000000
000000000001010000000000000000011001111111001000000000
010000000000000000000000001000000000000000000100000000
110000000000000000000000001101000000000010001000000000
.ramt_tile 25 22
000000010000000001000000001000000000000000
000100010000000000000011101011000000000000
011000010000000000000111101000000000000000
000000010000000000000100000111000000000000
010000000000000000000111000000000000000000
110000000000000000000100000011000000000000
000100000000000000000000001000000000000000
000001000000000011000000000101000000000000
000001000000101111000000010111000000100000
000000100001001101000011111001000000000000
000000000000000001000000000000000001000000
000000000000000000000010010011001001000000
000000001010000000000000000000000001000000
000000000000000001000000001011001111000000
110001000000000111100111000000000001000000
110000100000000111100000000001001100000000
.logic_tile 26 22
000100000000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
011000000010000000000000000000011011110000000001000000
000000000100000000000000000000011100110000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100110000000000010100000000000000000000000000000
000001001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000000000000000100100000
000010100000100000100000001111000000000010000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 27 22
000000000000001000000111100101101100001011100000000000
000010100000000111000010000000001101001011100000000010
011000000001001000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000001010000000000000000101111100001011100000000100
000000000000010000000000000000011000001011100000000000
000000001001001000000000000001101001001011100000000000
000010000000000011000000000000011100001011100000100000
000000000000000111000000000101101001001011100000000010
000000100000010000100011010000011100001011100000000000
000001000000000111000010100000000000000000000000000000
000010101010001011000000000000000000000000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000100001111000000000010000001000000
000000001011000000000000001000000000000000000100100000
000000000110100001000000000111000000000010000000000000
.logic_tile 28 22
000000001110000000000111100001001100001011100000000000
000000000000000000000111100000101101001011100000000100
000000000000000111100000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000111100000000001011001001011100000000001
000000001110000000100000000000101100001011100000000000
000000000000000000000000000000001110000011110000000000
000000001000000000000010010000000000000011110000000000
000000001010000111100000010000011010000011110000000000
000000000000000000000010100000010000000011110000000000
000001000001001000000000000000001010000011110000000000
000010000000000101000000000000000000000011110000000000
000000000000000111100000000000001110000011110000000000
000000000000000001000000000000000000000011110000000000
000000001100000000000111000000001000000011110000000000
000000000000000000000100000000010000000011110000000000
.logic_tile 29 22
000000000001010101100000000000001001001100111000000000
000000000001110000000000000000001101110011000000010000
000000001110000000000110100000001001001100111000000010
000000000000000000000000000000001001110011000000000000
000000000110000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000010000000001101100000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000010000000000000000000001001001100111000000000
000010100000000000000000000000001010110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000100101000010100000001010110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000001010000000000000000001000001100111000000000
000000000110000000000000000000001110110011000010000000
.logic_tile 30 22
000000000000000000000111100000011000000011110000000000
000000000000000000000100000000010000000011110000000000
011010101000010001100111100011001010001011100000100000
000000001110001001000010000000011010001011100000000000
110000000000001000000111100011011101001011100000100000
110000000000000101000100000000111010001011100000000000
000000000000000101100000010011011101001011100000000100
000000000010000000000010100000001100001011100000000000
000000000000001111000111100000001100000011110000000000
000000000000001111100100000000000000000011110000000000
110010000000000001100111000011001111001011100000000000
000000000000000111100000000000001011001011100000000000
000000000000000111000010000000001000000011110000000000
000000000000000000100000000000010000000011110000000000
000000000110000000000000000001111001011101000100000000
000000000000000000000000000000101000011101000001100000
.logic_tile 31 22
000010100010000111000110001001011111100001000000000000
000001000000000000100000000111111001000000000000100000
011000000000000000000110010000011100000011110000000010
000000000001010111000010000000010000000011110000000010
110000000000000000000000000000011010000011110000000010
100000000000000000000000000000010000000011110000000100
000010000000000001100000010011011000100001000000000000
000000000010000000000010000000001000100001000000000000
000010000001011000000000000000000000000000000100000001
000001000000100101000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000010111001000000000010000000000000
000000000000000101100000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
010100000001000011000000010000000000000000000100000000
100000000000000000000011010001000000000010000001000001
.logic_tile 32 22
000000001000000000000110000011001110111111000000000000
000000000000000000000000001101011101101001000000000000
011000000000000000000110010000000000000000000100000000
000000000000000000000010001101000000000010000000100000
110000000000000000000110011000000000000000000100000000
100000000000000000000010001001000000000010000000100000
000000000000011000000011001000000000000000000100000100
000000000000000001000100000101000000000010000000000000
000000001000000111100000010000000000000000000100000100
000000000000000000100011110111000000000010000000000000
000000100000000000000000001000000000000000000100000100
000001001010000000000000001001000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100011011101000000000010000000000100
010010100000000000000000000000000000000000000100000100
100000000000100000000000001001000000000010000000000000
.io_tile 33 22
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011111001111110000000010
000000000000000000000000000000001000001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011000000000110000000000
000000000000000000000000000000001010000000110000000000
000000000000000000000000000000011011000000110000000000
000000000000000000000000000000001001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 23
000000000000000000000110010101000000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000001001100110010000000001000000001000000000
000000000000000001000010000000001110000000000000000000
000000000010001000000000000000001000001100111100000000
000000000000001101000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
010000000000011000000000000000001001001100111100100000
000000000000100101000000000000001001110011000000000000
.logic_tile 4 23
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100000000000000000110110101101011101111000000000000
000000000000000000000010101111011011000110000000000010
000000000000000000000010001001101011101111000001000000
000000000000001011000100000011011101000110000000000000
000000000000000000000000000000001001001100110100000001
000000000000000000000000000000011100110011000000000000
000000000000001001000010000000000000000000000000000000
000000000000000001100100000000000000000000000000000000
001001000000000000000010000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 23
000000000010000000000010100001101101001001010001000000
000000000000000000000111100000001011001001010000000000
000000000001000001000011000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000010100000000000000000000000001000110000000001000000
000001000000000000000000000000011001110000000000000000
000001000000000000000011000000000000000000000000000000
000010001010001101000100000000000000000000000000000000
000000000000000011100011100001101110101111000000000000
000000000000000000000011011111101101000110000000100000
000000100000001000000000000101111101101111000000000000
000001000000000111000000001011101010000110000000000010
000000000000001000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 23
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000001000000000001101001100101111000000000100
000000000010001101000011101011001000000110000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001101001010101111000000000010
000000000000000000000011101011011101000110000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 23
000000000000000001000000000000000000000000000000000000
000010100000000000000011010000000000000000000000000000
011000000000000000010000000000001010000011110000000010
000000000000000000000000000000000000000011110000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000100
000000000100000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000100000000000000000000000000000000000000100100100
000000000000000000000000000001000000000010000000000000
.ramb_tile 8 23
001000000000000001000000000000000000000000
000010010000000001100000001011000000000000
011010100000000000000111000000000000000000
000000000110000000000100000001000000000000
000000001100000001000010001000000000000000
000000000000000000100010010111000000000000
000000000000000000000000010000000000000000
000000000000000000000010110011000000000000
000000000000000111000011110111100000000000
000000000000000000000011001101000000100000
000000000000000000000000000000000000000000
000000000000000001000000001101001101000000
000000000000000000000000000000000000000000
000100000000000000000000000001001010000000
110100000000000011110000001000000001000000
010100000000001111100000001001001011000000
.logic_tile 9 23
001011000000000111100000000000000000000000000000000000
000011100000000000100000000000000000000000000000000000
011010000000000000000011100000000000000000000000000000
000100001000000000000000000000000000000000000000000000
110100000000000000000010000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000010000000100000000000001000000000000000000100000000
000000000000010000000000001001000000000010000010000000
000000000000000000000000010000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000010000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000011011101000000000010000010000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 10 23
000000000000000001000000000000000000000000000000000000
000000000010100011000010000000000000000000000000000000
011000000001100001000000000011101001100000000000000000
000000000100000001010000000000011000100000000001000100
110000000000100011000000000011011101100000000000000000
110010000000010000100000000000011000100000000000000100
010010000010000000000000011001001010101111000000000100
110010000110000000000011010011001101000110000000000000
010000000000000111100010000000000000000000000101000000
110000001000001111000100000011000000000010000000000000
000000100001000001000010001000000000000000000100000000
000100000000000001100000001101000000000010000000100000
000001000000000000000110100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 11 23
000000000000001001000011000001111110110110100001000100
000000000010001111000000000000011000110110100000000000
011000000000000001000110000001111100110110100010000100
000000000000000001010011010000011010110110100000000010
110001000000000000000111100011111001110100010000000000
110100000000000111000100000000111001110100010000000100
010000000001000000000111000001011011100000000010000000
110000000000000000000111000000011000100000000000000000
010000000000000000000000001001011010101111000000000010
110000000000000000000000000111111011000110000000000000
000100000001010000000011000000000000000000000000000000
000100100010100000000011000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010010100001000011100000000000000000000000000100000000
000001001110000000100011000001000000000010000000000000
.logic_tile 12 23
000000000100000011100111100001011101010110000000100000
000000001100000111000111100000101001010110000001000000
011000000000000000000000010001011100110100010000000000
000000000000000000000011100000011000110100010000000001
010100001000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000100000000000000111000000000010000000000001
000001100000000000000000010000000000000000000100000000
000011100000000000010011101011000000000010000001000000
000000100000000101100000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000001000010000111100000000000000000000000000100000000
000000000010000000000000000111000000000010000000000000
010000000000001000010000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
.logic_tile 13 23
001010000001000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
011000000001100000000000000000000000000000000000000000
000000000000110001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000011001100000010000000000000000000000000000
110000001110101101000010000000000000000000000000000000
000000000000010000000000000000011011111111000000100000
000000000000000000000000000000001000111111000010000000
000100000000000000000000001101111100101001010101000100
000001001010000011000000000101001011011111110010000000
000000000000000000000000000000011010000011110100100000
000000000000000000000000000000010000000011110000000000
010000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 14 23
000000101111000111000111110111111001110100010000000010
000001000000000001000011000000011011110100010000000000
011000100001110011110110000111011100110100010001000000
000000000000010000000011110000001011110100010000000000
010100101010000000000000000011001000101001010000000100
010001100110000011000010010011011000010100100000000000
000000000000001000000010010111011000110100010000100000
000000000000000001000010100000011010110100010000000000
001000000000000111000000010001001111000010000000100100
000000000000000011100011000000011111000010000000000000
000000000000001000000111000000011111000000110000000001
000010100000000111000010010000001101000000110000000000
000000001110010001000000001101111010101111000000000010
000000000000100000100011101011011101000110000000000000
010000001110000101000011101000000000000000000100000000
000000000000001001100000000001000000000010000000000000
.logic_tile 15 23
000001000001010000010000000111100000000000001000000000
000010100100000000000000000000001010000000000000000000
000000101000001111000000000000001001001100111000000000
000001000000000111100000000000001000110011000000100000
001000000000000001000111000000001000001100111000000000
000000001000001001000000000000001011110011000000000000
000000000100000000000000000000001001001100111000000001
000000000110000000000000000000001101110011000000000000
001000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000001000000100000000010000000001000001100111000000000
000000000001001001000100000000001110110011000000100000
000000000000001000010000000000001001001100111000000000
000000000001011011000000000000001100110011000000000000
000000000000010000010000000000001000001100111000000001
000000000000001111000000000000001010110011000000000000
.logic_tile 16 23
000000001100000000000010000000001000110000000000100000
000000000000000000000011000000011101110000000000000010
011000000000001000000000010011011000010110100000000000
010000000000001111000011110111101001101001000000000010
010010100000000011000011000101111101010110000000000000
110000000000000000100100000101011001111111000000000010
000010100000001000000000010000011111000000110000100000
000000000110001101000011110000011011000000110000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010001000001000000000000000000000000000000100000000
000001001110001011000000001001000000000010000010000000
010000000000010000000111100000000000000000000110000000
000000000000100000000100001011000000000010000000000000
.logic_tile 17 23
000000000111011111000111110000000000000000000000000000
000000000000100111100111000000000000000000000000000000
011010000000001000000000000101101010010110100000000000
000001001110000111000000000111001011100000000000000000
010000000000000001000000000101101100101001010000000000
010000000000000000100011101011101000111111100000000011
000000000100101011100110010000000000000000000000000000
000000000000010011000010000000000000000000000000000000
000000100000000001100000000101100001001100110000000000
000001000000001001000010110000001000110011000000000000
000100000001010000000011000000011010000000110000000001
000000000000000000000000000000011000000000110000000000
000000100000000000000111000001011100010110100000000000
000101000000001111000000000011111111101001000000000000
010000000000100000010000001000000000000000000100000000
000000000111000000000010101111000000000010000000000000
.logic_tile 18 23
000000000000010000000111100000000000000000000000000000
000000000000100001000110000000000000000000000000000000
011000000000001000000000000001001010010110100000000000
000000000000000001000000000111001010001001010000000100
010000000000000101100110000000000000000000000000000000
010010101100000001100000000000000000000000000000000000
000000000000010000000000000011001011111111000100000010
000000000100100000000000001111111101101001000000100010
000010100000000000000000001011101001101111010101000000
000001001000100000000010010001111100010110000000000101
000010100001000000000010000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000011011000010100000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
.logic_tile 19 23
000000100000000011010011101111001001000110100000000000
000001000000101001000100000111011000001111110001000000
011000000000001000000110000011001011010111110000000000
000001000000000111000000000001011010111001110000000000
110001000000000000000110100011111000010110100000000000
110010000000000000000111000001011110101001000000100000
000000000001111001000111000000000000000000000000000000
000000000010100001000000000000000000000000000000000000
000000000000001111000000000111001101001011100000000000
000000000000001111000011010000101011001011100000000000
000000000000000011110110100000011010000000110000000000
000000000000000000110000000000001011000000110010000000
000000000001000001000011110000000000000000000100000000
000000000000100001000011101011000000000010000000000100
000001000001010011100000001000000000000000000100000000
000010101010100000100000001011000000000010000000000000
.logic_tile 20 23
001001000010010001000111000101111000000000010000000000
000000000000100000000110000000101001000000010001000000
011000000001010101000010100011101010001001010000000000
000000000000101001100110110000001010001001010000100000
110000000001010001000000010001001001000001000000000000
110000000000000011100010000000011111000001000000000000
000000000000110101100111001001111001000000000000000000
000010100000110101000010111001101000000010000000000100
001000000100000001000110110000011011110000000010000000
000010100000000000100010100000001011110000000010000000
000010000000001000000000000011011100000110000000000000
000001000000000101000011010101111101001111100000000000
000000000001001000000111100101001111010010100000000000
000000000001110101000000001001101010101111010000000000
000000000000000000000010000000000000000000000100000000
000000000010010000000100000011000000000010000000000000
.logic_tile 21 23
001000000010001111100110010000001011110000000000000000
000000000000000001000010000000011101110000000000100000
000000000000001000000000000001011011010111100000000000
000000100001010001000000001111111100000010000000000000
000001000100001000000000010000011011110000000000000000
000000101111010101000011110000011111110000000000000000
000000000000000000000110010001011110000001000001000000
000100000001110000000010000000011000000001000000000000
000000000000000000000000000101101001000010000000000000
000000000000000000000000000000111011000010000000000000
000001001010000011100000000001101111111110110000000100
000010101010001101000010110000001110111110110001000000
000000000000000111000000010111101011000000010000000000
000010000000000000000010100000111100000000010000000000
000101001000100000000010100000011100000000110000000000
000010100001110101000110110000001010000000110000000000
.logic_tile 22 23
000001000000001000000011100111001101000001000000000000
000000000100001111000000000111111011000000000000100000
011000001000001000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001111100110011101111101000001000001000100
000000000000000001100010000101101101000000000000100001
000000000000100001100011111111101010000110000000000000
000000001010010000000010001001101001111111100000000000
000000000000000000000111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011000111100011001011010100100100000000
000000000000000000000110001101011101101001010000000000
000010100000000001000000000000001010000011000110000001
000001000000000000000010010000001000000011000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
.logic_tile 23 23
000000100000000000000000010000000000000000000000000000
000000000010000000000010100000000000000000000000000000
011001000001011111100000000000000000000000000000000000
000011101011111011000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000100000001111100110010000001001111111000001000010
000001000000000001000010100000011011111111000010000000
000000000000000000000000001001111011010100000100000000
000000000000000000010000000111001101010000100000000010
000000000000010111100000010000000000000000000000000000
000100000000100000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000101111100000001101111011010100000101000000
010000000000010111000000000011011110010000100000000001
.logic_tile 24 23
000011100000000000000011100000001011110000000000000000
000010000000000000000000000000011111110000000000000010
000000000000000000000010100000000000000000000000000000
000000001101000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000100100010100000000000000000000000000000000000000000
001000000000000000010000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000001110000000000010000000001001000011000000000000
000000000010000000000000000000011101000011000000000000
000001000000000000000111000111011101110100010000100000
000000000000000000000100000000101001110100010001000000
.ramb_tile 25 23
000000000000000011000111100000000000000000
000000010000000111100111101101000000000000
011001000000000001000000000000000000000000
000000100000000000100000000011000000000000
000000000000000000010010000000000000000000
000001000000000000000100000001000000000000
000000000000000011100111001000000000000000
000000000000000000100000001011000000000000
000001000000000011100000001001100000000000
000110001110000000100000001101000000001000
000000000000000000000010001000000000000000
000010100100001001000100000111001001000000
000000000000000000000000001000000000000000
000000000000000000000010000011001001000000
010000001100001000000000000000000000000000
110000000000000011000000001111001000000000
.logic_tile 26 23
000010000100000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000100100011000010100011101101110100010000100100
000000000000000000000100000000001001110100010000000000
111000000000000000000000000011011100101000010001000000
110000000000000000010000000000011101101000010000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001011100000010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001000000001000000000000000000100100000
110000000000000000010000000001000000000010000000100000
.logic_tile 27 23
000000000000000000000010000111101000001011100000000100
000000000000000000000011100000011110001011100000000000
000000000000000000000011100011001000001011100000000100
000000000000000000000011100000111111001011100000000000
000000000000000000000000000111101011001011100000000100
000000000000001001000010000000001101001011100000000000
000000000000000011100000000011011101001011100000000100
000000000000000000100000000000101101001011100000000000
000101000000000000000010000111111000001011100000000000
000010000000000000000111100000011111001011100000000100
000000000000000001000011000011011000001011100000000000
000001000000001001100010010000111101001011100000000100
000000000000000111000011100111101011001011100000000010
000000000110000000000011010000011110001011100000000000
000000000000001011000000000011011011001011100001000000
000000000000001011100000000000101100001011100000000000
.logic_tile 28 23
000010100001010000000110000000001110000011110000000000
000000000000001011000110010000010000000011110000000000
011000001100000001000000000000001010000011110000000000
000001000000010001100010010000010000000011110000000000
010000000000001000000111100000001010000011110000000000
010000001110001011000100000000000000000011110000000000
110000000000101000000000000000011110000011110000000000
000000000001001011000000000000000000000011110000000000
000000000000100111000000010000011000000011110000000000
000000000001000000100011000000000000000011110000000000
000000000000100000000000000001001100001011100010000000
000000000001000000000000000000011001001011100000000000
000010100000000000000000010000001100000011110000000000
000000000000000000000011010000000000000011110000000000
000000000001000111000000000001111001011101000100000001
000100000000000000000000000000011010011101000010000000
.logic_tile 29 23
000000000000000000000000010000001001001100111000000000
000000001110000000000010100000001101110011000000010000
000000001111000000000000000000001000001100111000000000
000000000100000000000000000000001010110011000000000000
000000000001001101100110100000001000001100111000000000
000000000000000101000000000000001010110011000000000100
000000000000001000000000010000001001001100111000000000
000000000110000101000010100000001010110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000100
000000100000000000000000010000001001001100111000000000
000000000000000000000010010000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001000010000000000000000000001000001100111000000000
000000100000000000000000000000001100110011000000000000
.logic_tile 30 23
000000000000001000000000000101101111001011100000000000
000000000000000101000000000000001001001011100000100000
011000000000000000000110110000011100000011110000000000
000000000000001011000010100000000000000011110000000000
110000000000000101100000000101101010001011100000000000
100000000000000001000000000000001000001011100000000000
000000000000000001100000000001111101001011100000000000
000000000000001011000011010000001001001011100000000100
000000000000000111000000000101101100001011100000000100
000000000000000000000000000000001010001011100000000000
000000000000001000000110101000000000000000000100000000
000000000010001011000000001101000000000010000000000000
000101000000001000000000001000000000000000000100000000
000010100000000111000000000101000000000010000000000001
010000000000000000000000001000000000000000000110100000
100000001110000000000000001011000000000010000000000010
.logic_tile 31 23
000001000011000001000010110011111100111111000000000000
000000100000100000000110001011101110000000000000000000
011000000000000001100110011001101111111111000000000000
000000000000000111000010001001001100000000000000000000
110000000000001001100010010101101010100001010000000000
100000000000000001000111000000111100100001010000000000
000010000000001011100010011001111010100000000000000100
000000000000000001000111010101101010000000000000000000
000000000000001101100111100011001100000000010000000000
000000000000000011000110011001101011000010000000000000
000010000000000101000010100111111100100001000000000000
000000000110000000100110001001011111000000000000000000
000010100000000011000000010001111111100001000000000000
000001000000000000000011110101001011000000000000000000
010110000000000011000000000000000000000000000100000000
100000000000001101000000000001000000000010000000000000
.logic_tile 32 23
000000000000000000000110010000011000000011110000000010
000000000000000000000011000000010000000011110000000000
000010000000001001100010100000001111000000110000000000
000000000000000001000000000000011111000000110000000000
000000000000001011100111010000001010000011110000000000
000010100000001011100011010000000000000011110010000100
000100000001011101100110001011101000111111000000000000
000000000000000111100010101001111100101001000000000000
000000000001000011000000000001001110100001000000000000
000000000000000000110000000000111010100001000000000000
000000000101000011100000011101011111111111000000000000
000000001010100000000011011101101010000000000000000000
000000000000000111100111011001101011100000000010000000
000000000000000000000111000101011011000000000000000000
000110100001010101100000010001101111100001000000000000
000000001110000000100011010000001100100001000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000001100110000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
110000000000000111100000001000001000001000011110000000
010000000000000000000000000111001001000100100000000000
000000000000001000000110001111101000101001010110000000
000000000000001001000000000101001001011110110000000000
000000000000001000000000000000000000000000000000000000
000000010000000101000011100000000000000000000000000000
000000000000000101100110111011011101111001010100000000
000000000000000000000010100101011100111111110000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000000101100000001101011011101001110110000000
000000000000000000000000001011011100111111110000000000
.logic_tile 2 24
000000000000000000000110111101101100000001000000000000
000000000000000000000011101101001001000000000000000000
000000000000001101100110000101011010000001000010000000
000000001110000001000000001001111100000000000000000000
000000000000000001100111010101101101000001000010000000
000000000000000000000111100000011111000001000000000000
000000000000011101000110100101011011000010000010000100
000000000000100001000000000000001001000010000000000000
000000000001000111100111100000011000000011000000000000
000000000000000000000100000000001111000011000000000000
000000100000000000010000000101001111010110000000100000
000000000000000000000000000000001010010110000000100000
000000000000000111100111100000001100001100110000000000
000000000000000000000000000000011011110011000000000000
000000000000000000000011000001101110000000010000000000
000000000000000000000100001101001101000000000000000000
.logic_tile 3 24
000000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100100000
000000010000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000010000000000001001001100111100000000
000000010000000000000000000000001001110011000010000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 4 24
000000000000000111000111010000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000000000110000001000010000111011011101111000000000000
000000000000001101100011010101111000000110000000000010
000000000000000001000000000011101001101111000000000000
000010000000001001100000000101111000000110000000000010
000100000000000000000110100111001001101111000001000000
000100000000000011000011100101111110000110000000000000
000000000000000000000110100101111011001001010000000000
000000010000000000000010110000011111001001010000000000
000010000000000000000010000111001110101111000000000000
000001000000000000000100000101101000000110000000000010
010000010000000011100010000001101101110110100001000000
110000010000000000000111010000111001110110100000000000
000010000000001000000011100111001100101111000010000000
000001000000000001000100000101111111000110000000000000
.logic_tile 5 24
000000000001000111100111100101011101100001000000000000
000000000000101011100010010000101011100001000000000000
011010100000000111100110010111011110110011000000000000
000001000000001101000010001111111101000000000000000000
000000000000000000000000010111111000100001010000000000
000000000000001111000010000000001100100001010000000000
000000000000000001100110000101101111001001010000000000
000000000000000000000010110001001011010110100001000000
001010000000001001100011000101011100001001010000000000
000000011100001111000000000000011000001001010000000000
000000000000000111000011100001101000100000000000000000
000000001100000000000000000011011110000000000000000000
000000000000001101100111010000001001000011000100000010
000010010001000001000011010000011001000011000011000000
010010000000001000000110100000011001000100100101000000
000000000000001011000000001001011001001000010000000010
.logic_tile 6 24
000011100001010000000000000011011001101111000000000100
000011000000000001000000000001011100000110000000000000
011000000000011011100011001101101011100000000000000000
000000000000001111000100001101011010000000000000000000
110000000000000000000010100000001110000011110000000000
110000000000000000000111100000010000000011110000100010
000010000000101001100110000000011010000011110000000100
000001000000000001010010110000010000000011110000000001
000000001010000011100000001101001111111111000000000000
000000011111011111000000001011101000101001000000000000
000000000001011111000010011011011111111111000000000000
000000000000101101100011000001011101101001000000000000
000000010000001011010010000000000000000000000100000010
000000010000001011000010000111000000000010000000100000
010010001111010000000011101000000000000000000111000000
000001000000100000000000000011000000000010000000100000
.logic_tile 7 24
001000100000000001010000000000011000000011110000000001
000000000000000000000010000000000000000011110000000000
011000000000000111100000000011111101101111000000000100
000000000000000000010000001011011100000110000000000000
010000000000000001000110100111101010101111000000000001
110000000000001011000111011111011100000110000000000000
000000000000000111100000000000001010000011110010000000
000000000000000000100000000000000000000011110000000000
000001000000001000000111000111101010101111000000000000
000000110000011011010000001111001001000110000000100000
000000000001000011000000010000011010000011110010000000
000000001100100111000011100000000000000011110000000000
000000000000000000000111001000000000000000000100000001
000000010000010000000000001111000000000010000000000011
010010100000000000000010000000000000000000000100000101
000000001100000111000000000001000000000010000010000000
.ramt_tile 8 24
000001010101000111100111011000000000000000
000000110110000000000111111101000000000000
011010110001010000000000001000000000000000
000000010000100000000000000111000000000000
010001000000100000000111100000000000000000
110010000001010000000100000011000000000000
000000001100100001000111000000000000000000
000000000000010000000100000011000000000000
000000000000001011100000001001000000100000
000000001110000011100000001011100000000000
000010000000000001000010001000000001000000
000001000100000000100010011011001111000000
000000000000000001000000000000000000000000
000000010000000000000000001001001110000000
010100001100000000000000010000000001000000
110100000110000001000011000001001100000000
.logic_tile 9 24
000000001111000000000010000000011010000011110000000000
000000000000000000000011100000010000000011110000000100
011100000000001111100000000000011000000011110000000000
000100000100100111000010010000010000000011110000000100
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000001000000000010000011000000011110000000000
000000001010000001000011100000000000000011110000000000
000000000000100000000000000000011100110000000000000000
000100010000010000000011100000011101110000000000000000
000011000111010000000010000000001110000011110000000000
000001100100101001000010000000000000000011110000000000
000000010000000111000000001101111001111111000010000000
000000010000000000000000000011001101101001000000000000
010010000000000000000000000000000000000000000100000000
000001000110000000000000001001000000000010000000000001
.logic_tile 10 24
000000001000000000000000010001111101110110100001000010
000000000000000000000010000000011100110110100001000100
011100001011100001010010110001111011110100010000000000
000100000111101001000010000000011001110100010010000000
110001000000010000000000000000011101110000000000000000
110000000000100000000000000000011110110000000000000000
000000000000001111100110011001011011111111000000000000
000000000010001011100011100111101010101001000010000000
010000001000100000000000010000000000000000000000000000
110000010001010000000010110000000000000000000000000000
000000000000001111000110100001111001110100010000000001
000000000110000011000100000000011100110100010000000000
000010010010100000000011100000000000000000000100000000
000000010000000000000000001011000000000010000000000000
010001000000001101100000001000000000000000000100000000
000000101010001011000000001101000000000010000000000000
.logic_tile 11 24
000000000101010000000000010001111101110110100010000100
000010100000000000000011100000001100110110100000000010
011010100000000001000000000111011111111111000001000000
000001000000000000000000000101101111101001000000000000
010000000000001000000111000000000000000000000000000000
110000000000001001000100000000000000000000000000000000
000010000000000001000111010000001001110000000000000000
000001000010000000100010000000011011110000000000000000
010000000000000000000000001000000000000000000100100000
110000010001000000000000000101000000000010000000000000
000000000111010011000011100000000000000000000110000000
000000000000101001000000000111000000000010000000100000
000100010000001000000110001000000000000000000110000000
000100010000001111000000001101000000000010000000000000
010000000100000001000000001000000000000000000110000010
000000001100000000100011101011000000000010000000000000
.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000011110001101001110110100010000010
000000000000010001000011010000011011110110100000000000
110010100000010000000000000000011101000000110000000000
110000000000000000000000000000001001000000110000000010
010000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000110100000000000000000000000000000000
000000010011110000000011100000011001110000000000000000
000010010000100000000100000000011110110000000001000000
000001000000000011000000001000000000000000000100000100
000011000100000000100000001011000000000010000000000000
.logic_tile 13 24
000100000000000111100000010001111001110100010000000000
000100000000001001100011110000101101110100010000000000
011000000000001011000111111001001100101111000000000000
000000000000001111000111110111011100000110000000000010
010000000000000111000110000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000111100110010101111010111001010000000000
000000000000001001100011111111101000100000000000000000
000000000100001011000011010111001110111101010001000000
000000010000000001000111111101101010010000100000000000
000000100000001011000000010001101101011101000100000000
000000000000001011100011110000101100011101000000000000
000000010000000000000000000101111011011101000100000000
000000010000001111000010000000101100011101000000000000
010000000000001000000111100001111110011101000100000000
010000000000001101000000000000111101011101000000000000
.logic_tile 14 24
000000000000101001000011000111011010110100010000000010
000000000001001011100111100000111000110100010000000000
011000000000000000000011010001101101111001010000000000
000000001100000000000110101101101110100000000000000000
010000000000000011000111000000001001000000110001000000
110100001110000000100111100000011110000000110000000000
000000100000000011100111010000011111110000000000000000
000000000000000000000010000000011001110000000010000000
000000000000011001100011101011101101010110000000000000
000000010000100111000100001101111101111111000010000000
000000100000000111100110110001001010111101010010000000
000000000000000000100111010011101000010000100000100000
000001000001010000000000011000000000000000000100000000
000010010000100000000011100101000000000010000000000000
011000000000000001100110101000000000000000000100000000
000000000000001001100100000011000000000010000000000100
.logic_tile 15 24
000001001110000111000000000000001001001100111010000000
000000000000000000000000000000001101110011000000010000
000000000001100000000000000000001000001100111001000000
000000000000100111000000000000001110110011000000000000
000000000100001000000000000000001000001100111000000000
000000000000000011000000000000001110110011000000000010
000000001110000000000000000000001000001100111000000000
000000100000000000000000000000001101110011000000000000
000000000000000000000110110000001001001100111000100000
000000010000000000000110110000001000110011000000000000
000001000000000000010000000000001000001100111001000000
000000101000100000010011100000001010110011000000000000
000000010000000111010000000000001000001100111000000000
000010110000000011000000000000001101110011000000100000
000001001110000000000000000000001000001100111000000000
000011001100000000000000000000001000110011000000000000
.logic_tile 16 24
000000000000000111100000000001101100000010100000000100
000000000000000101100011000001001010000110000000000000
011100000000001111000000000000011001000000110000000000
000000000100001111000000000000001000000000110000000010
010000001010000001000000000000011001110000000000000000
010000000001001011100000000000001010110000000000000000
000001100110000111100000000000000000000000000000000000
000011000100010000000000000000000000000000000000000000
000000000001010111100000010001001010010110000000000000
000000010100100000000011110111001101111111000010000000
000001000000100000000000000000000000000000000100100000
000010000001000000000000001111000000000010000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 17 24
000000000101001001000011101001011111010110100000100000
000000000001111011100010000111011011101001000000000000
011100101110000000000011100001001111110100010100000000
000100000000000101000110010000001100110100010001100001
010000000000001001000010000101011010110100010100000000
010000000100001011100010000000011010110100010011100001
000000100000000000000111100001001100110100010100000010
000000000000001011000111000000001011110100010000000001
000010100000001000000000000101011011110100010100000100
000000010000001111000000000000001001110100010000000010
000100000000000011000000000001001011110100010100100011
000110000000000000000000000000011001110100010000000000
000000011111000111000000000000000000000000000000000000
000000010000100000100000000000000000000000000000000000
000000000000000001000000000001011000110100010110000000
000000000000000000000011000000001001110100010011000000
.logic_tile 18 24
000000000000000000000111100000011110110000000010000000
000000000000000001000110000000011001110000000000000000
011000000001001000000000001011011001010110100000000000
000000000000101011000000000011001101100000000000000000
010001000000000111000010000111111100000110100000000000
110011000000000000100000000001001010001111110000000000
000010100001010001100000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000001000000111100000001001000000110010000000
000001010001000111000000000000011111000000110000000000
001000000000000001000011000000000000000000000100000000
000000000110000000100000001011000000000010000000000000
000000010000100000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
010000000000000000000011101000000000000000000100000000
000000000000101111000010001101000000000010000010000000
.logic_tile 19 24
000000000001000111100011110001111010010110100000000000
000000000000000000000011110111101011101001000000000000
011000000000000101100111101011011111101001000000000000
000000000000000000000111001011011010000000000000000000
110010001110001101000110100001011010000000000000000000
110001000000000001000100000101011001000110100000000000
000000000001011111100110101101111110010110100001000000
000000001000101111100010000011001001100000000000000000
000000000001010111000110100101011110001001010000000000
000000010000000111100010010000001001001001010000000000
000000000000000011110010000011011000010110100000000010
000000000000000000100000000011111101000000010000000000
000000010000000001100010001000000000000000000101000000
000000010000000000000100001101000000000010000000000000
010010000000010001000010001000000000000000000110000000
000001000000000001000100000001000000000010000000000000
.logic_tile 20 24
000010001010001101000011000000011010111111000000000000
000000000000000011100010000000011100111111000000000100
011010101110110101000011101101001100100000000001000000
000000000001001001000010100001111000010110100000000000
010000001110000101000010101111011001000110010000000000
010000001100000000100111001001111110011111000000000100
000000000000001000000111011001011110000110100000000000
000000001000001011000011011011011110001111110000000000
000000010000001101100111001011001100010110100100000000
000001010000000101000011111011011010100000000000000001
001000000000011111000111000011101111111111110100000100
000000000000101011100010011101101100111001010000100010
000000011010000001000000000101111111010110000110000000
000000010000000111100011110000011011010110000000000000
011000001110100111100111110011111100010110100110100000
010100000011000000100110101001011101101000010010000010
.logic_tile 21 24
000000000000101111100110000000001101000011000000000000
000000000001010001100011110000011100000011000000000000
011010100000001011100110110101011000101001000000000000
000100000010000101000010001001001110000000000000000000
010000000000001101000000010000011011000000110001000000
010000001010000001000010010000001101000000110000000001
000010100000011011100000001001111011010110100000000000
000001000000100111000000001111001001101000010000000000
000000000110100000000011100101001011110110100000000000
000000010000010000010000000000011001110110100000100000
000000000110001000010010111001011001010111100000000000
000000000010000011000111010001001001111111110000000100
000000000000001111110000000001011001000000000000000011
000000010001011111100000000111011000000010000000000001
110000100000010000000000001000000000000000000100000000
010000000000000000000010111011000000000010000010000000
.logic_tile 22 24
000000000000001011100011100000011010000000110001000010
000000000000011111000011110000011011000000110001100001
011100101011000001110011110000000000000000000000000000
000101000000011111000010000000000000000000000000000000
010000000000000111100110010001101001000110100000000000
010000001100000000000010000000111000000110100000000000
000000000001111000000110000000001101000011000000000000
000000001100100011000010010000011110000011000000000010
001010001010001001000010001001011011000110000000000010
000001010000000011000111110011001101000010100000000000
000010100110000000000110010101001101100000010000000000
000001000000001111000011101011001101010100000000000000
000000001010000000000000000001111110000110100000000000
000000111110000000000000000000011000000110100000000000
000001001100000000000000000101111000101111110110000100
000010000000101001000010110011111011001001010000000100
.logic_tile 23 24
000000000001011000000110010101101111000110100000000000
000010100000100101000010000000011101000110100000000001
011000000000000001000010100001001101000110100000000000
000000000000000000100110110000111110000110100000000000
010010100000001001100011000011101100100000010000000000
110001001110000101000100001111101101010100000000000000
000000000000001000000000010111111001100000010000000000
000000000110000001000010000101111001010100000000000000
000000000000100111000111110011111001100000010000000000
000000010001000000000011010001101100010100000000000000
000000000000000000000110111001101011101111110000000000
000000000000000011000010101111101011001001010000000100
000000000000010000000111010001011001000110100000000000
000000010000000000000111010000101101000110100000000000
010001100000001000000110100000000000000000000100000000
000000000001010101000011001011000000000010000000000010
.logic_tile 24 24
000000000010100000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
011000100000000000000110010000000000000000000000000000
000001000001110000000011110000000000000000000000000000
010010100100000000000000000101011011000110100010000000
010000001000001001000000000011011111011111110000000000
000000100000000111100011100000000000000000000000000000
000000000000000011100011110000000000000000000000000000
000010100000001000000000010000001111110000000010000100
000000010001010111000011100000001100110000000001000000
000000110000001000000000000000011010000011110001000000
000001010000001011000000000000010000000011110000000000
000010100010001000000000000000011010000011000010000000
000001010000000111000000000000001100000011000000000100
010000010000000000000010100001101101000010000110000010
110000000000000000000100000000111001000010000010000011
.ramt_tile 25 24
000000110001010111100000011000000000000000
000001011000100000100011001011000000000000
011000010000000011100111101000000000000000
000000010000001111100000000101000000000000
010000000000000001000000001000000000000000
010000000000000000100000000101000000000000
000000000100010011100111000000000000000000
000000001110000111000000000111000000000000
000001000000000000000000000001100000100000
000000001100000000000011101011100000000000
000000000000000001000000001000000000000000
000000000100000000100010000001001000000000
000000000000000000000000010000000001000000
000000010000001111000011110101001011000000
010000000000000000000000000000000001000000
010000000110000000000000001111001100000000
.logic_tile 26 24
000000000000000000010111100001001110000110100001000000
000000001110000000000111100011101001001111110000000000
011000100000000001000000000000000000000000000000000000
000000000000000011100010110000000000000000000000000000
110100000000000000000111100111101010110110100000000010
110000000000001011000111100000001110110110100000000000
000100000000010000000010100011011001001011100000000000
000000000000000001000000000000101010001011100000000001
000000000000001011100000010000000000000000000000000000
000000011100000011100010110000000000000000000000000000
000000010000000000000011001101011000000110100000100000
000000010000010000000100001011111011001111110000000000
000000010000000111000010001011011110111001010000100000
000000010000000011110100001101011110100000000000000000
000000000001111000000000011000000000000000000100000000
000000000001001111000011000001000000000010000001000000
.logic_tile 27 24
000010000000000000000111000000011010000011110000000000
000000000000000000000011000000000000000011110000000100
000000100000000000000110000000001010000011110000000000
000000000000000000000100000000010000000011110000000000
000010000000000000000111100011101100001011100000000001
000000001010000000000000000000101100001011100000000000
000000000000001011000000000000011010000011110000000000
000000000000001111000011000000000000000011110000000000
000010000000010001000000000000011010000011110000000000
000000011000100111100000000000010000000011110000000000
000000001010000011110111010111111100001011100000000010
000000000000000000100011010000111001001011100000000000
000000010001000000000000000000011000000011110000000000
000000010010000000000000000000010000000011110000000000
000000000000000000000111000111101001001011100000000000
000000000000000000000000000000111100001011100000100000
.logic_tile 28 24
000010100001010111100010000000001110000011110000000000
000100000000101001000110110000000000000011110000000000
011000000000000000000000000001001000000111010000000100
000000000000000001000000000000011000000111010000000000
110000100000001000000011000000011100000011110000000000
110001000110001011000110000000010000000011110000000000
111010100000000001000000000000011100000011110000000000
000001000000000000000000000000000000000011110000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000001000000000000000010000000011010000011110000000000
000000110000000001000000000000000000000011110000000010
000000000000000000000010000000001000000011110000000000
000000010000000111000100000000010000000011110000000000
000000000000000000000000000001101010011101000100000000
000000001110000000000000000000011010011101000010100100
.logic_tile 29 24
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001010110011000000010000
000000000000010000000000010000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000001000111010000001001001100111000000100
000000000000000000000110100000001001110011000000000000
000000001111011011000000000000001000001100111000000000
000000000000000101000010010000001011110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000000010000000000001000110011000000000000
000000000000000001010000000000001000001100111000000000
000000010000000000000000000000001001110011000000000000
000000000000100000000000000000001000001100111000000100
000000010001010000000000000000001011110011000000000000
000000001110010000000000001101001001110000100000000001
000000000000100000000000001101001100110000000000000000
.logic_tile 30 24
000000000000000111000010001001101000110011000000000010
000000000000001001000000000011011110000000000000000000
011000000000000101000010000001011010001011100000000000
000000000000000001000000000000011101001011100000000100
110000000000000000010011100000011000000011110000000100
110010000000000000000000000000000000000011110000000001
110000000000000011100010000001001011001011100000000100
000000000000000000000010010000011100001011100000000000
000000000000000000000110000001111010011101000100000001
000000010000000000000111100000111101011101000001000000
000000000000001001100000000001111110011101000110100000
000000010000001011100010100000001111011101000000000000
110000010000000111000010010001101111011101000110100010
000000010000001111100110110000101010011101000000000000
000011110000000101000000000001111100011101000100000000
000011100000000000000000000000011000011101000001100000
.logic_tile 31 24
000000000000000000000000010000011110000011110000000000
000000000000000000000011010000010000000011110000100000
011100000000000001000111000000011010000011110000000000
000000000000001101000110000000010000000011110000000100
110000000000001000000000010000001100000011110000000000
110000000100000011000011000000010000000011110000000000
000000000000000001100010111101101111111111000000000000
000000000000000000010011101101001101101001000000000000
110000000000000000000010000000001010000011110000000000
000000000000000000000100000000010000000011110000000100
110000001110000000000111000001111100011101000100100000
000000010000001001000000000000101111011101000000000001
000010100000000111000011110001111000011101000100000000
000001010000000000000010010000011001011101000001000000
000100010001000000000000010001111000011101000100100000
000000000000100000000010110000101010011101000000100000
.logic_tile 32 24
000000000000000000000000000000011010000011110000000000
000000000000000000000011100000000000000011110000000000
011001000100000000000110000000001100000011110000000000
000000100000100000010000000000000000000011110000000000
110010100000000000000000000000011000000011110000000100
100001000000000111000000000000010000000011110000000000
000100000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000011100000001010000011110000000000
000000000000000111000100000000000000000011110000000100
000010000000000000000000000000001000000011110000000000
000000010000000000000000000000010000000011110000000100
000000000001010000000000010000001110000011110000000000
000000010000000000000010110000010000000011110000000100
010100110000000000000000000000000000000000000100000010
100000000000000000000000001011000000000010000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011110101111000000000000
000000000000000000000000000011011101000110000000100000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 25
000001000000101001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010001
011000000000001001100110010000001000001100111100000000
000010100000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111100000000
000010000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
.logic_tile 4 25
000000000000001000000111000101001000101111000010000000
000000000000001101000010001111111011000110000000000000
000000000000001111100111010001011001101111000000000000
000000000000000111100110101111111100000110000000000010
000000000010000000000010000000011000000011110000000001
000000001010000000000110010000010000000011110000000100
000000000000001001000000000001101111001001010000000000
000000000000000101100000000000001110001001010000000010
000000000000000000000011000001111111001001010000000000
000000010000000000000000000000011100001001010000000000
000010100000000011100000000001011110101111000000000000
000000000100000111100000001111101101000110000000000001
000000000001000011100010000101011011101111000000000010
000000010000100000000010001111101010000110000000000000
000000000000010101000111000001011111001001010000000000
000000000000100111100011100000011110001001010000000010
.logic_tile 5 25
000011100101001111000110000101001100100000000000000000
000010100000100011000010000000001011100000000000000000
000010100000000011100010010111101111101001000000000000
000011100000000111000111001001001100000000000000000000
000001000001010111100010110001011000001001010000000000
000000000000000001100111000000011111001001010000000010
000000000000010011000010000101001001110011000000000000
000000000000100001100010101111011011000000000000000000
000000000000000001100111101101101101110011000000000000
000000010000001111000100001111011100000000000000000000
000010000000001001010010001001011000111111000000000000
000000000010001011000100000001011011000000000000000000
000000000000001111000010011111011111101001000000000000
000010010001010001000111110001011011000000000000000000
000000000000000001100011000101101101001001010000000010
000000000000000000000010000000001101001001010000000000
.logic_tile 6 25
000010100110000000000000000000011100000011110000000010
000000000000000000000011110000010000000011110000000100
011000100000000000000000010000011100000011110000000011
000001000000001001000011100000010000000011110000000000
010000000000000000000000000000011010000011110000000010
010000001000000000000000000000000000000011110000000001
000000000000000000000000001001111110110011000000000000
000000000000000001000010100101101101000000000000000000
000000000000000000000111000000011010000011110000000100
000010010000000000000100000000010000000011110000000001
000000001100000011100110100000011000000011110000000101
000011000000000000000011100000000000000011110000000000
000001000000000011100000000111111111110011000000000000
000010110000010000100000000111101111000000000000000000
010000000000000111000011111000000000000000000101000000
000000000110000111000010100011000000000010000000000000
.logic_tile 7 25
000000000000000000000010000000011001110000000000000000
000000001010000000000010010000001001110000000000100000
011000101000000111100000000000001000000011110010000000
000001000000000000100010100000010000000011110000000000
010000000000110000000011100000001100000011110000000001
110000000000110000000100000000000000000011110000000000
000000000100000000000000000000001100000011110001000000
000010100000000000000000000000000000000011110000000000
000010000000001111000000000000001000000011110000100000
000011110000000011100010010000010000000011110000000000
000101000000000000000000000000001100000011110000100000
000110000000010111000000000000010000000011110000000000
000000000000000000000000001000000000000000000101000000
000000010000000000000000000011000000000010000000000100
011000000000000000010000011000000000000000000100000000
000000000000000000000010111111000000000010000001000000
.ramb_tile 8 25
000000000000000111000011110000000000000000
000000010000001001000011001001000000000000
011000000000000000010111000000000000000000
000000000100000000000000001011000000000000
000000001101110001000010001000000000000000
000000000001101001000010000101000000000000
000000000001000011100000000000000000000000
000000000001100000100000000001000000000000
000000001100100000000010000001100000000000
000000000000010000000000000001100000010000
000000000001010000000011100000000000000000
000000000000001001000000001101001001000000
000000000000000000000000000000000000000000
000000010000000000010000001101001010000000
110000000000000000000000001000000000000000
010000000000000000000000001011001010000000
.logic_tile 9 25
000000000000100000000010100011000000000000001000000000
000001000101000011000011010000001010000000000000001000
000010000000010000000010110011100001000000001000000000
000000000000001011000011010000001101000000000000000000
000000000000001111100000000111100001000000001000000000
000000001010001111100000000000001010000000000000000000
000000100101100101000000000001000001000000001000000000
000001000010010000000011010000001011000000000000000000
000000000000000011100000000001100001000000001000000000
000000000000100000000000000000101000000000000000000000
000011100000001000000111010011100000000000001000000000
000010000110001111000111110000101001000000000000000000
000000100000000000000000010101000000000000001000000000
000001000000000000000011110000001001000000000000000000
000000000000010000000000000001100000000000001000000000
000001000000001001000000000000101111000000000000000000
.logic_tile 10 25
000000000000000111000000011001101101101111000000000100
000000000000000011100011010111111100000110000000000000
011000000001010001000011101101111000101111000000000001
000001001000000111000011110011011000000110000000000000
010011000000000000000000000000000000000000000000000000
010011100000000001000000000000000000000000000000000000
000001001110000001000000000001101111100000000010000001
000010100000000000100011000000011000100000000000000100
010000001100101000000111100011111010110100010010000000
110010110001011111000111110000111110110100010000000000
000010100000000001000010000001001100001001010000000000
000001000001001011000100000000001110001001010000000010
000001011110000011000010000000000000000000000100000000
000010010000000111100100001011000000000010000010000000
000010100000000001000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
.logic_tile 11 25
000000000001000000000000000001111000110110100000000000
000000000000100111000000000000101111110110100011000000
011000100000000111100010000000000000000000000000000000
000000000010000001100000000000000000000000000000000000
010000000000000000010110010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
010001000000011000000000000001101100110110100001000010
110011000000101111000000000000011101110110100000000000
000000000000000000000011000000000000000000000100000000
000000010000000000000111000001000000000010000000000000
000010101110100000000000001000000000000000000100000000
000001000000010000000000000101000000000010000000000100
010000010000000000000011000000000000000000000000000000
110000010000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000100
.logic_tile 12 25
000001000000101000000111000111011010110100010000000000
000000101110000011000011100000001111110100010000000010
011010100010001001000011100011011011110100010000000000
000000001000010111100100000000011110110100010000000010
010011001010101000000111000000001001110000000000000100
010010000000000011000010000000011111110000000000000000
000000000000001111000010101101001101111101010000000100
000000000000000101000100001011111100010000100000000000
000000000000100000000000010101011001110100010110000000
000000010000000111000011100000011100110100010000100000
000010000000000011100011000001011010110100010100000001
000000000100001111100000000000001011110100010001000000
000001000000000000000111000000000000000000000000000000
000000010000000111000100000000000000000000000000000000
000000000000001000000110100001011001110100010100100010
000000000000000111000000000000001000110100010000000000
.logic_tile 13 25
000000101110001000010111000001111101110100010000000000
000001000000001111000000000000011101110100010000000000
011001100000001111100111100101101100110100010001000000
000010100000001111100000000000011110110100010000000000
110000001110001011100111000101001001011101000100000000
110000000000001111010111000000011100011101000000000010
001000000000000111100000010001001011011101000110000000
000000100000000000100011100000011100011101000000000000
000000000000011011000000010101011010011101000101000000
000000010000000001100011010000011110011101000000000000
000010100000000011000010010001001011011101000101000000
000001000010001011000111000000001001011101000000000000
000000010000000111000111100101001011011101000100000000
000001010000001001000000000000011111011101000000000000
010000000000000000000011000001001100011101000100000000
010100000000100000000000000000001100011101000000000000
.logic_tile 14 25
000000000000000111100110010101011001001001010000000000
000000000000000000000110110000101000001001010000000100
011010101111011111110111110101101001001001010000100000
000001000000101011100110110000111010001001010000000000
110011000000000011000000011101101101000110100000000000
110010001010000000000010001001011101001111110000000000
000100000010000011100010000000001110110000000010000000
000000000000110111100100000000001000110000000000000000
000000000000000000010010010111011110110100010100000000
000000010010001111000011100000011101110100010001100000
000010100001000000000010010011011111110100010100000000
000001000000000000000111010000011101110100010000000001
000000010000000111000011000111001001110100010100000101
000010010000001111100100000000011010110100010001000000
000000000001000000000110110011001011110100010100000010
000000000000100000000010100000001001110100010010000010
.logic_tile 15 25
000010100000000000000000000000001001001100111000000000
000001000000000000000000000000001111110011000000010010
000010000101010011100000000000001001001100111001000000
000001001110000000000000000000001000110011000000000000
000000000000000000000010000000001000001100111000000000
000000000000000000000100000000001011110011000000000000
000000000000000000000111100000001000001100111000000000
000000000000000001000100000000001100110011000000000000
000010000000000111000110100000001001001100111000000000
000000011010000000100100000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000100000000000000010000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000010000000000000000000000001101110011000000000000
000000000000010000000010000000001000001100111000000000
000001000000110000000100000000001101110011000000000000
.logic_tile 16 25
001010101000010111100110110101111100110100010100000010
000001000000000000100010100000111011110100010011000000
011100000011011101100011100101101010110100010100000000
000100000000000101000011100000101000110100010000000100
110000000001010011100011100101111001110100010110000000
110000000000100000000100000000101001110100010000000010
000010000000010000000011110101101001110100010110000000
000000000110000000000111000000111001110100010000000001
000000000010000000010111000101101001110100010110000110
000000010000010000010100000000111100110100010001000000
000000000100000000000110000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000100101001000000000000000101111000110100010100000000
000000000110100000000000000000101101110100010010000010
.logic_tile 17 25
000000000001101000000110010011001010010110100000000100
000000000100110111000010010101011001000000010000000000
011000100000101111100011100000011000110000000000000000
000011000000110111100010110000001010110000000000000000
110000000000000001100010010001011000010110100000000000
110000100001000011000010000111101100100000000000000000
000000000000010000000010001101101011010110000000000000
000100000000000000000000001111111100111111000000000000
000001000000100001000000000000000000000000000100000000
000000010001010011100000000001000000000010000000100000
000000100000100011100000000000000000000000000100000100
000001000001000000100000000111000000000010000000000000
000000000000001111000110101000000000000000000100000010
000000010000001111000100001001000000000010000000000000
000000100100000000000000011000000000000000000100000010
000000101010000000000011011001000000000010000000000000
.logic_tile 18 25
000001000000100001000000010000011110000000110000000000
000000100000000000000011100000001101000000110000000000
011100000000101000000111111001101010010110100000000100
000100000001010001000010001001001100000000010000000000
011000000000000101000111101011011011111101010000000100
010000100000000000000100000101111001010000100000000000
000000000010000111000111000000000000000000000000000000
000000001010010111000010110000000000000000000000000000
000000000000011011000111110011111110010110100000000000
000000000000000001000011010111011011101001000000000000
000010000000000001000111001101101100010110000000000000
000110000000000000000000001011101000111111000000000000
000000001110100111000011000000000000000000000100000000
000000010000010000100100001111000000000010000000000000
000000000110000000000000001000000000000000000110000000
000000001100000001000011110101000000000010000000000000
.logic_tile 19 25
000101000001001011100000000000011110110000000000000000
000110000000001111100010000000001011110000000000000000
011010000000011001100011111111101100101001000000000000
000000100000000111000011011011011111000000000000000000
010001000000000001100111100111001101100000010000000010
010010100000000000000111100001101101010100000000000000
001000001000000101100010001001111001010110100000000001
000001000000000000000000000111101100101001000000000000
000010100000001011000000000001111001010110100001000000
000000000000000001100010010011101100000000010001000000
000110000101010001000011110101111010010110100000000000
000111000000101001100111000111011000100000000000000000
000000000000001000000000010101001110010110100000000000
000000010001000011000011100101111000101001000000000000
000000000000001011100000000000000000000000000100000010
000000000010000111000000000011000000000010000000000000
.logic_tile 20 25
000000000000000001000110010000001000110000000000000000
000000001010000000000011100000011010110000000000000010
000100000001000001000010100000011011110000000000000000
000100001100101011100010100000011000110000000000000000
000000000000000001100110001001111000000000010000000101
000000000000000000000000000011101011000000000000000010
000001000001000101000010100000011001000000110000000000
000010000010001011000010100000011101000000110000000000
000000000000011000000000001101111001010110000000000000
000000010000100001000000000001101010100000110000000000
000000000000000000000111001001101100001001000000000000
000000000000001011000000000111001000000010100000100000
000010100100010000000000000000011010000000110000000000
000000010000100000000000000000001100000000110010000100
000000001010001000000000000000001000000011110000000000
000000000000100001000000000000010000000011110000000001
.logic_tile 21 25
000000000000001000000011110001111101100000010000000000
000000000000001001000010000001111001010100000000000000
011010000001011001100011110011111101000010000000000000
000000000110000001000110000000101111000010000000000100
110000000000001000000110001001101101010100000000000000
010000000010000001000000000111011001010000100000000000
000000000000000000000000010001001110000110100000000000
000001000000100000000010000101111110000000000000000000
000000000000001000000011101111011001010110100000000000
000010010000000101000110101111001110111101110000000000
000000000001011101000111110000001111000011000000000000
000000000000101011000010010000001100000011000000000000
000000000000000001000011100001011010101110000100000011
000000010000000111100100000000111011101110000010000010
000001000111000001000111100011011000010111100110000010
000000000000110000100011100000001001010111100000000001
.logic_tile 22 25
000000000000000111000111101001111100010110100000000000
000000000000000000000111101001011011101001000000000000
011000001100000011110110100000000000000000000000000000
000100000000000111100011000000000000000000000000000000
010001000000000000000111000000000000000000000000000000
010000000000000101000010110000000000000000000000000000
000000000001101000000110001011101111101001010001000000
000001000010000001000011101001111101000000100000000000
000010100000000111000111001001011011000110100000000000
000001000000001101000100001101011100001111110000000000
000000100011001000000111000111111000100000010000000000
000001000000100111000110010101101101010100000000100000
000000000000000000000011100101001101001001010000000100
000000010000000000000000000000101111001001010001100000
000000000000000111100111001011011110110110100100000000
000000000000000000000100000101001001111111110000000000
.logic_tile 23 25
000000000000000001100000000011111110100000010000000000
000000000000000111000011010011111110010100000000000010
011000000000101011100111000101001111000110100000000000
000000001001000001100100000000011011000110100000000000
010000001000000001000010001011101101100000010000000000
110000000000001001000110010111101100010100000000000000
000000000100011001000110110011011101000110100000000000
000000000010001001100010010000101010000110100000000000
000000000000001011000011110101001011000110100000000000
000000010000001001100010000000101010000110100000000000
000100000000000011000011101111111000101111110000100000
000100000000001001000100000011101000001001010000000000
000000000000000011000011000001111001110100010100000000
000000010000000000100000000000011011110100010000000111
000000000000000101000110010001001000110100010101000000
000000000000000000100011110000011101110100010001000010
.logic_tile 24 25
000000000000001000000011110011111010000110100001000000
000000000000001111000011110001001011001111110000000000
011000000000110111100110011111011000000110100001000000
000110000000011011000010001101101001001111110000000000
010000000100100011000011100011101010000110100001000000
000000001000100000000011111011011011001111110000000000
000000000000001000000110010111011000000110100000000001
000010000000000111000011100111111001001111110000000000
000000010000000000000000010011111000000110100000100000
000000010000000000000011101001001011001111110000000000
000000000100000001000010001111101011100000010000000000
000000000000000000100000001011001111010100000000000100
000000000110001000000010000000011001001100110101000000
000000010001010111000100000000011001110011000000000000
010000000000000011000000000000011010000011110101100000
000000000000000000000010110000010000000011110000000000
.ramb_tile 25 25
000010000000001111100111000000000000000000
000001010000001111100100000001000000000000
011001000001100000000000000000000000000000
000010100000100000000000001001000000000000
000000000000000000000000010000000000000000
000000000000001001000011010011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000000000000001111000000001000
000000000000000111000011101111000000000000
000010100010000001000010000000000000000000
000000000000000111100000001101001000000000
000000000000000001000000000000000000000000
000000010000001001000000000111001101000000
110010000000000000000111001000000000000000
010000000000010000000000000011001010000000
.logic_tile 26 25
000001000000000000000110010101000000000000001000000000
000010100000000000000010000000100000000000000000001000
011100000000001001100110010000000000000000001000000000
000100000110000001000010000000001010000000000000000000
010010000000000000000000000000001000001100111100000000
000001000000000011010011000000001001110011000001000000
000010000001000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000010
000001010000000000000000000000001001001100111101000000
000010110000000000000000000000001000110011000000000000
000000000000100000000000000000001001001100111110000000
000000000001010000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000000
010000001100000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
.logic_tile 27 25
000000000000000000000010100011100000000000001000000000
000010100000000000000000000000000000000000000000001000
000000100001010000000000000000000000000000001000000000
000011000000000101000000000000001110000000000000000000
000000000000000101000000000000001000001100111000000100
000000000000000000000000000000001111110011000000000000
000001000000100000000000000000001000001100111000000100
000010101011000000000010100000001100110011000000000000
000001000000000101100000000000001001001100111000000000
000000010000000000000000000000001000110011000000100000
000000001100000101100000000000001000001100111000000000
000000000000000000000000000000001001110011000000000010
000000001110001000000110100000001000001100111000000000
000000010000000101000000000000001010110011000000000010
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001011110011000000100000
.logic_tile 28 25
000010100000001111000000010000011110000011110000000000
000001000100000001000011100000010000000011110000000000
011000000000000001100110010000011000000011110000000000
000000000000000001000011000000010000000011110000000000
010000000000000011100010000000011000001100110000000000
110000000000000000100100000000001000110011000000000000
110000000000010000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000001010000000000000000000011000000011110000000000
000000010100001111000000000000010000000011110000000000
000001000000000000000000000000001100000011110000000000
000010010000000000000000000000000000000011110000000000
000000000000000000000000000000011110000011110000000000
000000011100000000000000000000000000000011110000000000
000000000000000000000000010001101000011101000100000000
000000000000000101000011010000011000011101000000000110
.logic_tile 29 25
000000001110001000010000010011011111001011100000000000
000000000000000011000011110000011000001011100000100000
011000000000010101000000000111011011001011100000000010
000000000000000101000000000000011000001011100000000000
110010101110000101000000000011011010001011100000000000
100000000000000101000000000000011000001011100000000100
000000000000001000000011100111001000001011100000000000
000000000000001011000110010000011010001011100000000100
000000001110000011100111100011011100001011100000000000
000001000000001111000100000000011010001011100000000100
000000000000000000000111000111001101001011100000000001
000000010000000000000100000000001010001011100000000000
000000000000001011100000000011001101001011100000000000
000000010000000101000000000000011110001011100000000001
010000010000000011000000000000000000000000000100000000
100000000000000000000011110111000000000010000000000001
.logic_tile 30 25
000000000000001111100000000000000000000000000100000010
000000000000001011100000001011000000000010000000000100
011000000000100001100000001000000000000000000100100000
000000000000000000000000000101000000000010000000000001
110001000000000000000110000000000000000000000100000010
100000100000000000000000001101000000000010000000000000
000000000001001000000110011000000000000000000100000100
000000000000100001000010001101000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000011010001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000010010000000000000000001000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000100
010000010000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000001000000
.logic_tile 31 25
000010101100000001000000000101100000000000001000000000
000000000000001001100010100000101101000000000000001000
000010000000000011100010100001101000001100111000100000
000000000000000000000010100000101000110011000000000000
000000000000001001100000000101001000001100111000000100
000000000000001001100010000000101010110011000000000000
000000000000000000000000010001001000001100111000100000
000000000000000000000011010000001010110011000000000000
000000001100000000000000000001101001001100111000000000
000000000000000000000011000000101111110011000000000000
000000000000000011000110000111101001001100111000000000
000000001010000000000100000000001000110011000000000000
000000000000010011100000000011101000001100111000000000
000000000000000000100000000000101001110011000000000000
000010000000000001100011000111001001001100111010000000
000000000000100000100000000000001100110011000000000000
.logic_tile 32 25
000000000000000000000011110011000000000000001000000000
000000000000000000000011110000001001000000000000001000
000010000000001000000000000011100001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000101000000010101000000000000001000000000
000000000000000101000011000000101010000000000000000000
000101000000001000000000000111000000000000001000000000
000000000110001011000000000000101010000000000000000000
000000000000000011000011110011100001000000001000000000
000000000000000000100110010000101000000000000000000000
000000000000001000000110010111100000000000001000000000
000000000000000111000110010000101110000000000000000000
000000000000001000000111000011000000000000001000000000
000000000000001001000100000000101101000000000000000000
000000011100000000000111000011100000000000001000000000
000000000000000000000100000000001001000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000001100000000000010010000010000000011110000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000010000000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000000000000001101100000000001100000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000001011111100010000000000000000000001000000000
000000000000101011100100000000001010000000000000000000
000001100000001000000110100000000000000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000010000000000001000000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000010000000000001010000000000000000000
.logic_tile 3 26
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
011000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
001000000000000000000000000000001000001100111100000000
000000000000010000000000000000001001110011000001000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000100000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 4 26
000000001000000111000110000000001110000011110000000000
000000000000000000000000000000000000000011110001000000
000000000000001001100000010011101010101111000000000000
010000000000000111000011110011001011000110000000000001
000000000100000011100010110101111100001001010000000000
000000000000000000100111110000011110001001010000000010
000000000000000111000110011101101110100001000000000000
000000000000000011000010000001011101000000000000000000
000001000100001111100010001011101000011111110001000000
000000000000000101100011101101011011111111110000000000
001000000000000101100111001011011000111111000000000000
000000000000001111000100001111111000000000000000000000
000000000000000011100011111001011111111111000000000000
000000000000001001100011001001001110101001000000000000
000000000001011011000000000001101101100000000000000000
000000000000100011100011011111001011000000000000000000
.logic_tile 5 26
000000000000100111000010000011001011110011000000000000
000000001000000000100011011101101101000000000000000000
000000000000000011000110000111001001101111000000000000
000000000000000111100011110001011100000110000000000010
000100000100000111000111110001101111100001010000000000
000010000010001001000110000000111011100001010000000000
000000000110001001000111101101101101110011000000000000
000000000000001111000111101111001010000000000000000000
000000100100100000000011101101001001100001000000000000
000010000000001111000000001111111001000000000000000010
000000100000100011000010111111011101100001000000000000
000001000000000001100111100111101101000000000000000000
000000000010010111100011010001101111111111000000000000
000001000000000000100011000101011011101001000000100000
000000000000000000000011001001101011111111000000000000
000000000000001111000111001101001000101001000000000000
.logic_tile 6 26
000110100000000111000011110000011110000011110000000010
000100001000000000000011110000010000000011110000000010
000010000000001001100110010000001110000011110000000010
000001000000000001000111100000000000000011110000000001
000000000100000000000010100101101100100001000000000000
000000000000000000000100000000011001100001000001000000
000000000110010001000111111101011001100000000001000000
000000000110001011100010010001101101000000000000000000
000000100000000011100010011001011011110011000000000000
000011001100000011100011100111011100000000000000000000
000000000001000111100110000011001100110011000000000000
000000000000001001100000001001101110000000000000000000
000000000001010011000000001001101101110011000000100000
000000000000000001000000001101101001000000000000000000
000000001010000001000110101111111011111111000000000000
000000000000001111000010000111101100000000000000000000
.logic_tile 7 26
000000001010000011100111100000001110000011110010000000
000000000000000000100110000000010000000011110000000000
011000100001000000000000001001111010101111000000000100
000011000100100111000000000011001100000110000000000000
011000000000100111100000010000001000000011110010000000
010000000001000000000011110000010000000011110000000000
000000000000000111100110000000011100000011110001000000
000000000000000111100000000000000000000011110000000000
000100000001000011100000010000011110000011110010000000
000100000000000000000011100000010000000011110000000000
001100000000000111000011001101101101111111000000000000
000000000110001111100100000111111101000000000000000001
000000000000000111000000010101101010101111000000000010
000000000000000000100011110111011010000110000000000000
010000100000100000000000000000000000000000000101000000
000001000001011001000011110001000000000010000000000010
.ramt_tile 8 26
000001011100001011100000000000000000000000
000000110000000011000010010011000000000000
011000010000000000000000001000000000000000
000000010000001001000000001111000000000000
010001000110000000000000000000000000000000
010010100000000000000000000001000000000000
000000100000101000000000011000000000000000
000001000100010011000011000101000000000000
000000000000100000000000001001000000010000
000000000001000111000011111011000000000000
000010000000000001000010001000000001000000
000000000000001001010110001011001011000000
000000000000000000000000010000000001000000
000000000000000000000011011011001100000000
010001000010000000000000000000000001000000
010000100000000000000010011111001100000000
.logic_tile 9 26
000000000000000000000010000001000000000000001000000000
000000000000000000000111010000101100000000000000010000
000100001010000000000000000011100000000000001000000000
000100000000000000000000000000001010000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000001011000011010000001110000000000000000000
000000000001000111100010000111100001000000001000000000
000000000001001001100100000000101010000000000000000000
000000000000001111000000000011100001000000001000000000
000000000001000101000000000000101010000000000000000000
000000000000000101100010000101100000000000001000000000
000000000000000111000000000000101011000000000000000000
000000000000000101100011000011000000000000001000000000
000000000000000111000000000000001001000000000000000000
000001000000000000000010000111000001000000001000000000
000010100001000000000100000000101100000000000000000000
.logic_tile 10 26
000000000000000111000010000000011000000011110000000000
000000000000000000000111110000000000000011110000000000
011101000111100111100000000000001000000011110000000000
000110101101011001100000000000010000000011110000000000
010010100000000000000010100000001000000011110000000100
110000000000000000000000000000010000000011110000000000
000000000000001000000000001011011111111111000001000000
000000001000001011000000000101001110101001000000000000
000000001110001000000000000000011100000011110000100000
000000000000001111000000000000010000000011110000000000
000000000000000000000011100000011000000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000000001110000011110000100000
000000001000001111000000000000000000000011110000000000
000010100001000011100000000000000000000000000100000010
000001000010100111100000000001000000000010000000000000
.logic_tile 11 26
000000000001000001000011111111011101010110000001000000
000000000000100000000011001001111000111111000000000000
011000000000000111000111100011011111010110000000000000
000000000000000111000111001101111011111111000000000000
010000000110000111000010001001101101101111000000000100
010000000000000001000010000111101101000110000000000000
000000000000001011100111010011011011110100010000000000
000000100000001111100111010000011110110100010000000000
000000001110000111100000010111001000110100010000000000
000000000000000011100011010000011110110100010000000000
000000100000001000000011100101011101011101000100000000
000001000000000001000111000000101010011101000010000000
000010100000000011100110010101011000011101000100000000
000000000000000011100011010000001010011101000000000010
010101000000000111000011100101001110011101000101000000
110110100100001011100100000000111000011101000000000000
.logic_tile 12 26
000010001100001001000000001011101011000110100000000000
000000001100000001100011100001101010001111110000000000
011000000001001001100111100101001101010110100000000000
000000000001100011000111000001011010100000000000000000
010000100000000101100011100001101100101001010000000000
110001001010001001000010000011001000111111100001100000
000000000001010111100000000000011101110000000010000000
000001001100100001000000000000011001110000000000000000
001001000001000001100011100011101011110100010000000010
000001000000001011000011100000011100110100010000000000
000000000110001011100011011001111001010110100000000000
000000000010000101000011011111011101101001000000000000
000100000000000000000000000000011110110000000000000000
000100000000000000000000000000011001110000000000000001
010000000110000000000000010000000000000000000100000000
000000001000000000000011011011000000000010000000000000
.logic_tile 13 26
000000000000000001000111110000001001110000000000000000
000000001100000000100110000000011001110000000000000000
011000000001011000000000000101001000101001010000000010
000000001010000111000010100101011101111111100000000010
110000001110101111100000000101111101010110100000000000
010000000001000001000000000011001010100000000000000000
000010100000000011100000000000011111000011000000000000
000000000000010011100000000000011110000011000000000100
000000000000001000000111011000000000000000000100000000
000000000000000011000011110001000000000010000000000000
000010000100000001000111001000000000000000000100000000
000000000000000000100100001011000000000010000000000000
000000000110000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000001001000110100000000000000000000100000001
000000000001000111100000000001000000000010000000000000
.logic_tile 14 26
000000000000101001100111100011011011110100010000000000
000000000001011111000111110000011010110100010000000010
011000001000101000000000000101001110000110100000000000
000000000000010111000000000101001101001111110000000000
010000000000001011000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000001000100101100111010011011001001001010000000000
000000100000001111010011000000101010001001010001000000
000000000000101001000111000001001001001001010000100000
000000000001010101000011000000011011001001010000000000
000100000000001000000000000001011100110100010110000000
000100000000000101000000000000001110110100010000000000
000000100001010111100000000000000000000000000110000000
000000001110101001100000000000000000000010000000100000
000011100010000000000000010001001101110100010101000000
000010100000000000000010110000001111110100010000000000
.logic_tile 15 26
000000000000101001000000010000001001001100111000000000
000000000000011011000011110000001010110011000000010000
011001100000000011100000000000001000001100111000000000
010010000000001001000000000000001000110011000000000000
010000000000000000000000000000001000001100111000000000
010000000000000000000000000000001000110011000000000000
000000000000000011100111000000001001001100111000000000
000000001010000000100000000000001000110011000001000000
000000000000001001110110110000001001001100111000000000
000000000000001111000110000000001011110011000000000000
000000000000000000000010001011001001101101110101000000
000000000000000000000100001011001110001000010001000000
001000000000000000000000000011101101110100010100000000
000000000010000000000000000000101000110100010010000010
000000000000001000000010000111101100110100010100000000
000101000110001011000100000000111101110100010011000000
.logic_tile 16 26
000111000000000000000011100001011101010110000000000000
000000000001010000000000000101101000111111000000100000
011010100001010000000111001101101110000110100000000000
000001000000001001000010010111001010001111110000000000
110000000010010001100000010000000000000000000000000000
010000001000001001000010110000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
001000000000001011000000000000011111110000000000000001
000000000100001011100010010000011001110000000000000000
000010000001000001000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000001000000000011100000001001101010010110100000000000
000000100000000000100000001011111100101001000001000000
000000000000000000000000000000000000000000000100100000
000000001010000111000011100011000000000010000000000000
.logic_tile 17 26
000000000000000001000110100001100000000000001000000000
000000001010000001000110000000001101000000000000001000
011000001000000111100000000001001001111100001000000000
000000000000000000100011000000001100111100000000100000
110100000000000000000010000111001000110110000000000100
110100000000000000000100000000001011000110110010000000
001100000001000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000010001001001001001010000100000
000000000000000000000011100000011001001001010000000000
000001000000000111100000001000000000000000000100000000
000000100000000000100000000101000000000010000000100000
000000001000000000000010000000000000000000000100000000
000000000000001001000000001001000000000010000000000000
001100100000000000000000001000000000000000000100000100
000000000001001111000000000111000000000010000000000000
.logic_tile 18 26
000000000000010111000110011101101000010110000000000000
000000000000100111000010000101011110111111000000000000
011001000000000011000111100001111110000110100000000000
000010000000001001100110010111011111001111110000000000
010000000001001001100110110101001100010110100000000000
110000000010100001000111111111001000100000000000000000
000010100001000111000000000000011111000000110000000000
000000000000001001000000000000001001000000110000000000
000000000000000111000111100001111101111001010000000000
000000000001000000000111111011001100100000000000100000
000000000010000001000111101001101001010110100000000000
000100000110001111100000001011111110000000010000000010
000001000000000001000011100001001010010110000000000000
000010100110000011000010000101011111111111000000000000
000010101010000001000011100000000000000000000101000000
000001001000001001100100001011000000000010000000000000
.logic_tile 19 26
000011100000001000000110000000000000000000000000000000
000000000000000011000011110000000000000000000000000000
011000000000001001000000000001101110001001010000000000
000000000000000001100010100000111011001001010000000000
010000000000000001100111100000000000000000000000000000
110000000000001001000110000000000000000000000000000000
000000000100100000000110010001111100000110100000000000
000000000001000000000011110000011011000110100000000000
000000000000000011100000010001111011100000010000000000
000000000100000000100011011001011011010100000000000000
000100000001010000000010011001001100010110100000000000
000100101010100000000110001011011010101001000000100000
000000000000000000000011101011011110101111010100000000
000001000000000000000000001011011010010110000010000000
000000000111010101100000010101111110101111110100000010
000000000000100000000010100011101001001001010001000000
.logic_tile 20 26
000001000101101001010010100101111110010010100000000010
000000000001011011100011110000001000010010100000000000
011000000000000001000110000101001110000001000000000000
000001000000000000100111001001011110000000000001000010
010000000000000001000111001111011000100000010000000000
010000001110001001100100001001111011010100000000000000
000010100001010000000110010111001010000000010010000000
000001000010010001000111100000001001000000010001100000
000000000000100000000000010001001010111110110010100000
000000000000000000010010000000101110111110110000000000
000000000110101000000000000011011011000110100000000000
000000000101011111000000000000111000000110100000000000
000000000000010001000011000000011011110000000000000000
000000000000100001000110000000011110110000000000000010
110000000001001001000000000000000000000000000100000000
010001000000000001100000000001000000000010000000000010
.logic_tile 21 26
000000000000100101000111010101011110000000000000000000
000000000001010000000010000101101111000110100000000000
011000000111011111000000000001111100000010000000000000
000000001100100101000011100001001010101001010000000000
110000000000001001100110010000011101000000110000000000
010000000000000011000010000000001010000000110000100000
000000000000001001000010000001011010000000000000000000
000000001000000001000100000011111101000110100000000000
000000100000000001100111111001011001000110100000000000
000001000000000111000011111111101101001111110000000000
000000000110010111000111010000011000000000110000000000
000000000000100001100010010000011000000000110000000000
000001000000000000000111110000011100000000110000000000
000010100001010000000010010000011001000000110000000000
000000000001011000000110001101001100110110100101000000
000010000101111111000000000101101111111111110000000000
.logic_tile 22 26
000001000000001111000010010101101101000000000000000000
000000100000000001000011000101101001000110100000000000
011100000000010101100111111101011000010110100000000000
000101001000011011000011110001101000101000010000000000
010000000000000001100010000111101010101001000000000000
010000001110000000000011110000011100101001000000000000
000001000000001001000110010111111110010110000000000000
000010000100001111100010100000101011010110000001000000
000000000000010111000000000111001001000001000000000000
000000001100101001100000000000011101000001000000000000
001010100010000001000010000000011111000000110000100000
000110000000000000100011000000011101000000110000000010
000010100000000001000000000001111011000110100000000000
000000000110001001100000000111101011001111110000000000
000000000000011001000111111001011011110110100100000000
000000000000110001000110001111001100111111110000000000
.logic_tile 23 26
000000001100001111100110101001101111101001000000000000
000000000000001011100011100111011100010110100000000000
011000100000000011100010000111101010101111110000000000
010001000100011101100110011111111100001001010000000000
010000001110111001100010100001111010010110100000000001
010000000000110011000010111111111000001001010000000000
000000100001000011100110111011011000101001010000000000
000001001010011111000010000101111001000000100000000000
000000000000001001000000000101001111110100010110000010
000011100000000001000011000000001011110100010000000000
000001001101011101000000000101101101100010110100000000
000000100000001111100000000000001111100010110000100001
000000000000001000000110001011101011111111010100000000
000000000000000101000011000101011000101001000000000010
000001000111000001000110000101101010110100010100000010
000000100000100000000011100000001000110100010011000000
.logic_tile 24 26
000000000000001111100110010011101000101111110000000000
000000000010001111000010001101011001001001010000000000
000000000000001011100010100011011000000110100001000000
000000000000000011100111001111011000001111110000000000
001010000111010111100111000101111001000110100000000000
000000000000100111000010010000001000000110100000000000
000000001110001001100111000101101110000110100000000000
000000000000000001000011010000001010000110100000000000
000010100000000000000111110111111100100000010000000000
000101000111001001000111110001001111010100000000000000
000000000000000111100000001111111111100000010000000000
000000000000000000000000001101101001010100000000000000
000001001100000011000011111101001100000110100001000000
000000000000000000100011101101111010001111110000000000
000000100000000111100010000000001100000011110001000000
000011000000000001000000000000010000000011110000000000
.ramt_tile 25 26
000010010001010111100111001000000000000000
000001010000100000100011101011000000000000
011000011010000111100000001000000000000000
000000011100000000100000001011000000000000
110000000000000001000000001000000000000000
010000000000001001000000000111000000000000
000000001011110000000000001000000000000000
000010000001100000000000000001000000000000
000000000000000000000011110001000000000000
000000000000000000000011011001100000100000
000001000110001001000111000000000000000000
000010000000000111000110011011001000000000
000000000000000000000000000000000001000000
000001000000000000000000000101001111000000
110000000110000011100111000000000001000000
010000000000000000000000000101001100000000
.logic_tile 26 26
000010100001001001100110010000001000001100111110000000
000000000000100001000010000000001000110011000000010000
011110100011001001100110010000001000001100111110000000
000100000001110001000010000000001000110011000000000000
010000000000000000010000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000000000000010000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111101000000
000001000000000000000000000000001000110011000000000000
000000000010000000000000000000001001001100111100100000
000000001000000000000000000000001000110011000000000000
000010100000000000000000000000001001001100111100100000
000001000000000000000000000000001001110011000000000000
010000001101010000000000000000001001001100111100000000
000000000000010000000000000000001001110011000010000000
.logic_tile 27 26
000001001000000000000000000000001001001100111000000000
000000101010000000000000000000001010110011000000110000
000000000000000000000000010000001000001100111000000000
000000000000000000000010010000001010110011000000000010
000000000000001000000000000000001001001100111000100000
000010000000001011000011000000001110110011000000000000
000000000000001011000000000000001000001100111000100000
000000000000001001000000000000001011110011000000000000
000000000000001000000110100000001001001100111000000010
000000000000000101000000000000001001110011000000000000
000010100000000000000000000000001000001100111000000010
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001100110011000000000000
000000000000010101100000000000001001001100111000000010
000000001010000000000000000000001010110011000000000000
.logic_tile 28 26
000000000110000000000111000000011010000011110000000000
000000000010000000000100000000000000000011110000000000
011000000000011011100111010101011110001011100000000100
000000000000100111100011000000111100001011100000000000
110000000000000111000010010101101010001011100000000100
010000000000000000100010110000111110001011100000000000
000000100000001011100010010000011010000011110000000000
000000000000001111100011100000010000000011110000000000
000001000000000011100000000101111000001011100000000010
000000100010000000100011010000111111001011100000000000
000010100000000000000000000000011000000011110000000000
000001000000000000000000000000010000000011110000000000
000000100001010101000010100000001001110000000100100010
000000001110000000100100000000011010110000000001100000
010000000000000000000110100000001011000000110110000000
010000000000000000000000000000001000000000110000000100
.logic_tile 29 26
000000000000101000000010000111001010001011100000000000
000000000001000011000111100000011000001011100000000100
011000001110000011100010010011011111001011100000000000
000000000000000001000010110000011101001011100000000001
010000000000000111000000010111001101001011100000000000
010000000000001111000011010000011011001011100000000001
110000000110000011100111010000001100000011110001000000
000000000000000000110111110000010000000011110000000000
001000000000000000000111010001101010011101000100100000
000000001000001111000111100000101010011101000010000000
000000100000000000000010000001111000011101000100100001
000001000110000000000011110000011001011101000000000000
110000000000000000000000000001111011011101000100000000
000000000000001111000000000000111010011101000000000110
000000000000000000000111000001111101011101000100000010
000000000000000000000100000000011000011101000000000000
.logic_tile 30 26
000000000000001000000111010000011010000011110000000000
000000000000000011000011000000010000000011110000000001
011000000000000011100010001101111011110011000000000010
000000000000000001000011101101101110000000000000000000
111100000000000000000000010001111100011101000101000001
110100000000000000000011010000101000011101000000000000
110000000000000011100110100001111110011101000100000001
000000000000000000100010010000011001011101000000000010
000000000000000000000000010001111100011101000110000001
000000000000000000000010110000111101011101000000000101
000000000000000101100010000001111000011101000110000000
000000000000000000000100000000011011011101000000000000
110000000000001101000010000001101110011101000111000000
000000000000000101000000000000101001011101000010100000
000000000000001000000010100001101111011101000101000000
000000001010001011000000000000001000011101000000000010
.logic_tile 31 26
000001000000000011100000010101101001001100111000000000
000010000000000000110011010000101010110011000000010000
000000000000000000000011000001101000001100111001000000
000000000000000000000111010000101010110011000000000000
000000001110001011100000000011001000001100111000000010
000000000000000011000010000000101001110011000000000000
000000000000000011100011010101001000001100111000100000
000000000000000001100010100000001011110011000000000000
000001001110001000000111100111001000001100111010000000
000010100000001111000111110000001110110011000000000000
000001000000000000000000000101101001001100111000000000
000010100000000000000000000000101010110011000000000000
000010000000001001000000000001001000001100111000000000
000001000000000111000000000000001100110011000000000100
000000000110000000000000000011001001001100111000000000
000010000000000000000000000000101001110011000000000001
.logic_tile 32 26
000000000000001111100111110101000001000000001000000000
000000000000000011000111110000001000000000000000010000
000000000000001111100000000111000000000000001000000000
000100000000001101000000000000001001000000000000000000
000010100000000111110000010001000000000000001000000000
000001000000000011100011000000001010000000000000000000
000010100001001000000000000001000000000000001000000000
000000000000010011000000000000101011000000000000000000
000000000000000000000000010011100000000000001000000000
000100000000000000000011110000001111000000000000000000
000000000001000111100000000011000001000000001000000000
000000000010110000100000000000101010000000000000000000
000001000000001101100011000001100000000000001000000000
000010000000001101100000000000001000000000000000000000
000010000000100000000111100111100000000000001000000000
000000000001000000000000000000101110000000000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000000000111010000001100000011110000000010
000000000000000000000011110000010000000011110001000001
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000100
000000000000001111000010000000001100000011110000000100
000000000000000011000100000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000100
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000100
.logic_tile 2 27
000000000000000101100011100000000000000000001000000000
000000000010000000000100000000001110000000000000010000
000000000000000001000110110000000000000000001000000000
000000000000000000100010100000001001000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000010111000001000000001000000000
000000000000100000000011000000101000000000000000000000
000100000000000011000110100000000001000000001000000000
000100000000000000000100000000001101000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 3 27
000000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111110000000
000000000000000001000010000000001000110011000000000000
000100000000000000000000000000001000001100111100000000
000100000000000000000000000000001001110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000100000000000000000001000110011000000000100
000000000000000000010000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
010000000000000000010000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
.logic_tile 4 27
000000000000000001000000010000011110000011110000000000
000000001100000000100011110000000000000011110001100000
011000000000000000000110000001101111001001010000000000
000000000000000111000011010000111010001001010000000010
000000000000000000000011100101001101001001010000000000
000000001010000011000000000000001000001001010000000010
000000000000000001100110000101101010100001000000000000
000000000000000111000000000000011111100001000000000000
000000000000000011100000001011111101111111000000000000
000000000000000000100000000111011111000000000000100000
000000001010001001000111101111101000111111000000000000
000000000000001111000110011011111000101001000000000000
000000000000000000000111011000011001001000010110000000
000000000000000001000011011011011100000100100001000000
010000000000000011100011000000011010000000110110000010
000000000000000111000000000000011110000000110000000000
.logic_tile 5 27
000001000100000001000110010011100000000000001000000000
000010000000000000100010000000100000000000000000001000
011000000001001001100110010000000000000000001000000000
000000000000000001000010110000001000000000000000000000
000000000000100000000000001000001000000100101101000100
000000000001010000010000001001001001001000010010000000
000000000000000000000000011000001000000100101101000001
000000000000000000000010111101001001001000010010000000
001000000001010000000000001000001001000100101100100000
000000000000100000000000001001001000001000010000000010
000000000000000000000110111000001001000100101100100000
000100000000000000000110001101001000001000010000000000
000010000101000000000000001000001001000100101110000000
000010001110110000000000001001001101001000010000100000
010000000110000000000000001000001001000100101100000001
000000000000000000000000001101001001001000010010000000
.logic_tile 6 27
000000000001100000000010010000011100000011110000100000
000000000001010000010110000000010000000011110000000010
000010000000001111100111100000011010000011110000000010
000000000000000111000111000000010000000011110000000001
000000100000000000000111011101011100111111000000000000
000000001010000000000011100101101110000000000000000000
000100000001101101100110001111111001110011000000000000
000110100001001111000111100101111000000000000000000000
000010000000000000000111000000011000000011110000100000
000000001100000000000000000000010000000011110000000000
000000000000000011100010010011101010110011000000000000
000000000000000000100111110111111001000000000000000100
000000000001000011100000000011011011100001000000000000
000000000110100011100000001001111000000000000000000100
000000100001000011100010000000011110000011110000000101
000000000010000000100000000000000000000011110000000000
.logic_tile 7 27
000010100000100111000110110111000000000000001000000000
000000000000011111100111000000101000000000000000001000
000001000000000101100111100111000001000000001000000000
000010000100000000110011010000101000000000000000000000
000001000000000111000111010101000000000000001000000000
000010000000001011010011010000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000001011000000000000101000000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000100000000000000000001011000000000000000000
000000000100000000000000000001100000000000001000000000
000000001110000000000011110000101001000000000000000000
000001000000000000000010000101000000000000001000000000
000000001110000000000010000000101010000000000000000000
000000000000100000000111100111100001000000001000000000
000000000000000000000000000000101001000000000000000000
.ramb_tile 8 27
000000000000000000000000001000000000000000
000000010000010001010011000111000000000000
011010000010000000000011101000000000000000
000000000100010000000000001101000000000000
000010100110000001000000001000000000000000
000001000000000001100010011011000000000000
000000000000000000000000000000000000000000
000000000000000000000010010011000000000000
000000000000100111000011100111000000000001
000100001011010000010000001001100000000000
000000000000000000000000010000000000000000
000000000000000001000011011101001101000000
000010100000000000000000000000000000000000
000001001000000000000010000001001010000000
110000000000100011100000001000000000000000
010000000000000000000000001001001010000000
.logic_tile 9 27
000000000000000111100010000111100001000000001000000000
000000000000000000100000000000101100000000000000010000
000010000000000001000011000101100001000000001000000000
000000000000000000110100000000001001000000000000000000
000000000000000000000011100001100001000000001000000000
000000001101000000000000000000001110000000000000000000
000010000000000111100000000111000000000000001000000000
000000000000000000100000000000101111000000000000000000
000000001010000111100110100011000001000000001000000000
000000000000000111000011110000001101000000000000000000
000000000100001000000000010011000000000000001000000000
000000000100000101000010100000101001000000000000000000
000000000000100000000010010001000000000000001000000000
000000000001000000000111010000001100000000000000000000
001000000001010101100000010101000000000000001000000000
000000000000000000000011100000101101000000000000000000
.logic_tile 10 27
000100000000000000000111110000001010000011110001000000
000100000000000000000111110000010000000011110000000000
011000000000000011100010100000011010000011110001000100
000000000000000000100100000000010000000011110000000000
010000000000001000000010010000011000000011110000000000
110000000001011111000111010000010000000011110001000000
000001000000000000000110000000001000000011110000000000
000000100000000000000000000000010000000011110000000000
000000000000001000000000000000001010000011110000000000
000000000000001011010000000000000000000011110000000000
000000101110000000000000000000001100000011110000000000
000001000000000000000000000000000000000011110000000000
000011100000000000010000000000011000000011110000000000
000001100000000000000000000000000000000011110000000000
011001000101010000000000000000000000000000000100100000
000000100000000000000000001001000000000010000000000000
.logic_tile 11 27
000000000000000011100110110101011011100000000000100011
000000000000000000110111100000111100100000000011000101
000011000000010011110000001101001110010110000001000000
000010100000100000100000000101101000111111000000000000
000000100100100000000110111001111101000000000000000000
000000001011010111000110001011001110000010000000000000
000010100000001101000000010000011011110000000000000100
000000000000001111100010000000001110110000000000000000
000101001100000111100000000001001100010110000000000000
000110000000000111010000000011101001111111000010000000
000000000001010011100111100101001110010110000000000000
000000000000100011000011010101101000111111000000000000
000000000000000111100011101111001110000010000000000000
000000000000001001000110011111101111000000000010000000
000000000000001111100010001101001110010110000000000000
000000000000001101000100001011101000111111000001000000
.logic_tile 12 27
000000000001101001100110000001111101010110100000000000
000000000111001111000011100001011110100000000000000000
011100000000000101100011001011111010000010000001000000
000100100000000111000110010011111011000000000000000000
010000000000001001100110000001011010000000010010000001
010000000000010001000011010000011011000000010000000000
000000000000000101000010000001111100000010000000000000
000000000000000000110110010000001100000010000000000000
000000001010001111000000000001101011101001010000000010
000010000110001101000000000011101010111111100000000000
000101000000000111000111010001101010100000000000000000
000111000000001001000011010111101001000000000010000000
000000000000001000000010010000000000000000000110000000
000000000000000011000011101111000000000010001000000001
010000000000000001000000000000000000000000000101000000
000000000000000000100000001111000000000010000000000000
.logic_tile 13 27
000010001110101000000011101101111100000010000000000000
000001001010011111000010001101101001000000000000000000
011100000000001001100111111111011001100000000000000000
000100000000001111000110001001001000000000000001100010
110000000000001001100111100001111011100000000001000101
110000000000000001000100000111101010000000000000000000
000001000000001001100010010001011000110100010000000000
000000000000001111000011100000011111110100010000000001
000000000000010000000111011111011110010110000000100000
000010000000100000000010101011011010111111000000000000
000001000000001011000000000011011100100000000010000000
000000100000000111100011110101101101000000000000000000
000000001000001101000010000000000000000000000100000000
000000100000000101000010001101000000000010000000000000
010000000000000000000000010000000000000000000100000000
000010000000000000000011011001000000000010000000000010
.logic_tile 14 27
000000001010000001100010000001001111100000000001000111
000000000000000001000110000101011010000000000001000000
011000000000001011100010001001111111000000010000000000
000000000000000111100111000111111010000000000000000000
010000001000000101000111110001101101000010000000000000
010000001110000000100011000001111101000000000000000000
000000000000001101100011010011111011000110100000000000
000000000000000001000111011001011011001111110000000010
000000001110000011100010010011101110000001000000000000
000000000000000011100111010000001011000001000000000000
000000000000000011100000010111011000011101000101000000
000000000000000111000011000000001100011101000000000000
000010000000000111100000000111101010011101000100000000
000000000000000001100011110000111101011101000000000010
110000001110000111100010010111001101011101000101000000
110000000000000001000011100000001000011101000000000000
.logic_tile 15 27
000000000110000000000010000101001000010110100000000000
000000000110001111000011100001111100100000000000000000
011000100001001111000010000101011000000000000000000000
000000000110000001010110011011111010010110000010000000
010100001010000111000010000101101001010110100000000000
010110100000001011010111010001011101100000000000000100
000001000001000001000000000001001011000010000000000000
000010101000001111100000000000001001000010000000000000
000000100000001000000110010000011001110000000000000000
000001000000000111000011110000011010110000000000000000
000000000000000000000110000011001011010110100000000000
000100000010001001000010001111111101100000000000000000
000000000000001000000000011111101111101001010000000010
000001000000000001000010110001101100111111100000000000
010000100000000000000000001000000000000000000100000000
000000000000000000000010000001000000000010000010000000
.logic_tile 16 27
000000000000000000000000001111101100010110100000000000
000000000010000000000010000111011010100000000000000000
011001000000001101000011010000011000000000110000000000
000000001100000111100110110000011110000000110000000010
010000000000000001000111111001101100010110100000000000
010000000000001101000011110111111110100000000000000001
000000000001010011100010010111011011111101010000000100
000011000000000011000110000101101101010000100000000000
000000000000011000000111001101111011010110000000000000
000000001010101011010000001101011000111111000000000000
000000000000001011100010000011001011001001010000000000
000000001010001111100100000000011100001001010000000010
000110101100001101100111000000011001000000110000000000
000100000000000011100100000000001100000000110000000000
000001000000001011000000000000000000000000000100000010
000000100000000001000000001101000000000010000000000000
.logic_tile 17 27
000000001110000000000000000000001101000000110000000000
000000000001000000000010010000011111000000110000000001
011010100000000111100010100000000000000000000000000000
000001001110000000100100000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000110000000000000000111110001111001010110100000000000
000101000001001001010111110011011101101001000000000010
000010100000100000010110011011011101110011000000000001
000000000010000111000011001011101011000000000000000001
000000001100000000010000011000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
.logic_tile 18 27
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011010000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000001000000000000111000000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000001000111000000010000000000000000000000000000
000000000000100000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000001100000000000000000001011000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 19 27
000000000001010111100010000111011111100000000000000000
000000001101011001100010010000011000100000000000000000
011001000001011111100010100101101110000011110000000000
000000000000100111100000000000000000111100000000100000
110000100000100011000111010011001000010110100001000000
010001000001010111000111010001011100101001000000000000
000000000000000111100110010001001011001001010000000100
000000000000000111000010000000101100001001010000000000
000010000001010111000000010101111001000110100000000000
000000001110101001000011000000111101000110100000000000
000010100011000001000000001101011110011111100000100000
000000100000000000100010010001111000111101010000000000
000010000000001111000110101101001011100000010000000000
000001000000000111100000000111011011010100000000000000
000001000000101111000010001101101111101111110110100000
000010100001110001000011100101111110001001010000000000
.logic_tile 20 27
000000000000001001000010100000001110000000110000000010
000010100000000001000000000000011010000000110000000010
011000001110001000000010101001001111001001010000000000
000000000000000011000011011001001011000000000000000110
010100000100101111000011100101001101000110100001000000
110100000001010101000000000000011000000110100000000000
000000000010000001110010000101111100000110100000000000
000000000000000101000010010000011110000110100000000000
000000000000000101100011110001011111000110100000000000
000100000001110000100111101111001000001111110000000000
000000000000101001000010011101111100100000010000000000
000000000001001111100110011011111100010100000000000000
000000001000000111100010000001011101000110100000000000
000000000000000001100111101011101001001111110000000000
110000000000000000000000001000000000000000000110000000
010000000001001001000000000101000000000010000000000010
.logic_tile 21 27
000000000000001101000010010111111001010000000000000000
000000000000001111000011011001001111101001010000000000
011000000000000111100000000111111101000000010000000000
000011000000100111100011010000101000000000010001000000
110000000000001011100000001101001110000000000000000000
110000000000000001100010100111101000000110100000000000
000011000000001101010110011101101010000000000001000000
000010100110000101000010101101001111000010000000000000
000001100001010001100110010101001000001001010000000000
000001000000100000100110000000011000001001010000000000
000000001011001000000110111001011101000000000000000000
000000000000001001000111110111111101000110100000000000
000000001000001000000010011001001101001001010000000000
000000000000000011000111101001011000000000000000000001
000001000001001001100011101011011010110110100110000000
000010100110101001000000000101111100111111110000000000
.logic_tile 22 27
000000000000000001000111110101101100000110100000000000
000000001000001011000111011011001001001111110000000000
011001000010001000000000000000011101000011000000000010
000010100000000101000011100000011110000011000000000000
110000000000001011000110011101101100000110100000000000
110000000000000001100010000011001110001111110000000000
000000000000101011000000000111111011010010100000000000
000000000000001101000000000000001100010010100000000000
000010100000000111000000010111101000000000000000000100
000010100000001111000011101101111100000110100000000000
000010000000101011100000000101011000110110100100000000
000000000000000011100010000101011000111111110001100000
000000000000000111100110101101011110111111100100000000
000000000000000000100100000001111000111111110001000000
000000000000011001100000010000000000000000000000000000
000000000000000111100010010000000000000000000000000000
.logic_tile 23 27
000000000000001001000000000000011001110000000001000000
000000000000000001000010000000001110110000000000000000
011000100011000101000000000001001111101001000000000000
000000000000000000100000000000011010101001000010000010
110000001110000101100110000101111110100000000000000000
010000000001000001000000000000111111100000000000000000
000000001000000000000000010111001110101001010000000000
000000000000001101000011000101011101000000100000000000
000000101110000111100110010011111100010110100000000000
000000000010000000100111101101101010101001000000000000
000000100000000011100110100000000000000000000100000000
000001000001010000100000000001000000000010000000000100
000000001010000011000011100000000000000000000100000100
000000000110000000000100001001000000000010000000000000
010010000001000011100000000000000000000000000100000000
000000000000000000000011100011000000000010000000000001
.logic_tile 24 27
000000000000001111100111110011111011000110100000000100
000000000000001111100111110011001100001111110000000000
011000000000001001100110010111101000100000000000000000
000100000000000001000010110000111100100000000000000000
010000000000001001100011010000001000000011110001000000
110000000000001111000011010000010000000011110000000000
000000000000001011100111111111011001000110100001000000
000000000000001111000111101101111110001111110000000000
000000000000001011000000000111101101010100100000000000
000000000000000111000000000000101010010100100000000000
000100000000000001000000000000011000000000110000000000
000000000000000111000000000000001011000000110000000000
000100000000000000000010000001011000111101110100000010
000100000110000000000000000001001010101000010010100000
000000000000100000000110010101111001101001110100000010
000000001110010111000011010101101001000000010000000000
.ramb_tile 25 27
000000000000000111100000000000000000000000
000000010000000111100011101101000000000000
011000000000000000000000000000000000000000
000000001100000111000000000011000000000000
000000000000000000000010000000000000000000
000000000000000000000100000001000000000000
000000000000000000000111000000000000000000
000010000000000001000000001111000000000000
000000000000000011100111101101100000000000
000000000000000000100100001101000000010000
000000000000000001000000001000000000000000
000000000100000000000010011111001000000000
001010100000000000000000001000000000000000
000001000000000000000010011011001001000000
010000000000000000000000011000000000000000
010000000001000000000011000011001101000000
.logic_tile 26 27
000010100000001001100110010000001000001100111100000000
000001000100000001000010000000001000110011000001010000
011010000110001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000100000000000000000001001001100111100000001
000000000001000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
010000000000000000000000000000001001001100111100100000
000000000000000000000000000000001001110011000000000000
.logic_tile 27 27
000000000000001000000011000000001001001100111000100000
000000000000001111000100000000001110110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000100000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111000000000
000100100000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000010
000010100000000000000000000000001111110011000000000000
000000000000001101100000010000001001001100111000000000
000000000000000101000010100000001111110011000000100000
001001000000000101100110110000001000001100111000000000
000000000000000000000010100000001001110011000000100000
.logic_tile 28 27
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000111100000011110000011110000000000
000000000000000101000011110000000000000011110000000000
000000000001010000000000010000001100000011110000000000
000000001010100000000010100000010000000011110000000000
000000000010000000000011100111011100001011100000000100
000000000000000000000000000000111011001011100000000000
000000000000000000000011100111011101001011100000000000
000000000000000000000000000000101000001011100000100000
000000000000000101100111010000011000000011110000000000
000000000000000000000110100000010000000011110000000000
000000000000000000000010000000011100000011110000000000
000000000000000000000110010000010000000011110000000000
000000000000000101100000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 29 27
000000000000000001100110011001011111101001000000000000
000000000000000111000010001011101001000000000000000000
011000000000000001000000011101111011110011000000000000
000000000000000001000011111011011100000000000000000000
110010100000000000000010000000001100110011000000000000
010000000000000011000010110000011000110011000000000000
110000000000001101000110010001001100100001010000000000
000000000000001011110110000001101011000000000000000000
110000000000000000000111000000011010000011110000000000
000000000000001011000111000000010000000011110001000000
000000000000000111100010000001111101011101000100000000
000000000100001111100110100000001010011101000010000000
000000000000000000000000000001101010011101000101000000
000000000000000000000000000000001011011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 30 27
000000000000001101000010100001111011110011000000000000
000000000000000001100010011011011101000000000000000000
000010100000000101000011110000001100000011110001000000
000000000000000000000010000000010000000011110000000000
000000000000001001000000010101001011100000000000000001
000000000000000101000011010101101010000000000000000000
000000000000000001100000010000001000000011110010000000
000000000000000000000010100000010000000011110000000000
000000000000001000000011000000011000000011110000100000
000001000000001011000011010000010000000011110000000000
000000000000100000000110100001011000100000000000000000
000000000000000011000111000001011101000000000000000000
000000000000000000000000000011101000111111000000000000
000000000000100000000000001001111100000000000000000000
000000000000000000000000000000011100000011110001000000
000000000000000000000000000000000000000011110000000000
.logic_tile 31 27
000000000000000101100000010101101001001100111000000000
000000000000000000000011010000101000110011000000010010
000000000000101001000110100111101001001100111000000000
000000000000000101100000000000101001110011000000000000
000000000100100000000110100101001000001100111001000000
000000001010010011000000000000001111110011000000000000
001000001010000000000000000111101000001100111010000000
000000000000000000000010000000001000110011000000000000
000000000010001001000000000111001001001100111000000000
000000000000000011100000000000101100110011000010000000
000000100000000000000000000011001001001100111000000000
000001000000001101000000000000001000110011000000000100
000000001100000000000010110111101000001100111000000000
000000000000000000000111100000001011110011000000000010
000000000100000001100110000001001000001100111000000000
000000001010000001100100000000101100110011000000000000
.logic_tile 32 27
000000000000001111100011010001000001000000001000000000
000000000000001111000011110000001000000000000000010000
000010000000000000000000000001000000000000001000000000
000000000000001011000000000000001011000000000000000000
000000000000000111100000000001000000000000001000000000
000000000000000000100011000000101001000000000000000000
000100000000000000000111100011000001000000001000000000
000000000000000111000111000000101011000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000111100011100000101010000000000000000000
000001000000000011100111110011000001000000001000000000
000000000000000000000111110000001100000000000000000000
000001000000000000000000000101100001000000001000000000
000010000000000000000000000000001101000000000000000000
000010000001000000000000000101100000000000001000000000
000000001010110000000000000000101100000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 28
000000000000001000000111100001000000000000001000000000
000000000000001111000110000000100000000000000000001000
000000000000000000000110110000000000000000001000000000
000000001100000000000111010000001100000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010100001010000000000000000000000000000001000000000
000001000000100000000000000000001101000000000000000000
.logic_tile 2 28
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000011010000001100000000000000000000
000000000000000000000110110000000000000000001000000000
000000000000000000000111100000001010000000000000000000
000000001110001000000000000000000001000000001000000000
000010000000001011000011010000001011000000000000000000
001000000000001000000000000000000001000000001000000000
000000000000001001010000000000001011000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000010000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 3 28
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000001000010000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
.logic_tile 4 28
000000000000000000000000000101011111001001010000100000
000000000000000011000011110000111101001001010000000000
000000000000000111100000001101001110100001000000100000
000000000000000000100000000001101110000000000000000000
001000000000001000000010000000001110000011110000000001
000000001110001101000011010000010000000011110000000001
000000000000100000000000000000001110000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000011100000000000011100000011110000000000
000000001000010000000010110000000000000011110001000000
000000000000000001010011100001001101001001010000000010
000010000000000000000111110000011101001001010000000000
000001000000000001000110100101001101001001010000000000
000000100000000011000110000000001101001001010000100000
000000001010000000000000000000001000000011110000000000
000000000000000000000010110000010000000011110010000000
.logic_tile 5 28
000001000011001001100110001000001000000100101110000010
000000000000100001000000001111001000001000010000010100
011000000001001001100110010000001000000100101110000000
000000000000000001000010000111001000001000010000000000
000011100000000000010000001000001000000100101100000010
000000001110000000000000001111001101001000010010100000
000010100000010000000000000000001000000100101110000000
000000000000000000000000000111001001001000010000100001
000000000000000000000000011000001001000100101100100110
000000000000000000000010001111001000001000010000000000
000100000000000000000000000000001001000100101101000001
000100000000000000000000000111001000001000010000000000
000001000000000000000000001000001001000100101100000000
000000100000011001000000001111001001001000010001000101
010001001100000000000010000000001001000100101111000000
000000100000000000000100000111001001001000010000100000
.logic_tile 6 28
000001100000100011000000000111100000000000001000000000
000010000000010000110011000000101001000000000000001000
000000100000000111100000010011100000000000001000000000
000000001100000000000011110000001000000000000000000000
000000000000000011100000000001100000000000001000000000
000000000010010000000000000000001010000000000000000000
000100000000001011100111000011000000000000001000000000
000100000000000111000000000000001111000000000000000000
000010001010001000000011000111000001000000001000000000
000011100000000111000000000000001011000000000000000000
000000000000000000000011000001100001000000001000000000
000000000000000111000110000000101101000000000000000000
000100000000000000000000000101100001000000001000000000
000100000000000001000010010000001010000000000000000000
000000001110000000000000000011100000000000001000000000
000000000000000000000011100000101101000000000000000000
.logic_tile 7 28
000000000000001011000111000111000000000000001000000000
000000101001001011000111000000001000000000000000010000
000000001010000111100000010011000000000000001000000000
000000001000000111000010110000101100000000000000000000
000000000000001000000110100111100000000000001000000000
000000000000000011000100000000001011000000000000000000
000000000000010111000000000011100000000000001000000000
000001000000001011100000000000101000000000000000000000
000010001100100011000000010101100001000000001000000000
000001000000000000000011110000001000000000000000000000
000100000000000000000000010001100000000000001000000000
000100000000000000000011110000101001000000000000000000
000000000000001000000000000001100001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001111000000000000101010000000000000000000
.ramt_tile 8 28
000000010000000000000000010000000000000000
000000010000000111000011110001000000000000
011000010000100111100000000000000000000000
000000010001000011100000001111000000000000
110001000001010000000000010000000000000000
010010100101110000000011011111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
000001000000000000000000001001100000000000
000010100000000000000010001011000000100000
000010100000000001000010001000000001000000
000000000000000001100010011011001111000000
000000000000000000000111000000000001000000
000100000000000000010010001001001100000000
010000000000001000000000010000000001000000
010000000000000011000011001101001100000000
.logic_tile 9 28
000000000000001001000111100101100000000000001000000000
000000000000001011100010000000001011000000000000010000
000000000001000001000000000011000000000000001000000000
000000000100001101100000000000101000000000000000000000
000000000000000001000010000001100000000000001000000000
000000000000001101000100000000001001000000000000000000
000010100000000000000000010001000000000000001000000000
000000001010001001000011100000001010000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000001011000011100000101000000000000000000000
000000000000010001000000000101000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000001010000000000000000101100000000000000000000
000010000000010000000000000000001000111100000000000000
000000000100100000000000000000000000111100000001000000
.logic_tile 10 28
000010100000000111000011100000011000000011110001000000
000001000000000000000011100000010000000011110000000000
011000000100000000000111010000001000000011110001000000
000100000000000000000110000000010000000011110000000000
110000000010010000000000010000001000000011110000000000
110000000000100000000011000000010000000011110000000100
000000000000010000000000000000011100000011110001000000
000000000000000000000000000000010000000011110000100000
000000000001011000000000000000001010000011110000000000
000000000000100011000000000000010000000011110001000000
000000000000000000000000000000011000000011110000100000
000100000000000000000011110000010000000011110000000001
000001001100000000000010000000000000000000000100000100
000010100000000000000000000011000000000010001000000000
010010100000000000000000000000000000000000000100000010
000001000000000000000000000001000000000010000000000000
.logic_tile 11 28
000000000000000001100111100000011000000011110001000000
000000100000000000000010000000010000000011110000000000
011100100000001001000110000101011100000010000000000000
000000000000000001000010000000101100000010000000000000
010000000000111111000111100101011100100000000000000101
010000000000011101000100000011001110000000000000000011
000000000000000011100110010011001010100000000000100000
000000000000001101100010000000001000100000000000100000
010000000010001111100000000000011010000011110010000000
110000000000001011000000000000010000000011110000000000
010000100000000001100000001111111010100000000000000000
110001000000000001000000000101001001000000000000000000
001000000000001001100000001000001111100001000100000000
000000000000000001000000001001001000010010000000000000
000000000000010111000000000000011011000000110100000000
000000000000100000000000000000011000000000110000000010
.logic_tile 12 28
000000000000010001000000010000011110000011110000000000
000001001000000000100011010000010000000011110000000000
011110100000001111100000000101111100000110100000000000
000101000000000011100000000011001010001111110000000010
110000001100101000000000000000011100000011110000000000
110000000000001011000000000000010000000011110000000000
000010000000000111000000000000001100000011110000000000
000001000100000000100000000000010000000011110000000000
000000000000010011100010110000011100000011110000000000
000000000000100000000010100000000000000011110000000010
000000000000001101100110100101111100000110100000000000
000000000000000111000010110011001000001111110000000000
000000000001001000000010100111011001011101000101000000
000000000000100011000100000000001111011101000000000000
010000000000000000000110110011101000011101000100000100
010000000010000000000010100000111101011101000000000000
.logic_tile 13 28
000010100000001011100011100101100000000000001000000000
000000000000000101100100000000000000000000000000001000
011000000110000001000000000000000000000000001000000000
000000000000000001000000000000001001000000000000000000
110001000000000000000110111000001000100001001100100000
010010000000000000000010100001001011010010000000000000
011000000000000000000000001000001000100001001100000000
110000001110000011000000000001001110010010000000000000
010101000000100000000000011000001001100001001100000000
110100000001000000010011000001001100010010000000000000
000000000000001000000000001000001000100001001100000001
000000000000000101000000000001001000010010000000000000
000000000000000000000000001000001000100001001100000000
000000001000001101000000000001001000010010000010000000
000000000000000000000000001000001000100001001100000000
000000100000000000010000000001001011010010000000000000
.logic_tile 14 28
000010000000100111000111010011101111100000000010000001
000000000000010000100011110101001010000000000000000000
011000000001000000000000000000011001000000110000000000
010100000000001001000011100000011011000000110000000000
110101000000000001100000000000011010000011110000000100
110110100000001001000000000000010000000011110000000000
000000000000001111100000000001001100000110100000000100
000000100000000101100010000001101001001111110000000000
000000000110101011100000000000011010000011110000000000
000000000001001111000000000000000000000011110000000000
000000000000000001100000000111011000011101000100000000
000010000000001111100000000000001100011101000000000010
000001000000000001000010000111101011011101000100000000
000010101101010101100000000000001111011101000010000000
110000000000000011000111000111011111011101000101000000
010000000000001001000100000000001010011101000000000000
.logic_tile 15 28
000000000000000111100111111001101011000010000001000000
000000001110001001100010000011111001000000000000000000
000000000000000101000111110101011111101001000000000001
000000000000000011000111100000011110101001000000000000
000001000000000011100111000000011110110000000000000000
000010000000000000000110010000011011110000000000000000
000000000000000111100010011111011110111101010000000000
000000000000000000100110001101001000010000100010000110
000000000000000111000000000001011000101001010000000010
000000000000001001100000001001101100111111100000000001
000000000000100000000000001101111000010110100000000000
000000000001001001000000001111101110101001000000000010
000101000000001001000000000011001110111001010000000000
000110100000001111000000000111001000100000000000000000
000100100000000011000011100101011011100000000000000010
000001000000010011100010000000001110100000000001100001
.logic_tile 16 28
000000000000000001000110000101111111111001010000000000
000000000000000000000011101001001111100000000000000000
011100000000001000000011100000001000110000000000000000
000100100000001011000110110000011011110000000000000000
110000000000100001100000000001001011010110100000000010
110000000001000101000011000101101000000000010000000000
000000000000000000000000001111111001010110100000000000
000000000000100011000011101101111110101001000000000000
000000000001101111100000000001001100001001010000100000
000000000000110011100000000000001100001001010000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
010000000000000000000111001000000000000000000100000010
000000000000100001000000001011000000000010000000000000
.logic_tile 17 28
000000000000000000000111110001011101000110100000000000
000000000000000000000011010011111100001111110000000010
011000100000010101000000001000000000000000000100000000
000001000000000000100000000111000000000010000000000100
010100000000001101100000001000000000000000000100000100
010100001110001001100000000111000000000010000000000000
000000000001010000000010000000000000000000000100000100
000000000000100000000000000101000000000010000000000000
000011000000011001000000000000000000000000000100100000
000001000000001011100000000101000000000010000000000000
000000001010001000000111100000000000000000000100000010
000000000000001111000000000011000000000010000000000000
000000001101010000000000001000000000000000000100000010
000000000000100000000000001101000000000010000000000000
000001001010000011100000001000000000000000000100000000
000000000100001001100000000001000000000010000000000000
.logic_tile 18 28
000000000000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
011000100111000101010000011011011001000110100000000100
000001000000100000000010110101011101001111110000000000
010001000000000101000111100000000000000000000100000000
110000100001010000000100000101000000000010000000000001
000000000110000001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001010001000000000010000000000000000000110000000
000000000000000111000011011011000000000010000000000000
000000000000000000000010000111011010010001110100000101
000000000000000000000100000000101001010001110000000000
000010100000000111100011100000000000000000000100000001
000001100000000000100000000111000000000010000000000000
000000000010000000010000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 19 28
000010100000000000000000001011101110000110100000000000
000001000000001111000000000011011000001111110000000010
011000000001001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000001011101111000110100000000000
010000000001010000000000000011011000001111110000100000
000000000010100000000110001011111011010110100000100000
000000000000110000000010111011011100101001000000000000
000000001100000000000110110111101101010110100000000000
000000000000000000000111100111011110101001000010000000
000100000000001111100010011000000000000000000100000000
000100000000000011100010101101000000000010000000100000
000001000000001001010000001000000000000000000100000000
000000100001010111000011111011000000000010000010000000
000000000000101111100000000000000000000000000100000000
000000000000010011100000000111000000000010000000000000
.logic_tile 20 28
000000000000000001000111110001101001001001010000000100
000000000000001001000111000000011101001001010000000000
011010100000001001100010010011001100101110000000000000
000001000010000001000111110000011010101110000000000000
010000000011011001100011101101111000111100110000000000
010000000000101011000000000011011010101000010000000000
000000000000000000000000000001101011001001010001000000
000000000000101001000010000000011011001001010000000000
000000000000000101100111000011001100000110100000000000
000100000100001001100111110001101110001111110000000000
000000001011010111000000010111011001000110100000000000
000000000000101111100011110001111100001111110000000000
000000000000000111100111001000000000000000000100000000
000000000000100000000100001111000000000010000000000000
000000000000100000000110001000000000000000000101000000
000000000000010000000111111111000000000010000000000000
.logic_tile 21 28
000000000000100001100010110001101111010110000000000000
000000000000011011000110001111011110000000000000000000
011000000000001001100110010101111001101000010000000000
000000000000001111000010000000001111101000010000000000
110001000100000001100010110000001000110000000000000000
010000100000000001000110100000011010110000000000000000
000000100000000001000110001011111111101000000000000000
000000000000000001000000000101111001010000100000000000
000001000000001111100000011001001100010110110000100000
000000100000001011000011101001001011101011100000000000
000100100000100000000000010011011101000000010000000000
000101000001011111000011100000011001000000010000000000
000000000000001111100110000101001010111111110100000100
000010000000000001000011100001011110101011010000000010
110000000000000001010011110101101000111111010101000000
010000000110010000000111100011111110101001000000000001
.logic_tile 22 28
000000000000000101000110001001100000011111100000000000
000000000000001101000010001001101101010000100000000000
011000000000110011100110001011111011000010100000000100
000000000010001001100011110111001011000110000001000000
010000001100001001000011011011101100010110100000000000
010000000000000001000010001101101110101000010000000000
000000000100001001100010110101101011000110000000000000
000001000000000001000110000011101101000010100000000000
000001000001011111000000000000001110000011000000000000
000010001100100001100011000000001100000011000000000000
000011100000100000000011100101001110100000000000000000
000000100000011001000000001001111010000000000000000000
000000000000100111100111000101011001000001000000000000
000000000000000011000100000000101111000001000000000000
010000001000000000000110000001011111111101010110000000
010000000000001001000000000001011010111001110000000001
.logic_tile 23 28
000000000000001111100000000011111101010100100000000000
000000001110000001100000000000011101010100100000000000
011000000000001000000000010000011111111100110000000000
000000100000010001000011110000001111111100110000000100
010010100000011000000010000000001101111111000000000000
110001000000100001000000000000001111111111000000000010
000000000101011000000000000000011000000011000000000000
000000000000100001000000000000001010000011000000000000
000000100000001001100011100001001101000001000000000000
000001000000001111000000000000001111000001000000100000
000001000000000011000111010001001101010110000000000000
000010000000000000000010110000001010010110000000100100
000001000000000000000000001000000000000000000100000000
000000100000100000000000001001000000000010000000000000
000000000100000011000111010000000000000000000100000000
000000000000000000000010111011000000000010000000000100
.logic_tile 24 28
000000000000100001000111111011011000000110100000000100
000000000001000000000111111101101110001111110000000000
000001001101010111100011100111011100000110100001000000
000100000000000000100100001001101100001111110000000000
000000001000001000000000000000011000000011110001000000
000000001000000111000000000000010000000011110000000000
000000000001100101100111100000000000000000000000000000
000000000000010001100000000000000000000000000000000000
000000000000000011100111100011001010000110100000100000
000000001110000000100100001001101110001111110000000000
000000000001110000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
001000000000000011100111100001011011001011100000000010
000000001100000000100100000000001010001011100000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
.ramt_tile 25 28
000010110000010111100011111000000000000000
000001010000100001100011011011000000000000
011000010000000000000000001000000000000000
000000010000001111000000000101000000000000
010000001000000000000000001000000000000000
010000000000000001000010010101000000000000
000000100001010011100111000000000000000000
000001001100100111000000000011000000000000
000011000001010111100000000101000000000000
000011000000100000000011101011100000010000
000000000000000001000000000000000000000000
000000000100000000100010001001001000000000
000010000000000000000000000000000001000000
000001000000000000000000000001001011000000
010010000000000000000000000000000001000000
010000000100000000000000000101001100000000
.logic_tile 26 28
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001010000
011010000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000100000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
010000001100000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
.logic_tile 27 28
000000000000001000000011000000001000001100111000000000
000000000000000111000100000000001111110011000000010000
000000000000100000000000010000001001001100111001000000
000000000001010000000011100000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000001000000000000000000000000001000001100111000100000
000010100000000000000000000000001100110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001111110011000000000010
000001001110101000000000000000001000001100111000000000
000010100000000101000000000000001001110011000000000000
000000000000000000000110110000001000001100111001000000
000000000000000000000011010000001000110011000000000000
000000000000000000000110110001101000010111110000000010
000000000000000000000010101111100000010100000000000000
.logic_tile 28 28
000000000000001000000000010101111110001011100000100000
000000000000000101000010100000111001001011100000000000
000000000000000101100000000000011110000011110000000000
000000000000000000000010010000010000000011110000000000
000000000000000000000000000101111110001011100000100000
000000000000000000000000000000101000001011100000000000
000000000000000001000000000000011100000011110000000000
000000000000000001100010010000000000000011110000000000
000000000001000000000000010000011110000011110000000000
000000000000000000000010100000010000000011110000000000
000001000110001000000000000001101101001011100000000010
000010100000000101000000000000111000001011100000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000101000000110110000011010000011110000000000
000000000001010101000010100000000000000011110000000000
.logic_tile 29 28
000100001110001001000010000000001000000011110000000000
000100000000001011100011000000010000000011110001000000
011000000000000001000111110011111010001011100000000000
000000000000000001000111110000101010001011100000100000
110000001100000000000111010001101011011101000100000000
010000000000000011000011110000011110011101000001000000
110000000000001001100000000001111000110100010100000000
000000001000001101000000000000011000110100010011100000
110000000000001000000010000001111010011101000100100000
000000000000001101000011100000001011011101000000000000
000000000001000001000000010001101101011101000100100001
000001000000100000000011000000001100011101000000000000
000000001110000000000000000001111000011101000100000000
000000001110000000000000000000011000011101000010000000
000000100000000011000000000001101000011101000100000000
000000000000000000000000000000011101011101000010000000
.logic_tile 30 28
000000001000000101000000000000011100000011110001000000
000000000000000000110011100000000000000011110000000000
000000000000001001100111011001111100111111000000000000
000000000000000101000110101011011011000000000000000000
000000000000001000000000010000001100000011110001000000
000000000000000011000010100000000000000011110000000000
000000000000000101010110000000011010000011110000000000
000000000000000000100000000000000000000011110000000001
000001000010000101100000000000011000000011110000000000
000010000000000000100000000000010000000011110000000001
000000000000000011100011000000001000000000110000000000
000000000000000000100010110000011010000000110000000000
000000000000000000000000001001011001000000010000000000
000000000000000000000000001101001110000010000000000000
000000000000000001100000000000011001110011000000000000
000000000000000000100000000000011100110011000000000000
.logic_tile 31 28
000000000000001000000000010101101001001100111001000000
000000000000000101000011110000001001110011000000010000
000000000001001000000010100011001000001100111000000000
000000000000100111000110110000101011110011000000000001
000001000000000011100111110111101000001100111000000000
000010100000001101100110100000001000110011000000000010
000000000000000000000000000011101001001100111001000000
000000000110001011000011010000101001110011000000000000
000000000000000111000000010011001000001100111000000000
000000000000000000100011100000001010110011000000000100
000000000000000000000000010001101000001100111000000000
000000000000000000000011100000001110110011000001000000
000000000000000000000000000101101000001100111001000000
000000000000001101000000000000101001110011000000000000
001000000000001000000000000101001000001100110000000000
000000000000000111000000000000101010110011000001000000
.logic_tile 32 28
000000000000000011100000000001100001000000001000000000
000000001100000000000000000000101101000000000000010000
000000000001010111000011010111000000000000001000000000
000000000000000011000111100000001010000000000000000000
000010000000000111000111000001000001000000001000000000
000001000000001011100000000000001000000000000000000000
000000000110000000000000000101000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000000000110110000001000000000000000000000
000000000000000111100111110111000001000000001000000000
000000000000001101100111100000101111000000000000000000
000100000010001000000011100111000000000000001000000000
000000000000000111000100000000101110000000000000000000
.io_tile 33 28
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000000000010000000000000000000001000000000
000000000000000000000011000000001110000000000000010000
000000000000001011000000010000000000000000001000000000
000000000000000011100011010000001001000000000000000000
000000000000100000000000010000000001000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000010000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001011000000000000000000
.logic_tile 2 29
000000000000001011110000010000000001000000001000000000
000000000100000111100010110000001000000000000000010000
000000000001011000000010000000000000000000001000000000
000000000000100111000100000000001101000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000001101000000000000001001000000000000000000
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001010000000000000000000
000000000000000000000110100000000000000000001000000000
000001000000000000000100000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 3 29
000000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000001000000000000000000001000001100111100000000
000000000000000000010000000000001001110011000000000000
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000100000001010000000000000000001001001100111101000000
000100000000100000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100100000
000000000000000000000000000000001001110011000000000000
.logic_tile 4 29
000000000000000000000110010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000001001100110010000000000000000001000000000
000000001100000001000010000000001011000000000000000000
000000000000010000000000001000001000001000011100000010
000000000000000000000010011011001001000100100000000001
000000000000000000000000000000001000001000011100000001
000000000000000000000000000111001001000100100000000100
000000000000000000000000001000001001001000011101000000
000000000000000000000000001011001000000100100000000000
001000000000000000000000000000001001001000011100100000
000000000000000000000010000111001000000100100000000001
000000000000000000010000001000001001001000011100000010
000100000000001001010011001011001001000100100000000001
010000000000000000010000000000001001001000011100000000
000000000000000000000000000111001001000100100010000010
.logic_tile 5 29
000001000000001001000110011000001000000100101101000000
000000000100000001100010000101001000001000010000110100
011000000010001001100110010000001000000100101101000010
000000000000000001010010000001001100001000010000000100
000000000100000000000000001000001000000100101110000000
000000000001000000000000000101001001001000010000000010
000000000000000001000000000000001000000100101110000000
000000000000000000100000000001001001001000010000000000
000000000010000001100000001000001001000100101100000000
000000000000000000000000000101001000001000010010000011
000000000000000000000000000000001001000100101100000010
000000000000000000000000000001001000001000010010000000
000000000000000000000000001000001001000100101110000000
000000000100010000000000000101001001001000010000100000
011000000000000000000000000000001001000100101100100100
000000000000000000000000000001001001001000010000000100
.logic_tile 6 29
000000000000001111100111110111100000000000001000000000
000000000000000011100011110000101000000000000000010000
000000101100010111100011110101100000000000001000000000
000001000000000000000011110000001010000000000000000000
000000000110000111100011100001100001000000001000000000
000001000000000001000000000000001111000000000000000000
000000000000100111000000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000100100000000000000001000000000000001000000000
000000000000010000000000000000001010000000000000000000
000000000000100011000000000001100001000000001000000000
000000000000011001000000000000101100000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000011000101000001000000001000000000
000000000000000011000110000000101110000000000000000000
.logic_tile 7 29
000000000000000000000111110101100000000000001000000000
000000001101010000000111110000001001000000000000010000
000000000000001001000011100001100001000000001000000000
000000000000001011100111000000101000000000000000000000
000010000001010000000111000111100000000000001000000000
000001000000000011010100000000001011000000000000000000
000000000000000000000111000011100000000000001000000000
000000000000000011000000000000101001000000000000000000
000000000110010000000000010111000001000000001000000000
000000000000100000000011100000001011000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000011110000101111000000000000000000
000100100000001000000000000001100001000000001000000000
000000001000000111000000000000101000000000000000000000
000110100000001000000111110111100000000000001000000000
000000000000001111000111010000101010000000000000000000
.ramb_tile 8 29
000000000000100111000011101000000000000000
000000010001011001000000000101000000000000
011000000110000000000000011000000000000000
000000000100000000000011011101000000000000
000000000000000001000010001000000000000000
000000000000001001000010001001000000000000
000000000000010011100000000000000000000000
000000000000000000000010000001000000000000
000001001010100111000011100011000000000100
000000100000000000100000000001000000000000
000100000001000000000000000000000000000000
000100000000101001000000001101001001000000
000010000000000000000000000000000000000000
000001000000000000000000001101001010000000
111000000000000000000000000000000000000000
010000000000000000000000001011001010000000
.logic_tile 9 29
000000000000000000000111110000011000000011110000000000
000000001000000000000111110000000000000011110000000000
000010000000010011100111100000011000000011110000000000
000000001100000000100011110000010000000011110000000010
000000000000000000000010110000011000000011110001000000
000000000001000000000111110000010000000011110000100000
000000000001010000000000000000011110110011000000000000
000000000000100000000000000000001101110011000001000000
000000000000000111100110100000001100000011110000000000
000010100000000000100100000000010000000011110000000000
000000000000000000000000000000001000000011110000000000
000100000110000000000010100000010000000011110000100000
001000000000000000000000000000001100000011110010000000
000000000000000000000000000000000000000011110001000000
000000000000000111000000000101011100100001000000000000
000000000000000000000000001001111011000000000000100000
.logic_tile 10 29
000000000000000011100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000001110000111100000000000011000000011110000000000
000000000000000111000000000000000000000011110011000000
110000000001011000000000000000011000000011110000000100
110000000010000111000011000000000000000011110000000000
000000000000101000000000000000011100000011110001000000
000000000000011011000000000000000000000011110000000000
000000000000010000000000000000011010000011110000100000
000000001000100111000000000000000000000011110000000000
000001000000000000000000000000001000000011110000100000
000010100000000111000000000000010000000011110000000000
000000000000000000000010000101001010001001010000000010
000000001110000000000100000000101100001001010000000000
010000000000100000010000000000000000000000000100000100
000000000000000000000000000001000000000010000010000000
.logic_tile 11 29
000100000000000000000000000101101011111001010000000000
000100000000000000000010001101101010111111110000000000
011000000000000001100110000101101001000000010001000001
000000000000000001000000000000111100000000010000000010
110001000000001011100010110000011001110000000000100000
000000100000001101000010000000001101110000000000000000
010000000000001001100110010001101100101000010000000000
110000001100000001000010000000001110101000010010100001
000000000000101000000111010011111000000001000000000010
000000000001000011000011000000011001000001000000000000
001000000000000111100000001101001101100000000000000000
000000000000000011000010011111011010000000000000000000
000000001010001111000000001101001100000001000001000000
000000000000000001100000000111111110000000000000100111
110000000000000111100000000000000000000000000100000000
010000000000000000100011100111000000000010001000000000
.logic_tile 12 29
000100000000101000000110000000001000000011110000000000
000100000000011111000100000000010000000011110000000000
011001000000000000000000010000001100000011110000000000
000000000000000000000010100000010000000011110000000000
010000000000001000000110100000011100000011110000000000
110000000000100011000000000000010000000011110000000000
000000000000001111100000010000011110000011110000000000
000000000000001111100010100000000000000011110000000000
000000000000001001000000010101011010000001000000000111
000000000000001111100010100011001000000000000010000000
000000000000001000000110110001111100011101000100000000
000000000000000011000010010000101001011101000000000001
000100000000100000000000000101101101011101000110000000
000000000000010000000000000000101101011101000000000000
010000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 13 29
001000000100010000000110101000001000100001001100000000
000000000000100000000000000001001100010010000000010010
011001001011000001000000001000001001100001001100000000
000000000000100001000000000001001100010010000000000010
010000000000000101100011111000001000100001001100000100
110000000000000000000010100001001010010010000000000000
010000000001000000000000001000001000100001001100000000
110000000000100000000000000001001100010010000000000000
010000001100001101100000011000001000100001001100000000
110000000000000101010010100001001111010010000000000010
000000000000000101100000001000001000100001001100000010
000000000000000000000000000001001001010010000000000000
000000000000000000000110101000001000100001001100000010
000000000001010000000000000001001101010010000000000000
000000000000100000000000001000001000100001001100000010
000000000001010000000000000001001011010010000000000000
.logic_tile 14 29
000001000000000000000011000000001010000011110000000000
000010100000000111000000000000000000000011110000000000
011000000010001000000111000000001010000011110000000000
000000001000000101000100000000010000000011110000000000
110000000000101101100110100000011010000011110000000000
110000001101010101000010010000010000000011110000000000
000000000000000001000010010000011000000011110000000000
000000000000000000100110100000000000000011110000000000
000000000000000000000000000111001011001001010000000010
000000000010000000000000000001111011010110100001000000
000000000010000101000000000000001010000011110000000000
000000000000001101100000000000000000000011110000000000
000000000000000000000111110001011001011101000100000000
000000001010000000000110100000111100011101000000000000
010000000000000111010110100111111111011101000100000000
110000000001010000100100000000011100011101000010000000
.logic_tile 15 29
000001000110000011100000000000011000110000000001000000
000000100000000101100011100000011000110000000000000001
000000000000011111000110010101101110000000000000000000
000000000000100001000010100001011100000010000000000000
000000000001001001100000000001101011000001000000000000
000000000000101111000011010101101100000000000000000000
000000000010001001000000000000001110000011110001000000
000001000000001011100000000000000000000011110000000000
000010000001001111000000000000001011110000000000000000
000001001000000011100000000000011001110000000000000000
001000000001010111000000010000000000000000000000000000
000000000000000111100011010000000000000000000000000000
000001000000000111000010001001111010101001010000000010
000000100000000000100000000001001001111111100000000000
000000000001010000000000011011011101000010000000000000
000010000000000000000011110011011111000000000000000000
.logic_tile 16 29
000010100000001001000011100101011100101001010001000000
000000001000011111000110000111101010111111100000000010
011000000000001111000011110000011011110000000000000000
000000000000000111100011010000001111110000000000000000
110000000000100011000110011001101000010110100000000000
110000000000010000000010000101111100101001000000000000
000000000000000011000000000001111000000110100000000000
000000000100000000100000000001101100001111110000000000
000000001010000111000000000111011001000110100000000000
000000001011000111000000000001001111001111110000100000
000000000000000001000110110101001000001001010010000000
000000000000000000000010100000111110001001010000000000
000000000000000001100010001000000000000000000100000000
000100000000001001000100001011000000000010000000000000
000000000000000000010011111000000000000000000100000000
000000000000100000010011101011000000000010000000000010
.logic_tile 17 29
000000001000000111000110000001101011100000000000000000
000000000000001001000011100111011000000000000010000000
011000000000001111100000000011111110100001010000000000
000000000000000001000000000000001000100001010000000000
010000001110001111100010010011001100100001000000000000
010010000000000011000110000000101101100001000000000000
000000000000000000000000000101011101100001000000000000
000000000000110000000000000000011110100001000000000000
000000001011010101100111000001001010100001000000000000
000000001010100000100010010000101000100001000000000000
000100000001000000000111101000000000000000000100000000
000100000000100001000110001011000000000010000000000000
000000000110001001100000000000000000000000000100000000
000000000000000011000000001101000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000101100000000111000000000010000000000000
.logic_tile 18 29
000000000000000001100110010000011101110011000000000000
000000000000000111000011010000011101110011000000000000
011000000000000000000000000000011100001100110000000000
000001000000001101000010110000011101110011000001000000
010000001110001001000111001101011111111111000010000000
010000000000100001100010111101101001101001000000000000
000001000000000011100111100101111010111111000000000000
000010000000000000100100000001011011101001000000000000
000000000000010000000111100001001010000000010010000000
000000000000100000000000000000101011000000010000000000
000000000000000011100111000111001011111000100100000000
000000000000000000000110000000001100111000100000000110
000000000000000011100000010111101110111000100110000000
000000000000001001000011010000111000111000100000000100
000000001000000000000000010111011000111000100110000000
000000000000001001000011000000001110111000100000000000
.logic_tile 19 29
000100000000000000000111000101011001100001000000000010
000100000010001001000100000000101000100001000000000000
011000000001000011100010010011011001111111000000000000
000001000000000111100110101001011001101001000000000000
010000000000001001000011110101001100100001000000000000
110000000000000101000010000000001101100001000000000000
000000000001000000000000010011101100100001000000000000
000000000001000000000010110101001001000000000000000001
000000000000001111000111100111011010000110100000000000
000000000000001011100110010001011111001111110000000010
000000101010001000000000000000011110110011000000000010
000001000110000101000000000000001101110011000000000000
000001000000000000000010000000000000000000000100000000
000010100000010001000100000101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 29
000000000000000001100000010000011000001100110000000000
000000000000001001000010000000001110001100110000000000
011000100110000011100011100000011101000000110000000000
000000000000000111000010110000011010000000110000000000
110000001000001000000010001111101011110011000000000000
110001000000010001000010011101111001000000000000000000
000001100000000000000011101001001100000011000000000000
000010000000001111000110111101001000000000000000000100
000000000110011001000000010011001010000000010000000000
000001000000100001000011111001001011000010000000000000
000000000000001000000000000011111001000110100000000000
000000000010001011000011001111001001001111110010000000
000000000000000011100010000000000000000000000101000000
000000000000000000000110111011000000000010000000000100
010000000000100000000000000000000000000000000000000000
000000000001000000000011000000000000000000000000000000
.logic_tile 21 29
000000000000000001010111010011101011000001010000000000
000000000000000000100111001111111011000110000000000000
011000000000000000000110000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
010000000000000000000000010001101100000011110000000000
010000000000000000000010000000100000111100000000000000
001000000000000000000110000101111111010100100000000000
000000001000000000000110100001111011101001010000000000
000010101110000101000010000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000010100000001000000010000000000000000000000100000000
000000000000001101000100001001000000000010000010000000
000010100000000000010010101000000000000000000100000000
000001001100000000000100000011000000000010000010000000
000000100000000000000110100000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 22 29
000000000000001011100010111111101010101000000000000000
000000001000000101100111111001111101010000100000000000
011011100000000101000110011001001011000110100000000000
000001100000000000100011000111101000001111110000000000
010000000000000111000110010000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000100000000000000110011101100000011111100000000000
000001000000010000000011001111101001010000100000000000
000000000110100000000110000011011100100000000000000001
000000000000000000000010010111111000000000000000000000
000000000000000000000110100001001010000110100000000000
000000000000000001000111000111101000001111110000000001
000010000000000101000110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000010001000000000011111011101000000110100000000
010000000000001111000011011101111001010110110000100000
.logic_tile 23 29
000000100000000000000000011000000000000000000101000000
000001000000000000000011110011000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000001010000100010101101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000100000001010111000000000000000000000000000000000000
000000000001000000000000011000000000000000000100000000
000000000000100000000011100101000000000010000010000000
000010100000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011100000000000000000000000000000000000000000
000000000000000000000000001011111001000110100001000000
000000000000000111000000001011111010001111110000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 29
000000000000001000000111100000000000000000
000000010000001111000100000001000000000000
011000000000010000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000000000000010000000000000000
000000000000001001000011001111000000000000
000000000000000000000000011000000000000000
000000000000000000000011001111000000000000
000000000000000000000000001111000000000000
000000000000000000000011101111000000010000
000010000000000001000000001000000000000000
000100000000000111100010001101001001000000
000000000000000000000011001000000000000000
000000000000000001000000001011001101000000
110000000000000000000111001000000000000000
010000000000000000000010000011001010000000
.logic_tile 26 29
000000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111100100000
000100000110000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000010000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000100000000000000000000000000001001001100111100000000
000010000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
.logic_tile 27 29
000000000000001000000011111101001001100000000100000000
000000000100000011000011000001111001000000000000000010
011000000000001000000000000101011001000001000100000100
000000001010000011000011101001011010000000000000000000
010000000000001011100011110101011011000000010100000100
010000000000000011000011010001101001000000000000000000
000001000000001000000000001101001011000000010100000000
000000000000000011000011100101101011000000000000000010
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001011100000000100100010
000000000000000000000000000001101001000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
000000000000000000000110000000011010000011110000000000
000000000000000000000000000000010000000011110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000010
.logic_tile 30 29
000000000000000001100000000000011010000011110000000000
000000000000000000000000000000010000000011110001000000
011000000000000011100110001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
110000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000001000000000000000000100000001
000000100000000000000000000011000000000010000000100000
000000000000000000000000001000000000000000000100000010
000000000000000011000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
100000000000000000000000000001000000000010000000000000
.logic_tile 31 29
000000000000000000000111100000011000000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000111000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000111000000001010000011110000000000
000000000000001111000100000000000000000011110000000010
000000000000001000000000000000011100000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000011000000000000000011110000000010
000000000000000000000000010000001100000011110000000000
000000000000000000000011000000010000000011110000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000111000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 32 29
000000000000001000010000000000000000000000001000000000
000000000000000011010000000000001000000000000000010000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001110000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000011000011000000000001000000001000000000
000000000000000011000011000000001111000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000001100001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000011000000000000000001000000001000000000
000000000000001011100000000000001111000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001001000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000001000000000000000000001000000001000000000
000000100000001011000000000000001010000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 2 30
000000000000000000000000000000001000111100000000000000
000000001110000000000000000000000000111100000010010000
000010000000001011000110110000001100000011110000000100
000000000000001111000111100000000000000011110000000000
000000100000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000100
000000000000000111000000000101111100001001010000000000
000000000000000000000000000000001100001001010000000010
000000000000001011100111100001111100001001010000000010
000000000000101111000000000000111110001001010000000000
000000000000001101110110100000011001110011000000000001
000000000000000101000000000000011111110011000000000000
000000000000000011100000000001111100001001010000100000
000000000000000000000000000000001110001001010000000000
000000000000000000000000000000011000000011110000000010
000000000000000000010010000000000000000011110000000000
.logic_tile 3 30
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
001000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000100000000000000000001001001100111101000000
000000001001010000000000000000001001110011000000000000
010000000000000000010000000000001001001100110100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 4 30
000000000100001001100110010000001000001000011110000000
000100000000000001000010001101001000000100100000010001
011000000000001001000110011000001000001000011100000000
000000000000000001100010000001001000000100100001000000
000000000000000000000010000000001000001000011100000100
000000001010000000000000001101001001000100100000000001
000000000000000000000000001000001000001000011100100000
000000000000000000000000000001001001000100100000000001
000000000000000000000000000000001001001000011100000000
000000001000000000000000001101001000000100100000000011
000000001010000001100000001000001001001000011100000000
000000000000000000000000000001001100000100100000000011
000000100000000000000000000000001001001000011110000000
000000000000000000000000001101001001000100100000100000
011000000000100000000000001000001001001000011110000010
000000000000000000000000000001001001000100100000000000
.logic_tile 5 30
000000000000001001100110011000001000000100101110000000
000000000000000001000010001111001000001000010000010000
011100100000001001100110010000001000000100101110000000
000101000000000001000010000111001000001000010000000100
000000000000000000000000001000001000000100101110000000
000010000000000000000000001111001001001000010001000000
000010000000010000000000000000001000000100101100000100
000000000000100000000000000111001001001000010010000000
000000000010000000000000001000001001000100101110100000
000000000100000000000000001111001000001000010000000000
000110000000000000000000000000001001000100101101000000
000100000000000000000000000111001000001000010000000000
000000000000000000000000001000001001000100101101000000
000010000000000001000000001111001001001000010000100000
010000000000000000010010000111101001000100100101000000
000000000001000000000000000000101001000100100000000000
.logic_tile 6 30
001001000000000111000010010111000001000000001000000000
000010001100000000100011110000001111000000000000010000
000000000000000000000111110101000000000000001000000000
000000000000000000000011100000001111000000000000000000
000101000000100111000111000011000001000000001000000000
000110000000000000000100000000001110000000000000000000
000000000000011001000000000001000000000000001000000000
000000000100001111100000000000101000000000000000000000
000010000000000111000110100101100000000000001000000000
000001000000000011100100000000001011000000000000000000
000100000000000000000000000101100000000000001000000000
000100000010000000000000000000001001000000000000000000
000000001110000000000000000011000000000000001000000000
000000001110000001000010100000101100000000000000000000
000000000000000011000010100001100001000000001000000000
000000000000000000000100000000101001000000000000000000
.logic_tile 7 30
000000001110100111100011100111000000000000001000000000
000000000000010000100111010000001011000000000000010000
000010000000000111100011100011000001000000001000000000
000000000000000000100011000000101001000000000000000000
000001000000000011100010100111100000000000001000000000
000010000000000011100100000000001001000000000000000000
000000000000001000000111100011100000000000001000000000
000000000000001011000000000000101000000000000000000000
000000000000000000000000010001000001000000001000000000
000000000000000000010011110000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000011110000101000000000000000000000
000000001011011000000000000101000000000000001000000000
000000000000101111000000000000001010000000000000000000
000000000000001000010111100111100001000000001000000000
000000000000001111000000000000101010000000000000000000
.ramt_tile 8 30
000000011010100000000000000000000000000000
000000010001010000000010010011000000000000
011000010000000000000000000000000000000000
000000010000001001000000001111000000000000
010000000000000000000111000000000000000000
010000000000000000000000001101000000000000
000010000100001000000000011000000000000000
000000000100000011000011000101000000000000
000000000000000000000000001111000000000000
000000000000010111000000001011000000000100
000110000000000001000010001000000001000000
000100000000001001000110001011001011000000
000010000000000000000111100000000001000000
000001000000001001000010011111001100000000
010000000000000000000000011000000001000000
010000000000010000000011001111001100000000
.logic_tile 9 30
000010100000001000000011101011001001110011000000000000
000101000000000001000011101111111000000000000000000000
000000000000001000000000000000011000000011110000000000
000000000000010111000000000000000000000011110000000010
000000000000000000000000000000011110000011110000000000
000000000000000000000011000000010000000011110001000001
000000000000000000000000000001001111100001000000000000
000000000000000011000011000000001011100001000000000000
001000000000001000000111000000011010000011110000000000
000010000000001011000100000000000000000011110000100000
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
000000001110000111000000000000001010000011110000000000
000010000000010000100000000000010000000011110000000010
000000000000100000000111110000001000000011110000100000
000000000000010000000010100000010000000011110000000010
.logic_tile 10 30
000000100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010101101111001001010000000000
000000000000000000000011110000101100001001010000000010
010001000000010000000111000000000000000000000000000000
110010000000100000000100000000000000000000000000000000
000000001100010000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100100101
000000000001010000000000001001000000000010000000000000
010000000000100000000000000000000000000000000100000000
000000001000010000000000001001000000000010000000100000
.logic_tile 11 30
000000000000100001000000010111011001110100010000000001
000000000001010001100011010000001000110100010000000000
011100000000001101000111110000001110000011110001000000
000100000000000001100111100000010000000011110000000000
010000000001000000000000000000001100000011110001000010
010000000000100000000000000000000000000011110000000000
000000000000000111100011100101111000001001010000000100
000000000000000000010000000000011000001001010000000000
000001000001010111000000001000000000000000000100000000
000000100000100000010000001101000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000001000001000010010000000000000000000000100000010
000000000000001101000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 30
000000000000000111000111100000001110000011110000000000
000000001000001001100111110000010000000011110000000000
011000000000000000000000000111111000000110100010000000
000000000000001001010000000001101101001111110000000000
110000001010101000000000000101111010111001010000000100
110000000000010011010000000111101001100000000000000000
000000000000000001100000010111111001000110100000000010
000000000000000101000010000001101110001111110000000000
000000001000011001100111100000001101110000000000000010
000000000000101101100100000000001010110000000000000000
000000000010001000000000010011101101011101000100000000
000000000000000011000010010000101111011101000000000000
000001000000000001100110010101001000011101000100000000
000010100000000000100110100000011000011101000000000000
110000000000001000000110110000000000000000000000000000
010000000000001111000110100000000000000000000000000000
.logic_tile 13 30
000000000000001000000000011000001001100001001100000000
000000000000000101000011110001001111010010000000010010
011000000000000001000000001000001001100001001100000101
000000000000000001000000000001001111010010000000000000
010000000000000000000000001000001000100001001100000100
010000000000000000000000000001001000010010000000000000
010000000000000000000000001000001001100001001100000100
110000000000000000000000000001001110010010000000000010
010000000000001101100000001000001000100001001100000000
110000000000000101000000000001001100010010000000000000
000010000000100000000000001000001000100001001100000000
000000000000010000000000000001001111010010000000000000
000001000000000000000110111000001000100001001100000000
000000101100000000010010100001001111010010000000000000
000000000000001000000110111000001000100001001100000000
000000000000000101000010100001001100010010000000000010
.logic_tile 14 30
000000000000000000000011100000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000100000000000101100111010000011010000011110000000000
000100000001000000000010100000010000000011110000000000
001000000001010011100000000000011000000011110000000000
000000000000100000000000000000000000000011110000000000
000000000000001000000110100000011000000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000001010000000000000000000011110000011110000100000
000000000001010000000000000000000000000011110000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000001010000001000000000000001010000011110000000000
000000000000000000100000000000000000000011110000000000
.logic_tile 15 30
000000000000000000000000001001111100000110100000000000
000000000000000000000010000001001001001111110000000010
000000100110001001000111100000000000000000000000000000
000001000000001101100100000000000000000000000000000000
000000001110000000000000001001111100000110100000000000
000000000000000000000000000001001100001111110000000010
000000000000001001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001000000000000101111001010110100000000000
000010101100001111000000000111011010101001000000100000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 30
000000000000001111100111111001101001000110100000000000
000010100000001111100111110001011100001111110000000010
011000000000101001000000000000000000000000000000000000
000000000000010111100011100000000000000000000000000000
110000001000000111100000000001011101110011000000000000
010000000001010000000011010001011001000000000000000000
000000000001000000000000000101011100100001000000000000
000000000000100000000000001111011011000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110001001100010010000000000000000000000000000
000000000000001000000110100011011001111000100100000100
000000000000000011000111100000011101111000100000000000
000000000010000000000000010011001011111000100110000100
000000000000100000000010000000011101111000100000000000
000000000000000000000000000011001000111000100100000000
000000000000000000000000000000011000111000100010000001
.logic_tile 17 30
000001000000000001100000001001101100111111000000000000
000010000000000000100011100111011001000000000000000010
011000000001001111100010000011011100111111000000000000
000000000110000001000110010111011111000000000000000000
110000000000000001100110101101011101100001000010000000
010000001010001101000011100001001001000000000000000000
000001000000100000000010001101001011100000000000000000
000011100000000000000000001001011110000000000000100000
000000100001101011100110111001001010111111000000000000
000000001100010011100011011101011111101001000000000000
000000000000000001000000010011111111111000100110000000
000000000000000001100010100000001000111000100010000000
000001000000000111100110110011011110111000100101000000
000000100000000101000011100000011110111000100010000000
000000000000001101100000010011111001111000100101000000
000001000000001101000010100000011100111000100000000001
.logic_tile 18 30
000010001111001000000000000101000000000000001000000000
000101000000001111000000000000100000000000000000001000
000000000000100101100011110000000001000000001000000000
000010000000010000000110100000001011000000000000000000
000000000000000000000000000000001000001100111001000000
000000000000001011000011100000001000110011000000000000
000000000000000000000010110000001000001100111001000000
000000000000000000000011110000001010110011000000000000
000001000110000000000000000000001001001100111000000000
000000100000000000000000000000001011110011000000000000
000010100000000000000000000000001001001100111000000000
000000000000000000010000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000010000000000001001110011000000000000
000000001010100000000000000000001001001100111000100000
000000000000010000010000000000001001110011000000000000
.logic_tile 19 30
000010100001000001000111100011101100111111000000000000
000000000000100011100110001011011000101001000000000000
000100001010001001000010100000011000110000000000000000
000100000000100001100111100000011010110000000000100000
000000000000001101000110000101111110100000000011100001
000000000000000001010011001001001011000000000000000000
000000000000100001000000010111101110100001000000000000
000001001001011001100010001001001111000000000000000000
000000100000001001100111010001011000100001000000000000
000000000000000011000011000000001111100001000000000000
000000000010000111000000000011011010100001000000000000
000000000000000000100010100001001011000000000000000000
000010100000000111100111110001001101100000000000000000
000001000000000000100111100101101000000000000000000000
000000000000000001100011001011111111100000000000000001
000000000000000101000000001001111011000000000001100000
.logic_tile 20 30
000000000111010001000000000011000000000000001000000000
000000001010000000100011000000101001000000000000001000
011100000000000000000110000011001001111100001000000000
000101001000001001000100000000001010111100000000000000
010100001100000000000010000111001001111100001000000000
110100000000001011000111010000001000111100000000000000
000000100000000000000000000111101001110110000000000000
000000000000001001010000000000001100000110110000000010
000000000000101111000011100001001011111000100100000000
000000000000110011100110010000001100111000100001000000
000100000000000001000000011000000000000000000110000000
000100100000001001000011011001000000000010000000000000
000000000000101001000000000001001010111000100100100000
000000000011011011010000000000011110111000100000000000
000000000000000001000000000011011100111000100100000100
000000001000000000000000000000111100111000100001000000
.logic_tile 21 30
001000000000000111100010010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
011000000001010000000000000111101000010111110000000000
000001000010100000000000001001110000010100000000100000
010000100000000001000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000100000000
000000001000000000000000000001000000000010000000000100
000010000000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000001
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 30
000000000000000101000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000010000000010100000000000000000000000000000
000000000000101111000010010000000000000000000000000000
010000000110001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000001000000010011100000001111111100000010000001000100
000000000000100000000000001001111001000000000000000010
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000100000000100000000000010101101101110110100100000001
000100000001010000000011010001001110111111110000000000
000000000000000000000000001101011111110110100100000100
000010100000000000000000001001001000111111110000000001
000000000000100000000010000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
.logic_tile 23 30
000000000000001111100111010000001010000011110000000000
000000000000001011000011010000010000000011110000000000
011100000000001001000111001111111111111101110000000100
000100000000000011100111100101101111111111110001000010
010000000000001000000110000000000000000000000000000000
010000000000000001000010010000000000000000000000000000
000000000000001011100010110111100000001111000000000000
000000000001000001100110100000001010110000110000000000
000000000000000000000111000011011010100000000100000000
000000000000001001000100000001111100111001010000000000
000000000000000000000000000101011001100000000100000000
000000000000000000000000001001111000111001010000000000
000000000000000000000000000001011000100000000100000000
000000000000000000000000000001011100111001010000000010
010000000000000001100110010101111011100000000100000000
010000000000000000000010001001101000111001010000000000
.logic_tile 24 30
000000000000100011100010000000000000000000000000000000
000000000000011001100000000000000000000000000000000000
000000000000001001010000000101011000000110100000000010
000000000000000111100000001101101000001111110000000000
000000000110000011100010010000000000000000000000000000
000000000000000000100111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000001011000000110100000100000
000000100000000000000000000001101010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 30
000000010000000111100000001000000000000000
000000010000000000100011101011000000000000
011000010000000111100000001000000000000000
000000010000000000100000001011000000000000
110000000000000000000000000000000000000000
010000000000001001000000000011000000000000
000000000000000000000000001000000000000000
000000000000001001000000000001000000000000
000000000000000000000011110101100000000000
000000000000000011000011011001000000001000
000000000000001001000111000000000000000000
000000000000000011000110011011001000000000
000000000000000111100000000000000001000000
000000000000000000100000000111001111000000
110000000000000000000111000000000001000000
010000000000000000000000000101001100000000
.logic_tile 26 30
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010001
011000000000101001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000100
010010100000000000000000000000001000001100111100100000
000001000000000000000000000000001001110011000000000000
000000000000100000000000000000001000001100111100000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
.logic_tile 27 30
000000000000000000000000001011111001000110100001000000
000000000000000000000000001111111100001111110000000000
000000000100000011100111001011011011000110100001000000
000000000000000000000000000011001110001111110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000000011001011000110100001000000
000000000001010000100000001011011110001111110000000000
000000000000000000000111001011111001000110100000100000
000000000000000001000100000111101100001111110000000000
000000001110001011100111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001011100111000000000000000000000000000000
000010100000001111100100000000000000000000000000000000
.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000010100000001000000000000000001101111111000000100000
000000000000001011000000000000001011111111000000100000
000000000000000000000000000101011001000010000000000000
000000000000000000000000001101111000000000000000100000
110000000000000000000000000000011010000011110100000000
010000000000000000000000000000010000000011111000000000
.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 30
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 30
000000000000001011100111000000000000000000001000000000
000000000000001011110000000000001010000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000011000000000000000000001000000000
000000001000000000000000000000001101000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000010000000000000000000001000000000
000000000000001111000110000000001000000000000000010000
000000000000001000000110100001100001000000001000000000
000000000000001011000100000000001100000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001001000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
.logic_tile 2 31
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000001001000011100001000000000000001000000000
000000000000001011000100000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
001001000000000111100011000000000000000000001000000000
000010000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000101011000010010000001000000000000000000000
000000000000000000000000000000001000111100000001000000
000000000000000000000000000000000000111100000000000000
.logic_tile 4 31
000000000100001001100110011000001000001000011110000000
000000000000010001000010001001001000000100100000010000
011000000000001001100110001000001000001000011100000000
000000000000000001000011011101001000000100100001000010
001000001110000000000000001000001000001000011100000000
000000000000000000000000001001001001000100100000000100
000000000000000000000000001000001000001000011110000000
000000000000000000000011011101001001000100100000000001
000000000100000000000000001000001001001000011100000000
000000000000010000000000001001001000000100100001000001
000000000000000000000000011000001001001000011100100010
000000000000000000000010001101001000000100100000000000
000000000000000000000000001000001001001000011100100000
000000000000000000000000001001001101000100100000000000
010000000000000000000000001000001001001000011110000000
000000000000000000000000001101001001000100100000000001
.logic_tile 5 31
000000000000001001000110000001011010100000000000000100
000000000000000111000010001011101001000000000000000000
000001000000001101100111110111001110111111000000000000
000000000110001111100011010011011110000000000000100000
000000000000000111100111011001001101110011000000000000
000010000100001001100011110111011011000000000000000000
000000000000001101100111001011111000110011000000000000
000000000000000001100100001001011011000000000000000000
000000000000100101000011110001111110110011000000000000
000100000000010111100010000001011011000000000000000000
000100000000000001000000000011001011001001010000000010
000100000000000001000011000000001100001001010000000000
000000100000000001000010101111101011111111000000000010
000010000000001001100100001011101010000000000000000000
000000000000000011100000010000011000000011110000000001
000000000000000000100011110000000000000011110000000000
.logic_tile 6 31
000000000000000111100011000001100000000000001000000000
000100001110000000000011110000101111000000000000010000
000000000000000101100111010101100001000000001000000000
000000000000000000100111100000101000000000000000000000
000000000000001000000000000011000000000000001000000000
000000001110000011000000000000001001000000000000000000
001000000000001000000011100011000000000000001000000000
000000000000001111000000000000001001000000000000000000
000010000000001111000000000101100000000000001000000000
000001000000000111100011100000001101000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000010110000101000000000000000000000
000000000000000000000110100111000001000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000100000000011100001100000000000001000000000
000000000000010000000100000000101010000000000000000000
.logic_tile 7 31
000000000000000000000000000000001000111100000000000001
000000000000000000000011100000000000111100000000010000
011000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000010011000000000000011000000011110000000000
010000000000100001100000000000000000000011110000000010
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110100010
000000001000000000000000000111000000000010000001000000
010000000000000011000000000000000000000000000100000010
000000000000000000100000000101000000000010000000000010
.ramb_tile 8 31
000000001100000000000011101000000000000000
000000010000000001000000000111000000000000
011000000000000000000010001000000000000000
000000000000000000000100001001000000000000
000000000000000001000010001000000000000000
000000001010000001100010011011000000000000
000000000000000000000000000000000000000000
000000001010000000000011110011000000000000
000001000000000111000011100101100000000001
000010100000000000000000001101100000000000
000000000000000000000000010000000000000000
000000000000000001000011011101001101000000
000010000000000000000000000000000000000000
000001000000000000000000000001001010000000
110000000000000011100000000000000000000000
010000000000000000000000001001001010000000
.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000011110000011110001000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000000000000001110000011110000100000
000001000000000000000000000000000000000011110000000001
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000001001000000000000010000000011110001000001
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000101
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 31
000000000000000000000011000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
011000000000000011010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 12 31
000001000001010000000000000000000000000000000000000000
000000101100100000000010000000000000000000000000000000
011000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000110000000001110000011110000000000
000000000000001011000000000000010000000011110000000000
000000000000000000000000000101011001110100010000000000
000000000000000000000000000000011011110100010000000010
000000000000000000000000000000001110000011110000000001
000000000000000000000000000000000000000011110000000000
000101000000001101100110100000001110000011110000000000
000110100000000101000000000000000000000011110000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 13 31
000000000000000000000110101000001001100001001100000000
000000000000001101000000000001001001010010000001010000
011000000110000001000110011000001000100001001100000100
000000001000000001000010100001001101010010000000000000
110000000000000000000000001000001000100001001100000100
110000000000000000000000000001001000010010000000000000
010000000000000000000000001000001000100001001100000000
110000000000001101000000000001001001010010000000100000
010000100000001000000111001000001000100001001100000000
110000000000000101000000000001001100010010000000000010
000100000000000000000000001000001001100001001100000000
000100000000000000000000000001001010010010000000100000
000000000000000101100011101000001000100001001100000000
000000000000000000000000000001001110010010000000000010
000000000000000000000000000001101001001000010100000001
000000000000000000000000000000001001001000010000000000
.logic_tile 14 31
000000000000000000000010000000011010000011110000000000
000000000000001001000000000000000000000011110000000000
011100000000000111100011110000011000000011110000000000
000100000000001001100010100000010000000011110000000000
111000000000000000000011100111011011110100010000000001
010000001010000000000000000000011010110100010000000000
000000000000001101000110010011011010110100010000000100
000000000000000101100010000000011101110100010000000000
000000000000000000000011010001101001111110110000100000
000000000000001111000011110000011100111110110000000000
000000000000000001000000001001011001000000000000100000
000000000000000011100000000001001100000110100000000000
000000000000000000000000000000000000000000000100000000
000000000000001111010000001101000000000010000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 15 31
000000001100000000000000000000001011001111110001000000
000000000000000000000000000000011010001111110001000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000001000000011000000000000000000000000000000
110000000000000001000110110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010001000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
011000000000000000000000000011111011100001000000000000
000000000000000011000000000000001010100001000000000010
110001001110000000000000000000000000000000000000000000
110000100000000011000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000100011010000000000000000000000000000000000
000000001100000000000111100101011110111111000000000000
000000000000000111000000000011001000101001000000000000
000000000000001000000111100111111001111000100100000000
000000000000000001000110010000001101111000100010000000
000000000001000000000010010011001111111000100100000000
000000100000000000000011110000111101111000100001000000
000000000000000111000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
.logic_tile 17 31
000001000010000000000000010011111111111111000000000000
000010000000100000000011111111001100000000000000000000
011000000000000000000111010001111101111111000000000000
000000000010000000000111100111111101000000000000100000
010000000000000001000011100111101101111000100100000000
110000000001010000000000000000101110111000100001000000
000000000000000000010000010101001101111000100101000000
000000000000000000000011100000001011111000100000000000
000000000000000101100000000111111111111000100100000000
000010100000000101000010100000101100111000100010000000
000000000000011001000111010101001111111000100100100000
000000000000101011000110100000011100111000100000000000
000000000000000000000110110111101110111000100110000000
000000000000000101000010100000111001111000100011000000
000000000010000011100000010101001101111000100110000000
000000000000000101000011110000011001111000100000100000
.logic_tile 18 31
000000001000001000000000010000001000001100111000000000
000000000110001111000011000000001001110011000000010010
000000100000000101100000010000001000001100111000000010
000001000000000000000010100000001011110011000000000000
000000100000000000000000010000001001001100111001000000
000001000000000000000010100000001001110011000000000000
000000000000101000000000000000001001001100111000000000
000000000001110011000000000000001000110011000000000000
000001000000000000000000010000001000001100111000100000
000010100000000000000011100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000100000
000000100000000000000000000000001000001100111000100000
000000100000001111000000000000001000110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000110000000000000000001110110011000000000000
.logic_tile 19 31
000000000000000000000111110001111000100000000000000001
000000000000000000000110000000011010100000000000000000
000000000000001001100111010001111000000010010000000000
000000000000000111000010000000011001000010010000000000
000000000110000001100010000011001111101001000000000000
000000000000001001000011010000101100101001000000000000
000000000000001000000010001011001111111111000000000001
000000000000000001000111011101101111000000000000000000
000000000000000000000011111001011101110011000000000000
000000000000001001000111000001101111000000000000000000
001000000000001001000111100011011101100001000000000000
000000000000001111100111110000011101100001000000000000
000000000000000111000000000000001011001100110000000000
000000000000001111100000000000001011001100110000000000
000000100001000000000111011001001010100001000000000000
000000000000000000000111000101111011000000000000000000
.logic_tile 20 31
000000000000001111100010100001011100111111000000000000
000000000110000111100100000111001100101001000000000000
000000000000000101000000000001011101111111000000000000
000000000000000000100010010111001110000000000000000000
000010001000001001100110010011101101111111000000000000
000001000000000001000010000011001111000000000000000000
000000000001000001100110010000011001000000110000000000
000000000000001001000011010000011101000000110000000000
000000000000001111100000001001001010100000000000000000
000100000001001111000010010101111010000000000000000000
000000100000000001000010001101001111000000000000000000
000000000000011001100110111111111010010110000000000000
000000000001001101100111001101111001100000000000000000
000000001100000111100110011011101011000000000000000000
000000000000001111100011110011011110100001010000000000
000000000001000111100011100101101111000000000000000000
.logic_tile 21 31
000000000000000111100010101001011001110110110100000000
000000000000000001100111100001001110111101011000000000
011000000000100001100110011101001100110110110100000000
000000000000011011000010000101001100111101011000000000
010000000000001111100000001001001010110110110100000000
010000000000000001100011010001001000111101011000000000
000000000000000000000011001101011001110110110110000000
000010000000001011000000000101011101111101011000000000
000010000000001011000000011001001001110110110100000000
000001000000001111000010000001011100111101011001000000
000000000000000000000010001101001110110110110100000000
000000000000000001000100000101001110111101011000000000
000000000000000001100000001001011001110110110100000000
000000000000001001000000000001011011111101011000000000
010000000000000001000000001101001100110110110100000000
000000000000000000000000000101011011111101011000000000
.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 31
000000000000000000000000010001100000000000001000000000
000000000000000101000010000000001000000000000000001000
000000000000000101000010100001101000111100001001000000
000000000000000101000010100000101010111100000000000000
000000000000000111000000000001101000111100001000000000
000000000000000111000000000000101010111100000000000000
000000000000000000000010100001101000000011110000000000
000000000000000000000000000000000000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101000000011110000000000
000000000000000000000000000000110000111100000000000000
.logic_tile 24 31
000001000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 31
000000000000001001100110010000001000001100111100000000
000000000100000001000010000000001000110011000000010001
011000000000001001100110010000001000001100111100000000
000100000000000001000010000000001000110011000000000010
010000000000000000010000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101000000011110000000000
000000000000000000000000000000010000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 31
000000000000000000010000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000001000000010100001100001000000001000000000
000000000000000001000000000000001110000000000000000000
110000000000000000000110000011101000111100001000000000
110000000000000000000000000000101110111100000000000000
000000000000001000000110000101001000000011110100000000
000000000000000001000000000000100000111100001000000000
000000000000000000000000000101111000000011110100000000
000000000000000000000000000000010000111100001000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000101101000000011110100000000
110000000000000001000000000000110000111100001000000010
.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
.logic_tile 32 31
000000000000001011100111010000000000000000001000000000
000000000000000011000111010000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000110000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000001001100010011000001000001000011100000000
000000000000000001000010000101001000000100100001110000
011000000000001001100110010000001000001000011100000000
000000000000000001000010001001001000000100100001000000
001000000000000000000000001000001000001000011100000100
000000000000000000000000000101001001000100100000000100
000000000000000001000000000000001000001000011100000001
000000000000000000000000001001001101000100100000000100
000000000000000000000110001000001001001000011100000000
000000000000000000000000000101001000000100100000000001
000000000000000000000000000000001001001000011100000100
000000000000000000000000001001001000000100100000000000
000000000000000000000000001000001001001000011100000100
000000000000000000000000000101001001000100100000000000
010000000000000000000000000101101001001000010100000001
000000000000000000000000000000001001001000010000000001
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000001010000000000000000001000111100000000000100
000000000000100000010000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000010000001000000000001000000000000000
000000010000001111000000000101000000000000
011000010000000000000000000000000000000000
000000010000000000000000001111000000000000
110000000000100000000000000000000000000000
010000000001000000000000001111000000000000
000000000000000111000000011000000000000000
000000000000000000000011000111000000000000
000000000000000111000000001011000000000010
000000000000000000000010001011000000000000
000000000000000001000010001000000001000000
000000000000000001100010011011001111000000
000000000000000000000111000000000001000000
000000000000010000000010000001001100000000
110000000000001111100000011000000001000000
110000000000000011000011001101001100000000
.logic_tile 9 32
000000001100100000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000000000000111000000010000001110000000110000000001
000000000000001011100011000000011000000000110000000000
011000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000000000111100000000000011001001111110001000000
010000000000000000000000000000001000001111110000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000000010001111110000011110000000000
000000000000000101000010100000110000111100000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000001000000000010101011111000010000000000100
010000100000000001000011111111111011000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010001011100111110110100000000
000000000000000000000010100000011010111110110000000000
.logic_tile 16 32
000000000001010000000111000101100000000000001000000000
000000000000100000000100000000100000000000000000001000
011000000000000000000000010101100000000000001000000000
000000000000000000000010000000101100000000000000000000
110000000000100000000110000011101000111100001000000000
010000001110010000000000000000001110111100000010000000
000000000000000000000110110101001000111110110100000000
000000000000000000000010000111101001111011110000000000
000000000000000111100000010111001000010110110100000010
000010100000000111100011110000011100010110111000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101111100000000111001001010111100100000000
000000001101001001100000000000011001010111100000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000001000110101001100000010001101111101001000000000100
000000100001001111000010001001111000000000000000000000
011000000000001000000111010111101010000011110000000000
000000000000000011000011110000000000111100000000000000
010000001000000111110011010111101010010010100000000000
110000000110000000100110010000111000010010100000000000
000000000000000111000000001101111000111111000000000000
000000100000000000000000000011001111000000000000000010
000001001001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001011101100000000011111000010110110100000000
000000000000101011000000000000011000010110110001000000
000011100000000000000000010000000000000000000000000000
000011100000000000000010100000000000000000000000000000
010000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 18 32
000000000000000000000010000000001000001100111000000000
000000000000000000000000000000001111110011000000010000
011000001000000000000011100000001000001100111000000000
000000000000000000000000000000001001110011000000000001
010000000000000000000111100000001001001100111000000000
110000000000000000000100000000001111110011000000000000
000000000000000001100000000000001001001100111000100000
000000000001010000000000000000001001110011000000000000
000000000000100000000000000000001001001100111000000000
000000000000010000000000000000001100110011000000100000
000000000000001001000110000000001001001100111000000000
000000000000001001000011100000001101110011000000000000
000000000000000000000110000000001000111100000000000000
000000000000010000000100000000000000111100000000000000
000000000000000000000110000011111011111000100100000000
000000100000000000000100000000101100111000100000000000
.logic_tile 19 32
000000000000001001000010000001001001111111000000100000
000000000000000001000011101101011100101001000000000000
000000000000000001100110100000011011001100110000000000
000000000000000000000000000000001001001100110000000000
000010000000000001100111001101001111111111000000000001
000001000000000111000000001101011101000000000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001001101111111000000000000
000000000000000111000011100111111111101001000000000000
000010100000000000000000000001111010000001000000000000
000001000000001111000011110001011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 20 32
000001000000000000000010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001111011101111111000000000001
000000000000000000000011101101001101101001000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000001000000111100001111001010110000000000000
000001000000001111000000001001101110000000000000000000
000000000001010001000111000000001100000000110000000000
000000000000100000000000000000011111000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000001100000000000100000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000010000000000011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000001
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100110100000000
000010000000000000000000000000001001110011000000000010
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 32 32
000000000000000111000110100000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000001000111100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011000110100000000000000000001000000000
000000000000000000100000000000001100000000000000000000
110000000000000011000000010000000001000000001000000000
110000000000000000100011010000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000001011001001101001010001000000
000000000000000000000000000001101001010100100000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000001000000000
.io_tile 5 33
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000111000001000
000100000000000000
000000000000000000
000000000001100000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 2 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 3 soc.cpu.pcpi_div.start$2
.sym 4 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 5 clk_16mhz$2$2
.sym 6 resetn$2
.sym 7 soc.cpu.pcpi_mul.mul_waiting$2
.sym 8 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 520 soc.cpu.pcpi_mul.rs2[40]
.sym 526 soc.cpu.pcpi_mul.rdx[41]
.sym 633 $abc$64360$auto$maccmap.cc:112:fulladd$23942[3]
.sym 634 $abc$64360$auto$maccmap.cc:111:fulladd$23941[2]
.sym 635 $abc$64360$auto$maccmap.cc:112:fulladd$23942[2]
.sym 636 $abc$64360$auto$maccmap.cc:111:fulladd$23941[3]
.sym 637 soc.cpu.pcpi_mul.rdx[39]
.sym 638 soc.cpu.pcpi_mul.rdx[38]
.sym 639 soc.cpu.pcpi_mul.rs2[38]
.sym 640 soc.cpu.pcpi_mul.rs2[39]
.sym 747 $abc$64360$auto$maccmap.cc:111:fulladd$23835[2]
.sym 748 $abc$64360$auto$maccmap.cc:112:fulladd$23836[2]
.sym 749 soc.cpu.pcpi_mul.rs2[49]
.sym 750 soc.cpu.pcpi_mul.rdx[50]
.sym 751 soc.cpu.pcpi_mul.rdx[37]
.sym 752 soc.cpu.pcpi_mul.rdx[35]
.sym 753 soc.cpu.pcpi_mul.rs2[51]
.sym 754 soc.cpu.pcpi_mul.rs2[50]
.sym 861 $abc$64360$auto$maccmap.cc:112:fulladd$23836[1]
.sym 862 $abc$64360$auto$maccmap.cc:111:fulladd$23835[3]
.sym 863 $abc$64360$auto$maccmap.cc:111:fulladd$23835[1]
.sym 864 $abc$64360$auto$maccmap.cc:112:fulladd$23836[3]
.sym 865 soc.cpu.pcpi_mul.rs2[52]
.sym 866 soc.cpu.pcpi_mul.rdx[51]
.sym 868 soc.cpu.pcpi_mul.rdx[49]
.sym 976 soc.cpu.pcpi_mul.rd[50]
.sym 977 soc.cpu.pcpi_mul.rd[51]
.sym 978 soc.cpu.pcpi_mul.rdx[52]
.sym 981 soc.cpu.pcpi_mul.rd[49]
.sym 1089 $abc$64360$auto$maccmap.cc:112:fulladd$23878[0]
.sym 1091 soc.cpu.pcpi_mul.rd[52]
.sym 1092 soc.cpu.pcpi_mul.mul_counter[3]
.sym 1096 soc.cpu.pcpi_mul.mul_counter[2]
.sym 1205 $auto$alumacc.cc:474:replace_alu$7397.C[2]
.sym 1206 $auto$alumacc.cc:474:replace_alu$7397.C[3]
.sym 1207 $auto$alumacc.cc:474:replace_alu$7397.C[4]
.sym 1208 $auto$alumacc.cc:474:replace_alu$7397.C[5]
.sym 1209 soc.cpu.pcpi_mul.mul_counter[6]
.sym 1210 soc.cpu.pcpi_mul.mul_counter[4]
.sym 1317 soc.cpu.pcpi_mul.rs2[53]
.sym 1319 soc.cpu.pcpi_mul.rs2[55]
.sym 1320 soc.cpu.pcpi_mul.rs2[54]
.sym 1321 soc.cpu.pcpi_mul.rs2[56]
.sym 1431 $abc$64360$auto$maccmap.cc:112:fulladd$23878[2]
.sym 1433 $abc$64360$auto$maccmap.cc:112:fulladd$23878[3]
.sym 1434 $abc$64360$auto$maccmap.cc:111:fulladd$23877[3]
.sym 1435 $abc$64360$auto$maccmap.cc:111:fulladd$23877[2]
.sym 1436 soc.cpu.pcpi_mul.rdx[55]
.sym 1438 soc.cpu.pcpi_mul.rdx[54]
.sym 1550 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 1551 soc.cpu.pcpi_mul.mul_finish
.sym 1663 soc.cpu.pcpi_mul.mul_waiting
.sym 1742 soc.cpu.pcpi_mul.mul_waiting
.sym 1772 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 1856 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917
.sym 1888 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[13]
.sym 2116 clock.counterI[2]
.sym 2117 clock.counterI[3]
.sym 2118 clock.counterI[4]
.sym 2119 clock.counterI[5]
.sym 2120 clock.counterI[6]
.sym 2121 clock.counterI[7]
.sym 2228 clock.counterI[8]
.sym 2229 clock.counterI[9]
.sym 2230 clock.counterI[10]
.sym 2232 clock.counterI[1]
.sym 2234 clock.counterI[0]
.sym 2457 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45921
.sym 2572 soc.simpleuart.recv_state[2]
.sym 2573 soc.simpleuart.recv_state[3]
.sym 2575 soc.simpleuart.recv_state[1]
.sym 2577 soc.simpleuart.recv_state[0]
.sym 2799 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[3]
.sym 2801 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[2]
.sym 2912 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.sym 2913 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[15]
.sym 2915 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[12]
.sym 2916 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[22]
.sym 2918 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[10]
.sym 2919 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[11]
.sym 3339 clk_16mhz$2
.sym 3482 $abc$64360$auto$alumacc.cc:491:replace_alu$7236[31]
.sym 4193 $abc$64360$auto$maccmap.cc:112:fulladd$23886[1]
.sym 4195 $abc$64360$auto$maccmap.cc:112:fulladd$23886[2]
.sym 4197 $abc$64360$auto$maccmap.cc:111:fulladd$23885[2]
.sym 4198 $abc$64360$auto$maccmap.cc:111:fulladd$23885[1]
.sym 4199 soc.cpu.pcpi_mul.rdx[61]
.sym 4200 soc.cpu.pcpi_mul.rdx[62]
.sym 4328 soc.cpu.pcpi_mul.rs2[42]
.sym 4330 soc.cpu.pcpi_mul.rs2[62]
.sym 4331 soc.cpu.pcpi_mul.rs2[63]
.sym 4333 soc.cpu.pcpi_mul.rs2[43]
.sym 4335 soc.cpu.pcpi_mul.rs2[41]
.sym 4463 $abc$64360$auto$maccmap.cc:112:fulladd$23829[1]
.sym 4466 $abc$64360$auto$maccmap.cc:111:fulladd$23828[1]
.sym 4467 $abc$64360$auto$maccmap.cc:112:fulladd$23829[0]
.sym 4468 soc.cpu.pcpi_mul.rd[41]
.sym 4469 soc.cpu.pcpi_mul.rd[40]
.sym 4555 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4556 soc.cpu.pcpi_mul.rs2[39]
.sym 4557 soc.cpu.pcpi_mul.instr_mulh
.sym 4558 soc.cpu.reg_op2[31]
.sym 4591 $false
.sym 4592 $false
.sym 4593 $false
.sym 4594 $false
.sym 4595 resetn$2
.sym 4596 clk_16mhz$2$2
.sym 4597 $false
.sym 4599 soc.cpu.pcpi_mul.rd[38]
.sym 4600 soc.cpu.pcpi_mul.rd[39]
.sym 4601 soc.cpu.pcpi_mul.rdx[40]
.sym 4684 soc.cpu.pcpi_mul.rs2[39]
.sym 4685 soc.cpu.pcpi_mul.rs1[0]
.sym 4686 soc.cpu.pcpi_mul.rdx[39]
.sym 4687 soc.cpu.pcpi_mul.rd[39]
.sym 4690 soc.cpu.pcpi_mul.rdx[38]
.sym 4691 soc.cpu.pcpi_mul.rd[38]
.sym 4692 soc.cpu.pcpi_mul.rs1[0]
.sym 4693 soc.cpu.pcpi_mul.rs2[38]
.sym 4696 soc.cpu.pcpi_mul.rs2[38]
.sym 4697 soc.cpu.pcpi_mul.rs1[0]
.sym 4698 soc.cpu.pcpi_mul.rdx[38]
.sym 4699 soc.cpu.pcpi_mul.rd[38]
.sym 4702 soc.cpu.pcpi_mul.rdx[39]
.sym 4703 soc.cpu.pcpi_mul.rd[39]
.sym 4704 soc.cpu.pcpi_mul.rs1[0]
.sym 4705 soc.cpu.pcpi_mul.rs2[39]
.sym 4708 $false
.sym 4709 $false
.sym 4710 $false
.sym 4711 $false
.sym 4714 $false
.sym 4715 $false
.sym 4716 $false
.sym 4717 $false
.sym 4720 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4721 soc.cpu.pcpi_mul.rs2[37]
.sym 4722 soc.cpu.pcpi_mul.instr_mulh
.sym 4723 soc.cpu.reg_op2[31]
.sym 4726 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4727 soc.cpu.pcpi_mul.rs2[38]
.sym 4728 soc.cpu.pcpi_mul.instr_mulh
.sym 4729 soc.cpu.reg_op2[31]
.sym 4730 resetn$2
.sym 4731 clk_16mhz$2$2
.sym 4732 $false
.sym 4733 $abc$64360$auto$maccmap.cc:112:fulladd$23993[2]
.sym 4734 $abc$64360$auto$maccmap.cc:111:fulladd$23992[2]
.sym 4735 $abc$64360$auto$maccmap.cc:111:fulladd$23941[1]
.sym 4736 $abc$64360$auto$maccmap.cc:111:fulladd$23992[3]
.sym 4737 $abc$64360$auto$maccmap.cc:112:fulladd$23993[3]
.sym 4738 soc.cpu.pcpi_mul.rdx[34]
.sym 4739 soc.cpu.pcpi_mul.rs2[36]
.sym 4740 soc.cpu.pcpi_mul.rs2[37]
.sym 4819 soc.cpu.pcpi_mul.rdx[50]
.sym 4820 soc.cpu.pcpi_mul.rd[50]
.sym 4821 soc.cpu.pcpi_mul.rs1[0]
.sym 4822 soc.cpu.pcpi_mul.rs2[50]
.sym 4825 soc.cpu.pcpi_mul.rs2[50]
.sym 4826 soc.cpu.pcpi_mul.rs1[0]
.sym 4827 soc.cpu.pcpi_mul.rdx[50]
.sym 4828 soc.cpu.pcpi_mul.rd[50]
.sym 4831 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4832 soc.cpu.pcpi_mul.rs2[48]
.sym 4833 soc.cpu.pcpi_mul.instr_mulh
.sym 4834 soc.cpu.reg_op2[31]
.sym 4837 $false
.sym 4838 $false
.sym 4839 $false
.sym 4840 $false
.sym 4843 $false
.sym 4844 $false
.sym 4845 $false
.sym 4846 $false
.sym 4849 $false
.sym 4850 $false
.sym 4851 $false
.sym 4852 $false
.sym 4855 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4856 soc.cpu.pcpi_mul.rs2[50]
.sym 4857 soc.cpu.pcpi_mul.instr_mulh
.sym 4858 soc.cpu.reg_op2[31]
.sym 4861 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4862 soc.cpu.pcpi_mul.rs2[49]
.sym 4863 soc.cpu.pcpi_mul.instr_mulh
.sym 4864 soc.cpu.reg_op2[31]
.sym 4865 resetn$2
.sym 4866 clk_16mhz$2$2
.sym 4867 $false
.sym 4869 soc.cpu.pcpi_mul.rd[34]
.sym 4870 soc.cpu.pcpi_mul.rd[35]
.sym 4871 soc.cpu.pcpi_mul.rdx[36]
.sym 4872 soc.cpu.pcpi_mul.rd[33]
.sym 4874 soc.cpu.pcpi_mul.rd[36]
.sym 4875 soc.cpu.pcpi_mul.rd[37]
.sym 4954 soc.cpu.pcpi_mul.rs2[49]
.sym 4955 soc.cpu.pcpi_mul.rs1[0]
.sym 4956 soc.cpu.pcpi_mul.rdx[49]
.sym 4957 soc.cpu.pcpi_mul.rd[49]
.sym 4960 soc.cpu.pcpi_mul.rdx[51]
.sym 4961 soc.cpu.pcpi_mul.rd[51]
.sym 4962 soc.cpu.pcpi_mul.rs1[0]
.sym 4963 soc.cpu.pcpi_mul.rs2[51]
.sym 4966 soc.cpu.pcpi_mul.rdx[49]
.sym 4967 soc.cpu.pcpi_mul.rd[49]
.sym 4968 soc.cpu.pcpi_mul.rs1[0]
.sym 4969 soc.cpu.pcpi_mul.rs2[49]
.sym 4972 soc.cpu.pcpi_mul.rs2[51]
.sym 4973 soc.cpu.pcpi_mul.rs1[0]
.sym 4974 soc.cpu.pcpi_mul.rdx[51]
.sym 4975 soc.cpu.pcpi_mul.rd[51]
.sym 4978 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4979 soc.cpu.pcpi_mul.rs2[51]
.sym 4980 soc.cpu.pcpi_mul.instr_mulh
.sym 4981 soc.cpu.reg_op2[31]
.sym 4984 $false
.sym 4985 $false
.sym 4986 $false
.sym 4987 $false
.sym 4996 $false
.sym 4997 $false
.sym 4998 $false
.sym 4999 $false
.sym 5000 resetn$2
.sym 5001 clk_16mhz$2$2
.sym 5002 $false
.sym 5003 $abc$64360$auto$maccmap.cc:112:fulladd$23942[1]
.sym 5004 $abc$64360$auto$maccmap.cc:111:fulladd$23992[1]
.sym 5005 $abc$64360$auto$maccmap.cc:112:fulladd$23993[1]
.sym 5006 $abc$64360$auto$maccmap.cc:112:fulladd$23942[0]
.sym 5007 soc.cpu.pcpi_mul.rs2[34]
.sym 5008 soc.cpu.pcpi_mul.rdx[33]
.sym 5010 soc.cpu.pcpi_mul.rs2[35]
.sym 5051 $false
.sym 5088 $auto$maccmap.cc:240:synth$23838.C[2]
.sym 5090 $abc$64360$auto$maccmap.cc:111:fulladd$23835[1]
.sym 5091 $abc$64360$auto$maccmap.cc:112:fulladd$23836[0]
.sym 5094 $auto$maccmap.cc:240:synth$23838.C[3]
.sym 5095 $false
.sym 5096 $abc$64360$auto$maccmap.cc:111:fulladd$23835[2]
.sym 5097 $abc$64360$auto$maccmap.cc:112:fulladd$23836[1]
.sym 5098 $auto$maccmap.cc:240:synth$23838.C[2]
.sym 5100 $auto$maccmap.cc:240:synth$23838.C[4]
.sym 5101 $false
.sym 5102 $abc$64360$auto$maccmap.cc:111:fulladd$23835[3]
.sym 5103 $abc$64360$auto$maccmap.cc:112:fulladd$23836[2]
.sym 5104 $auto$maccmap.cc:240:synth$23838.C[3]
.sym 5107 $false
.sym 5108 $false
.sym 5109 $abc$64360$auto$maccmap.cc:112:fulladd$23836[3]
.sym 5110 $auto$maccmap.cc:240:synth$23838.C[4]
.sym 5125 $false
.sym 5126 $abc$64360$auto$maccmap.cc:111:fulladd$23835[1]
.sym 5127 $abc$64360$auto$maccmap.cc:112:fulladd$23836[0]
.sym 5128 $false
.sym 5135 resetn$2
.sym 5136 clk_16mhz$2$2
.sym 5137 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5140 soc.cpu.pcpi_mul.rdx[13]
.sym 5141 soc.cpu.pcpi_mul.rs2[60]
.sym 5145 soc.cpu.pcpi_mul.rs2[59]
.sym 5224 soc.cpu.pcpi_mul.rs2[52]
.sym 5225 soc.cpu.pcpi_mul.rs1[0]
.sym 5226 soc.cpu.pcpi_mul.rdx[52]
.sym 5227 soc.cpu.pcpi_mul.rd[52]
.sym 5236 soc.cpu.pcpi_mul.rdx[52]
.sym 5237 soc.cpu.pcpi_mul.rd[52]
.sym 5238 soc.cpu.pcpi_mul.rs1[0]
.sym 5239 soc.cpu.pcpi_mul.rs2[52]
.sym 5242 $false
.sym 5243 soc.cpu.pcpi_mul.mul_counter[3]
.sym 5244 $false
.sym 5245 $auto$alumacc.cc:474:replace_alu$7397.C[3]
.sym 5266 $false
.sym 5267 soc.cpu.pcpi_mul.mul_counter[2]
.sym 5268 $false
.sym 5269 $auto$alumacc.cc:474:replace_alu$7397.C[2]
.sym 5270 resetn$2
.sym 5271 clk_16mhz$2$2
.sym 5272 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5273 $abc$64360$auto$maccmap.cc:112:fulladd$23871[2]
.sym 5274 $abc$64360$auto$maccmap.cc:111:fulladd$23870[2]
.sym 5275 $abc$64360$auto$wreduce.cc:454:run$7045[5]
.sym 5276 soc.cpu.pcpi_mul.rdx[58]
.sym 5278 soc.cpu.pcpi_mul.rdx[31]
.sym 5279 soc.cpu.pcpi_mul.rs2[58]
.sym 5280 soc.cpu.pcpi_mul.mul_counter[5]
.sym 5321 $true
.sym 5358 soc.cpu.pcpi_mul.mul_counter[0]$2
.sym 5359 $false
.sym 5360 soc.cpu.pcpi_mul.mul_counter[0]
.sym 5361 $false
.sym 5362 $false
.sym 5364 $auto$alumacc.cc:474:replace_alu$7397.C[2]$2
.sym 5366 soc.cpu.pcpi_mul.mul_counter[1]
.sym 5367 $true$2
.sym 5370 $auto$alumacc.cc:474:replace_alu$7397.C[3]$2
.sym 5372 soc.cpu.pcpi_mul.mul_counter[2]
.sym 5373 $true$2
.sym 5374 $auto$alumacc.cc:474:replace_alu$7397.C[2]$2
.sym 5376 $auto$alumacc.cc:474:replace_alu$7397.C[4]$2
.sym 5378 soc.cpu.pcpi_mul.mul_counter[3]
.sym 5379 $true$2
.sym 5380 $auto$alumacc.cc:474:replace_alu$7397.C[3]$2
.sym 5382 $auto$alumacc.cc:474:replace_alu$7397.C[5]$2
.sym 5384 soc.cpu.pcpi_mul.mul_counter[4]
.sym 5385 $true$2
.sym 5386 $auto$alumacc.cc:474:replace_alu$7397.C[4]$2
.sym 5388 $auto$alumacc.cc:474:replace_alu$7397.C[6]
.sym 5390 soc.cpu.pcpi_mul.mul_counter[5]
.sym 5391 $true$2
.sym 5392 $auto$alumacc.cc:474:replace_alu$7397.C[5]$2
.sym 5395 $false
.sym 5396 soc.cpu.pcpi_mul.mul_counter[6]
.sym 5397 $false
.sym 5398 $auto$alumacc.cc:474:replace_alu$7397.C[6]
.sym 5401 $false
.sym 5402 soc.cpu.pcpi_mul.mul_counter[4]
.sym 5403 $false
.sym 5404 $auto$alumacc.cc:474:replace_alu$7397.C[4]
.sym 5405 resetn$2
.sym 5406 clk_16mhz$2$2
.sym 5407 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5409 $abc$64360$auto$maccmap.cc:112:fulladd$23871[0]
.sym 5410 $abc$64360$auto$maccmap.cc:111:fulladd$23870[1]
.sym 5413 $abc$64360$auto$maccmap.cc:112:fulladd$23871[1]
.sym 5414 soc.cpu.pcpi_mul.rs2[57]
.sym 5494 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5495 soc.cpu.pcpi_mul.rs2[52]
.sym 5496 soc.cpu.pcpi_mul.instr_mulh
.sym 5497 soc.cpu.reg_op2[31]
.sym 5506 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5507 soc.cpu.pcpi_mul.rs2[54]
.sym 5508 soc.cpu.pcpi_mul.instr_mulh
.sym 5509 soc.cpu.reg_op2[31]
.sym 5512 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5513 soc.cpu.pcpi_mul.rs2[53]
.sym 5514 soc.cpu.pcpi_mul.instr_mulh
.sym 5515 soc.cpu.reg_op2[31]
.sym 5518 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5519 soc.cpu.pcpi_mul.rs2[55]
.sym 5520 soc.cpu.pcpi_mul.instr_mulh
.sym 5521 soc.cpu.reg_op2[31]
.sym 5540 resetn$2
.sym 5541 clk_16mhz$2$2
.sym 5542 $false
.sym 5544 soc.cpu.pcpi_mul.rd[54]
.sym 5545 soc.cpu.pcpi_mul.rd[55]
.sym 5546 soc.cpu.pcpi_mul.rdx[56]
.sym 5548 soc.cpu.pcpi_mul.rd[53]
.sym 5550 soc.cpu.pcpi_mul.rd[56]
.sym 5629 soc.cpu.pcpi_mul.rs2[54]
.sym 5630 soc.cpu.pcpi_mul.rs1[0]
.sym 5631 soc.cpu.pcpi_mul.rdx[54]
.sym 5632 soc.cpu.pcpi_mul.rd[54]
.sym 5641 soc.cpu.pcpi_mul.rs2[55]
.sym 5642 soc.cpu.pcpi_mul.rs1[0]
.sym 5643 soc.cpu.pcpi_mul.rdx[55]
.sym 5644 soc.cpu.pcpi_mul.rd[55]
.sym 5647 soc.cpu.pcpi_mul.rdx[55]
.sym 5648 soc.cpu.pcpi_mul.rd[55]
.sym 5649 soc.cpu.pcpi_mul.rs1[0]
.sym 5650 soc.cpu.pcpi_mul.rs2[55]
.sym 5653 soc.cpu.pcpi_mul.rdx[54]
.sym 5654 soc.cpu.pcpi_mul.rd[54]
.sym 5655 soc.cpu.pcpi_mul.rs1[0]
.sym 5656 soc.cpu.pcpi_mul.rs2[54]
.sym 5659 $false
.sym 5660 $false
.sym 5661 $false
.sym 5662 $false
.sym 5671 $false
.sym 5672 $false
.sym 5673 $false
.sym 5674 $false
.sym 5675 resetn$2
.sym 5676 clk_16mhz$2$2
.sym 5677 $false
.sym 5678 $abc$64360$auto$maccmap.cc:111:fulladd$23877[1]
.sym 5680 $abc$64360$auto$maccmap.cc:112:fulladd$23878[1]
.sym 5683 soc.cpu.pcpi_mul.rdx[53]
.sym 5794 $false
.sym 5795 $false
.sym 5796 soc.cpu.pcpi_mul.mul_finish
.sym 5797 resetn$2
.sym 5800 $false
.sym 5801 $false
.sym 5802 soc.cpu.pcpi_mul.mul_counter[6]
.sym 5803 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5810 $true
.sym 5811 clk_16mhz$2$2
.sym 5812 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 5929 soc.cpu.pcpi_mul.mul_waiting$2
.sym 5930 soc.cpu.pcpi_mul.mul_counter[6]
.sym 5931 soc.cpu.pcpi_mul.pcpi_wait
.sym 5932 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 5945 $true
.sym 5946 clk_16mhz$2$2
.sym 5947 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 5950 $auto$alumacc.cc:474:replace_alu$7346.C[2]
.sym 5951 $auto$alumacc.cc:474:replace_alu$7346.C[3]
.sym 5952 $auto$alumacc.cc:474:replace_alu$7346.C[4]
.sym 5953 $auto$alumacc.cc:474:replace_alu$7346.C[5]
.sym 5954 $auto$alumacc.cc:474:replace_alu$7346.C[6]
.sym 5955 $auto$alumacc.cc:474:replace_alu$7346.C[7]
.sym 6034 soc.cpu.pcpi_mul.pcpi_wait
.sym 6035 $false
.sym 6036 $false
.sym 6037 $false
.sym 6080 $true
.sym 6081 clk_16mhz$2$2
.sym 6082 $false
.sym 6083 $auto$alumacc.cc:474:replace_alu$7346.C[8]
.sym 6084 $auto$alumacc.cc:474:replace_alu$7346.C[9]
.sym 6085 $auto$alumacc.cc:474:replace_alu$7346.C[10]
.sym 6086 $auto$alumacc.cc:474:replace_alu$7346.C[11]
.sym 6087 $auto$alumacc.cc:474:replace_alu$7346.C[12]
.sym 6088 $auto$alumacc.cc:474:replace_alu$7346.C[13]
.sym 6089 $auto$alumacc.cc:474:replace_alu$7346.C[14]
.sym 6090 $auto$alumacc.cc:474:replace_alu$7346.C[15]
.sym 6181 $false
.sym 6182 soc.cpu.timer[13]
.sym 6183 $false
.sym 6184 $auto$alumacc.cc:474:replace_alu$7346.C[13]
.sym 6218 $auto$alumacc.cc:474:replace_alu$7346.C[16]
.sym 6219 $auto$alumacc.cc:474:replace_alu$7346.C[17]
.sym 6220 $auto$alumacc.cc:474:replace_alu$7346.C[18]
.sym 6221 $auto$alumacc.cc:474:replace_alu$7346.C[19]
.sym 6222 $auto$alumacc.cc:474:replace_alu$7346.C[20]
.sym 6223 $auto$alumacc.cc:474:replace_alu$7346.C[21]
.sym 6224 $auto$alumacc.cc:474:replace_alu$7346.C[22]
.sym 6225 $auto$alumacc.cc:474:replace_alu$7346.C[23]
.sym 6353 $auto$alumacc.cc:474:replace_alu$7346.C[24]
.sym 6354 $auto$alumacc.cc:474:replace_alu$7346.C[25]
.sym 6355 $auto$alumacc.cc:474:replace_alu$7346.C[26]
.sym 6356 $auto$alumacc.cc:474:replace_alu$7346.C[27]
.sym 6357 $auto$alumacc.cc:474:replace_alu$7346.C[28]
.sym 6358 $auto$alumacc.cc:474:replace_alu$7346.C[29]
.sym 6359 $auto$alumacc.cc:474:replace_alu$7346.C[30]
.sym 6360 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[31]
.sym 6401 $true
.sym 6438 clock.counterI[0]$2
.sym 6439 $false
.sym 6440 clock.counterI[0]
.sym 6441 $false
.sym 6442 $false
.sym 6444 $auto$alumacc.cc:474:replace_alu$7284.C[2]
.sym 6446 $false
.sym 6447 clock.counterI[1]
.sym 6450 $auto$alumacc.cc:474:replace_alu$7284.C[3]
.sym 6451 clock.counterI[10]
.sym 6452 $false
.sym 6453 clock.counterI[2]
.sym 6454 $auto$alumacc.cc:474:replace_alu$7284.C[2]
.sym 6456 $auto$alumacc.cc:474:replace_alu$7284.C[4]
.sym 6457 clock.counterI[10]
.sym 6458 $false
.sym 6459 clock.counterI[3]
.sym 6460 $auto$alumacc.cc:474:replace_alu$7284.C[3]
.sym 6462 $auto$alumacc.cc:474:replace_alu$7284.C[5]
.sym 6463 clock.counterI[10]
.sym 6464 $false
.sym 6465 clock.counterI[4]
.sym 6466 $auto$alumacc.cc:474:replace_alu$7284.C[4]
.sym 6468 $auto$alumacc.cc:474:replace_alu$7284.C[6]
.sym 6469 clock.counterI[10]
.sym 6470 $false
.sym 6471 clock.counterI[5]
.sym 6472 $auto$alumacc.cc:474:replace_alu$7284.C[5]
.sym 6474 $auto$alumacc.cc:474:replace_alu$7284.C[7]
.sym 6475 clock.counterI[10]
.sym 6476 $false
.sym 6477 clock.counterI[6]
.sym 6478 $auto$alumacc.cc:474:replace_alu$7284.C[6]
.sym 6480 $auto$alumacc.cc:474:replace_alu$7284.C[8]
.sym 6481 clock.counterI[10]
.sym 6482 $false
.sym 6483 clock.counterI[7]
.sym 6484 $auto$alumacc.cc:474:replace_alu$7284.C[7]
.sym 6485 $true
.sym 6486 clk_16mhz$2$2
.sym 6487 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 6536 $auto$alumacc.cc:474:replace_alu$7284.C[8]
.sym 6573 $auto$alumacc.cc:474:replace_alu$7284.C[9]
.sym 6574 clock.counterI[10]
.sym 6575 $false
.sym 6576 clock.counterI[8]
.sym 6577 $auto$alumacc.cc:474:replace_alu$7284.C[8]
.sym 6579 $auto$alumacc.cc:474:replace_alu$7284.C[10]
.sym 6580 clock.counterI[10]
.sym 6581 $false
.sym 6582 clock.counterI[9]
.sym 6583 $auto$alumacc.cc:474:replace_alu$7284.C[9]
.sym 6586 $false
.sym 6587 $false
.sym 6588 clock.counterI[10]
.sym 6589 $auto$alumacc.cc:474:replace_alu$7284.C[10]
.sym 6598 clock.counterI[10]
.sym 6599 $false
.sym 6600 clock.counterI[1]
.sym 6601 clock.counterI[0]
.sym 6610 $false
.sym 6611 $false
.sym 6612 clock.counterI[0]
.sym 6613 clock.counterI[10]
.sym 6620 $true
.sym 6621 clk_16mhz$2$2
.sym 6622 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 6762 $abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14127_Y_new_
.sym 6763 $abc$64360$new_n5390_
.sym 6850 $false
.sym 6851 $false
.sym 6852 resetn$2
.sym 6853 $abc$64360$new_n5390_
.sym 6893 $abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$and$/usr/local/bin/../share/yosys/techmap.v:434$14122_Y[1]_new_
.sym 6894 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_
.sym 6895 $abc$64360$new_n7827_
.sym 6896 $abc$64360$new_n7834_
.sym 6897 $abc$64360$new_n5392_
.sym 6898 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.sym 6899 $abc$64360$auto$wreduce.cc:454:run$7059[1]
.sym 6900 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$31410_new_
.sym 6941 $true
.sym 6978 soc.simpleuart.recv_state[0]$2
.sym 6979 $false
.sym 6980 soc.simpleuart.recv_state[0]
.sym 6981 $false
.sym 6982 $false
.sym 6984 $auto$alumacc.cc:474:replace_alu$7388.C[2]
.sym 6986 $false
.sym 6987 soc.simpleuart.recv_state[1]
.sym 6990 $auto$alumacc.cc:474:replace_alu$7388.C[3]
.sym 6991 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.sym 6992 $false
.sym 6993 soc.simpleuart.recv_state[2]
.sym 6994 $auto$alumacc.cc:474:replace_alu$7388.C[2]
.sym 6997 $abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14127_Y_new_
.sym 6998 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.sym 6999 soc.simpleuart.recv_state[3]
.sym 7000 $auto$alumacc.cc:474:replace_alu$7388.C[3]
.sym 7009 $abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14127_Y_new_
.sym 7010 $abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$and$/usr/local/bin/../share/yosys/techmap.v:434$14122_Y[1]_new_
.sym 7011 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.sym 7012 $abc$64360$auto$wreduce.cc:454:run$7059[1]
.sym 7021 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$31410_new_
.sym 7022 $abc$64360$new_n7827_
.sym 7023 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.sym 7024 soc.simpleuart.recv_state[0]
.sym 7025 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45921
.sym 7026 clk_16mhz$2$2
.sym 7027 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 7031 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[31]_new_
.sym 7255 $false
.sym 7256 $false
.sym 7257 $false
.sym 7258 soc.cpu.mem_addr[3]
.sym 7267 $false
.sym 7268 $false
.sym 7269 $false
.sym 7270 soc.cpu.mem_addr[2]
.sym 7384 $false
.sym 7385 $false
.sym 7386 $false
.sym 7387 soc.cpu.mem_addr[31]
.sym 7390 $false
.sym 7391 $false
.sym 7392 $false
.sym 7393 soc.cpu.mem_addr[15]
.sym 7402 $false
.sym 7403 $false
.sym 7404 $false
.sym 7405 soc.cpu.mem_addr[12]
.sym 7408 $false
.sym 7409 $false
.sym 7410 $false
.sym 7411 soc.cpu.mem_addr[22]
.sym 7420 $false
.sym 7421 $false
.sym 7422 $false
.sym 7423 soc.cpu.mem_addr[10]
.sym 7426 $false
.sym 7427 $false
.sym 7428 $false
.sym 7429 soc.cpu.mem_addr[11]
.sym 7481 $true
.sym 7518 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0]$2
.sym 7519 $false
.sym 7520 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0]
.sym 7521 $false
.sym 7522 $false
.sym 7524 $auto$alumacc.cc:474:replace_alu$7234.C[2]
.sym 7526 $false
.sym 7527 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[1]
.sym 7530 $auto$alumacc.cc:474:replace_alu$7234.C[3]
.sym 7532 $false
.sym 7533 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[2]
.sym 7536 $auto$alumacc.cc:474:replace_alu$7234.C[4]
.sym 7538 $false
.sym 7539 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[3]
.sym 7542 $auto$alumacc.cc:474:replace_alu$7234.C[5]
.sym 7544 $false
.sym 7545 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[4]
.sym 7548 $auto$alumacc.cc:474:replace_alu$7234.C[6]
.sym 7550 $false
.sym 7551 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[5]
.sym 7554 $auto$alumacc.cc:474:replace_alu$7234.C[7]
.sym 7556 $false
.sym 7557 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[6]
.sym 7560 $auto$alumacc.cc:474:replace_alu$7234.C[8]
.sym 7562 $false
.sym 7563 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[7]
.sym 7616 $auto$alumacc.cc:474:replace_alu$7234.C[8]
.sym 7653 $auto$alumacc.cc:474:replace_alu$7234.C[9]
.sym 7655 $false
.sym 7656 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[8]
.sym 7659 $auto$alumacc.cc:474:replace_alu$7234.C[10]
.sym 7661 $false
.sym 7662 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[9]
.sym 7665 $auto$alumacc.cc:474:replace_alu$7234.C[11]
.sym 7667 $false
.sym 7668 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[10]
.sym 7671 $auto$alumacc.cc:474:replace_alu$7234.C[12]
.sym 7673 $false
.sym 7674 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[11]
.sym 7677 $auto$alumacc.cc:474:replace_alu$7234.C[13]
.sym 7679 $false
.sym 7680 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[12]
.sym 7683 $auto$alumacc.cc:474:replace_alu$7234.C[14]
.sym 7685 $false
.sym 7686 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[13]
.sym 7689 $auto$alumacc.cc:474:replace_alu$7234.C[15]
.sym 7691 $false
.sym 7692 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[14]
.sym 7695 $auto$alumacc.cc:474:replace_alu$7234.C[16]
.sym 7697 $false
.sym 7698 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[15]
.sym 7703 $abc$64360$auto$alumacc.cc:491:replace_alu$7252[31]
.sym 7704 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[8]
.sym 7705 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.sym 7706 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16229_Y_new_inv_
.sym 7707 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16232_Y_new_inv_
.sym 7708 $abc$64360$auto$alumacc.cc:490:replace_alu$7202[19]_new_
.sym 7709 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16230_Y_new_inv_
.sym 7710 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[16]
.sym 7751 $auto$alumacc.cc:474:replace_alu$7234.C[16]
.sym 7788 $auto$alumacc.cc:474:replace_alu$7234.C[17]
.sym 7790 $false
.sym 7791 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[16]
.sym 7794 $auto$alumacc.cc:474:replace_alu$7234.C[18]
.sym 7796 $false
.sym 7797 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[17]
.sym 7800 $auto$alumacc.cc:474:replace_alu$7234.C[19]
.sym 7802 $false
.sym 7803 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[18]
.sym 7806 $auto$alumacc.cc:474:replace_alu$7234.C[20]
.sym 7808 $false
.sym 7809 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[19]
.sym 7812 $auto$alumacc.cc:474:replace_alu$7234.C[21]
.sym 7814 $false
.sym 7815 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[20]
.sym 7818 $auto$alumacc.cc:474:replace_alu$7234.C[22]
.sym 7820 $false
.sym 7821 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[21]
.sym 7824 $auto$alumacc.cc:474:replace_alu$7234.C[23]
.sym 7826 $false
.sym 7827 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[22]
.sym 7830 $auto$alumacc.cc:474:replace_alu$7234.C[24]
.sym 7832 $false
.sym 7833 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[23]
.sym 7886 $auto$alumacc.cc:474:replace_alu$7234.C[24]
.sym 7923 $auto$alumacc.cc:474:replace_alu$7234.C[25]
.sym 7925 $false
.sym 7926 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[24]
.sym 7929 $auto$alumacc.cc:474:replace_alu$7234.C[26]
.sym 7931 $true$2
.sym 7932 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]
.sym 7935 $auto$alumacc.cc:474:replace_alu$7234.C[27]
.sym 7937 $false
.sym 7938 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.sym 7941 $auto$alumacc.cc:474:replace_alu$7234.C[28]
.sym 7943 $false
.sym 7944 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.sym 7947 $auto$alumacc.cc:474:replace_alu$7234.C[29]
.sym 7949 $false
.sym 7950 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.sym 7953 $auto$alumacc.cc:474:replace_alu$7234.C[30]
.sym 7955 $false
.sym 7956 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.sym 7959 $auto$alumacc.cc:474:replace_alu$7234.C[31]
.sym 7961 $false
.sym 7962 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.sym 7965 $abc$64360$auto$alumacc.cc:491:replace_alu$7236[31]$2
.sym 7967 $false
.sym 7968 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.sym 8062 $abc$64360$auto$alumacc.cc:491:replace_alu$7236[31]$2
.sym 8118 pin_2$2
.sym 8222 soc.cpu.pcpi_mul.rs1[46]
.sym 8224 soc.cpu.pcpi_mul.rs1[47]
.sym 8228 soc.cpu.pcpi_mul.rs1[45]
.sym 8349 soc.cpu.pcpi_mul.rs1[43]
.sym 8352 soc.cpu.pcpi_mul.rs1[41]
.sym 8355 soc.cpu.pcpi_mul.rs1[42]
.sym 8356 soc.cpu.pcpi_mul.rs1[44]
.sym 8511 soc.cpu.pcpi_mul.rs1[40]
.sym 8515 soc.cpu.pcpi_mul.rs1[39]
.sym 8632 soc.cpu.pcpi_mul.rd[62]
.sym 8633 soc.cpu.pcpi_mul.rd[63]
.sym 8705 soc.cpu.pcpi_mul.rs2[61]
.sym 8706 soc.cpu.pcpi_mul.rs1[0]
.sym 8707 soc.cpu.pcpi_mul.rdx[61]
.sym 8708 soc.cpu.pcpi_mul.rd[61]
.sym 8717 soc.cpu.pcpi_mul.rs2[62]
.sym 8718 soc.cpu.pcpi_mul.rs1[0]
.sym 8719 soc.cpu.pcpi_mul.rdx[62]
.sym 8720 soc.cpu.pcpi_mul.rd[62]
.sym 8729 soc.cpu.pcpi_mul.rdx[62]
.sym 8730 soc.cpu.pcpi_mul.rd[62]
.sym 8731 soc.cpu.pcpi_mul.rs1[0]
.sym 8732 soc.cpu.pcpi_mul.rs2[62]
.sym 8735 soc.cpu.pcpi_mul.rdx[61]
.sym 8736 soc.cpu.pcpi_mul.rd[61]
.sym 8737 soc.cpu.pcpi_mul.rs1[0]
.sym 8738 soc.cpu.pcpi_mul.rs2[61]
.sym 8741 $false
.sym 8742 $false
.sym 8743 $false
.sym 8744 $false
.sym 8747 $false
.sym 8748 $false
.sym 8749 $false
.sym 8750 $false
.sym 8751 resetn$2
.sym 8752 clk_16mhz$2$2
.sym 8753 $false
.sym 8754 $abc$64360$auto$maccmap.cc:111:fulladd$23828[2]
.sym 8755 $abc$64360$auto$maccmap.cc:111:fulladd$23885[3]
.sym 8756 $abc$64360$auto$maccmap.cc:112:fulladd$23829[2]
.sym 8757 $abc$64360$auto$maccmap.cc:111:fulladd$23828[3]
.sym 8758 $abc$64360$auto$maccmap.cc:112:fulladd$23829[3]
.sym 8759 soc.cpu.pcpi_mul.rdx[42]
.sym 8760 soc.cpu.pcpi_mul.rdx[63]
.sym 8761 soc.cpu.pcpi_mul.rs2[44]
.sym 8828 soc.cpu.pcpi_mul.mul_waiting$2
.sym 8829 soc.cpu.pcpi_mul.rs2[41]
.sym 8830 soc.cpu.pcpi_mul.instr_mulh
.sym 8831 soc.cpu.reg_op2[31]
.sym 8840 soc.cpu.pcpi_mul.mul_waiting$2
.sym 8841 soc.cpu.pcpi_mul.rs2[61]
.sym 8842 soc.cpu.pcpi_mul.instr_mulh
.sym 8843 soc.cpu.reg_op2[31]
.sym 8846 soc.cpu.pcpi_mul.mul_waiting$2
.sym 8847 soc.cpu.pcpi_mul.rs2[62]
.sym 8848 soc.cpu.pcpi_mul.instr_mulh
.sym 8849 soc.cpu.reg_op2[31]
.sym 8858 soc.cpu.pcpi_mul.mul_waiting$2
.sym 8859 soc.cpu.pcpi_mul.rs2[42]
.sym 8860 soc.cpu.pcpi_mul.instr_mulh
.sym 8861 soc.cpu.reg_op2[31]
.sym 8870 soc.cpu.pcpi_mul.mul_waiting$2
.sym 8871 soc.cpu.pcpi_mul.rs2[40]
.sym 8872 soc.cpu.pcpi_mul.instr_mulh
.sym 8873 soc.cpu.reg_op2[31]
.sym 8874 resetn$2
.sym 8875 clk_16mhz$2$2
.sym 8876 $false
.sym 8878 soc.cpu.pcpi_mul.rd[42]
.sym 8879 soc.cpu.pcpi_mul.rd[43]
.sym 8880 soc.cpu.pcpi_mul.rdx[44]
.sym 8881 soc.cpu.pcpi_mul.rd[61]
.sym 8951 soc.cpu.pcpi_mul.rs2[41]
.sym 8952 soc.cpu.pcpi_mul.rs1[0]
.sym 8953 soc.cpu.pcpi_mul.rdx[41]
.sym 8954 soc.cpu.pcpi_mul.rd[41]
.sym 8969 soc.cpu.pcpi_mul.rdx[41]
.sym 8970 soc.cpu.pcpi_mul.rd[41]
.sym 8971 soc.cpu.pcpi_mul.rs1[0]
.sym 8972 soc.cpu.pcpi_mul.rs2[41]
.sym 8975 soc.cpu.pcpi_mul.rs2[40]
.sym 8976 soc.cpu.pcpi_mul.rs1[0]
.sym 8977 soc.cpu.pcpi_mul.rdx[40]
.sym 8978 soc.cpu.pcpi_mul.rd[40]
.sym 8981 $false
.sym 8982 $abc$64360$auto$maccmap.cc:111:fulladd$23828[1]
.sym 8983 $abc$64360$auto$maccmap.cc:112:fulladd$23829[0]
.sym 8984 $false
.sym 8987 soc.cpu.pcpi_mul.rdx[40]
.sym 8988 soc.cpu.pcpi_mul.rd[40]
.sym 8989 soc.cpu.pcpi_mul.rs1[0]
.sym 8990 soc.cpu.pcpi_mul.rs2[40]
.sym 8997 resetn$2
.sym 8998 clk_16mhz$2$2
.sym 8999 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9000 soc.cpu.pcpi_mul.rs2[45]
.sym 9001 soc.cpu.pcpi_mul.rdx[3]
.sym 9003 soc.cpu.pcpi_mul.rdx[59]
.sym 9005 soc.cpu.pcpi_mul.rdx[46]
.sym 9006 soc.cpu.pcpi_mul.rdx[9]
.sym 9007 soc.cpu.pcpi_mul.rs2[61]
.sym 9036 $false
.sym 9073 $auto$maccmap.cc:240:synth$23944.C[2]
.sym 9075 $abc$64360$auto$maccmap.cc:111:fulladd$23941[1]
.sym 9076 $abc$64360$auto$maccmap.cc:112:fulladd$23942[0]
.sym 9079 $auto$maccmap.cc:240:synth$23944.C[3]
.sym 9080 $false
.sym 9081 $abc$64360$auto$maccmap.cc:111:fulladd$23941[2]
.sym 9082 $abc$64360$auto$maccmap.cc:112:fulladd$23942[1]
.sym 9083 $auto$maccmap.cc:240:synth$23944.C[2]
.sym 9085 $auto$maccmap.cc:240:synth$23944.C[4]
.sym 9086 $false
.sym 9087 $abc$64360$auto$maccmap.cc:111:fulladd$23941[3]
.sym 9088 $abc$64360$auto$maccmap.cc:112:fulladd$23942[2]
.sym 9089 $auto$maccmap.cc:240:synth$23944.C[3]
.sym 9092 $false
.sym 9093 $false
.sym 9094 $abc$64360$auto$maccmap.cc:112:fulladd$23942[3]
.sym 9095 $auto$maccmap.cc:240:synth$23944.C[4]
.sym 9120 resetn$2
.sym 9121 clk_16mhz$2$2
.sym 9122 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9123 $abc$64360$auto$maccmap.cc:112:fulladd$23920[1]
.sym 9124 $abc$64360$auto$maccmap.cc:112:fulladd$23920[3]
.sym 9125 $abc$64360$auto$maccmap.cc:112:fulladd$23935[0]
.sym 9126 $abc$64360$auto$maccmap.cc:111:fulladd$23919[3]
.sym 9127 $abc$64360$auto$maccmap.cc:111:fulladd$23919[1]
.sym 9128 soc.cpu.pcpi_mul.rs2[46]
.sym 9129 soc.cpu.pcpi_mul.rs2[48]
.sym 9130 soc.cpu.pcpi_mul.rs2[47]
.sym 9197 soc.cpu.pcpi_mul.rs2[34]
.sym 9198 soc.cpu.pcpi_mul.rs1[0]
.sym 9199 soc.cpu.pcpi_mul.rdx[34]
.sym 9200 soc.cpu.pcpi_mul.rd[34]
.sym 9203 soc.cpu.pcpi_mul.rdx[34]
.sym 9204 soc.cpu.pcpi_mul.rd[34]
.sym 9205 soc.cpu.pcpi_mul.rs1[0]
.sym 9206 soc.cpu.pcpi_mul.rs2[34]
.sym 9209 soc.cpu.pcpi_mul.rdx[37]
.sym 9210 soc.cpu.pcpi_mul.rd[37]
.sym 9211 soc.cpu.pcpi_mul.rs1[0]
.sym 9212 soc.cpu.pcpi_mul.rs2[37]
.sym 9215 soc.cpu.pcpi_mul.rdx[35]
.sym 9216 soc.cpu.pcpi_mul.rd[35]
.sym 9217 soc.cpu.pcpi_mul.rs1[0]
.sym 9218 soc.cpu.pcpi_mul.rs2[35]
.sym 9221 soc.cpu.pcpi_mul.rs2[35]
.sym 9222 soc.cpu.pcpi_mul.rs1[0]
.sym 9223 soc.cpu.pcpi_mul.rdx[35]
.sym 9224 soc.cpu.pcpi_mul.rd[35]
.sym 9227 $false
.sym 9228 $false
.sym 9229 $false
.sym 9230 $false
.sym 9233 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9234 soc.cpu.pcpi_mul.rs2[35]
.sym 9235 soc.cpu.pcpi_mul.instr_mulh
.sym 9236 soc.cpu.reg_op2[31]
.sym 9239 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9240 soc.cpu.pcpi_mul.rs2[36]
.sym 9241 soc.cpu.pcpi_mul.instr_mulh
.sym 9242 soc.cpu.reg_op2[31]
.sym 9243 resetn$2
.sym 9244 clk_16mhz$2$2
.sym 9245 $false
.sym 9247 soc.cpu.pcpi_mul.rd[10]
.sym 9248 soc.cpu.pcpi_mul.rd[11]
.sym 9249 soc.cpu.pcpi_mul.rdx[12]
.sym 9252 soc.cpu.pcpi_mul.rd[48]
.sym 9253 soc.cpu.pcpi_mul.rd[9]
.sym 9282 $false
.sym 9319 $auto$maccmap.cc:240:synth$23995.C[2]
.sym 9321 $abc$64360$auto$maccmap.cc:111:fulladd$23992[1]
.sym 9322 $abc$64360$auto$maccmap.cc:112:fulladd$23993[0]
.sym 9325 $auto$maccmap.cc:240:synth$23995.C[3]
.sym 9326 $false
.sym 9327 $abc$64360$auto$maccmap.cc:111:fulladd$23992[2]
.sym 9328 $abc$64360$auto$maccmap.cc:112:fulladd$23993[1]
.sym 9329 $auto$maccmap.cc:240:synth$23995.C[2]
.sym 9331 $auto$maccmap.cc:240:synth$23995.C[4]
.sym 9332 $false
.sym 9333 $abc$64360$auto$maccmap.cc:111:fulladd$23992[3]
.sym 9334 $abc$64360$auto$maccmap.cc:112:fulladd$23993[2]
.sym 9335 $auto$maccmap.cc:240:synth$23995.C[3]
.sym 9338 $false
.sym 9339 $false
.sym 9340 $abc$64360$auto$maccmap.cc:112:fulladd$23993[3]
.sym 9341 $auto$maccmap.cc:240:synth$23995.C[4]
.sym 9344 $false
.sym 9345 $abc$64360$auto$maccmap.cc:111:fulladd$23992[1]
.sym 9346 $abc$64360$auto$maccmap.cc:112:fulladd$23993[0]
.sym 9347 $false
.sym 9356 soc.cpu.pcpi_mul.rdx[36]
.sym 9357 soc.cpu.pcpi_mul.rd[36]
.sym 9358 soc.cpu.pcpi_mul.rs1[0]
.sym 9359 soc.cpu.pcpi_mul.rs2[36]
.sym 9362 $false
.sym 9363 $abc$64360$auto$maccmap.cc:111:fulladd$23941[1]
.sym 9364 $abc$64360$auto$maccmap.cc:112:fulladd$23942[0]
.sym 9365 $false
.sym 9366 resetn$2
.sym 9367 clk_16mhz$2$2
.sym 9368 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9369 $abc$64360$auto$maccmap.cc:111:fulladd$23926[2]
.sym 9370 $abc$64360$auto$maccmap.cc:112:fulladd$23927[2]
.sym 9371 $abc$64360$auto$maccmap.cc:112:fulladd$23836[0]
.sym 9374 soc.cpu.pcpi_mul.rdx[23]
.sym 9375 soc.cpu.pcpi_mul.rdx[1]
.sym 9376 soc.cpu.pcpi_mul.rs2[33]
.sym 9443 soc.cpu.pcpi_mul.rs2[37]
.sym 9444 soc.cpu.pcpi_mul.rs1[0]
.sym 9445 soc.cpu.pcpi_mul.rdx[37]
.sym 9446 soc.cpu.pcpi_mul.rd[37]
.sym 9449 soc.cpu.pcpi_mul.rdx[33]
.sym 9450 soc.cpu.pcpi_mul.rd[33]
.sym 9451 soc.cpu.pcpi_mul.rs1[0]
.sym 9452 soc.cpu.pcpi_mul.rs2[33]
.sym 9455 soc.cpu.pcpi_mul.rs2[33]
.sym 9456 soc.cpu.pcpi_mul.rs1[0]
.sym 9457 soc.cpu.pcpi_mul.rdx[33]
.sym 9458 soc.cpu.pcpi_mul.rd[33]
.sym 9461 soc.cpu.pcpi_mul.rs2[36]
.sym 9462 soc.cpu.pcpi_mul.rs1[0]
.sym 9463 soc.cpu.pcpi_mul.rdx[36]
.sym 9464 soc.cpu.pcpi_mul.rd[36]
.sym 9467 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9468 soc.cpu.pcpi_mul.rs2[33]
.sym 9469 soc.cpu.pcpi_mul.instr_mulh
.sym 9470 soc.cpu.reg_op2[31]
.sym 9473 $false
.sym 9474 $false
.sym 9475 $false
.sym 9476 $false
.sym 9485 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9486 soc.cpu.pcpi_mul.rs2[34]
.sym 9487 soc.cpu.pcpi_mul.instr_mulh
.sym 9488 soc.cpu.reg_op2[31]
.sym 9489 resetn$2
.sym 9490 clk_16mhz$2$2
.sym 9491 $false
.sym 9492 $abc$64360$auto$maccmap.cc:111:fulladd$23926[1]
.sym 9493 $abc$64360$auto$maccmap.cc:112:fulladd$23927[1]
.sym 9494 $abc$64360$auto$maccmap.cc:112:fulladd$23927[0]
.sym 9495 $abc$64360$auto$maccmap.cc:112:fulladd$23871[3]
.sym 9496 $abc$64360$auto$maccmap.cc:111:fulladd$23870[3]
.sym 9497 $abc$64360$auto$maccmap.cc:112:fulladd$23886[0]
.sym 9498 soc.cpu.pcpi_mul.rd[12]
.sym 9499 soc.cpu.pcpi_mul.rd[60]
.sym 9578 $false
.sym 9579 $false
.sym 9580 $false
.sym 9581 $false
.sym 9584 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9585 soc.cpu.pcpi_mul.rs2[59]
.sym 9586 soc.cpu.pcpi_mul.instr_mulh
.sym 9587 soc.cpu.reg_op2[31]
.sym 9608 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9609 soc.cpu.pcpi_mul.rs2[58]
.sym 9610 soc.cpu.pcpi_mul.instr_mulh
.sym 9611 soc.cpu.reg_op2[31]
.sym 9612 resetn$2
.sym 9613 clk_16mhz$2$2
.sym 9614 $false
.sym 9616 soc.cpu.pcpi_mul.rd[58]
.sym 9617 soc.cpu.pcpi_mul.rd[59]
.sym 9618 soc.cpu.pcpi_mul.rdx[60]
.sym 9619 soc.cpu.pcpi_mul.rd[13]
.sym 9620 soc.cpu.pcpi_mul.mul_counter[1]
.sym 9621 soc.cpu.pcpi_mul.mul_counter[0]
.sym 9689 soc.cpu.pcpi_mul.rs2[58]
.sym 9690 soc.cpu.pcpi_mul.rs1[0]
.sym 9691 soc.cpu.pcpi_mul.rdx[58]
.sym 9692 soc.cpu.pcpi_mul.rd[58]
.sym 9695 soc.cpu.pcpi_mul.rdx[58]
.sym 9696 soc.cpu.pcpi_mul.rd[58]
.sym 9697 soc.cpu.pcpi_mul.rs1[0]
.sym 9698 soc.cpu.pcpi_mul.rs2[58]
.sym 9701 $false
.sym 9702 soc.cpu.pcpi_mul.mul_counter[5]
.sym 9703 $false
.sym 9704 $auto$alumacc.cc:474:replace_alu$7397.C[5]
.sym 9707 $false
.sym 9708 $false
.sym 9709 $false
.sym 9710 $false
.sym 9719 $false
.sym 9720 $false
.sym 9721 $false
.sym 9722 $false
.sym 9725 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9726 soc.cpu.pcpi_mul.rs2[57]
.sym 9727 soc.cpu.pcpi_mul.instr_mulh
.sym 9728 soc.cpu.reg_op2[31]
.sym 9731 $false
.sym 9732 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9733 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 9734 $abc$64360$auto$wreduce.cc:454:run$7045[5]
.sym 9735 resetn$2
.sym 9736 clk_16mhz$2$2
.sym 9737 $false
.sym 9739 soc.cpu.pcpi_mul.rd[14]
.sym 9740 soc.cpu.pcpi_mul.rd[15]
.sym 9741 soc.cpu.pcpi_mul.rdx[16]
.sym 9742 soc.cpu.pcpi_mul.rd[45]
.sym 9744 soc.cpu.pcpi_mul.rd[57]
.sym 9818 soc.cpu.pcpi_mul.rs2[56]
.sym 9819 soc.cpu.pcpi_mul.rs1[0]
.sym 9820 soc.cpu.pcpi_mul.rdx[56]
.sym 9821 soc.cpu.pcpi_mul.rd[56]
.sym 9824 soc.cpu.pcpi_mul.rdx[57]
.sym 9825 soc.cpu.pcpi_mul.rd[57]
.sym 9826 soc.cpu.pcpi_mul.rs1[0]
.sym 9827 soc.cpu.pcpi_mul.rs2[57]
.sym 9842 soc.cpu.pcpi_mul.rs2[57]
.sym 9843 soc.cpu.pcpi_mul.rs1[0]
.sym 9844 soc.cpu.pcpi_mul.rdx[57]
.sym 9845 soc.cpu.pcpi_mul.rd[57]
.sym 9848 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9849 soc.cpu.pcpi_mul.rs2[56]
.sym 9850 soc.cpu.pcpi_mul.instr_mulh
.sym 9851 soc.cpu.reg_op2[31]
.sym 9858 resetn$2
.sym 9859 clk_16mhz$2$2
.sym 9860 $false
.sym 9861 $abc$64360$auto$maccmap.cc:112:fulladd$23844[1]
.sym 9862 $abc$64360$auto$maccmap.cc:111:fulladd$23926[3]
.sym 9863 $abc$64360$auto$maccmap.cc:111:fulladd$23843[1]
.sym 9864 $abc$64360$auto$maccmap.cc:112:fulladd$23927[3]
.sym 9865 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 9866 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 9867 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 9897 $false
.sym 9934 $auto$maccmap.cc:240:synth$23880.C[2]
.sym 9936 $abc$64360$auto$maccmap.cc:111:fulladd$23877[1]
.sym 9937 $abc$64360$auto$maccmap.cc:112:fulladd$23878[0]
.sym 9940 $auto$maccmap.cc:240:synth$23880.C[3]
.sym 9941 $false
.sym 9942 $abc$64360$auto$maccmap.cc:111:fulladd$23877[2]
.sym 9943 $abc$64360$auto$maccmap.cc:112:fulladd$23878[1]
.sym 9944 $auto$maccmap.cc:240:synth$23880.C[2]
.sym 9946 $auto$maccmap.cc:240:synth$23880.C[4]
.sym 9947 $false
.sym 9948 $abc$64360$auto$maccmap.cc:111:fulladd$23877[3]
.sym 9949 $abc$64360$auto$maccmap.cc:112:fulladd$23878[2]
.sym 9950 $auto$maccmap.cc:240:synth$23880.C[3]
.sym 9953 $false
.sym 9954 $false
.sym 9955 $abc$64360$auto$maccmap.cc:112:fulladd$23878[3]
.sym 9956 $auto$maccmap.cc:240:synth$23880.C[4]
.sym 9965 $false
.sym 9966 $abc$64360$auto$maccmap.cc:111:fulladd$23877[1]
.sym 9967 $abc$64360$auto$maccmap.cc:112:fulladd$23878[0]
.sym 9968 $false
.sym 9977 soc.cpu.pcpi_mul.rdx[56]
.sym 9978 soc.cpu.pcpi_mul.rd[56]
.sym 9979 soc.cpu.pcpi_mul.rs1[0]
.sym 9980 soc.cpu.pcpi_mul.rs2[56]
.sym 9981 resetn$2
.sym 9982 clk_16mhz$2$2
.sym 9983 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9987 $abc$64360$auto$maccmap.cc:111:fulladd$23843[2]
.sym 9988 $abc$64360$auto$maccmap.cc:112:fulladd$23844[2]
.sym 9989 soc.cpu.pcpi_mul.rdx[15]
.sym 9990 soc.cpu.pcpi_mul.rdx[18]
.sym 10058 soc.cpu.pcpi_mul.rdx[53]
.sym 10059 soc.cpu.pcpi_mul.rd[53]
.sym 10060 soc.cpu.pcpi_mul.rs1[0]
.sym 10061 soc.cpu.pcpi_mul.rs2[53]
.sym 10070 soc.cpu.pcpi_mul.rs2[53]
.sym 10071 soc.cpu.pcpi_mul.rs1[0]
.sym 10072 soc.cpu.pcpi_mul.rdx[53]
.sym 10073 soc.cpu.pcpi_mul.rd[53]
.sym 10088 $false
.sym 10089 $false
.sym 10090 $false
.sym 10091 $false
.sym 10104 resetn$2
.sym 10105 clk_16mhz$2$2
.sym 10106 $false
.sym 10108 soc.cpu.pcpi_mul.rd[46]
.sym 10109 soc.cpu.pcpi_mul.rd[47]
.sym 10110 soc.cpu.pcpi_mul.rdx[48]
.sym 10230 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[0]_new_inv_
.sym 10231 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[4]
.sym 10232 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[1]_new_inv_
.sym 10233 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[5]
.sym 10234 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[7]
.sym 10235 $abc$64360$auto$simplemap.cc:168:logic_reduce$18258[0]_new_inv_
.sym 10236 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[6]
.sym 10237 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[3]
.sym 10266 $true
.sym 10303 soc.cpu.timer[0]$2
.sym 10304 $false
.sym 10305 soc.cpu.timer[0]
.sym 10306 $false
.sym 10307 $false
.sym 10309 $auto$alumacc.cc:474:replace_alu$7346.C[2]$2
.sym 10311 soc.cpu.timer[1]
.sym 10312 $true$2
.sym 10315 $auto$alumacc.cc:474:replace_alu$7346.C[3]$2
.sym 10317 soc.cpu.timer[2]
.sym 10318 $true$2
.sym 10319 $auto$alumacc.cc:474:replace_alu$7346.C[2]$2
.sym 10321 $auto$alumacc.cc:474:replace_alu$7346.C[4]$2
.sym 10323 soc.cpu.timer[3]
.sym 10324 $true$2
.sym 10325 $auto$alumacc.cc:474:replace_alu$7346.C[3]$2
.sym 10327 $auto$alumacc.cc:474:replace_alu$7346.C[5]$2
.sym 10329 soc.cpu.timer[4]
.sym 10330 $true$2
.sym 10331 $auto$alumacc.cc:474:replace_alu$7346.C[4]$2
.sym 10333 $auto$alumacc.cc:474:replace_alu$7346.C[6]$2
.sym 10335 soc.cpu.timer[5]
.sym 10336 $true$2
.sym 10337 $auto$alumacc.cc:474:replace_alu$7346.C[5]$2
.sym 10339 $auto$alumacc.cc:474:replace_alu$7346.C[7]$2
.sym 10341 soc.cpu.timer[6]
.sym 10342 $true$2
.sym 10343 $auto$alumacc.cc:474:replace_alu$7346.C[6]$2
.sym 10345 $auto$alumacc.cc:474:replace_alu$7346.C[8]$2
.sym 10347 soc.cpu.timer[7]
.sym 10348 $true$2
.sym 10349 $auto$alumacc.cc:474:replace_alu$7346.C[7]$2
.sym 10353 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[2]_new_inv_
.sym 10354 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[14]
.sym 10355 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 10356 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[11]
.sym 10357 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[9]
.sym 10359 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[10]
.sym 10360 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[3]_new_inv_
.sym 10389 $auto$alumacc.cc:474:replace_alu$7346.C[8]$2
.sym 10426 $auto$alumacc.cc:474:replace_alu$7346.C[9]$2
.sym 10428 soc.cpu.timer[8]
.sym 10429 $true$2
.sym 10430 $auto$alumacc.cc:474:replace_alu$7346.C[8]$2
.sym 10432 $auto$alumacc.cc:474:replace_alu$7346.C[10]$2
.sym 10434 soc.cpu.timer[9]
.sym 10435 $true$2
.sym 10436 $auto$alumacc.cc:474:replace_alu$7346.C[9]$2
.sym 10438 $auto$alumacc.cc:474:replace_alu$7346.C[11]$2
.sym 10440 soc.cpu.timer[10]
.sym 10441 $true$2
.sym 10442 $auto$alumacc.cc:474:replace_alu$7346.C[10]$2
.sym 10444 $auto$alumacc.cc:474:replace_alu$7346.C[12]$2
.sym 10446 soc.cpu.timer[11]
.sym 10447 $true$2
.sym 10448 $auto$alumacc.cc:474:replace_alu$7346.C[11]$2
.sym 10450 $auto$alumacc.cc:474:replace_alu$7346.C[13]$2
.sym 10452 soc.cpu.timer[12]
.sym 10453 $true$2
.sym 10454 $auto$alumacc.cc:474:replace_alu$7346.C[12]$2
.sym 10456 $auto$alumacc.cc:474:replace_alu$7346.C[14]$2
.sym 10458 soc.cpu.timer[13]
.sym 10459 $true$2
.sym 10460 $auto$alumacc.cc:474:replace_alu$7346.C[13]$2
.sym 10462 $auto$alumacc.cc:474:replace_alu$7346.C[15]$2
.sym 10464 soc.cpu.timer[14]
.sym 10465 $true$2
.sym 10466 $auto$alumacc.cc:474:replace_alu$7346.C[14]$2
.sym 10468 $auto$alumacc.cc:474:replace_alu$7346.C[16]$2
.sym 10470 soc.cpu.timer[15]
.sym 10471 $true$2
.sym 10472 $auto$alumacc.cc:474:replace_alu$7346.C[15]$2
.sym 10476 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[16]
.sym 10478 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[19]
.sym 10479 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[23]
.sym 10480 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[18]
.sym 10481 $abc$64360$auto$simplemap.cc:168:logic_reduce$18263[1]_new_inv_
.sym 10482 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[4]_new_inv_
.sym 10483 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[5]_new_inv_
.sym 10512 $auto$alumacc.cc:474:replace_alu$7346.C[16]$2
.sym 10549 $auto$alumacc.cc:474:replace_alu$7346.C[17]$2
.sym 10551 soc.cpu.timer[16]
.sym 10552 $true$2
.sym 10553 $auto$alumacc.cc:474:replace_alu$7346.C[16]$2
.sym 10555 $auto$alumacc.cc:474:replace_alu$7346.C[18]$2
.sym 10557 soc.cpu.timer[17]
.sym 10558 $true$2
.sym 10559 $auto$alumacc.cc:474:replace_alu$7346.C[17]$2
.sym 10561 $auto$alumacc.cc:474:replace_alu$7346.C[19]$2
.sym 10563 soc.cpu.timer[18]
.sym 10564 $true$2
.sym 10565 $auto$alumacc.cc:474:replace_alu$7346.C[18]$2
.sym 10567 $auto$alumacc.cc:474:replace_alu$7346.C[20]$2
.sym 10569 soc.cpu.timer[19]
.sym 10570 $true$2
.sym 10571 $auto$alumacc.cc:474:replace_alu$7346.C[19]$2
.sym 10573 $auto$alumacc.cc:474:replace_alu$7346.C[21]$2
.sym 10575 soc.cpu.timer[20]
.sym 10576 $true$2
.sym 10577 $auto$alumacc.cc:474:replace_alu$7346.C[20]$2
.sym 10579 $auto$alumacc.cc:474:replace_alu$7346.C[22]$2
.sym 10581 soc.cpu.timer[21]
.sym 10582 $true$2
.sym 10583 $auto$alumacc.cc:474:replace_alu$7346.C[21]$2
.sym 10585 $auto$alumacc.cc:474:replace_alu$7346.C[23]$2
.sym 10587 soc.cpu.timer[22]
.sym 10588 $true$2
.sym 10589 $auto$alumacc.cc:474:replace_alu$7346.C[22]$2
.sym 10591 $auto$alumacc.cc:474:replace_alu$7346.C[24]$2
.sym 10593 soc.cpu.timer[23]
.sym 10594 $true$2
.sym 10595 $auto$alumacc.cc:474:replace_alu$7346.C[23]$2
.sym 10599 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[24]
.sym 10600 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[27]
.sym 10601 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[7]_new_inv_
.sym 10604 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[26]
.sym 10605 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[29]
.sym 10606 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[6]_new_inv_
.sym 10635 $auto$alumacc.cc:474:replace_alu$7346.C[24]$2
.sym 10672 $auto$alumacc.cc:474:replace_alu$7346.C[25]$2
.sym 10674 soc.cpu.timer[24]
.sym 10675 $true$2
.sym 10676 $auto$alumacc.cc:474:replace_alu$7346.C[24]$2
.sym 10678 $auto$alumacc.cc:474:replace_alu$7346.C[26]$2
.sym 10680 soc.cpu.timer[25]
.sym 10681 $true$2
.sym 10682 $auto$alumacc.cc:474:replace_alu$7346.C[25]$2
.sym 10684 $auto$alumacc.cc:474:replace_alu$7346.C[27]$2
.sym 10686 soc.cpu.timer[26]
.sym 10687 $true$2
.sym 10688 $auto$alumacc.cc:474:replace_alu$7346.C[26]$2
.sym 10690 $auto$alumacc.cc:474:replace_alu$7346.C[28]$2
.sym 10692 soc.cpu.timer[27]
.sym 10693 $true$2
.sym 10694 $auto$alumacc.cc:474:replace_alu$7346.C[27]$2
.sym 10696 $auto$alumacc.cc:474:replace_alu$7346.C[29]$2
.sym 10698 soc.cpu.timer[28]
.sym 10699 $true$2
.sym 10700 $auto$alumacc.cc:474:replace_alu$7346.C[28]$2
.sym 10702 $auto$alumacc.cc:474:replace_alu$7346.C[30]$2
.sym 10704 soc.cpu.timer[29]
.sym 10705 $true$2
.sym 10706 $auto$alumacc.cc:474:replace_alu$7346.C[29]$2
.sym 10708 $auto$alumacc.cc:474:replace_alu$7346.C[31]
.sym 10710 soc.cpu.timer[30]
.sym 10711 $true$2
.sym 10712 $auto$alumacc.cc:474:replace_alu$7346.C[30]$2
.sym 10715 $false
.sym 10716 soc.cpu.timer[31]
.sym 10717 $false
.sym 10718 $auto$alumacc.cc:474:replace_alu$7346.C[31]
.sym 10726 pwm.counterI[0]
.sym 10970 soc.cpu.count_cycle[2]
.sym 10971 soc.cpu.count_cycle[3]
.sym 10972 soc.cpu.count_cycle[4]
.sym 10973 soc.cpu.count_cycle[5]
.sym 10974 soc.cpu.count_cycle[6]
.sym 10975 soc.cpu.count_cycle[7]
.sym 11066 $false
.sym 11067 $false
.sym 11068 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_
.sym 11069 $abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_
.sym 11072 $false
.sym 11073 $false
.sym 11074 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.sym 11075 $abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_
.sym 11091 soc.cpu.count_cycle[8]
.sym 11092 soc.cpu.count_cycle[9]
.sym 11093 soc.cpu.count_cycle[10]
.sym 11094 soc.cpu.count_cycle[11]
.sym 11095 soc.cpu.count_cycle[12]
.sym 11096 soc.cpu.count_cycle[13]
.sym 11097 soc.cpu.count_cycle[14]
.sym 11098 soc.cpu.count_cycle[15]
.sym 11165 soc.simpleuart.recv_state[0]
.sym 11166 $abc$64360$new_n5392_
.sym 11167 $abc$64360$auto$alumacc.cc:491:replace_alu$7198[31]
.sym 11168 soc.simpleuart.recv_state[2]
.sym 11171 soc.simpleuart.recv_state[3]
.sym 11172 soc.simpleuart.recv_state[1]
.sym 11173 soc.simpleuart.recv_state[2]
.sym 11174 soc.simpleuart.recv_state[0]
.sym 11177 $false
.sym 11178 $abc$64360$new_n5392_
.sym 11179 pin_2$2
.sym 11180 soc.simpleuart.recv_state[0]
.sym 11183 $false
.sym 11184 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_
.sym 11185 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$31410_new_
.sym 11186 $abc$64360$new_n5390_
.sym 11189 $false
.sym 11190 $false
.sym 11191 soc.simpleuart.recv_state[3]
.sym 11192 soc.simpleuart.recv_state[1]
.sym 11195 $false
.sym 11196 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_
.sym 11197 $abc$64360$new_n5392_
.sym 11198 soc.simpleuart.recv_state[2]
.sym 11201 $false
.sym 11202 $false
.sym 11203 soc.simpleuart.recv_state[1]
.sym 11204 soc.simpleuart.recv_state[0]
.sym 11207 $abc$64360$auto$alumacc.cc:491:replace_alu$7198[31]
.sym 11208 $abc$64360$new_n5392_
.sym 11209 soc.simpleuart.recv_state[0]
.sym 11210 soc.simpleuart.recv_state[2]
.sym 11214 soc.cpu.count_cycle[16]
.sym 11215 soc.cpu.count_cycle[17]
.sym 11216 soc.cpu.count_cycle[18]
.sym 11217 soc.cpu.count_cycle[19]
.sym 11218 soc.cpu.count_cycle[20]
.sym 11219 soc.cpu.count_cycle[21]
.sym 11220 soc.cpu.count_cycle[22]
.sym 11221 soc.cpu.count_cycle[23]
.sym 11306 soc.cpu.instr_rdcycle
.sym 11307 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 11308 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16232_Y_new_inv_
.sym 11309 soc.cpu.count_cycle[31]
.sym 11337 soc.cpu.count_cycle[24]
.sym 11338 soc.cpu.count_cycle[25]
.sym 11339 soc.cpu.count_cycle[26]
.sym 11340 soc.cpu.count_cycle[27]
.sym 11341 soc.cpu.count_cycle[28]
.sym 11342 soc.cpu.count_cycle[29]
.sym 11343 soc.cpu.count_cycle[30]
.sym 11344 soc.cpu.count_cycle[31]
.sym 11373 $true
.sym 11410 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0]$3
.sym 11411 $false
.sym 11412 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0]
.sym 11413 $false
.sym 11414 $false
.sym 11416 $auto$alumacc.cc:474:replace_alu$7250.C[2]
.sym 11418 $false
.sym 11419 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[1]
.sym 11422 $auto$alumacc.cc:474:replace_alu$7250.C[3]
.sym 11424 $false
.sym 11425 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[2]
.sym 11428 $auto$alumacc.cc:474:replace_alu$7250.C[4]
.sym 11430 $false
.sym 11431 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[3]
.sym 11434 $auto$alumacc.cc:474:replace_alu$7250.C[5]
.sym 11436 $false
.sym 11437 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[4]
.sym 11440 $auto$alumacc.cc:474:replace_alu$7250.C[6]
.sym 11442 $false
.sym 11443 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[5]
.sym 11446 $auto$alumacc.cc:474:replace_alu$7250.C[7]
.sym 11448 $false
.sym 11449 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[6]
.sym 11452 $auto$alumacc.cc:474:replace_alu$7250.C[8]
.sym 11454 $false
.sym 11455 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[7]
.sym 11460 soc.cpu.count_cycle[32]
.sym 11461 soc.cpu.count_cycle[33]
.sym 11462 soc.cpu.count_cycle[34]
.sym 11463 soc.cpu.count_cycle[35]
.sym 11464 soc.cpu.count_cycle[36]
.sym 11465 soc.cpu.count_cycle[37]
.sym 11466 soc.cpu.count_cycle[38]
.sym 11467 soc.cpu.count_cycle[39]
.sym 11496 $auto$alumacc.cc:474:replace_alu$7250.C[8]
.sym 11533 $auto$alumacc.cc:474:replace_alu$7250.C[9]
.sym 11535 $false
.sym 11536 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[8]
.sym 11539 $auto$alumacc.cc:474:replace_alu$7250.C[10]
.sym 11541 $false
.sym 11542 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[9]
.sym 11545 $auto$alumacc.cc:474:replace_alu$7250.C[11]
.sym 11547 $false
.sym 11548 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[10]
.sym 11551 $auto$alumacc.cc:474:replace_alu$7250.C[12]
.sym 11553 $false
.sym 11554 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[11]
.sym 11557 $auto$alumacc.cc:474:replace_alu$7250.C[13]
.sym 11559 $false
.sym 11560 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[12]
.sym 11563 $auto$alumacc.cc:474:replace_alu$7250.C[14]
.sym 11565 $true$2
.sym 11566 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[13]
.sym 11569 $auto$alumacc.cc:474:replace_alu$7250.C[15]
.sym 11571 $false
.sym 11572 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[14]
.sym 11575 $auto$alumacc.cc:474:replace_alu$7250.C[16]
.sym 11577 $false
.sym 11578 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[15]
.sym 11583 soc.cpu.count_cycle[40]
.sym 11584 soc.cpu.count_cycle[41]
.sym 11585 soc.cpu.count_cycle[42]
.sym 11586 soc.cpu.count_cycle[43]
.sym 11587 soc.cpu.count_cycle[44]
.sym 11588 soc.cpu.count_cycle[45]
.sym 11589 soc.cpu.count_cycle[46]
.sym 11590 soc.cpu.count_cycle[47]
.sym 11619 $auto$alumacc.cc:474:replace_alu$7250.C[16]
.sym 11656 $auto$alumacc.cc:474:replace_alu$7250.C[17]
.sym 11658 $false
.sym 11659 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[16]
.sym 11662 $auto$alumacc.cc:474:replace_alu$7250.C[18]
.sym 11664 $false
.sym 11665 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[17]
.sym 11668 $auto$alumacc.cc:474:replace_alu$7250.C[19]
.sym 11670 $false
.sym 11671 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[18]
.sym 11674 $auto$alumacc.cc:474:replace_alu$7250.C[20]
.sym 11676 $false
.sym 11677 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[19]
.sym 11680 $auto$alumacc.cc:474:replace_alu$7250.C[21]
.sym 11682 $false
.sym 11683 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[20]
.sym 11686 $auto$alumacc.cc:474:replace_alu$7250.C[22]
.sym 11688 $false
.sym 11689 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[21]
.sym 11692 $auto$alumacc.cc:474:replace_alu$7250.C[23]
.sym 11694 $false
.sym 11695 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[22]
.sym 11698 $auto$alumacc.cc:474:replace_alu$7250.C[24]
.sym 11700 $false
.sym 11701 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[23]
.sym 11706 soc.cpu.count_cycle[48]
.sym 11707 soc.cpu.count_cycle[49]
.sym 11708 soc.cpu.count_cycle[50]
.sym 11709 soc.cpu.count_cycle[51]
.sym 11710 soc.cpu.count_cycle[52]
.sym 11711 soc.cpu.count_cycle[53]
.sym 11712 soc.cpu.count_cycle[54]
.sym 11713 soc.cpu.count_cycle[55]
.sym 11742 $auto$alumacc.cc:474:replace_alu$7250.C[24]
.sym 11779 $auto$alumacc.cc:474:replace_alu$7250.C[25]
.sym 11781 $false
.sym 11782 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[24]
.sym 11785 $auto$alumacc.cc:474:replace_alu$7250.C[26]
.sym 11787 $false
.sym 11788 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]
.sym 11791 $auto$alumacc.cc:474:replace_alu$7250.C[27]
.sym 11793 $false
.sym 11794 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.sym 11797 $auto$alumacc.cc:474:replace_alu$7250.C[28]
.sym 11799 $false
.sym 11800 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.sym 11803 $auto$alumacc.cc:474:replace_alu$7250.C[29]
.sym 11805 $false
.sym 11806 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.sym 11809 $auto$alumacc.cc:474:replace_alu$7250.C[30]
.sym 11811 $false
.sym 11812 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.sym 11815 $auto$alumacc.cc:474:replace_alu$7250.C[31]
.sym 11817 $false
.sym 11818 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.sym 11821 $abc$64360$auto$alumacc.cc:491:replace_alu$7252[31]$2
.sym 11823 $false
.sym 11824 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.sym 11829 soc.cpu.count_cycle[56]
.sym 11830 soc.cpu.count_cycle[57]
.sym 11831 soc.cpu.count_cycle[58]
.sym 11832 soc.cpu.count_cycle[59]
.sym 11833 soc.cpu.count_cycle[60]
.sym 11834 soc.cpu.count_cycle[61]
.sym 11835 soc.cpu.count_cycle[62]
.sym 11836 soc.cpu.count_cycle[63]
.sym 11906 $abc$64360$auto$alumacc.cc:491:replace_alu$7252[31]$2
.sym 11909 $false
.sym 11910 $false
.sym 11911 $false
.sym 11912 soc.cpu.mem_addr[8]
.sym 11915 $false
.sym 11916 $false
.sym 11917 $false
.sym 11918 soc.cpu.mem_addr[30]
.sym 11921 $false
.sym 11922 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28826_new_inv_
.sym 11923 soc.cpu.instr_rdcycleh
.sym 11924 soc.cpu.count_cycle[60]
.sym 11927 $false
.sym 11928 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28814_new_inv_
.sym 11929 soc.cpu.instr_rdcycleh
.sym 11930 soc.cpu.count_cycle[63]
.sym 11933 $false
.sym 11934 $false
.sym 11935 soc.simpleuart.send_divcnt[19]
.sym 11936 soc.simpleuart.cfg_divider[19]
.sym 11939 $false
.sym 11940 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28822_new_inv_
.sym 11941 soc.cpu.instr_rdcycleh
.sym 11942 soc.cpu.count_cycle[61]
.sym 11945 $false
.sym 11946 $false
.sym 11947 $false
.sym 11948 soc.cpu.mem_addr[16]
.sym 11959 $abc$64360$auto$alumacc.cc:491:replace_alu$7247[7]
.sym 12299 soc.cpu.pcpi_mul.rs1[59]
.sym 12300 soc.cpu.pcpi_mul.rs1[60]
.sym 12301 soc.cpu.pcpi_mul.rs1[56]
.sym 12302 soc.cpu.pcpi_mul.rs1[57]
.sym 12303 soc.cpu.pcpi_mul.rs1[58]
.sym 12304 soc.cpu.pcpi_mul.rs1[61]
.sym 12305 soc.cpu.pcpi_mul.rs1[55]
.sym 12379 $false
.sym 12380 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12381 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12382 soc.cpu.pcpi_mul.rs1[47]
.sym 12391 $false
.sym 12392 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12393 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12394 soc.cpu.pcpi_mul.rs1[48]
.sym 12415 $false
.sym 12416 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12417 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12418 soc.cpu.pcpi_mul.rs1[46]
.sym 12419 resetn$2
.sym 12420 clk_16mhz$2$2
.sym 12421 $false
.sym 12428 pwm.count_temp[2]
.sym 12429 pwm.count_temp[3]
.sym 12430 pwm.count_temp[4]
.sym 12431 pwm.count_temp[5]
.sym 12432 pwm.count_temp[6]
.sym 12433 pwm.count_temp[7]
.sym 12536 $false
.sym 12537 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12538 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12539 soc.cpu.pcpi_mul.rs1[44]
.sym 12554 $false
.sym 12555 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12556 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12557 soc.cpu.pcpi_mul.rs1[42]
.sym 12572 $false
.sym 12573 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12574 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12575 soc.cpu.pcpi_mul.rs1[43]
.sym 12578 $false
.sym 12579 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12580 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12581 soc.cpu.pcpi_mul.rs1[45]
.sym 12582 resetn$2
.sym 12583 clk_16mhz$2$2
.sym 12584 $false
.sym 12585 pwm.count_temp[8]
.sym 12586 pwm.count_temp[9]
.sym 12588 pwm.count_temp[1]
.sym 12589 pwm.count_temp[0]
.sym 12677 $false
.sym 12678 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12679 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12680 soc.cpu.pcpi_mul.rs1[41]
.sym 12701 $false
.sym 12702 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12703 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 12704 soc.cpu.pcpi_mul.rs1[40]
.sym 12705 resetn$2
.sym 12706 clk_16mhz$2$2
.sym 12707 $false
.sym 12712 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349
.sym 12713 soc.cpu.pcpi_mul.rs1[37]
.sym 12715 soc.cpu.pcpi_mul.rs1[38]
.sym 12744 $false
.sym 12781 $auto$maccmap.cc:240:synth$23888.C[2]
.sym 12783 $abc$64360$auto$maccmap.cc:111:fulladd$23885[1]
.sym 12784 $abc$64360$auto$maccmap.cc:112:fulladd$23886[0]
.sym 12787 $auto$maccmap.cc:240:synth$23888.C[3]
.sym 12788 $false
.sym 12789 $abc$64360$auto$maccmap.cc:111:fulladd$23885[2]
.sym 12790 $abc$64360$auto$maccmap.cc:112:fulladd$23886[1]
.sym 12791 $auto$maccmap.cc:240:synth$23888.C[2]
.sym 12794 $false
.sym 12795 $abc$64360$auto$maccmap.cc:111:fulladd$23885[3]
.sym 12796 $abc$64360$auto$maccmap.cc:112:fulladd$23886[2]
.sym 12797 $auto$maccmap.cc:240:synth$23888.C[3]
.sym 12828 resetn$2
.sym 12829 clk_16mhz$2$2
.sym 12830 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12831 soc.cpu.pcpi_mul.rdx[43]
.sym 12832 soc.cpu.pcpi_mul.rs1[36]
.sym 12834 soc.cpu.pcpi_mul.rs1[34]
.sym 12835 soc.cpu.pcpi_mul.rs1[33]
.sym 12837 soc.cpu.pcpi_mul.rs1[35]
.sym 12905 soc.cpu.pcpi_mul.rdx[42]
.sym 12906 soc.cpu.pcpi_mul.rd[42]
.sym 12907 soc.cpu.pcpi_mul.rs1[0]
.sym 12908 soc.cpu.pcpi_mul.rs2[42]
.sym 12911 soc.cpu.pcpi_mul.rdx[63]
.sym 12912 soc.cpu.pcpi_mul.rd[63]
.sym 12913 soc.cpu.pcpi_mul.rs2[63]
.sym 12914 soc.cpu.pcpi_mul.rs1[0]
.sym 12917 soc.cpu.pcpi_mul.rs2[42]
.sym 12918 soc.cpu.pcpi_mul.rs1[0]
.sym 12919 soc.cpu.pcpi_mul.rdx[42]
.sym 12920 soc.cpu.pcpi_mul.rd[42]
.sym 12923 soc.cpu.pcpi_mul.rdx[43]
.sym 12924 soc.cpu.pcpi_mul.rd[43]
.sym 12925 soc.cpu.pcpi_mul.rs1[0]
.sym 12926 soc.cpu.pcpi_mul.rs2[43]
.sym 12929 soc.cpu.pcpi_mul.rs2[43]
.sym 12930 soc.cpu.pcpi_mul.rs1[0]
.sym 12931 soc.cpu.pcpi_mul.rdx[43]
.sym 12932 soc.cpu.pcpi_mul.rd[43]
.sym 12935 $false
.sym 12936 $false
.sym 12937 $false
.sym 12938 $false
.sym 12941 $false
.sym 12942 $false
.sym 12943 $false
.sym 12944 $false
.sym 12947 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12948 soc.cpu.pcpi_mul.rs2[43]
.sym 12949 soc.cpu.pcpi_mul.instr_mulh
.sym 12950 soc.cpu.reg_op2[31]
.sym 12951 resetn$2
.sym 12952 clk_16mhz$2$2
.sym 12953 $false
.sym 12954 $abc$64360$auto$maccmap.cc:111:fulladd$23934[1]
.sym 12955 $abc$64360$auto$maccmap.cc:112:fulladd$23935[1]
.sym 12956 $abc$64360$auto$maccmap.cc:112:fulladd$23920[2]
.sym 12957 $abc$64360$auto$maccmap.cc:111:fulladd$23919[2]
.sym 12959 soc.cpu.pcpi_mul.rdx[2]
.sym 12961 soc.cpu.pcpi_mul.rdx[5]
.sym 12990 $false
.sym 13027 $auto$maccmap.cc:240:synth$23831.C[2]
.sym 13029 $abc$64360$auto$maccmap.cc:111:fulladd$23828[1]
.sym 13030 $abc$64360$auto$maccmap.cc:112:fulladd$23829[0]
.sym 13033 $auto$maccmap.cc:240:synth$23831.C[3]
.sym 13034 $false
.sym 13035 $abc$64360$auto$maccmap.cc:111:fulladd$23828[2]
.sym 13036 $abc$64360$auto$maccmap.cc:112:fulladd$23829[1]
.sym 13037 $auto$maccmap.cc:240:synth$23831.C[2]
.sym 13039 $auto$maccmap.cc:240:synth$23831.C[4]
.sym 13040 $false
.sym 13041 $abc$64360$auto$maccmap.cc:111:fulladd$23828[3]
.sym 13042 $abc$64360$auto$maccmap.cc:112:fulladd$23829[2]
.sym 13043 $auto$maccmap.cc:240:synth$23831.C[3]
.sym 13046 $false
.sym 13047 $false
.sym 13048 $abc$64360$auto$maccmap.cc:112:fulladd$23829[3]
.sym 13049 $auto$maccmap.cc:240:synth$23831.C[4]
.sym 13052 $false
.sym 13053 $abc$64360$auto$maccmap.cc:111:fulladd$23885[1]
.sym 13054 $abc$64360$auto$maccmap.cc:112:fulladd$23886[0]
.sym 13055 $false
.sym 13074 resetn$2
.sym 13075 clk_16mhz$2$2
.sym 13076 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13078 soc.cpu.pcpi_mul.rd[6]
.sym 13079 soc.cpu.pcpi_mul.rd[7]
.sym 13080 soc.cpu.pcpi_mul.rdx[8]
.sym 13083 soc.cpu.pcpi_mul.rd[5]
.sym 13151 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13152 soc.cpu.pcpi_mul.rs2[44]
.sym 13153 soc.cpu.pcpi_mul.instr_mulh
.sym 13154 soc.cpu.reg_op2[31]
.sym 13157 $false
.sym 13158 $false
.sym 13159 $false
.sym 13160 $false
.sym 13169 $false
.sym 13170 $false
.sym 13171 $false
.sym 13172 $false
.sym 13181 $false
.sym 13182 $false
.sym 13183 $false
.sym 13184 $false
.sym 13187 $false
.sym 13188 $false
.sym 13189 $false
.sym 13190 $false
.sym 13193 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13194 soc.cpu.pcpi_mul.rs2[60]
.sym 13195 soc.cpu.pcpi_mul.instr_mulh
.sym 13196 soc.cpu.reg_op2[31]
.sym 13197 resetn$2
.sym 13198 clk_16mhz$2$2
.sym 13199 $false
.sym 13201 soc.cpu.pcpi_mul.rd[2]
.sym 13202 soc.cpu.pcpi_mul.rd[3]
.sym 13203 soc.cpu.pcpi_mul.rdx[4]
.sym 13204 soc.cpu.pcpi_mul.rd[8]
.sym 13205 soc.cpu.pcpi_mul.rd[1]
.sym 13206 soc.cpu.pcpi_mul.rd[4]
.sym 13207 soc.cpu.pcpi_mul.rd[0]
.sym 13274 soc.cpu.pcpi_mul.rs2[1]
.sym 13275 soc.cpu.pcpi_mul.rs1[0]
.sym 13276 soc.cpu.pcpi_mul.rdx[1]
.sym 13277 soc.cpu.pcpi_mul.rd[1]
.sym 13280 soc.cpu.pcpi_mul.rs2[3]
.sym 13281 soc.cpu.pcpi_mul.rs1[0]
.sym 13282 soc.cpu.pcpi_mul.rdx[3]
.sym 13283 soc.cpu.pcpi_mul.rd[3]
.sym 13286 soc.cpu.pcpi_mul.rs2[4]
.sym 13287 soc.cpu.pcpi_mul.rs1[0]
.sym 13288 soc.cpu.pcpi_mul.rdx[4]
.sym 13289 soc.cpu.pcpi_mul.rd[4]
.sym 13292 soc.cpu.pcpi_mul.rdx[3]
.sym 13293 soc.cpu.pcpi_mul.rd[3]
.sym 13294 soc.cpu.pcpi_mul.rs1[0]
.sym 13295 soc.cpu.pcpi_mul.rs2[3]
.sym 13298 soc.cpu.pcpi_mul.rdx[1]
.sym 13299 soc.cpu.pcpi_mul.rd[1]
.sym 13300 soc.cpu.pcpi_mul.rs1[0]
.sym 13301 soc.cpu.pcpi_mul.rs2[1]
.sym 13304 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13305 soc.cpu.pcpi_mul.rs2[45]
.sym 13306 soc.cpu.pcpi_mul.instr_mulh
.sym 13307 soc.cpu.reg_op2[31]
.sym 13310 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13311 soc.cpu.pcpi_mul.rs2[47]
.sym 13312 soc.cpu.pcpi_mul.instr_mulh
.sym 13313 soc.cpu.reg_op2[31]
.sym 13316 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13317 soc.cpu.pcpi_mul.rs2[46]
.sym 13318 soc.cpu.pcpi_mul.instr_mulh
.sym 13319 soc.cpu.reg_op2[31]
.sym 13320 resetn$2
.sym 13321 clk_16mhz$2$2
.sym 13322 $false
.sym 13323 $abc$64360$auto$maccmap.cc:111:fulladd$12103[1]
.sym 13324 $abc$64360$auto$maccmap.cc:112:fulladd$12104[1]
.sym 13325 $abc$64360$auto$maccmap.cc:111:fulladd$12103[2]
.sym 13326 $abc$64360$auto$maccmap.cc:112:fulladd$12104[2]
.sym 13327 $abc$64360$auto$maccmap.cc:111:fulladd$12103[3]
.sym 13328 $abc$64360$auto$maccmap.cc:112:fulladd$12104[0]
.sym 13329 $abc$64360$auto$maccmap.cc:112:fulladd$12104[3]
.sym 13330 pwm_connector[10]
.sym 13359 $false
.sym 13396 $auto$maccmap.cc:240:synth$12106.C[2]
.sym 13398 $abc$64360$auto$maccmap.cc:111:fulladd$12103[1]
.sym 13399 $abc$64360$auto$maccmap.cc:112:fulladd$12104[0]
.sym 13402 $auto$maccmap.cc:240:synth$12106.C[3]
.sym 13403 $false
.sym 13404 $abc$64360$auto$maccmap.cc:111:fulladd$12103[2]
.sym 13405 $abc$64360$auto$maccmap.cc:112:fulladd$12104[1]
.sym 13406 $auto$maccmap.cc:240:synth$12106.C[2]
.sym 13408 $auto$maccmap.cc:240:synth$12106.C[4]
.sym 13409 $false
.sym 13410 $abc$64360$auto$maccmap.cc:111:fulladd$12103[3]
.sym 13411 $abc$64360$auto$maccmap.cc:112:fulladd$12104[2]
.sym 13412 $auto$maccmap.cc:240:synth$12106.C[3]
.sym 13415 $false
.sym 13416 $false
.sym 13417 $abc$64360$auto$maccmap.cc:112:fulladd$12104[3]
.sym 13418 $auto$maccmap.cc:240:synth$12106.C[4]
.sym 13433 soc.cpu.pcpi_mul.rdx[48]
.sym 13434 soc.cpu.pcpi_mul.rd[48]
.sym 13435 soc.cpu.pcpi_mul.rs1[0]
.sym 13436 soc.cpu.pcpi_mul.rs2[48]
.sym 13439 $false
.sym 13440 $abc$64360$auto$maccmap.cc:111:fulladd$12103[1]
.sym 13441 $abc$64360$auto$maccmap.cc:112:fulladd$12104[0]
.sym 13442 $false
.sym 13443 resetn$2
.sym 13444 clk_16mhz$2$2
.sym 13445 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13446 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 13447 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 13448 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 13449 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 13450 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 13451 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 13452 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 13453 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 13520 soc.cpu.pcpi_mul.rdx[14]
.sym 13521 soc.cpu.pcpi_mul.rd[14]
.sym 13522 soc.cpu.pcpi_mul.rs1[0]
.sym 13523 soc.cpu.pcpi_mul.rs2[14]
.sym 13526 soc.cpu.pcpi_mul.rs2[14]
.sym 13527 soc.cpu.pcpi_mul.rs1[0]
.sym 13528 soc.cpu.pcpi_mul.rdx[14]
.sym 13529 soc.cpu.pcpi_mul.rd[14]
.sym 13532 soc.cpu.pcpi_mul.rs2[48]
.sym 13533 soc.cpu.pcpi_mul.rs1[0]
.sym 13534 soc.cpu.pcpi_mul.rdx[48]
.sym 13535 soc.cpu.pcpi_mul.rd[48]
.sym 13550 $false
.sym 13551 $false
.sym 13552 $false
.sym 13553 $false
.sym 13556 $false
.sym 13557 $false
.sym 13558 $false
.sym 13559 $false
.sym 13562 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13563 soc.cpu.pcpi_mul.rs2[32]
.sym 13564 soc.cpu.pcpi_mul.instr_mulh
.sym 13565 soc.cpu.reg_op2[31]
.sym 13566 resetn$2
.sym 13567 clk_16mhz$2$2
.sym 13568 $false
.sym 13569 $abc$64360$auto$maccmap.cc:112:fulladd$23844[0]
.sym 13571 $abc$64360$auto$maccmap.cc:112:fulladd$23993[0]
.sym 13572 $abc$64360$auto$maccmap.cc:112:fulladd$23978[1]
.sym 13573 $abc$64360$auto$maccmap.cc:111:fulladd$23977[1]
.sym 13574 $abc$64360$auto$maccmap.cc:111:fulladd$23970[1]
.sym 13575 $abc$64360$auto$maccmap.cc:112:fulladd$23971[1]
.sym 13576 soc.cpu.pcpi_mul.rd[44]
.sym 13643 soc.cpu.pcpi_mul.rdx[13]
.sym 13644 soc.cpu.pcpi_mul.rd[13]
.sym 13645 soc.cpu.pcpi_mul.rs1[0]
.sym 13646 soc.cpu.pcpi_mul.rs2[13]
.sym 13649 soc.cpu.pcpi_mul.rs2[13]
.sym 13650 soc.cpu.pcpi_mul.rs1[0]
.sym 13651 soc.cpu.pcpi_mul.rdx[13]
.sym 13652 soc.cpu.pcpi_mul.rd[13]
.sym 13655 soc.cpu.pcpi_mul.rs2[12]
.sym 13656 soc.cpu.pcpi_mul.rs1[0]
.sym 13657 soc.cpu.pcpi_mul.rdx[12]
.sym 13658 soc.cpu.pcpi_mul.rd[12]
.sym 13661 soc.cpu.pcpi_mul.rs2[59]
.sym 13662 soc.cpu.pcpi_mul.rs1[0]
.sym 13663 soc.cpu.pcpi_mul.rdx[59]
.sym 13664 soc.cpu.pcpi_mul.rd[59]
.sym 13667 soc.cpu.pcpi_mul.rdx[59]
.sym 13668 soc.cpu.pcpi_mul.rd[59]
.sym 13669 soc.cpu.pcpi_mul.rs1[0]
.sym 13670 soc.cpu.pcpi_mul.rs2[59]
.sym 13673 soc.cpu.pcpi_mul.rs2[60]
.sym 13674 soc.cpu.pcpi_mul.rs1[0]
.sym 13675 soc.cpu.pcpi_mul.rdx[60]
.sym 13676 soc.cpu.pcpi_mul.rd[60]
.sym 13679 soc.cpu.pcpi_mul.rdx[12]
.sym 13680 soc.cpu.pcpi_mul.rd[12]
.sym 13681 soc.cpu.pcpi_mul.rs1[0]
.sym 13682 soc.cpu.pcpi_mul.rs2[12]
.sym 13685 soc.cpu.pcpi_mul.rdx[60]
.sym 13686 soc.cpu.pcpi_mul.rd[60]
.sym 13687 soc.cpu.pcpi_mul.rs1[0]
.sym 13688 soc.cpu.pcpi_mul.rs2[60]
.sym 13689 resetn$2
.sym 13690 clk_16mhz$2$2
.sym 13691 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13693 soc.cpu.pcpi_mul.rd[30]
.sym 13694 soc.cpu.pcpi_mul.rd[31]
.sym 13695 soc.cpu.pcpi_mul.rdx[32]
.sym 13696 soc.cpu.pcpi_mul.rd[29]
.sym 13698 soc.cpu.pcpi_mul.rd[32]
.sym 13699 soc.cpu.pcpi_mul.rd[16]
.sym 13728 $false
.sym 13765 $auto$maccmap.cc:240:synth$23873.C[2]
.sym 13767 $abc$64360$auto$maccmap.cc:111:fulladd$23870[1]
.sym 13768 $abc$64360$auto$maccmap.cc:112:fulladd$23871[0]
.sym 13771 $auto$maccmap.cc:240:synth$23873.C[3]
.sym 13772 $false
.sym 13773 $abc$64360$auto$maccmap.cc:111:fulladd$23870[2]
.sym 13774 $abc$64360$auto$maccmap.cc:112:fulladd$23871[1]
.sym 13775 $auto$maccmap.cc:240:synth$23873.C[2]
.sym 13777 $auto$maccmap.cc:240:synth$23873.C[4]
.sym 13778 $false
.sym 13779 $abc$64360$auto$maccmap.cc:111:fulladd$23870[3]
.sym 13780 $abc$64360$auto$maccmap.cc:112:fulladd$23871[2]
.sym 13781 $auto$maccmap.cc:240:synth$23873.C[3]
.sym 13784 $false
.sym 13785 $false
.sym 13786 $abc$64360$auto$maccmap.cc:112:fulladd$23871[3]
.sym 13787 $auto$maccmap.cc:240:synth$23873.C[4]
.sym 13790 $false
.sym 13791 $abc$64360$auto$maccmap.cc:111:fulladd$23926[1]
.sym 13792 $abc$64360$auto$maccmap.cc:112:fulladd$23927[0]
.sym 13793 $false
.sym 13796 $false
.sym 13797 soc.cpu.pcpi_mul.mul_counter[1]
.sym 13798 $false
.sym 13799 soc.cpu.pcpi_mul.mul_counter[0]
.sym 13802 $false
.sym 13803 $false
.sym 13804 $false
.sym 13805 soc.cpu.pcpi_mul.mul_counter[0]
.sym 13812 resetn$2
.sym 13813 clk_16mhz$2$2
.sym 13814 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13815 $abc$64360$auto$maccmap.cc:112:fulladd$23893[0]
.sym 13816 $abc$64360$auto$maccmap.cc:112:fulladd$23971[0]
.sym 13817 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 13818 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 13819 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 13820 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 13821 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 13851 $false
.sym 13888 $auto$maccmap.cc:240:synth$23929.C[2]
.sym 13890 $abc$64360$auto$maccmap.cc:111:fulladd$23926[1]
.sym 13891 $abc$64360$auto$maccmap.cc:112:fulladd$23927[0]
.sym 13894 $auto$maccmap.cc:240:synth$23929.C[3]
.sym 13895 $false
.sym 13896 $abc$64360$auto$maccmap.cc:111:fulladd$23926[2]
.sym 13897 $abc$64360$auto$maccmap.cc:112:fulladd$23927[1]
.sym 13898 $auto$maccmap.cc:240:synth$23929.C[2]
.sym 13900 $auto$maccmap.cc:240:synth$23929.C[4]
.sym 13901 $false
.sym 13902 $abc$64360$auto$maccmap.cc:111:fulladd$23926[3]
.sym 13903 $abc$64360$auto$maccmap.cc:112:fulladd$23927[2]
.sym 13904 $auto$maccmap.cc:240:synth$23929.C[3]
.sym 13907 $false
.sym 13908 $false
.sym 13909 $abc$64360$auto$maccmap.cc:112:fulladd$23927[3]
.sym 13910 $auto$maccmap.cc:240:synth$23929.C[4]
.sym 13913 $false
.sym 13914 $abc$64360$auto$maccmap.cc:111:fulladd$23843[1]
.sym 13915 $abc$64360$auto$maccmap.cc:112:fulladd$23844[0]
.sym 13916 $false
.sym 13925 $false
.sym 13926 $abc$64360$auto$maccmap.cc:111:fulladd$23870[1]
.sym 13927 $abc$64360$auto$maccmap.cc:112:fulladd$23871[0]
.sym 13928 $false
.sym 13935 resetn$2
.sym 13936 clk_16mhz$2$2
.sym 13937 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13940 $abc$64360$auto$maccmap.cc:112:fulladd$23893[3]
.sym 13943 $abc$64360$auto$maccmap.cc:111:fulladd$23892[3]
.sym 13944 pwm_connector[11]
.sym 13945 pwm_connector[12]
.sym 14012 soc.cpu.pcpi_mul.rs2[45]
.sym 14013 soc.cpu.pcpi_mul.rs1[0]
.sym 14014 soc.cpu.pcpi_mul.rdx[45]
.sym 14015 soc.cpu.pcpi_mul.rd[45]
.sym 14018 soc.cpu.pcpi_mul.rdx[15]
.sym 14019 soc.cpu.pcpi_mul.rd[15]
.sym 14020 soc.cpu.pcpi_mul.rs1[0]
.sym 14021 soc.cpu.pcpi_mul.rs2[15]
.sym 14024 soc.cpu.pcpi_mul.rdx[45]
.sym 14025 soc.cpu.pcpi_mul.rd[45]
.sym 14026 soc.cpu.pcpi_mul.rs1[0]
.sym 14027 soc.cpu.pcpi_mul.rs2[45]
.sym 14030 soc.cpu.pcpi_mul.rs2[15]
.sym 14031 soc.cpu.pcpi_mul.rs1[0]
.sym 14032 soc.cpu.pcpi_mul.rdx[15]
.sym 14033 soc.cpu.pcpi_mul.rd[15]
.sym 14036 $false
.sym 14037 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 14038 soc.cpu.pcpi_mul.rd[19]
.sym 14039 soc.cpu.pcpi_mul.rd[51]
.sym 14042 $false
.sym 14043 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 14044 soc.cpu.pcpi_mul.rd[14]
.sym 14045 soc.cpu.pcpi_mul.rd[46]
.sym 14048 $false
.sym 14049 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 14050 soc.cpu.pcpi_mul.rd[13]
.sym 14051 soc.cpu.pcpi_mul.rd[45]
.sym 14058 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 14059 clk_16mhz$2$2
.sym 14060 $false
.sym 14062 soc.cpu.pcpi_mul.rd[18]
.sym 14063 soc.cpu.pcpi_mul.rd[19]
.sym 14064 soc.cpu.pcpi_mul.rdx[20]
.sym 14067 soc.cpu.pcpi_mul.rd[20]
.sym 14153 soc.cpu.pcpi_mul.rdx[46]
.sym 14154 soc.cpu.pcpi_mul.rd[46]
.sym 14155 soc.cpu.pcpi_mul.rs1[0]
.sym 14156 soc.cpu.pcpi_mul.rs2[46]
.sym 14159 soc.cpu.pcpi_mul.rs2[46]
.sym 14160 soc.cpu.pcpi_mul.rs1[0]
.sym 14161 soc.cpu.pcpi_mul.rdx[46]
.sym 14162 soc.cpu.pcpi_mul.rd[46]
.sym 14165 $false
.sym 14166 $false
.sym 14167 $false
.sym 14168 $false
.sym 14171 $false
.sym 14172 $false
.sym 14173 $false
.sym 14174 $false
.sym 14181 resetn$2
.sym 14182 clk_16mhz$2$2
.sym 14183 $false
.sym 14186 $abc$64360$auto$maccmap.cc:111:fulladd$23843[3]
.sym 14187 $abc$64360$auto$maccmap.cc:112:fulladd$23844[3]
.sym 14188 soc.cpu.pcpi_mul.rdx[19]
.sym 14189 soc.cpu.pcpi_mul.rdx[47]
.sym 14220 $false
.sym 14257 $auto$maccmap.cc:240:synth$23846.C[2]
.sym 14259 $abc$64360$auto$maccmap.cc:111:fulladd$23843[1]
.sym 14260 $abc$64360$auto$maccmap.cc:112:fulladd$23844[0]
.sym 14263 $auto$maccmap.cc:240:synth$23846.C[3]
.sym 14264 $false
.sym 14265 $abc$64360$auto$maccmap.cc:111:fulladd$23843[2]
.sym 14266 $abc$64360$auto$maccmap.cc:112:fulladd$23844[1]
.sym 14267 $auto$maccmap.cc:240:synth$23846.C[2]
.sym 14269 $auto$maccmap.cc:240:synth$23846.C[4]
.sym 14270 $false
.sym 14271 $abc$64360$auto$maccmap.cc:111:fulladd$23843[3]
.sym 14272 $abc$64360$auto$maccmap.cc:112:fulladd$23844[2]
.sym 14273 $auto$maccmap.cc:240:synth$23846.C[3]
.sym 14276 $false
.sym 14277 $false
.sym 14278 $abc$64360$auto$maccmap.cc:112:fulladd$23844[3]
.sym 14279 $auto$maccmap.cc:240:synth$23846.C[4]
.sym 14304 resetn$2
.sym 14305 clk_16mhz$2$2
.sym 14306 soc.cpu.pcpi_mul.mul_waiting$2
.sym 14307 $abc$64360$new_n6144_
.sym 14308 $abc$64360$new_n6146_
.sym 14309 $abc$64360$new_n6145_
.sym 14310 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[2]
.sym 14311 soc.cpu.timer[7]
.sym 14312 soc.cpu.timer[6]
.sym 14313 soc.cpu.timer[2]
.sym 14314 soc.cpu.timer[3]
.sym 14381 soc.cpu.timer[3]
.sym 14382 soc.cpu.timer[2]
.sym 14383 soc.cpu.timer[1]
.sym 14384 soc.cpu.timer[0]
.sym 14387 $false
.sym 14388 soc.cpu.timer[4]
.sym 14389 $false
.sym 14390 $auto$alumacc.cc:474:replace_alu$7346.C[4]
.sym 14393 soc.cpu.timer[7]
.sym 14394 soc.cpu.timer[6]
.sym 14395 soc.cpu.timer[5]
.sym 14396 soc.cpu.timer[4]
.sym 14399 $false
.sym 14400 soc.cpu.timer[5]
.sym 14401 $false
.sym 14402 $auto$alumacc.cc:474:replace_alu$7346.C[5]
.sym 14405 $false
.sym 14406 soc.cpu.timer[7]
.sym 14407 $false
.sym 14408 $auto$alumacc.cc:474:replace_alu$7346.C[7]
.sym 14411 $false
.sym 14412 $false
.sym 14413 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[0]_new_inv_
.sym 14414 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[1]_new_inv_
.sym 14417 $false
.sym 14418 soc.cpu.timer[6]
.sym 14419 $false
.sym 14420 $auto$alumacc.cc:474:replace_alu$7346.C[6]
.sym 14423 $false
.sym 14424 soc.cpu.timer[3]
.sym 14425 $false
.sym 14426 $auto$alumacc.cc:474:replace_alu$7346.C[3]
.sym 14430 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[15]
.sym 14431 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[8]
.sym 14432 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[12]
.sym 14433 $abc$64360$new_n6148_
.sym 14434 $abc$64360$new_n6147_
.sym 14435 soc.cpu.timer[10]
.sym 14436 soc.cpu.timer[14]
.sym 14437 soc.cpu.timer[8]
.sym 14504 soc.cpu.timer[11]
.sym 14505 soc.cpu.timer[10]
.sym 14506 soc.cpu.timer[9]
.sym 14507 soc.cpu.timer[8]
.sym 14510 $false
.sym 14511 soc.cpu.timer[14]
.sym 14512 $false
.sym 14513 $auto$alumacc.cc:474:replace_alu$7346.C[14]
.sym 14516 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[2]_new_inv_
.sym 14517 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[3]_new_inv_
.sym 14518 $abc$64360$auto$simplemap.cc:168:logic_reduce$18258[0]_new_inv_
.sym 14519 $abc$64360$auto$simplemap.cc:168:logic_reduce$18263[1]_new_inv_
.sym 14522 $false
.sym 14523 soc.cpu.timer[11]
.sym 14524 $false
.sym 14525 $auto$alumacc.cc:474:replace_alu$7346.C[11]
.sym 14528 $false
.sym 14529 soc.cpu.timer[9]
.sym 14530 $false
.sym 14531 $auto$alumacc.cc:474:replace_alu$7346.C[9]
.sym 14540 $false
.sym 14541 soc.cpu.timer[10]
.sym 14542 $false
.sym 14543 $auto$alumacc.cc:474:replace_alu$7346.C[10]
.sym 14546 soc.cpu.timer[15]
.sym 14547 soc.cpu.timer[14]
.sym 14548 soc.cpu.timer[13]
.sym 14549 soc.cpu.timer[12]
.sym 14553 $abc$64360$new_n6140_
.sym 14554 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[20]
.sym 14556 $abc$64360$new_n6141_
.sym 14557 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[21]
.sym 14558 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[17]
.sym 14559 $abc$64360$new_n6139_
.sym 14560 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[22]
.sym 14627 $false
.sym 14628 soc.cpu.timer[16]
.sym 14629 $false
.sym 14630 $auto$alumacc.cc:474:replace_alu$7346.C[16]
.sym 14639 $false
.sym 14640 soc.cpu.timer[19]
.sym 14641 $false
.sym 14642 $auto$alumacc.cc:474:replace_alu$7346.C[19]
.sym 14645 $false
.sym 14646 soc.cpu.timer[23]
.sym 14647 $false
.sym 14648 $auto$alumacc.cc:474:replace_alu$7346.C[23]
.sym 14651 $false
.sym 14652 soc.cpu.timer[18]
.sym 14653 $false
.sym 14654 $auto$alumacc.cc:474:replace_alu$7346.C[18]
.sym 14657 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[6]_new_inv_
.sym 14658 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[7]_new_inv_
.sym 14659 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[4]_new_inv_
.sym 14660 $abc$64360$auto$simplemap.cc:168:logic_reduce$18249[5]_new_inv_
.sym 14663 soc.cpu.timer[19]
.sym 14664 soc.cpu.timer[18]
.sym 14665 soc.cpu.timer[17]
.sym 14666 soc.cpu.timer[16]
.sym 14669 soc.cpu.timer[23]
.sym 14670 soc.cpu.timer[22]
.sym 14671 soc.cpu.timer[21]
.sym 14672 soc.cpu.timer[20]
.sym 14676 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[28]
.sym 14677 $abc$64360$new_n6142_
.sym 14679 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[25]
.sym 14680 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[30]
.sym 14681 $abc$64360$new_n6143_
.sym 14682 soc.cpu.timer[27]
.sym 14683 soc.cpu.timer[28]
.sym 14750 $false
.sym 14751 soc.cpu.timer[24]
.sym 14752 $false
.sym 14753 $auto$alumacc.cc:474:replace_alu$7346.C[24]
.sym 14756 $false
.sym 14757 soc.cpu.timer[27]
.sym 14758 $false
.sym 14759 $auto$alumacc.cc:474:replace_alu$7346.C[27]
.sym 14762 soc.cpu.timer[31]
.sym 14763 soc.cpu.timer[30]
.sym 14764 soc.cpu.timer[29]
.sym 14765 soc.cpu.timer[28]
.sym 14780 $false
.sym 14781 soc.cpu.timer[26]
.sym 14782 $false
.sym 14783 $auto$alumacc.cc:474:replace_alu$7346.C[26]
.sym 14786 $false
.sym 14787 soc.cpu.timer[29]
.sym 14788 $false
.sym 14789 $auto$alumacc.cc:474:replace_alu$7346.C[29]
.sym 14792 soc.cpu.timer[27]
.sym 14793 soc.cpu.timer[26]
.sym 14794 soc.cpu.timer[25]
.sym 14795 soc.cpu.timer[24]
.sym 14801 pwm.counterI[2]
.sym 14802 pwm.counterI[3]
.sym 14803 pwm.counterI[4]
.sym 14804 pwm.counterI[5]
.sym 14805 pwm.counterI[6]
.sym 14806 pwm.counterI[1]
.sym 14897 $false
.sym 14898 $false
.sym 14899 pwm.counterI[0]
.sym 14900 pwm.counterI[6]
.sym 14919 $true
.sym 14920 clk_16mhz$2$2
.sym 14921 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15047 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[2]_new_
.sym 15048 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[3]_new_
.sym 15049 soc.cpu.count_cycle[1]
.sym 15081 $true
.sym 15118 soc.cpu.count_cycle[0]$2
.sym 15119 $false
.sym 15120 soc.cpu.count_cycle[0]
.sym 15121 $false
.sym 15122 $false
.sym 15124 $auto$alumacc.cc:474:replace_alu$7299.C[2]
.sym 15126 $false
.sym 15127 soc.cpu.count_cycle[1]
.sym 15130 $auto$alumacc.cc:474:replace_alu$7299.C[3]
.sym 15131 $false
.sym 15132 $false
.sym 15133 soc.cpu.count_cycle[2]
.sym 15134 $auto$alumacc.cc:474:replace_alu$7299.C[2]
.sym 15136 $auto$alumacc.cc:474:replace_alu$7299.C[4]
.sym 15137 $false
.sym 15138 $false
.sym 15139 soc.cpu.count_cycle[3]
.sym 15140 $auto$alumacc.cc:474:replace_alu$7299.C[3]
.sym 15142 $auto$alumacc.cc:474:replace_alu$7299.C[5]
.sym 15143 $false
.sym 15144 $false
.sym 15145 soc.cpu.count_cycle[4]
.sym 15146 $auto$alumacc.cc:474:replace_alu$7299.C[4]
.sym 15148 $auto$alumacc.cc:474:replace_alu$7299.C[6]
.sym 15149 $false
.sym 15150 $false
.sym 15151 soc.cpu.count_cycle[5]
.sym 15152 $auto$alumacc.cc:474:replace_alu$7299.C[5]
.sym 15154 $auto$alumacc.cc:474:replace_alu$7299.C[7]
.sym 15155 $false
.sym 15156 $false
.sym 15157 soc.cpu.count_cycle[6]
.sym 15158 $auto$alumacc.cc:474:replace_alu$7299.C[6]
.sym 15160 $auto$alumacc.cc:474:replace_alu$7299.C[8]
.sym 15161 $false
.sym 15162 $false
.sym 15163 soc.cpu.count_cycle[7]
.sym 15164 $auto$alumacc.cc:474:replace_alu$7299.C[7]
.sym 15165 $true
.sym 15166 clk_16mhz$2$2
.sym 15167 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15169 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[15]_new_
.sym 15170 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[13]_new_
.sym 15171 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[10]_new_
.sym 15172 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16211_Y_new_inv_
.sym 15173 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[24]_new_
.sym 15174 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942
.sym 15175 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[18]_new_
.sym 15204 $auto$alumacc.cc:474:replace_alu$7299.C[8]
.sym 15241 $auto$alumacc.cc:474:replace_alu$7299.C[9]
.sym 15242 $false
.sym 15243 $false
.sym 15244 soc.cpu.count_cycle[8]
.sym 15245 $auto$alumacc.cc:474:replace_alu$7299.C[8]
.sym 15247 $auto$alumacc.cc:474:replace_alu$7299.C[10]
.sym 15248 $false
.sym 15249 $false
.sym 15250 soc.cpu.count_cycle[9]
.sym 15251 $auto$alumacc.cc:474:replace_alu$7299.C[9]
.sym 15253 $auto$alumacc.cc:474:replace_alu$7299.C[11]
.sym 15254 $false
.sym 15255 $false
.sym 15256 soc.cpu.count_cycle[10]
.sym 15257 $auto$alumacc.cc:474:replace_alu$7299.C[10]
.sym 15259 $auto$alumacc.cc:474:replace_alu$7299.C[12]
.sym 15260 $false
.sym 15261 $false
.sym 15262 soc.cpu.count_cycle[11]
.sym 15263 $auto$alumacc.cc:474:replace_alu$7299.C[11]
.sym 15265 $auto$alumacc.cc:474:replace_alu$7299.C[13]
.sym 15266 $false
.sym 15267 $false
.sym 15268 soc.cpu.count_cycle[12]
.sym 15269 $auto$alumacc.cc:474:replace_alu$7299.C[12]
.sym 15271 $auto$alumacc.cc:474:replace_alu$7299.C[14]
.sym 15272 $false
.sym 15273 $false
.sym 15274 soc.cpu.count_cycle[13]
.sym 15275 $auto$alumacc.cc:474:replace_alu$7299.C[13]
.sym 15277 $auto$alumacc.cc:474:replace_alu$7299.C[15]
.sym 15278 $false
.sym 15279 $false
.sym 15280 soc.cpu.count_cycle[14]
.sym 15281 $auto$alumacc.cc:474:replace_alu$7299.C[14]
.sym 15283 $auto$alumacc.cc:474:replace_alu$7299.C[16]
.sym 15284 $false
.sym 15285 $false
.sym 15286 soc.cpu.count_cycle[15]
.sym 15287 $auto$alumacc.cc:474:replace_alu$7299.C[15]
.sym 15288 $true
.sym 15289 clk_16mhz$2$2
.sym 15290 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15291 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[17]_new_
.sym 15292 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[22]_new_
.sym 15293 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0]
.sym 15294 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16203_Y_new_inv_
.sym 15295 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16214_Y_new_inv_
.sym 15296 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[29]_new_
.sym 15297 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[20]_new_
.sym 15298 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16204_Y_new_inv_
.sym 15327 $auto$alumacc.cc:474:replace_alu$7299.C[16]
.sym 15364 $auto$alumacc.cc:474:replace_alu$7299.C[17]
.sym 15365 $false
.sym 15366 $false
.sym 15367 soc.cpu.count_cycle[16]
.sym 15368 $auto$alumacc.cc:474:replace_alu$7299.C[16]
.sym 15370 $auto$alumacc.cc:474:replace_alu$7299.C[18]
.sym 15371 $false
.sym 15372 $false
.sym 15373 soc.cpu.count_cycle[17]
.sym 15374 $auto$alumacc.cc:474:replace_alu$7299.C[17]
.sym 15376 $auto$alumacc.cc:474:replace_alu$7299.C[19]
.sym 15377 $false
.sym 15378 $false
.sym 15379 soc.cpu.count_cycle[18]
.sym 15380 $auto$alumacc.cc:474:replace_alu$7299.C[18]
.sym 15382 $auto$alumacc.cc:474:replace_alu$7299.C[20]
.sym 15383 $false
.sym 15384 $false
.sym 15385 soc.cpu.count_cycle[19]
.sym 15386 $auto$alumacc.cc:474:replace_alu$7299.C[19]
.sym 15388 $auto$alumacc.cc:474:replace_alu$7299.C[21]
.sym 15389 $false
.sym 15390 $false
.sym 15391 soc.cpu.count_cycle[20]
.sym 15392 $auto$alumacc.cc:474:replace_alu$7299.C[20]
.sym 15394 $auto$alumacc.cc:474:replace_alu$7299.C[22]
.sym 15395 $false
.sym 15396 $false
.sym 15397 soc.cpu.count_cycle[21]
.sym 15398 $auto$alumacc.cc:474:replace_alu$7299.C[21]
.sym 15400 $auto$alumacc.cc:474:replace_alu$7299.C[23]
.sym 15401 $false
.sym 15402 $false
.sym 15403 soc.cpu.count_cycle[22]
.sym 15404 $auto$alumacc.cc:474:replace_alu$7299.C[22]
.sym 15406 $auto$alumacc.cc:474:replace_alu$7299.C[24]
.sym 15407 $false
.sym 15408 $false
.sym 15409 soc.cpu.count_cycle[23]
.sym 15410 $auto$alumacc.cc:474:replace_alu$7299.C[23]
.sym 15411 $true
.sym 15412 clk_16mhz$2$2
.sym 15413 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15414 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[4]
.sym 15415 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[28]_new_
.sym 15416 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16216_Y_new_inv_
.sym 15417 $abc$64360$new_n8697_
.sym 15418 $abc$64360$auto$rtlil.cc:1847:ReduceAnd$7209_new_inv_
.sym 15419 $abc$64360$new_n8695_
.sym 15420 $abc$64360$new_n8685_
.sym 15421 $abc$64360$new_n8686_
.sym 15450 $auto$alumacc.cc:474:replace_alu$7299.C[24]
.sym 15487 $auto$alumacc.cc:474:replace_alu$7299.C[25]
.sym 15488 $false
.sym 15489 $false
.sym 15490 soc.cpu.count_cycle[24]
.sym 15491 $auto$alumacc.cc:474:replace_alu$7299.C[24]
.sym 15493 $auto$alumacc.cc:474:replace_alu$7299.C[26]
.sym 15494 $false
.sym 15495 $false
.sym 15496 soc.cpu.count_cycle[25]
.sym 15497 $auto$alumacc.cc:474:replace_alu$7299.C[25]
.sym 15499 $auto$alumacc.cc:474:replace_alu$7299.C[27]
.sym 15500 $false
.sym 15501 $false
.sym 15502 soc.cpu.count_cycle[26]
.sym 15503 $auto$alumacc.cc:474:replace_alu$7299.C[26]
.sym 15505 $auto$alumacc.cc:474:replace_alu$7299.C[28]
.sym 15506 $false
.sym 15507 $false
.sym 15508 soc.cpu.count_cycle[27]
.sym 15509 $auto$alumacc.cc:474:replace_alu$7299.C[27]
.sym 15511 $auto$alumacc.cc:474:replace_alu$7299.C[29]
.sym 15512 $false
.sym 15513 $false
.sym 15514 soc.cpu.count_cycle[28]
.sym 15515 $auto$alumacc.cc:474:replace_alu$7299.C[28]
.sym 15517 $auto$alumacc.cc:474:replace_alu$7299.C[30]
.sym 15518 $false
.sym 15519 $false
.sym 15520 soc.cpu.count_cycle[29]
.sym 15521 $auto$alumacc.cc:474:replace_alu$7299.C[29]
.sym 15523 $auto$alumacc.cc:474:replace_alu$7299.C[31]
.sym 15524 $false
.sym 15525 $false
.sym 15526 soc.cpu.count_cycle[30]
.sym 15527 $auto$alumacc.cc:474:replace_alu$7299.C[30]
.sym 15529 $auto$alumacc.cc:474:replace_alu$7299.C[32]
.sym 15530 $false
.sym 15531 $false
.sym 15532 soc.cpu.count_cycle[31]
.sym 15533 $auto$alumacc.cc:474:replace_alu$7299.C[31]
.sym 15534 $true
.sym 15535 clk_16mhz$2$2
.sym 15536 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15537 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[6]
.sym 15538 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16218_Y_new_inv_
.sym 15539 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16221_Y_new_inv_
.sym 15540 $abc$64360$new_n5402_
.sym 15541 $abc$64360$new_n8696_
.sym 15542 $abc$64360$new_n5403_
.sym 15543 soc.simpleuart.send_divcnt[1]
.sym 15544 soc.simpleuart.send_divcnt[0]
.sym 15573 $auto$alumacc.cc:474:replace_alu$7299.C[32]
.sym 15610 $auto$alumacc.cc:474:replace_alu$7299.C[33]
.sym 15611 $false
.sym 15612 $false
.sym 15613 soc.cpu.count_cycle[32]
.sym 15614 $auto$alumacc.cc:474:replace_alu$7299.C[32]
.sym 15616 $auto$alumacc.cc:474:replace_alu$7299.C[34]
.sym 15617 $false
.sym 15618 $false
.sym 15619 soc.cpu.count_cycle[33]
.sym 15620 $auto$alumacc.cc:474:replace_alu$7299.C[33]
.sym 15622 $auto$alumacc.cc:474:replace_alu$7299.C[35]
.sym 15623 $false
.sym 15624 $false
.sym 15625 soc.cpu.count_cycle[34]
.sym 15626 $auto$alumacc.cc:474:replace_alu$7299.C[34]
.sym 15628 $auto$alumacc.cc:474:replace_alu$7299.C[36]
.sym 15629 $false
.sym 15630 $false
.sym 15631 soc.cpu.count_cycle[35]
.sym 15632 $auto$alumacc.cc:474:replace_alu$7299.C[35]
.sym 15634 $auto$alumacc.cc:474:replace_alu$7299.C[37]
.sym 15635 $false
.sym 15636 $false
.sym 15637 soc.cpu.count_cycle[36]
.sym 15638 $auto$alumacc.cc:474:replace_alu$7299.C[36]
.sym 15640 $auto$alumacc.cc:474:replace_alu$7299.C[38]
.sym 15641 $false
.sym 15642 $false
.sym 15643 soc.cpu.count_cycle[37]
.sym 15644 $auto$alumacc.cc:474:replace_alu$7299.C[37]
.sym 15646 $auto$alumacc.cc:474:replace_alu$7299.C[39]
.sym 15647 $false
.sym 15648 $false
.sym 15649 soc.cpu.count_cycle[38]
.sym 15650 $auto$alumacc.cc:474:replace_alu$7299.C[38]
.sym 15652 $auto$alumacc.cc:474:replace_alu$7299.C[40]
.sym 15653 $false
.sym 15654 $false
.sym 15655 soc.cpu.count_cycle[39]
.sym 15656 $auto$alumacc.cc:474:replace_alu$7299.C[39]
.sym 15657 $true
.sym 15658 clk_16mhz$2$2
.sym 15659 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15660 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16223_Y_new_inv_
.sym 15661 $abc$64360$new_n8601_
.sym 15662 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[24]
.sym 15663 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[21]
.sym 15664 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[19]
.sym 15665 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16219_Y_new_inv_
.sym 15666 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16225_Y_new_inv_
.sym 15667 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[21]
.sym 15696 $auto$alumacc.cc:474:replace_alu$7299.C[40]
.sym 15733 $auto$alumacc.cc:474:replace_alu$7299.C[41]
.sym 15734 $false
.sym 15735 $false
.sym 15736 soc.cpu.count_cycle[40]
.sym 15737 $auto$alumacc.cc:474:replace_alu$7299.C[40]
.sym 15739 $auto$alumacc.cc:474:replace_alu$7299.C[42]
.sym 15740 $false
.sym 15741 $false
.sym 15742 soc.cpu.count_cycle[41]
.sym 15743 $auto$alumacc.cc:474:replace_alu$7299.C[41]
.sym 15745 $auto$alumacc.cc:474:replace_alu$7299.C[43]
.sym 15746 $false
.sym 15747 $false
.sym 15748 soc.cpu.count_cycle[42]
.sym 15749 $auto$alumacc.cc:474:replace_alu$7299.C[42]
.sym 15751 $auto$alumacc.cc:474:replace_alu$7299.C[44]
.sym 15752 $false
.sym 15753 $false
.sym 15754 soc.cpu.count_cycle[43]
.sym 15755 $auto$alumacc.cc:474:replace_alu$7299.C[43]
.sym 15757 $auto$alumacc.cc:474:replace_alu$7299.C[45]
.sym 15758 $false
.sym 15759 $false
.sym 15760 soc.cpu.count_cycle[44]
.sym 15761 $auto$alumacc.cc:474:replace_alu$7299.C[44]
.sym 15763 $auto$alumacc.cc:474:replace_alu$7299.C[46]
.sym 15764 $false
.sym 15765 $false
.sym 15766 soc.cpu.count_cycle[45]
.sym 15767 $auto$alumacc.cc:474:replace_alu$7299.C[45]
.sym 15769 $auto$alumacc.cc:474:replace_alu$7299.C[47]
.sym 15770 $false
.sym 15771 $false
.sym 15772 soc.cpu.count_cycle[46]
.sym 15773 $auto$alumacc.cc:474:replace_alu$7299.C[46]
.sym 15775 $auto$alumacc.cc:474:replace_alu$7299.C[48]
.sym 15776 $false
.sym 15777 $false
.sym 15778 soc.cpu.count_cycle[47]
.sym 15779 $auto$alumacc.cc:474:replace_alu$7299.C[47]
.sym 15780 $true
.sym 15781 clk_16mhz$2$2
.sym 15782 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15785 soc.simpleuart.send_divcnt[2]
.sym 15786 soc.simpleuart.send_divcnt[3]
.sym 15787 soc.simpleuart.send_divcnt[4]
.sym 15788 soc.simpleuart.send_divcnt[5]
.sym 15789 soc.simpleuart.send_divcnt[6]
.sym 15790 soc.simpleuart.send_divcnt[7]
.sym 15819 $auto$alumacc.cc:474:replace_alu$7299.C[48]
.sym 15856 $auto$alumacc.cc:474:replace_alu$7299.C[49]
.sym 15857 $false
.sym 15858 $false
.sym 15859 soc.cpu.count_cycle[48]
.sym 15860 $auto$alumacc.cc:474:replace_alu$7299.C[48]
.sym 15862 $auto$alumacc.cc:474:replace_alu$7299.C[50]
.sym 15863 $false
.sym 15864 $false
.sym 15865 soc.cpu.count_cycle[49]
.sym 15866 $auto$alumacc.cc:474:replace_alu$7299.C[49]
.sym 15868 $auto$alumacc.cc:474:replace_alu$7299.C[51]
.sym 15869 $false
.sym 15870 $false
.sym 15871 soc.cpu.count_cycle[50]
.sym 15872 $auto$alumacc.cc:474:replace_alu$7299.C[50]
.sym 15874 $auto$alumacc.cc:474:replace_alu$7299.C[52]
.sym 15875 $false
.sym 15876 $false
.sym 15877 soc.cpu.count_cycle[51]
.sym 15878 $auto$alumacc.cc:474:replace_alu$7299.C[51]
.sym 15880 $auto$alumacc.cc:474:replace_alu$7299.C[53]
.sym 15881 $false
.sym 15882 $false
.sym 15883 soc.cpu.count_cycle[52]
.sym 15884 $auto$alumacc.cc:474:replace_alu$7299.C[52]
.sym 15886 $auto$alumacc.cc:474:replace_alu$7299.C[54]
.sym 15887 $false
.sym 15888 $false
.sym 15889 soc.cpu.count_cycle[53]
.sym 15890 $auto$alumacc.cc:474:replace_alu$7299.C[53]
.sym 15892 $auto$alumacc.cc:474:replace_alu$7299.C[55]
.sym 15893 $false
.sym 15894 $false
.sym 15895 soc.cpu.count_cycle[54]
.sym 15896 $auto$alumacc.cc:474:replace_alu$7299.C[54]
.sym 15898 $auto$alumacc.cc:474:replace_alu$7299.C[56]
.sym 15899 $false
.sym 15900 $false
.sym 15901 soc.cpu.count_cycle[55]
.sym 15902 $auto$alumacc.cc:474:replace_alu$7299.C[55]
.sym 15903 $true
.sym 15904 clk_16mhz$2$2
.sym 15905 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 15906 soc.simpleuart.send_divcnt[8]
.sym 15907 soc.simpleuart.send_divcnt[9]
.sym 15908 soc.simpleuart.send_divcnt[10]
.sym 15909 soc.simpleuart.send_divcnt[11]
.sym 15910 soc.simpleuart.send_divcnt[12]
.sym 15911 soc.simpleuart.send_divcnt[13]
.sym 15912 soc.simpleuart.send_divcnt[14]
.sym 15913 soc.simpleuart.send_divcnt[15]
.sym 15942 $auto$alumacc.cc:474:replace_alu$7299.C[56]
.sym 15979 $auto$alumacc.cc:474:replace_alu$7299.C[57]
.sym 15980 $false
.sym 15981 $false
.sym 15982 soc.cpu.count_cycle[56]
.sym 15983 $auto$alumacc.cc:474:replace_alu$7299.C[56]
.sym 15985 $auto$alumacc.cc:474:replace_alu$7299.C[58]
.sym 15986 $false
.sym 15987 $false
.sym 15988 soc.cpu.count_cycle[57]
.sym 15989 $auto$alumacc.cc:474:replace_alu$7299.C[57]
.sym 15991 $auto$alumacc.cc:474:replace_alu$7299.C[59]
.sym 15992 $false
.sym 15993 $false
.sym 15994 soc.cpu.count_cycle[58]
.sym 15995 $auto$alumacc.cc:474:replace_alu$7299.C[58]
.sym 15997 $auto$alumacc.cc:474:replace_alu$7299.C[60]
.sym 15998 $false
.sym 15999 $false
.sym 16000 soc.cpu.count_cycle[59]
.sym 16001 $auto$alumacc.cc:474:replace_alu$7299.C[59]
.sym 16003 $auto$alumacc.cc:474:replace_alu$7299.C[61]
.sym 16004 $false
.sym 16005 $false
.sym 16006 soc.cpu.count_cycle[60]
.sym 16007 $auto$alumacc.cc:474:replace_alu$7299.C[60]
.sym 16009 $auto$alumacc.cc:474:replace_alu$7299.C[62]
.sym 16010 $false
.sym 16011 $false
.sym 16012 soc.cpu.count_cycle[61]
.sym 16013 $auto$alumacc.cc:474:replace_alu$7299.C[61]
.sym 16015 $auto$alumacc.cc:474:replace_alu$7299.C[63]
.sym 16016 $false
.sym 16017 $false
.sym 16018 soc.cpu.count_cycle[62]
.sym 16019 $auto$alumacc.cc:474:replace_alu$7299.C[62]
.sym 16022 $false
.sym 16023 $false
.sym 16024 soc.cpu.count_cycle[63]
.sym 16025 $auto$alumacc.cc:474:replace_alu$7299.C[63]
.sym 16026 $true
.sym 16027 clk_16mhz$2$2
.sym 16028 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 16029 soc.simpleuart.send_divcnt[16]
.sym 16030 soc.simpleuart.send_divcnt[17]
.sym 16031 soc.simpleuart.send_divcnt[18]
.sym 16032 soc.simpleuart.send_divcnt[19]
.sym 16033 soc.simpleuart.send_divcnt[20]
.sym 16034 soc.simpleuart.send_divcnt[21]
.sym 16035 soc.simpleuart.send_divcnt[22]
.sym 16036 soc.simpleuart.send_divcnt[23]
.sym 16065 $true
.sym 16102 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]$2
.sym 16103 $false
.sym 16104 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]
.sym 16105 $false
.sym 16106 $false
.sym 16108 $auto$alumacc.cc:474:replace_alu$7245.C[3]
.sym 16110 $false
.sym 16111 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.sym 16114 $auto$alumacc.cc:474:replace_alu$7245.C[4]
.sym 16116 $false
.sym 16117 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.sym 16120 $auto$alumacc.cc:474:replace_alu$7245.C[5]
.sym 16122 $false
.sym 16123 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.sym 16126 $auto$alumacc.cc:474:replace_alu$7245.C[6]
.sym 16128 $false
.sym 16129 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.sym 16132 $auto$alumacc.cc:474:replace_alu$7245.C[7]
.sym 16134 $false
.sym 16135 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.sym 16138 $abc$64360$auto$alumacc.cc:491:replace_alu$7247[7]$2
.sym 16140 $false
.sym 16141 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.sym 16148 $abc$64360$auto$alumacc.cc:491:replace_alu$7247[7]$2
.sym 16152 soc.simpleuart.send_divcnt[24]
.sym 16153 soc.simpleuart.send_divcnt[25]
.sym 16154 soc.simpleuart.send_divcnt[26]
.sym 16155 soc.simpleuart.send_divcnt[27]
.sym 16156 soc.simpleuart.send_divcnt[28]
.sym 16157 soc.simpleuart.send_divcnt[29]
.sym 16158 soc.simpleuart.send_divcnt[30]
.sym 16159 soc.simpleuart.send_divcnt[31]
.sym 16375 soc.cpu.pcpi_mul.rs1[62]
.sym 16376 soc.cpu.pcpi_mul.rs1[50]
.sym 16377 soc.cpu.pcpi_mul.rs1[53]
.sym 16378 soc.cpu.pcpi_mul.rs1[54]
.sym 16379 soc.cpu.pcpi_mul.rs1[48]
.sym 16380 soc.cpu.pcpi_mul.rs1[52]
.sym 16381 soc.cpu.pcpi_mul.rs1[51]
.sym 16456 $false
.sym 16457 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16458 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16459 soc.cpu.pcpi_mul.rs1[60]
.sym 16462 $false
.sym 16463 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16464 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16465 soc.cpu.pcpi_mul.rs1[61]
.sym 16468 $false
.sym 16469 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16470 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16471 soc.cpu.pcpi_mul.rs1[57]
.sym 16474 $false
.sym 16475 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16476 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16477 soc.cpu.pcpi_mul.rs1[58]
.sym 16480 $false
.sym 16481 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16482 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16483 soc.cpu.pcpi_mul.rs1[59]
.sym 16486 $false
.sym 16487 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16488 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16489 soc.cpu.pcpi_mul.rs1[62]
.sym 16492 $false
.sym 16493 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16494 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16495 soc.cpu.pcpi_mul.rs1[56]
.sym 16496 resetn$2
.sym 16497 clk_16mhz$2$2
.sym 16498 $false
.sym 16503 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[2]
.sym 16505 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[4]
.sym 16506 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[3]
.sym 16507 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19769[14]_new_
.sym 16575 $true
.sym 16612 pwm.count_temp[0]$2
.sym 16613 $false
.sym 16614 pwm.count_temp[0]
.sym 16615 $false
.sym 16616 $false
.sym 16618 $auto$alumacc.cc:474:replace_alu$7293.C[2]
.sym 16620 $false
.sym 16621 pwm.count_temp[1]
.sym 16624 $auto$alumacc.cc:474:replace_alu$7293.C[3]
.sym 16625 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16626 $false
.sym 16627 pwm.count_temp[2]
.sym 16628 $auto$alumacc.cc:474:replace_alu$7293.C[2]
.sym 16630 $auto$alumacc.cc:474:replace_alu$7293.C[4]
.sym 16631 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16632 $false
.sym 16633 pwm.count_temp[3]
.sym 16634 $auto$alumacc.cc:474:replace_alu$7293.C[3]
.sym 16636 $auto$alumacc.cc:474:replace_alu$7293.C[5]
.sym 16637 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16638 $false
.sym 16639 pwm.count_temp[4]
.sym 16640 $auto$alumacc.cc:474:replace_alu$7293.C[4]
.sym 16642 $auto$alumacc.cc:474:replace_alu$7293.C[6]
.sym 16643 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16644 $false
.sym 16645 pwm.count_temp[5]
.sym 16646 $auto$alumacc.cc:474:replace_alu$7293.C[5]
.sym 16648 $auto$alumacc.cc:474:replace_alu$7293.C[7]
.sym 16649 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16650 $false
.sym 16651 pwm.count_temp[6]
.sym 16652 $auto$alumacc.cc:474:replace_alu$7293.C[6]
.sym 16654 $auto$alumacc.cc:474:replace_alu$7293.C[8]
.sym 16655 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16656 $false
.sym 16657 pwm.count_temp[7]
.sym 16658 $auto$alumacc.cc:474:replace_alu$7293.C[7]
.sym 16659 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349
.sym 16660 clk_16mhz$2$2
.sym 16661 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 16662 $abc$64360$new_n5607_
.sym 16663 soc.cpu.pcpi_mul.rs1[8]
.sym 16664 soc.cpu.pcpi_mul.rs1[9]
.sym 16667 soc.cpu.pcpi_mul.rs1[10]
.sym 16668 soc.cpu.pcpi_mul.rs1[11]
.sym 16669 soc.cpu.pcpi_mul.rs1[7]
.sym 16698 $auto$alumacc.cc:474:replace_alu$7293.C[8]
.sym 16735 $auto$alumacc.cc:474:replace_alu$7293.C[9]
.sym 16736 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16737 $false
.sym 16738 pwm.count_temp[8]
.sym 16739 $auto$alumacc.cc:474:replace_alu$7293.C[8]
.sym 16742 $false
.sym 16743 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16744 pwm.count_temp[9]
.sym 16745 $auto$alumacc.cc:474:replace_alu$7293.C[9]
.sym 16754 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16755 $false
.sym 16756 pwm.count_temp[1]
.sym 16757 pwm.count_temp[0]
.sym 16760 $false
.sym 16761 $false
.sym 16762 pwm.count_temp[0]
.sym 16763 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16782 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349
.sym 16783 clk_16mhz$2$2
.sym 16784 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 16785 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[8]
.sym 16786 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[6]
.sym 16788 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[9]
.sym 16789 $abc$64360$new_n8619_
.sym 16790 $abc$64360$new_n8688_
.sym 16791 $abc$64360$new_n8693_
.sym 16792 soc.cpu.pcpi_mul.rs1[0]
.sym 16883 $false
.sym 16884 resetn$2
.sym 16885 pwm.counterI[6]
.sym 16886 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16889 $false
.sym 16890 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16891 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16892 soc.cpu.pcpi_mul.rs1[38]
.sym 16901 $false
.sym 16902 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16903 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16904 soc.cpu.pcpi_mul.rs1[39]
.sym 16905 resetn$2
.sym 16906 clk_16mhz$2$2
.sym 16907 $false
.sym 16912 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 16914 soc.cpu.pcpi_mul.rs1[63]
.sym 16982 $false
.sym 16983 $false
.sym 16984 $false
.sym 16985 $false
.sym 16988 $false
.sym 16989 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16990 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 16991 soc.cpu.pcpi_mul.rs1[37]
.sym 17000 $false
.sym 17001 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17002 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 17003 soc.cpu.pcpi_mul.rs1[35]
.sym 17006 $false
.sym 17007 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17008 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 17009 soc.cpu.pcpi_mul.rs1[34]
.sym 17018 $false
.sym 17019 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17020 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 17021 soc.cpu.pcpi_mul.rs1[36]
.sym 17028 resetn$2
.sym 17029 clk_16mhz$2$2
.sym 17030 $false
.sym 17032 soc.cpu.pcpi_mul.rs1[32]
.sym 17105 soc.cpu.pcpi_mul.rdx[5]
.sym 17106 soc.cpu.pcpi_mul.rd[5]
.sym 17107 soc.cpu.pcpi_mul.rs1[0]
.sym 17108 soc.cpu.pcpi_mul.rs2[5]
.sym 17111 soc.cpu.pcpi_mul.rs2[5]
.sym 17112 soc.cpu.pcpi_mul.rs1[0]
.sym 17113 soc.cpu.pcpi_mul.rdx[5]
.sym 17114 soc.cpu.pcpi_mul.rd[5]
.sym 17117 soc.cpu.pcpi_mul.rs2[2]
.sym 17118 soc.cpu.pcpi_mul.rs1[0]
.sym 17119 soc.cpu.pcpi_mul.rdx[2]
.sym 17120 soc.cpu.pcpi_mul.rd[2]
.sym 17123 soc.cpu.pcpi_mul.rdx[2]
.sym 17124 soc.cpu.pcpi_mul.rd[2]
.sym 17125 soc.cpu.pcpi_mul.rs1[0]
.sym 17126 soc.cpu.pcpi_mul.rs2[2]
.sym 17135 $false
.sym 17136 $false
.sym 17137 $false
.sym 17138 $false
.sym 17147 $false
.sym 17148 $false
.sym 17149 $false
.sym 17150 $false
.sym 17151 resetn$2
.sym 17152 clk_16mhz$2$2
.sym 17153 $false
.sym 17155 $abc$64360$auto$maccmap.cc:112:fulladd$23935[3]
.sym 17156 $abc$64360$auto$maccmap.cc:111:fulladd$23934[3]
.sym 17158 $abc$64360$auto$maccmap.cc:112:fulladd$23935[2]
.sym 17159 $abc$64360$auto$maccmap.cc:111:fulladd$23934[2]
.sym 17160 soc.cpu.pcpi_mul.rs2[5]
.sym 17161 soc.cpu.pcpi_mul.rdx[7]
.sym 17190 $false
.sym 17227 $auto$maccmap.cc:240:synth$23937.C[2]
.sym 17229 $abc$64360$auto$maccmap.cc:111:fulladd$23934[1]
.sym 17230 $abc$64360$auto$maccmap.cc:112:fulladd$23935[0]
.sym 17233 $auto$maccmap.cc:240:synth$23937.C[3]
.sym 17234 $false
.sym 17235 $abc$64360$auto$maccmap.cc:111:fulladd$23934[2]
.sym 17236 $abc$64360$auto$maccmap.cc:112:fulladd$23935[1]
.sym 17237 $auto$maccmap.cc:240:synth$23937.C[2]
.sym 17239 $auto$maccmap.cc:240:synth$23937.C[4]
.sym 17240 $false
.sym 17241 $abc$64360$auto$maccmap.cc:111:fulladd$23934[3]
.sym 17242 $abc$64360$auto$maccmap.cc:112:fulladd$23935[2]
.sym 17243 $auto$maccmap.cc:240:synth$23937.C[3]
.sym 17246 $false
.sym 17247 $false
.sym 17248 $abc$64360$auto$maccmap.cc:112:fulladd$23935[3]
.sym 17249 $auto$maccmap.cc:240:synth$23937.C[4]
.sym 17264 $false
.sym 17265 $abc$64360$auto$maccmap.cc:111:fulladd$23934[1]
.sym 17266 $abc$64360$auto$maccmap.cc:112:fulladd$23935[0]
.sym 17267 $false
.sym 17274 resetn$2
.sym 17275 clk_16mhz$2$2
.sym 17276 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17278 $abc$64360$auto$maccmap.cc:112:fulladd$23920[0]
.sym 17280 soc.cpu.pcpi_mul.rs2[1]
.sym 17281 soc.cpu.pcpi_mul.rs2[4]
.sym 17282 soc.cpu.pcpi_mul.rs2[3]
.sym 17283 soc.cpu.pcpi_mul.rdx[0]
.sym 17284 soc.cpu.pcpi_mul.rs2[2]
.sym 17313 $false
.sym 17350 $auto$maccmap.cc:240:synth$23922.C[2]
.sym 17352 $abc$64360$auto$maccmap.cc:111:fulladd$23919[1]
.sym 17353 $abc$64360$auto$maccmap.cc:112:fulladd$23920[0]
.sym 17356 $auto$maccmap.cc:240:synth$23922.C[3]
.sym 17357 $false
.sym 17358 $abc$64360$auto$maccmap.cc:111:fulladd$23919[2]
.sym 17359 $abc$64360$auto$maccmap.cc:112:fulladd$23920[1]
.sym 17360 $auto$maccmap.cc:240:synth$23922.C[2]
.sym 17362 $auto$maccmap.cc:240:synth$23922.C[4]
.sym 17363 $false
.sym 17364 $abc$64360$auto$maccmap.cc:111:fulladd$23919[3]
.sym 17365 $abc$64360$auto$maccmap.cc:112:fulladd$23920[2]
.sym 17366 $auto$maccmap.cc:240:synth$23922.C[3]
.sym 17369 $false
.sym 17370 $false
.sym 17371 $abc$64360$auto$maccmap.cc:112:fulladd$23920[3]
.sym 17372 $auto$maccmap.cc:240:synth$23922.C[4]
.sym 17375 soc.cpu.pcpi_mul.rdx[8]
.sym 17376 soc.cpu.pcpi_mul.rd[8]
.sym 17377 soc.cpu.pcpi_mul.rs1[0]
.sym 17378 soc.cpu.pcpi_mul.rs2[8]
.sym 17381 $false
.sym 17382 $abc$64360$auto$maccmap.cc:111:fulladd$23919[1]
.sym 17383 $abc$64360$auto$maccmap.cc:112:fulladd$23920[0]
.sym 17384 $false
.sym 17387 soc.cpu.pcpi_mul.rdx[4]
.sym 17388 soc.cpu.pcpi_mul.rd[4]
.sym 17389 soc.cpu.pcpi_mul.rs1[0]
.sym 17390 soc.cpu.pcpi_mul.rs2[4]
.sym 17393 soc.cpu.pcpi_mul.rdx[0]
.sym 17394 soc.cpu.pcpi_mul.rd[0]
.sym 17395 soc.cpu.pcpi_mul.rs1[0]
.sym 17396 soc.cpu.pcpi_mul.rs2[0]
.sym 17397 resetn$2
.sym 17398 clk_16mhz$2$2
.sym 17399 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17401 soc.cpu.pcpi_mul.rdx[21]
.sym 17403 soc.cpu.pcpi_mul.rdx[30]
.sym 17404 soc.cpu.pcpi_mul.rdx[22]
.sym 17405 soc.cpu.pcpi_mul.rdx[11]
.sym 17406 soc.cpu.pcpi_mul.rdx[29]
.sym 17407 soc.cpu.pcpi_mul.rdx[10]
.sym 17474 soc.cpu.pcpi_mul.rdx[9]
.sym 17475 soc.cpu.pcpi_mul.rd[9]
.sym 17476 soc.cpu.pcpi_mul.rs1[0]
.sym 17477 soc.cpu.pcpi_mul.rs2[9]
.sym 17480 soc.cpu.pcpi_mul.rs2[9]
.sym 17481 soc.cpu.pcpi_mul.rs1[0]
.sym 17482 soc.cpu.pcpi_mul.rdx[9]
.sym 17483 soc.cpu.pcpi_mul.rd[9]
.sym 17486 soc.cpu.pcpi_mul.rdx[10]
.sym 17487 soc.cpu.pcpi_mul.rd[10]
.sym 17488 soc.cpu.pcpi_mul.rs1[0]
.sym 17489 soc.cpu.pcpi_mul.rs2[10]
.sym 17492 soc.cpu.pcpi_mul.rs2[10]
.sym 17493 soc.cpu.pcpi_mul.rs1[0]
.sym 17494 soc.cpu.pcpi_mul.rdx[10]
.sym 17495 soc.cpu.pcpi_mul.rd[10]
.sym 17498 soc.cpu.pcpi_mul.rdx[11]
.sym 17499 soc.cpu.pcpi_mul.rd[11]
.sym 17500 soc.cpu.pcpi_mul.rs1[0]
.sym 17501 soc.cpu.pcpi_mul.rs2[11]
.sym 17504 soc.cpu.pcpi_mul.rs2[8]
.sym 17505 soc.cpu.pcpi_mul.rs1[0]
.sym 17506 soc.cpu.pcpi_mul.rdx[8]
.sym 17507 soc.cpu.pcpi_mul.rd[8]
.sym 17510 soc.cpu.pcpi_mul.rs2[11]
.sym 17511 soc.cpu.pcpi_mul.rs1[0]
.sym 17512 soc.cpu.pcpi_mul.rdx[11]
.sym 17513 soc.cpu.pcpi_mul.rd[11]
.sym 17516 soc.cpu.mem_wdata[10]
.sym 17517 $false
.sym 17518 $false
.sym 17519 $false
.sym 17520 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584
.sym 17521 clk_16mhz$2$2
.sym 17522 $false
.sym 17523 $abc$64360$auto$maccmap.cc:112:fulladd$23971[2]
.sym 17524 $abc$64360$auto$maccmap.cc:111:fulladd$23977[3]
.sym 17525 $abc$64360$auto$maccmap.cc:112:fulladd$23978[3]
.sym 17526 $abc$64360$auto$maccmap.cc:111:fulladd$23977[2]
.sym 17527 $abc$64360$auto$maccmap.cc:112:fulladd$23978[2]
.sym 17528 $abc$64360$auto$maccmap.cc:111:fulladd$23970[2]
.sym 17529 pwm_connector[2]
.sym 17597 $false
.sym 17598 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17599 soc.cpu.pcpi_mul.rd[9]
.sym 17600 soc.cpu.pcpi_mul.rd[41]
.sym 17603 $false
.sym 17604 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17605 soc.cpu.pcpi_mul.rd[4]
.sym 17606 soc.cpu.pcpi_mul.rd[36]
.sym 17609 $false
.sym 17610 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17611 soc.cpu.pcpi_mul.rd[11]
.sym 17612 soc.cpu.pcpi_mul.rd[43]
.sym 17615 $false
.sym 17616 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17617 soc.cpu.pcpi_mul.rd[10]
.sym 17618 soc.cpu.pcpi_mul.rd[42]
.sym 17621 $false
.sym 17622 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17623 soc.cpu.pcpi_mul.rd[2]
.sym 17624 soc.cpu.pcpi_mul.rd[34]
.sym 17627 $false
.sym 17628 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17629 soc.cpu.pcpi_mul.rd[1]
.sym 17630 soc.cpu.pcpi_mul.rd[33]
.sym 17633 $false
.sym 17634 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17635 soc.cpu.pcpi_mul.rd[30]
.sym 17636 soc.cpu.pcpi_mul.rd[62]
.sym 17639 $false
.sym 17640 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17641 soc.cpu.pcpi_mul.rd[3]
.sym 17642 soc.cpu.pcpi_mul.rd[35]
.sym 17643 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 17644 clk_16mhz$2$2
.sym 17645 $false
.sym 17647 soc.cpu.pcpi_mul.rd[22]
.sym 17648 soc.cpu.pcpi_mul.rd[23]
.sym 17649 soc.cpu.pcpi_mul.rdx[24]
.sym 17651 soc.cpu.pcpi_mul.rd[21]
.sym 17652 soc.cpu.pcpi_mul.rd[24]
.sym 17720 soc.cpu.pcpi_mul.rs2[44]
.sym 17721 soc.cpu.pcpi_mul.rs1[0]
.sym 17722 soc.cpu.pcpi_mul.rdx[44]
.sym 17723 soc.cpu.pcpi_mul.rd[44]
.sym 17732 soc.cpu.pcpi_mul.rs2[32]
.sym 17733 soc.cpu.pcpi_mul.rs1[0]
.sym 17734 soc.cpu.pcpi_mul.rdx[32]
.sym 17735 soc.cpu.pcpi_mul.rd[32]
.sym 17738 soc.cpu.pcpi_mul.rs2[21]
.sym 17739 soc.cpu.pcpi_mul.rs1[0]
.sym 17740 soc.cpu.pcpi_mul.rdx[21]
.sym 17741 soc.cpu.pcpi_mul.rd[21]
.sym 17744 soc.cpu.pcpi_mul.rdx[21]
.sym 17745 soc.cpu.pcpi_mul.rd[21]
.sym 17746 soc.cpu.pcpi_mul.rs1[0]
.sym 17747 soc.cpu.pcpi_mul.rs2[21]
.sym 17750 soc.cpu.pcpi_mul.rdx[29]
.sym 17751 soc.cpu.pcpi_mul.rd[29]
.sym 17752 soc.cpu.pcpi_mul.rs1[0]
.sym 17753 soc.cpu.pcpi_mul.rs2[29]
.sym 17756 soc.cpu.pcpi_mul.rs2[29]
.sym 17757 soc.cpu.pcpi_mul.rs1[0]
.sym 17758 soc.cpu.pcpi_mul.rdx[29]
.sym 17759 soc.cpu.pcpi_mul.rd[29]
.sym 17762 soc.cpu.pcpi_mul.rdx[44]
.sym 17763 soc.cpu.pcpi_mul.rd[44]
.sym 17764 soc.cpu.pcpi_mul.rs1[0]
.sym 17765 soc.cpu.pcpi_mul.rs2[44]
.sym 17766 resetn$2
.sym 17767 clk_16mhz$2$2
.sym 17768 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17769 $abc$64360$auto$maccmap.cc:112:fulladd$23971[3]
.sym 17770 $abc$64360$auto$maccmap.cc:112:fulladd$23986[0]
.sym 17771 $abc$64360$auto$maccmap.cc:111:fulladd$23970[3]
.sym 17772 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 17773 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 17774 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 17775 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 17776 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 17805 $false
.sym 17842 $auto$maccmap.cc:240:synth$23973.C[2]
.sym 17844 $abc$64360$auto$maccmap.cc:111:fulladd$23970[1]
.sym 17845 $abc$64360$auto$maccmap.cc:112:fulladd$23971[0]
.sym 17848 $auto$maccmap.cc:240:synth$23973.C[3]
.sym 17849 $false
.sym 17850 $abc$64360$auto$maccmap.cc:111:fulladd$23970[2]
.sym 17851 $abc$64360$auto$maccmap.cc:112:fulladd$23971[1]
.sym 17852 $auto$maccmap.cc:240:synth$23973.C[2]
.sym 17854 $auto$maccmap.cc:240:synth$23973.C[4]
.sym 17855 $false
.sym 17856 $abc$64360$auto$maccmap.cc:111:fulladd$23970[3]
.sym 17857 $abc$64360$auto$maccmap.cc:112:fulladd$23971[2]
.sym 17858 $auto$maccmap.cc:240:synth$23973.C[3]
.sym 17861 $false
.sym 17862 $false
.sym 17863 $abc$64360$auto$maccmap.cc:112:fulladd$23971[3]
.sym 17864 $auto$maccmap.cc:240:synth$23973.C[4]
.sym 17867 $false
.sym 17868 $abc$64360$auto$maccmap.cc:111:fulladd$23970[1]
.sym 17869 $abc$64360$auto$maccmap.cc:112:fulladd$23971[0]
.sym 17870 $false
.sym 17879 soc.cpu.pcpi_mul.rdx[32]
.sym 17880 soc.cpu.pcpi_mul.rd[32]
.sym 17881 soc.cpu.pcpi_mul.rs1[0]
.sym 17882 soc.cpu.pcpi_mul.rs2[32]
.sym 17885 soc.cpu.pcpi_mul.rdx[16]
.sym 17886 soc.cpu.pcpi_mul.rd[16]
.sym 17887 soc.cpu.pcpi_mul.rs1[0]
.sym 17888 soc.cpu.pcpi_mul.rs2[16]
.sym 17889 resetn$2
.sym 17890 clk_16mhz$2$2
.sym 17891 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17893 soc.cpu.pcpi_mul.rd[26]
.sym 17894 soc.cpu.pcpi_mul.rd[27]
.sym 17895 soc.cpu.pcpi_mul.rdx[28]
.sym 17896 soc.cpu.pcpi_mul.rd[28]
.sym 17898 soc.cpu.pcpi_mul.rd[25]
.sym 17899 soc.cpu.pcpi_mul.rd[17]
.sym 17966 soc.cpu.pcpi_mul.rs2[16]
.sym 17967 soc.cpu.pcpi_mul.rs1[0]
.sym 17968 soc.cpu.pcpi_mul.rdx[16]
.sym 17969 soc.cpu.pcpi_mul.rd[16]
.sym 17972 soc.cpu.pcpi_mul.rs2[28]
.sym 17973 soc.cpu.pcpi_mul.rs1[0]
.sym 17974 soc.cpu.pcpi_mul.rdx[28]
.sym 17975 soc.cpu.pcpi_mul.rd[28]
.sym 17978 $false
.sym 17979 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17980 soc.cpu.pcpi_mul.rd[16]
.sym 17981 soc.cpu.pcpi_mul.rd[48]
.sym 17984 $false
.sym 17985 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17986 soc.cpu.pcpi_mul.rd[5]
.sym 17987 soc.cpu.pcpi_mul.rd[37]
.sym 17990 $false
.sym 17991 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17992 soc.cpu.pcpi_mul.rd[12]
.sym 17993 soc.cpu.pcpi_mul.rd[44]
.sym 17996 $false
.sym 17997 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 17998 soc.cpu.pcpi_mul.rd[29]
.sym 17999 soc.cpu.pcpi_mul.rd[61]
.sym 18002 $false
.sym 18003 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 18004 soc.cpu.pcpi_mul.rd[28]
.sym 18005 soc.cpu.pcpi_mul.rd[60]
.sym 18012 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 18013 clk_16mhz$2$2
.sym 18014 $false
.sym 18015 $abc$64360$auto$maccmap.cc:111:fulladd$23892[1]
.sym 18016 $abc$64360$auto$maccmap.cc:112:fulladd$23893[1]
.sym 18017 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 18018 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 18019 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 18020 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 18021 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 18101 soc.cpu.pcpi_mul.rs2[19]
.sym 18102 soc.cpu.pcpi_mul.rs1[0]
.sym 18103 soc.cpu.pcpi_mul.rdx[19]
.sym 18104 soc.cpu.pcpi_mul.rd[19]
.sym 18119 soc.cpu.pcpi_mul.rdx[19]
.sym 18120 soc.cpu.pcpi_mul.rd[19]
.sym 18121 soc.cpu.pcpi_mul.rs1[0]
.sym 18122 soc.cpu.pcpi_mul.rs2[19]
.sym 18125 soc.cpu.mem_wdata[11]
.sym 18126 $false
.sym 18127 $false
.sym 18128 $false
.sym 18131 soc.cpu.mem_wdata[12]
.sym 18132 $false
.sym 18133 $false
.sym 18134 $false
.sym 18135 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584
.sym 18136 clk_16mhz$2$2
.sym 18137 $false
.sym 18138 $abc$64360$auto$maccmap.cc:112:fulladd$23893[2]
.sym 18139 $abc$64360$auto$maccmap.cc:111:fulladd$23892[2]
.sym 18140 $abc$64360$auto$maccmap.cc:112:fulladd$23978[0]
.sym 18141 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 18143 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 18145 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 18174 $false
.sym 18211 $auto$maccmap.cc:240:synth$23895.C[2]
.sym 18213 $abc$64360$auto$maccmap.cc:111:fulladd$23892[1]
.sym 18214 $abc$64360$auto$maccmap.cc:112:fulladd$23893[0]
.sym 18217 $auto$maccmap.cc:240:synth$23895.C[3]
.sym 18218 $false
.sym 18219 $abc$64360$auto$maccmap.cc:111:fulladd$23892[2]
.sym 18220 $abc$64360$auto$maccmap.cc:112:fulladd$23893[1]
.sym 18221 $auto$maccmap.cc:240:synth$23895.C[2]
.sym 18223 $auto$maccmap.cc:240:synth$23895.C[4]
.sym 18224 $false
.sym 18225 $abc$64360$auto$maccmap.cc:111:fulladd$23892[3]
.sym 18226 $abc$64360$auto$maccmap.cc:112:fulladd$23893[2]
.sym 18227 $auto$maccmap.cc:240:synth$23895.C[3]
.sym 18230 $false
.sym 18231 $false
.sym 18232 $abc$64360$auto$maccmap.cc:112:fulladd$23893[3]
.sym 18233 $auto$maccmap.cc:240:synth$23895.C[4]
.sym 18248 soc.cpu.pcpi_mul.rdx[20]
.sym 18249 soc.cpu.pcpi_mul.rd[20]
.sym 18250 soc.cpu.pcpi_mul.rs1[0]
.sym 18251 soc.cpu.pcpi_mul.rs2[20]
.sym 18258 resetn$2
.sym 18259 clk_16mhz$2$2
.sym 18260 soc.cpu.pcpi_mul.mul_waiting$2
.sym 18261 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60469
.sym 18262 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29345_new_inv_
.sym 18264 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29342[0]_new_inv_
.sym 18265 $abc$64360$techmap\pwm.$2\state[0:0]_new_inv_
.sym 18266 soc.cpu.irq_mask[16]
.sym 18267 soc.cpu.irq_mask[2]
.sym 18268 soc.cpu.irq_mask[31]
.sym 18347 soc.cpu.pcpi_mul.rdx[47]
.sym 18348 soc.cpu.pcpi_mul.rd[47]
.sym 18349 soc.cpu.pcpi_mul.rs1[0]
.sym 18350 soc.cpu.pcpi_mul.rs2[47]
.sym 18353 soc.cpu.pcpi_mul.rs2[47]
.sym 18354 soc.cpu.pcpi_mul.rs1[0]
.sym 18355 soc.cpu.pcpi_mul.rdx[47]
.sym 18356 soc.cpu.pcpi_mul.rd[47]
.sym 18359 $false
.sym 18360 $false
.sym 18361 $false
.sym 18362 $false
.sym 18365 $false
.sym 18366 $false
.sym 18367 $false
.sym 18368 $false
.sym 18381 resetn$2
.sym 18382 clk_16mhz$2$2
.sym 18383 $false
.sym 18384 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14880_Y_new_inv_
.sym 18385 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29244[0]_new_inv_
.sym 18386 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[1]
.sym 18387 pwm.state
.sym 18389 soc.cpu.timer[4]
.sym 18390 soc.cpu.timer[5]
.sym 18391 soc.cpu.timer[1]
.sym 18458 $abc$64360$new_n6148_
.sym 18459 $abc$64360$new_n6147_
.sym 18460 $abc$64360$new_n6146_
.sym 18461 $abc$64360$new_n6145_
.sym 18464 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[4]
.sym 18465 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[3]
.sym 18466 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[2]
.sym 18467 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[1]
.sym 18470 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[8]
.sym 18471 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[7]
.sym 18472 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[6]
.sym 18473 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[5]
.sym 18476 $false
.sym 18477 soc.cpu.timer[2]
.sym 18478 $false
.sym 18479 $auto$alumacc.cc:474:replace_alu$7346.C[2]
.sym 18482 $abc$64360$new_n6097_
.sym 18483 soc.cpu.cpuregs_rs1[7]
.sym 18484 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[7]
.sym 18485 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18488 $abc$64360$new_n6097_
.sym 18489 soc.cpu.cpuregs_rs1[6]
.sym 18490 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[6]
.sym 18491 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18494 $abc$64360$new_n6097_
.sym 18495 soc.cpu.cpuregs_rs1[2]
.sym 18496 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[2]
.sym 18497 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18500 $abc$64360$new_n6097_
.sym 18501 soc.cpu.cpuregs_rs1[3]
.sym 18502 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[3]
.sym 18503 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18504 $true
.sym 18505 clk_16mhz$2$2
.sym 18506 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 18507 $abc$64360$new_n7578_
.sym 18508 soc.cpu.timer[18]
.sym 18509 soc.cpu.timer[13]
.sym 18510 soc.cpu.timer[15]
.sym 18511 soc.cpu.timer[12]
.sym 18512 soc.cpu.timer[9]
.sym 18513 soc.cpu.timer[11]
.sym 18514 soc.cpu.timer[16]
.sym 18581 $false
.sym 18582 soc.cpu.timer[15]
.sym 18583 $false
.sym 18584 $auto$alumacc.cc:474:replace_alu$7346.C[15]
.sym 18587 $false
.sym 18588 soc.cpu.timer[8]
.sym 18589 $false
.sym 18590 $auto$alumacc.cc:474:replace_alu$7346.C[8]
.sym 18593 $false
.sym 18594 soc.cpu.timer[12]
.sym 18595 $false
.sym 18596 $auto$alumacc.cc:474:replace_alu$7346.C[12]
.sym 18599 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[12]
.sym 18600 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[11]
.sym 18601 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[10]
.sym 18602 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[9]
.sym 18605 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[16]
.sym 18606 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[15]
.sym 18607 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[14]
.sym 18608 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[13]
.sym 18611 $abc$64360$new_n6097_
.sym 18612 soc.cpu.cpuregs_rs1[10]
.sym 18613 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[10]
.sym 18614 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18617 $abc$64360$new_n6097_
.sym 18618 soc.cpu.cpuregs_rs1[14]
.sym 18619 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[14]
.sym 18620 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18623 $abc$64360$new_n6097_
.sym 18624 soc.cpu.cpuregs_rs1[8]
.sym 18625 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[8]
.sym 18626 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18627 $true
.sym 18628 clk_16mhz$2$2
.sym 18629 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 18630 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14900_Y_new_inv_
.sym 18631 soc.cpu.timer[24]
.sym 18632 soc.cpu.timer[22]
.sym 18633 soc.cpu.timer[19]
.sym 18634 soc.cpu.timer[17]
.sym 18635 soc.cpu.timer[21]
.sym 18636 soc.cpu.timer[23]
.sym 18637 soc.cpu.timer[20]
.sym 18704 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[24]
.sym 18705 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[23]
.sym 18706 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[22]
.sym 18707 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[21]
.sym 18710 $false
.sym 18711 soc.cpu.timer[20]
.sym 18712 $false
.sym 18713 $auto$alumacc.cc:474:replace_alu$7346.C[20]
.sym 18722 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[20]
.sym 18723 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[19]
.sym 18724 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[18]
.sym 18725 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[17]
.sym 18728 $false
.sym 18729 soc.cpu.timer[21]
.sym 18730 $false
.sym 18731 $auto$alumacc.cc:474:replace_alu$7346.C[21]
.sym 18734 $false
.sym 18735 soc.cpu.timer[17]
.sym 18736 $false
.sym 18737 $auto$alumacc.cc:474:replace_alu$7346.C[17]
.sym 18740 $abc$64360$new_n6143_
.sym 18741 $abc$64360$new_n6142_
.sym 18742 $abc$64360$new_n6141_
.sym 18743 $abc$64360$new_n6140_
.sym 18746 $false
.sym 18747 soc.cpu.timer[22]
.sym 18748 $false
.sym 18749 $auto$alumacc.cc:474:replace_alu$7346.C[22]
.sym 18753 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14909_Y_new_inv_
.sym 18754 $abc$64360$new_n7818_
.sym 18755 soc.cpu.timer[31]
.sym 18758 soc.cpu.timer[29]
.sym 18760 soc.cpu.timer[25]
.sym 18827 $false
.sym 18828 soc.cpu.timer[28]
.sym 18829 $false
.sym 18830 $auto$alumacc.cc:474:replace_alu$7346.C[28]
.sym 18833 soc.cpu.timer[0]
.sym 18834 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[31]
.sym 18835 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[30]
.sym 18836 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[29]
.sym 18845 $false
.sym 18846 soc.cpu.timer[25]
.sym 18847 $false
.sym 18848 $auto$alumacc.cc:474:replace_alu$7346.C[25]
.sym 18851 $false
.sym 18852 soc.cpu.timer[30]
.sym 18853 $false
.sym 18854 $auto$alumacc.cc:474:replace_alu$7346.C[30]
.sym 18857 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[28]
.sym 18858 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[27]
.sym 18859 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[26]
.sym 18860 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[25]
.sym 18863 $abc$64360$new_n6097_
.sym 18864 soc.cpu.cpuregs_rs1[27]
.sym 18865 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[27]
.sym 18866 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18869 $abc$64360$new_n6097_
.sym 18870 soc.cpu.cpuregs_rs1[28]
.sym 18871 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[28]
.sym 18872 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 18873 $true
.sym 18874 clk_16mhz$2$2
.sym 18875 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 18882 pwm.pwm_counter
.sym 18912 $true
.sym 18949 pwm.counterI[0]$2
.sym 18950 $false
.sym 18951 pwm.counterI[0]
.sym 18952 $false
.sym 18953 $false
.sym 18955 $auto$alumacc.cc:474:replace_alu$7290.C[2]
.sym 18957 $false
.sym 18958 pwm.counterI[1]
.sym 18961 $auto$alumacc.cc:474:replace_alu$7290.C[3]
.sym 18962 pwm.counterI[6]
.sym 18963 $false
.sym 18964 pwm.counterI[2]
.sym 18965 $auto$alumacc.cc:474:replace_alu$7290.C[2]
.sym 18967 $auto$alumacc.cc:474:replace_alu$7290.C[4]
.sym 18968 pwm.counterI[6]
.sym 18969 $false
.sym 18970 pwm.counterI[3]
.sym 18971 $auto$alumacc.cc:474:replace_alu$7290.C[3]
.sym 18973 $auto$alumacc.cc:474:replace_alu$7290.C[5]
.sym 18974 pwm.counterI[6]
.sym 18975 $false
.sym 18976 pwm.counterI[4]
.sym 18977 $auto$alumacc.cc:474:replace_alu$7290.C[4]
.sym 18979 $auto$alumacc.cc:474:replace_alu$7290.C[6]
.sym 18980 pwm.counterI[6]
.sym 18981 $false
.sym 18982 pwm.counterI[5]
.sym 18983 $auto$alumacc.cc:474:replace_alu$7290.C[5]
.sym 18986 $false
.sym 18987 $false
.sym 18988 pwm.counterI[6]
.sym 18989 $auto$alumacc.cc:474:replace_alu$7290.C[6]
.sym 18992 pwm.counterI[6]
.sym 18993 $false
.sym 18994 pwm.counterI[1]
.sym 18995 pwm.counterI[0]
.sym 18996 $true
.sym 18997 clk_16mhz$2$2
.sym 18998 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 19122 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1]_new_inv_
.sym 19124 $abc$64360$new_n5356_
.sym 19126 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[4]_new_
.sym 19127 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[6]_new_
.sym 19208 soc.cpu.instr_rdcycle
.sym 19209 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19210 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16203_Y_new_inv_
.sym 19211 soc.cpu.count_cycle[2]
.sym 19214 soc.cpu.instr_rdcycle
.sym 19215 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19216 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16204_Y_new_inv_
.sym 19217 soc.cpu.count_cycle[3]
.sym 19220 $false
.sym 19221 $false
.sym 19222 soc.cpu.count_cycle[1]
.sym 19223 soc.cpu.count_cycle[0]
.sym 19242 $true
.sym 19243 clk_16mhz$2$2
.sym 19244 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 19245 $abc$64360$new_n5364_
.sym 19246 $abc$64360$new_n5368_
.sym 19247 $abc$64360$new_n5365_
.sym 19248 $abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_
.sym 19249 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16207_Y_new_inv_
.sym 19250 $abc$64360$new_n5359_
.sym 19251 soc.simpleuart.recv_divcnt[0]
.sym 19252 soc.simpleuart.recv_divcnt[1]
.sym 19325 soc.cpu.instr_rdcycle
.sym 19326 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19327 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16216_Y_new_inv_
.sym 19328 soc.cpu.count_cycle[15]
.sym 19331 soc.cpu.instr_rdcycle
.sym 19332 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19333 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16214_Y_new_inv_
.sym 19334 soc.cpu.count_cycle[13]
.sym 19337 soc.cpu.instr_rdcycle
.sym 19338 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19339 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16211_Y_new_inv_
.sym 19340 soc.cpu.count_cycle[10]
.sym 19343 $false
.sym 19344 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28894_new_inv_
.sym 19345 soc.cpu.instr_rdcycleh
.sym 19346 soc.cpu.count_cycle[42]
.sym 19349 soc.cpu.instr_rdcycle
.sym 19350 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19351 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16225_Y_new_inv_
.sym 19352 soc.cpu.count_cycle[24]
.sym 19355 $false
.sym 19356 resetn$2
.sym 19357 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.sym 19358 $abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_
.sym 19361 soc.cpu.instr_rdcycle
.sym 19362 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19363 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16219_Y_new_inv_
.sym 19364 soc.cpu.count_cycle[18]
.sym 19368 $abc$64360$new_n8595_
.sym 19369 $abc$64360$new_n8593_
.sym 19370 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16202_Y_new_inv_
.sym 19371 $abc$64360$new_n5377_
.sym 19372 $abc$64360$new_n5367_
.sym 19373 $abc$64360$new_n5376_
.sym 19374 $abc$64360$new_n8589_
.sym 19375 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16205_Y_new_inv_
.sym 19442 soc.cpu.instr_rdcycle
.sym 19443 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19444 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16218_Y_new_inv_
.sym 19445 soc.cpu.count_cycle[17]
.sym 19448 soc.cpu.instr_rdcycle
.sym 19449 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19450 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16223_Y_new_inv_
.sym 19451 soc.cpu.count_cycle[22]
.sym 19454 $false
.sym 19455 $false
.sym 19456 $false
.sym 19457 soc.cpu.mem_addr[0]
.sym 19460 $false
.sym 19461 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28926_new_inv_
.sym 19462 soc.cpu.instr_rdcycleh
.sym 19463 soc.cpu.count_cycle[34]
.sym 19466 $false
.sym 19467 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28882_new_inv_
.sym 19468 soc.cpu.instr_rdcycleh
.sym 19469 soc.cpu.count_cycle[45]
.sym 19472 soc.cpu.instr_rdcycle
.sym 19473 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19474 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16230_Y_new_inv_
.sym 19475 soc.cpu.count_cycle[29]
.sym 19478 soc.cpu.instr_rdcycle
.sym 19479 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19480 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16221_Y_new_inv_
.sym 19481 soc.cpu.count_cycle[20]
.sym 19484 $false
.sym 19485 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28922_new_inv_
.sym 19486 soc.cpu.instr_rdcycleh
.sym 19487 soc.cpu.count_cycle[35]
.sym 19491 $abc$64360$new_n8684_
.sym 19492 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[27]_new_
.sym 19493 $abc$64360$new_n5361_
.sym 19494 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[2]_new_
.sym 19495 $abc$64360$new_n5360_
.sym 19496 $abc$64360$new_n8678_
.sym 19497 $abc$64360$new_n5366_
.sym 19498 $abc$64360$new_n5362_
.sym 19565 $false
.sym 19566 $false
.sym 19567 $false
.sym 19568 soc.cpu.mem_addr[4]
.sym 19571 soc.cpu.instr_rdcycle
.sym 19572 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 19573 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16229_Y_new_inv_
.sym 19574 soc.cpu.count_cycle[28]
.sym 19577 $false
.sym 19578 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28810_new_inv_
.sym 19579 soc.cpu.instr_rdcycleh
.sym 19580 soc.cpu.count_cycle[47]
.sym 19583 $abc$64360$new_n8695_
.sym 19584 $abc$64360$new_n8696_
.sym 19585 soc.simpleuart.send_divcnt[13]
.sym 19586 soc.simpleuart.cfg_divider[13]
.sym 19589 $abc$64360$new_n8686_
.sym 19590 $abc$64360$new_n8678_
.sym 19591 $abc$64360$new_n5402_
.sym 19592 $abc$64360$new_n8697_
.sym 19595 soc.simpleuart.send_divcnt[15]
.sym 19596 soc.simpleuart.cfg_divider[15]
.sym 19597 soc.simpleuart.send_divcnt[14]
.sym 19598 soc.simpleuart.cfg_divider[14]
.sym 19601 soc.simpleuart.cfg_divider[14]
.sym 19602 soc.simpleuart.send_divcnt[14]
.sym 19603 soc.simpleuart.send_divcnt[21]
.sym 19604 soc.simpleuart.cfg_divider[21]
.sym 19607 $abc$64360$new_n8601_
.sym 19608 $abc$64360$new_n5417_
.sym 19609 $abc$64360$new_n8685_
.sym 19610 $abc$64360$new_n8684_
.sym 19616 soc.simpleuart.recv_divcnt[2]
.sym 19617 soc.simpleuart.recv_divcnt[3]
.sym 19618 soc.simpleuart.recv_divcnt[4]
.sym 19619 soc.simpleuart.recv_divcnt[5]
.sym 19620 soc.simpleuart.recv_divcnt[6]
.sym 19621 soc.simpleuart.recv_divcnt[7]
.sym 19688 $false
.sym 19689 $false
.sym 19690 $false
.sym 19691 soc.cpu.mem_addr[6]
.sym 19694 $false
.sym 19695 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28870_new_inv_
.sym 19696 soc.cpu.instr_rdcycleh
.sym 19697 soc.cpu.count_cycle[49]
.sym 19700 $false
.sym 19701 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28858_new_inv_
.sym 19702 soc.cpu.instr_rdcycleh
.sym 19703 soc.cpu.count_cycle[52]
.sym 19706 $false
.sym 19707 $abc$64360$new_n5403_
.sym 19708 soc.simpleuart.send_divcnt[2]
.sym 19709 soc.simpleuart.cfg_divider[2]
.sym 19712 soc.simpleuart.send_divcnt[24]
.sym 19713 soc.simpleuart.cfg_divider[24]
.sym 19714 soc.simpleuart.send_divcnt[26]
.sym 19715 soc.simpleuart.cfg_divider[26]
.sym 19718 soc.simpleuart.cfg_divider[26]
.sym 19719 soc.simpleuart.send_divcnt[26]
.sym 19720 soc.simpleuart.send_divcnt[27]
.sym 19721 soc.simpleuart.cfg_divider[27]
.sym 19724 $abc$64360$new_n8680_
.sym 19725 $false
.sym 19726 soc.simpleuart.send_divcnt[1]
.sym 19727 soc.simpleuart.send_divcnt[0]
.sym 19730 $false
.sym 19731 $false
.sym 19732 $abc$64360$new_n8680_
.sym 19733 soc.simpleuart.send_divcnt[0]
.sym 19734 $true
.sym 19735 clk_16mhz$2$2
.sym 19736 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 19737 soc.simpleuart.recv_divcnt[8]
.sym 19738 soc.simpleuart.recv_divcnt[9]
.sym 19739 soc.simpleuart.recv_divcnt[10]
.sym 19740 soc.simpleuart.recv_divcnt[11]
.sym 19741 soc.simpleuart.recv_divcnt[12]
.sym 19742 soc.simpleuart.recv_divcnt[13]
.sym 19743 soc.simpleuart.recv_divcnt[14]
.sym 19744 soc.simpleuart.recv_divcnt[15]
.sym 19811 $false
.sym 19812 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28850_new_inv_
.sym 19813 soc.cpu.instr_rdcycleh
.sym 19814 soc.cpu.count_cycle[54]
.sym 19817 $abc$64360$auto$alumacc.cc:490:replace_alu$7202[19]_new_
.sym 19818 $abc$64360$new_n8600_
.sym 19819 soc.simpleuart.send_divcnt[10]
.sym 19820 soc.simpleuart.cfg_divider[10]
.sym 19823 $false
.sym 19824 $false
.sym 19825 $false
.sym 19826 soc.cpu.mem_addr[24]
.sym 19829 $false
.sym 19830 $false
.sym 19831 $false
.sym 19832 soc.cpu.mem_addr[21]
.sym 19835 $false
.sym 19836 $false
.sym 19837 $false
.sym 19838 soc.cpu.mem_addr[19]
.sym 19841 $false
.sym 19842 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28866_new_inv_
.sym 19843 soc.cpu.instr_rdcycleh
.sym 19844 soc.cpu.count_cycle[50]
.sym 19847 $false
.sym 19848 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28842_new_inv_
.sym 19849 soc.cpu.instr_rdcycleh
.sym 19850 soc.cpu.count_cycle[56]
.sym 19853 $false
.sym 19854 $false
.sym 19855 $false
.sym 19856 soc.simpleuart.cfg_divider[21]
.sym 19860 soc.simpleuart.recv_divcnt[16]
.sym 19861 soc.simpleuart.recv_divcnt[17]
.sym 19862 soc.simpleuart.recv_divcnt[18]
.sym 19863 soc.simpleuart.recv_divcnt[19]
.sym 19864 soc.simpleuart.recv_divcnt[20]
.sym 19865 soc.simpleuart.recv_divcnt[21]
.sym 19866 soc.simpleuart.recv_divcnt[22]
.sym 19867 soc.simpleuart.recv_divcnt[23]
.sym 19896 $true
.sym 19933 soc.simpleuart.send_divcnt[0]$2
.sym 19934 $false
.sym 19935 soc.simpleuart.send_divcnt[0]
.sym 19936 $false
.sym 19937 $false
.sym 19939 $auto$alumacc.cc:474:replace_alu$7394.C[2]
.sym 19941 $false
.sym 19942 soc.simpleuart.send_divcnt[1]
.sym 19945 $auto$alumacc.cc:474:replace_alu$7394.C[3]
.sym 19946 $abc$64360$new_n8680_
.sym 19947 $false
.sym 19948 soc.simpleuart.send_divcnt[2]
.sym 19949 $auto$alumacc.cc:474:replace_alu$7394.C[2]
.sym 19951 $auto$alumacc.cc:474:replace_alu$7394.C[4]
.sym 19952 $abc$64360$new_n8680_
.sym 19953 $false
.sym 19954 soc.simpleuart.send_divcnt[3]
.sym 19955 $auto$alumacc.cc:474:replace_alu$7394.C[3]
.sym 19957 $auto$alumacc.cc:474:replace_alu$7394.C[5]
.sym 19958 $abc$64360$new_n8680_
.sym 19959 $false
.sym 19960 soc.simpleuart.send_divcnt[4]
.sym 19961 $auto$alumacc.cc:474:replace_alu$7394.C[4]
.sym 19963 $auto$alumacc.cc:474:replace_alu$7394.C[6]
.sym 19964 $abc$64360$new_n8680_
.sym 19965 $false
.sym 19966 soc.simpleuart.send_divcnt[5]
.sym 19967 $auto$alumacc.cc:474:replace_alu$7394.C[5]
.sym 19969 $auto$alumacc.cc:474:replace_alu$7394.C[7]
.sym 19970 $abc$64360$new_n8680_
.sym 19971 $false
.sym 19972 soc.simpleuart.send_divcnt[6]
.sym 19973 $auto$alumacc.cc:474:replace_alu$7394.C[6]
.sym 19975 $auto$alumacc.cc:474:replace_alu$7394.C[8]
.sym 19976 $abc$64360$new_n8680_
.sym 19977 $false
.sym 19978 soc.simpleuart.send_divcnt[7]
.sym 19979 $auto$alumacc.cc:474:replace_alu$7394.C[7]
.sym 19980 $true
.sym 19981 clk_16mhz$2$2
.sym 19982 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 19983 soc.simpleuart.recv_divcnt[24]
.sym 19984 soc.simpleuart.recv_divcnt[25]
.sym 19985 soc.simpleuart.recv_divcnt[26]
.sym 19986 soc.simpleuart.recv_divcnt[27]
.sym 19987 soc.simpleuart.recv_divcnt[28]
.sym 19988 soc.simpleuart.recv_divcnt[29]
.sym 19989 soc.simpleuart.recv_divcnt[30]
.sym 19990 soc.simpleuart.recv_divcnt[31]
.sym 20019 $auto$alumacc.cc:474:replace_alu$7394.C[8]
.sym 20056 $auto$alumacc.cc:474:replace_alu$7394.C[9]
.sym 20057 $abc$64360$new_n8680_
.sym 20058 $false
.sym 20059 soc.simpleuart.send_divcnt[8]
.sym 20060 $auto$alumacc.cc:474:replace_alu$7394.C[8]
.sym 20062 $auto$alumacc.cc:474:replace_alu$7394.C[10]
.sym 20063 $abc$64360$new_n8680_
.sym 20064 $false
.sym 20065 soc.simpleuart.send_divcnt[9]
.sym 20066 $auto$alumacc.cc:474:replace_alu$7394.C[9]
.sym 20068 $auto$alumacc.cc:474:replace_alu$7394.C[11]
.sym 20069 $abc$64360$new_n8680_
.sym 20070 $false
.sym 20071 soc.simpleuart.send_divcnt[10]
.sym 20072 $auto$alumacc.cc:474:replace_alu$7394.C[10]
.sym 20074 $auto$alumacc.cc:474:replace_alu$7394.C[12]
.sym 20075 $abc$64360$new_n8680_
.sym 20076 $false
.sym 20077 soc.simpleuart.send_divcnt[11]
.sym 20078 $auto$alumacc.cc:474:replace_alu$7394.C[11]
.sym 20080 $auto$alumacc.cc:474:replace_alu$7394.C[13]
.sym 20081 $abc$64360$new_n8680_
.sym 20082 $false
.sym 20083 soc.simpleuart.send_divcnt[12]
.sym 20084 $auto$alumacc.cc:474:replace_alu$7394.C[12]
.sym 20086 $auto$alumacc.cc:474:replace_alu$7394.C[14]
.sym 20087 $abc$64360$new_n8680_
.sym 20088 $false
.sym 20089 soc.simpleuart.send_divcnt[13]
.sym 20090 $auto$alumacc.cc:474:replace_alu$7394.C[13]
.sym 20092 $auto$alumacc.cc:474:replace_alu$7394.C[15]
.sym 20093 $abc$64360$new_n8680_
.sym 20094 $false
.sym 20095 soc.simpleuart.send_divcnt[14]
.sym 20096 $auto$alumacc.cc:474:replace_alu$7394.C[14]
.sym 20098 $auto$alumacc.cc:474:replace_alu$7394.C[16]
.sym 20099 $abc$64360$new_n8680_
.sym 20100 $false
.sym 20101 soc.simpleuart.send_divcnt[15]
.sym 20102 $auto$alumacc.cc:474:replace_alu$7394.C[15]
.sym 20103 $true
.sym 20104 clk_16mhz$2$2
.sym 20105 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 20106 $abc$64360$new_n8597_
.sym 20107 $abc$64360$new_n8600_
.sym 20108 $abc$64360$new_n5429_
.sym 20109 $abc$64360$new_n5411_
.sym 20110 $abc$64360$new_n8596_
.sym 20111 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16228_Y_new_inv_
.sym 20112 $abc$64360$new_n5363_
.sym 20113 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[16]
.sym 20142 $auto$alumacc.cc:474:replace_alu$7394.C[16]
.sym 20179 $auto$alumacc.cc:474:replace_alu$7394.C[17]
.sym 20180 $abc$64360$new_n8680_
.sym 20181 $false
.sym 20182 soc.simpleuart.send_divcnt[16]
.sym 20183 $auto$alumacc.cc:474:replace_alu$7394.C[16]
.sym 20185 $auto$alumacc.cc:474:replace_alu$7394.C[18]
.sym 20186 $abc$64360$new_n8680_
.sym 20187 $false
.sym 20188 soc.simpleuart.send_divcnt[17]
.sym 20189 $auto$alumacc.cc:474:replace_alu$7394.C[17]
.sym 20191 $auto$alumacc.cc:474:replace_alu$7394.C[19]
.sym 20192 $abc$64360$new_n8680_
.sym 20193 $false
.sym 20194 soc.simpleuart.send_divcnt[18]
.sym 20195 $auto$alumacc.cc:474:replace_alu$7394.C[18]
.sym 20197 $auto$alumacc.cc:474:replace_alu$7394.C[20]
.sym 20198 $abc$64360$new_n8680_
.sym 20199 $false
.sym 20200 soc.simpleuart.send_divcnt[19]
.sym 20201 $auto$alumacc.cc:474:replace_alu$7394.C[19]
.sym 20203 $auto$alumacc.cc:474:replace_alu$7394.C[21]
.sym 20204 $abc$64360$new_n8680_
.sym 20205 $false
.sym 20206 soc.simpleuart.send_divcnt[20]
.sym 20207 $auto$alumacc.cc:474:replace_alu$7394.C[20]
.sym 20209 $auto$alumacc.cc:474:replace_alu$7394.C[22]
.sym 20210 $abc$64360$new_n8680_
.sym 20211 $false
.sym 20212 soc.simpleuart.send_divcnt[21]
.sym 20213 $auto$alumacc.cc:474:replace_alu$7394.C[21]
.sym 20215 $auto$alumacc.cc:474:replace_alu$7394.C[23]
.sym 20216 $abc$64360$new_n8680_
.sym 20217 $false
.sym 20218 soc.simpleuart.send_divcnt[22]
.sym 20219 $auto$alumacc.cc:474:replace_alu$7394.C[22]
.sym 20221 $auto$alumacc.cc:474:replace_alu$7394.C[24]
.sym 20222 $abc$64360$new_n8680_
.sym 20223 $false
.sym 20224 soc.simpleuart.send_divcnt[23]
.sym 20225 $auto$alumacc.cc:474:replace_alu$7394.C[23]
.sym 20226 $true
.sym 20227 clk_16mhz$2$2
.sym 20228 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 20265 $auto$alumacc.cc:474:replace_alu$7394.C[24]
.sym 20302 $auto$alumacc.cc:474:replace_alu$7394.C[25]
.sym 20303 $abc$64360$new_n8680_
.sym 20304 $false
.sym 20305 soc.simpleuart.send_divcnt[24]
.sym 20306 $auto$alumacc.cc:474:replace_alu$7394.C[24]
.sym 20308 $auto$alumacc.cc:474:replace_alu$7394.C[26]
.sym 20309 $abc$64360$new_n8680_
.sym 20310 $false
.sym 20311 soc.simpleuart.send_divcnt[25]
.sym 20312 $auto$alumacc.cc:474:replace_alu$7394.C[25]
.sym 20314 $auto$alumacc.cc:474:replace_alu$7394.C[27]
.sym 20315 $abc$64360$new_n8680_
.sym 20316 $false
.sym 20317 soc.simpleuart.send_divcnt[26]
.sym 20318 $auto$alumacc.cc:474:replace_alu$7394.C[26]
.sym 20320 $auto$alumacc.cc:474:replace_alu$7394.C[28]
.sym 20321 $abc$64360$new_n8680_
.sym 20322 $false
.sym 20323 soc.simpleuart.send_divcnt[27]
.sym 20324 $auto$alumacc.cc:474:replace_alu$7394.C[27]
.sym 20326 $auto$alumacc.cc:474:replace_alu$7394.C[29]
.sym 20327 $abc$64360$new_n8680_
.sym 20328 $false
.sym 20329 soc.simpleuart.send_divcnt[28]
.sym 20330 $auto$alumacc.cc:474:replace_alu$7394.C[28]
.sym 20332 $auto$alumacc.cc:474:replace_alu$7394.C[30]
.sym 20333 $abc$64360$new_n8680_
.sym 20334 $false
.sym 20335 soc.simpleuart.send_divcnt[29]
.sym 20336 $auto$alumacc.cc:474:replace_alu$7394.C[29]
.sym 20338 $auto$alumacc.cc:474:replace_alu$7394.C[31]
.sym 20339 $abc$64360$new_n8680_
.sym 20340 $false
.sym 20341 soc.simpleuart.send_divcnt[30]
.sym 20342 $auto$alumacc.cc:474:replace_alu$7394.C[30]
.sym 20345 $false
.sym 20346 $abc$64360$new_n8680_
.sym 20347 soc.simpleuart.send_divcnt[31]
.sym 20348 $auto$alumacc.cc:474:replace_alu$7394.C[31]
.sym 20349 $true
.sym 20350 clk_16mhz$2$2
.sym 20351 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 20397 pin_1$2
.sym 20456 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[1]
.sym 20459 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[7]
.sym 20527 $false
.sym 20528 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20529 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 20530 soc.cpu.pcpi_mul.rs1[63]
.sym 20533 $false
.sym 20534 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20535 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 20536 soc.cpu.pcpi_mul.rs1[51]
.sym 20539 $false
.sym 20540 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20541 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 20542 soc.cpu.pcpi_mul.rs1[54]
.sym 20545 $false
.sym 20546 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20547 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 20548 soc.cpu.pcpi_mul.rs1[55]
.sym 20551 $false
.sym 20552 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20553 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 20554 soc.cpu.pcpi_mul.rs1[49]
.sym 20557 $false
.sym 20558 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20559 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 20560 soc.cpu.pcpi_mul.rs1[53]
.sym 20563 $false
.sym 20564 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20565 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 20566 soc.cpu.pcpi_mul.rs1[52]
.sym 20573 resetn$2
.sym 20574 clk_16mhz$2$2
.sym 20575 $false
.sym 20690 $false
.sym 20691 $false
.sym 20692 $false
.sym 20693 pwm_connector[2]
.sym 20702 $false
.sym 20703 $false
.sym 20704 $false
.sym 20705 pwm_connector[4]
.sym 20708 $false
.sym 20709 $false
.sym 20710 $false
.sym 20711 pwm_connector[3]
.sym 20714 pwm.count_temp[3]
.sym 20715 pwm_connector[3]
.sym 20716 pwm.count_temp[2]
.sym 20717 pwm_connector[2]
.sym 20813 pwm.count_temp[7]
.sym 20814 pwm_connector[7]
.sym 20815 pwm.count_temp[1]
.sym 20816 pwm_connector[1]
.sym 20819 $false
.sym 20820 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20821 soc.cpu.reg_op1[8]
.sym 20822 soc.cpu.pcpi_mul.rs1[9]
.sym 20825 $false
.sym 20826 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20827 soc.cpu.reg_op1[9]
.sym 20828 soc.cpu.pcpi_mul.rs1[10]
.sym 20843 $false
.sym 20844 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20845 soc.cpu.reg_op1[10]
.sym 20846 soc.cpu.pcpi_mul.rs1[11]
.sym 20849 $false
.sym 20850 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20851 soc.cpu.reg_op1[11]
.sym 20852 soc.cpu.pcpi_mul.rs1[12]
.sym 20855 $false
.sym 20856 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20857 soc.cpu.reg_op1[7]
.sym 20858 soc.cpu.pcpi_mul.rs1[8]
.sym 20859 resetn$2
.sym 20860 clk_16mhz$2$2
.sym 20861 $false
.sym 20936 $false
.sym 20937 $false
.sym 20938 $false
.sym 20939 pwm_connector[8]
.sym 20942 $false
.sym 20943 $false
.sym 20944 $false
.sym 20945 pwm_connector[6]
.sym 20954 $false
.sym 20955 $false
.sym 20956 $false
.sym 20957 pwm_connector[9]
.sym 20960 pwm.count_temp[4]
.sym 20961 pwm_connector[4]
.sym 20962 pwm_connector[8]
.sym 20963 pwm.count_temp[8]
.sym 20966 pwm.count_temp[9]
.sym 20967 pwm_connector[9]
.sym 20968 pwm.count_temp[6]
.sym 20969 pwm_connector[6]
.sym 20972 $abc$64360$new_n8688_
.sym 20973 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19769[14]_new_
.sym 20974 $abc$64360$new_n8619_
.sym 20975 $abc$64360$new_n5607_
.sym 20978 $false
.sym 20979 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20980 soc.cpu.reg_op1[0]
.sym 20981 soc.cpu.pcpi_mul.rs1[1]
.sym 20982 resetn$2
.sym 20983 clk_16mhz$2$2
.sym 20984 $false
.sym 21083 $false
.sym 21084 pwm.count_temp[8]
.sym 21085 $abc$64360$auto$alumacc.cc:491:replace_alu$7265[31]
.sym 21086 $abc$64360$techmap\pwm.$2\state[0:0]_new_inv_
.sym 21095 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 21096 $false
.sym 21097 $false
.sym 21098 $false
.sym 21105 resetn$2
.sym 21106 clk_16mhz$2$2
.sym 21107 $abc$64360$auto$rtlil.cc:1981:NotGate$64186
.sym 21108 $abc$64360$auto$alumacc.cc:491:replace_alu$7270[31]
.sym 21109 $abc$64360$new_n8692_
.sym 21110 $abc$64360$new_n5604_
.sym 21111 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[13]
.sym 21112 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[12]
.sym 21114 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[14]
.sym 21115 $abc$64360$auto$rtlil.cc:1848:ReduceOr$7280_new_inv_
.sym 21188 $false
.sym 21189 soc.cpu.pcpi_mul.mul_waiting$2
.sym 21190 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 21191 soc.cpu.pcpi_mul.rs1[33]
.sym 21228 resetn$2
.sym 21229 clk_16mhz$2$2
.sym 21230 $false
.sym 21231 soc.cpu.pcpi_mul.rs2[6]
.sym 21232 soc.cpu.pcpi_mul.rs2[8]
.sym 21238 soc.cpu.pcpi_mul.rs2[7]
.sym 21311 soc.cpu.pcpi_mul.rs2[7]
.sym 21312 soc.cpu.pcpi_mul.rs1[0]
.sym 21313 soc.cpu.pcpi_mul.rdx[7]
.sym 21314 soc.cpu.pcpi_mul.rd[7]
.sym 21317 soc.cpu.pcpi_mul.rdx[7]
.sym 21318 soc.cpu.pcpi_mul.rd[7]
.sym 21319 soc.cpu.pcpi_mul.rs1[0]
.sym 21320 soc.cpu.pcpi_mul.rs2[7]
.sym 21329 soc.cpu.pcpi_mul.rs2[6]
.sym 21330 soc.cpu.pcpi_mul.rs1[0]
.sym 21331 soc.cpu.pcpi_mul.rdx[6]
.sym 21332 soc.cpu.pcpi_mul.rd[6]
.sym 21335 soc.cpu.pcpi_mul.rdx[6]
.sym 21336 soc.cpu.pcpi_mul.rd[6]
.sym 21337 soc.cpu.pcpi_mul.rs1[0]
.sym 21338 soc.cpu.pcpi_mul.rs2[6]
.sym 21341 $false
.sym 21342 soc.cpu.pcpi_mul.mul_waiting$2
.sym 21343 soc.cpu.reg_op2[5]
.sym 21344 soc.cpu.pcpi_mul.rs2[4]
.sym 21347 $false
.sym 21348 $false
.sym 21349 $false
.sym 21350 $false
.sym 21351 resetn$2
.sym 21352 clk_16mhz$2$2
.sym 21353 $false
.sym 21355 pwm_connector[9]
.sym 21359 pwm_connector[13]
.sym 21360 pwm_connector[14]
.sym 21361 pwm_connector[8]
.sym 21434 soc.cpu.pcpi_mul.rs2[0]
.sym 21435 soc.cpu.pcpi_mul.rs1[0]
.sym 21436 soc.cpu.pcpi_mul.rdx[0]
.sym 21437 soc.cpu.pcpi_mul.rd[0]
.sym 21446 $false
.sym 21447 soc.cpu.pcpi_mul.mul_waiting$2
.sym 21448 soc.cpu.reg_op2[1]
.sym 21449 soc.cpu.pcpi_mul.rs2[0]
.sym 21452 $false
.sym 21453 soc.cpu.pcpi_mul.mul_waiting$2
.sym 21454 soc.cpu.reg_op2[4]
.sym 21455 soc.cpu.pcpi_mul.rs2[3]
.sym 21458 $false
.sym 21459 soc.cpu.pcpi_mul.mul_waiting$2
.sym 21460 soc.cpu.reg_op2[3]
.sym 21461 soc.cpu.pcpi_mul.rs2[2]
.sym 21464 $false
.sym 21465 $false
.sym 21466 $false
.sym 21467 $false
.sym 21470 $false
.sym 21471 soc.cpu.pcpi_mul.mul_waiting$2
.sym 21472 soc.cpu.reg_op2[2]
.sym 21473 soc.cpu.pcpi_mul.rs2[1]
.sym 21474 resetn$2
.sym 21475 clk_16mhz$2$2
.sym 21476 $false
.sym 21478 soc.cpu.pcpi_mul.rs2[12]
.sym 21479 soc.cpu.pcpi_mul.rs2[13]
.sym 21482 soc.cpu.pcpi_mul.rs2[9]
.sym 21483 soc.cpu.pcpi_mul.rs2[11]
.sym 21484 soc.cpu.pcpi_mul.rs2[10]
.sym 21557 $false
.sym 21558 $false
.sym 21559 $false
.sym 21560 $false
.sym 21569 $false
.sym 21570 $false
.sym 21571 $false
.sym 21572 $false
.sym 21575 $false
.sym 21576 $false
.sym 21577 $false
.sym 21578 $false
.sym 21581 $false
.sym 21582 $false
.sym 21583 $false
.sym 21584 $false
.sym 21587 $false
.sym 21588 $false
.sym 21589 $false
.sym 21590 $false
.sym 21593 $false
.sym 21594 $false
.sym 21595 $false
.sym 21596 $false
.sym 21597 resetn$2
.sym 21598 clk_16mhz$2$2
.sym 21599 $false
.sym 21600 soc.cpu.pcpi_mul.rs2[30]
.sym 21601 soc.cpu.pcpi_mul.rs2[15]
.sym 21602 soc.cpu.pcpi_mul.rs2[24]
.sym 21603 soc.cpu.pcpi_mul.rs2[32]
.sym 21604 soc.cpu.pcpi_mul.rdx[14]
.sym 21605 soc.cpu.pcpi_mul.rs2[22]
.sym 21606 soc.cpu.pcpi_mul.rs2[31]
.sym 21607 soc.cpu.pcpi_mul.rs2[23]
.sym 21674 soc.cpu.pcpi_mul.rs2[30]
.sym 21675 soc.cpu.pcpi_mul.rs1[0]
.sym 21676 soc.cpu.pcpi_mul.rdx[30]
.sym 21677 soc.cpu.pcpi_mul.rd[30]
.sym 21680 soc.cpu.pcpi_mul.rdx[23]
.sym 21681 soc.cpu.pcpi_mul.rd[23]
.sym 21682 soc.cpu.pcpi_mul.rs1[0]
.sym 21683 soc.cpu.pcpi_mul.rs2[23]
.sym 21686 soc.cpu.pcpi_mul.rs2[23]
.sym 21687 soc.cpu.pcpi_mul.rs1[0]
.sym 21688 soc.cpu.pcpi_mul.rdx[23]
.sym 21689 soc.cpu.pcpi_mul.rd[23]
.sym 21692 soc.cpu.pcpi_mul.rdx[22]
.sym 21693 soc.cpu.pcpi_mul.rd[22]
.sym 21694 soc.cpu.pcpi_mul.rs1[0]
.sym 21695 soc.cpu.pcpi_mul.rs2[22]
.sym 21698 soc.cpu.pcpi_mul.rs2[22]
.sym 21699 soc.cpu.pcpi_mul.rs1[0]
.sym 21700 soc.cpu.pcpi_mul.rdx[22]
.sym 21701 soc.cpu.pcpi_mul.rd[22]
.sym 21704 soc.cpu.pcpi_mul.rdx[30]
.sym 21705 soc.cpu.pcpi_mul.rd[30]
.sym 21706 soc.cpu.pcpi_mul.rs1[0]
.sym 21707 soc.cpu.pcpi_mul.rs2[30]
.sym 21710 soc.cpu.mem_wdata[2]
.sym 21711 $false
.sym 21712 $false
.sym 21713 $false
.sym 21720 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320
.sym 21721 clk_16mhz$2$2
.sym 21722 $false
.sym 21723 soc.cpu.pcpi_mul.rdx[26]
.sym 21724 soc.cpu.pcpi_mul.rdx[17]
.sym 21725 soc.cpu.pcpi_mul.rs2[20]
.sym 21726 soc.cpu.pcpi_mul.rs2[16]
.sym 21727 soc.cpu.pcpi_mul.rs2[29]
.sym 21728 soc.cpu.pcpi_mul.rs2[25]
.sym 21729 soc.cpu.pcpi_mul.rdx[27]
.sym 21730 soc.cpu.pcpi_mul.rs2[28]
.sym 21759 $false
.sym 21796 $auto$maccmap.cc:240:synth$23980.C[2]
.sym 21798 $abc$64360$auto$maccmap.cc:111:fulladd$23977[1]
.sym 21799 $abc$64360$auto$maccmap.cc:112:fulladd$23978[0]
.sym 21802 $auto$maccmap.cc:240:synth$23980.C[3]
.sym 21803 $false
.sym 21804 $abc$64360$auto$maccmap.cc:111:fulladd$23977[2]
.sym 21805 $abc$64360$auto$maccmap.cc:112:fulladd$23978[1]
.sym 21806 $auto$maccmap.cc:240:synth$23980.C[2]
.sym 21808 $auto$maccmap.cc:240:synth$23980.C[4]
.sym 21809 $false
.sym 21810 $abc$64360$auto$maccmap.cc:111:fulladd$23977[3]
.sym 21811 $abc$64360$auto$maccmap.cc:112:fulladd$23978[2]
.sym 21812 $auto$maccmap.cc:240:synth$23980.C[3]
.sym 21815 $false
.sym 21816 $false
.sym 21817 $abc$64360$auto$maccmap.cc:112:fulladd$23978[3]
.sym 21818 $auto$maccmap.cc:240:synth$23980.C[4]
.sym 21827 $false
.sym 21828 $abc$64360$auto$maccmap.cc:111:fulladd$23977[1]
.sym 21829 $abc$64360$auto$maccmap.cc:112:fulladd$23978[0]
.sym 21830 $false
.sym 21833 soc.cpu.pcpi_mul.rdx[24]
.sym 21834 soc.cpu.pcpi_mul.rd[24]
.sym 21835 soc.cpu.pcpi_mul.rs1[0]
.sym 21836 soc.cpu.pcpi_mul.rs2[24]
.sym 21843 resetn$2
.sym 21844 clk_16mhz$2$2
.sym 21845 soc.cpu.pcpi_mul.mul_waiting$2
.sym 21846 $abc$64360$auto$maccmap.cc:112:fulladd$23986[3]
.sym 21847 $abc$64360$auto$maccmap.cc:111:fulladd$23985[3]
.sym 21849 $abc$64360$auto$maccmap.cc:112:fulladd$23986[2]
.sym 21850 $abc$64360$auto$maccmap.cc:111:fulladd$23985[2]
.sym 21852 soc.cpu.irq_mask[15]
.sym 21920 soc.cpu.pcpi_mul.rs2[31]
.sym 21921 soc.cpu.pcpi_mul.rs1[0]
.sym 21922 soc.cpu.pcpi_mul.rdx[31]
.sym 21923 soc.cpu.pcpi_mul.rd[31]
.sym 21926 soc.cpu.pcpi_mul.rs2[24]
.sym 21927 soc.cpu.pcpi_mul.rs1[0]
.sym 21928 soc.cpu.pcpi_mul.rdx[24]
.sym 21929 soc.cpu.pcpi_mul.rd[24]
.sym 21932 soc.cpu.pcpi_mul.rdx[31]
.sym 21933 soc.cpu.pcpi_mul.rd[31]
.sym 21934 soc.cpu.pcpi_mul.rs1[0]
.sym 21935 soc.cpu.pcpi_mul.rs2[31]
.sym 21938 $false
.sym 21939 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 21940 soc.cpu.pcpi_mul.rd[27]
.sym 21941 soc.cpu.pcpi_mul.rd[59]
.sym 21944 $false
.sym 21945 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 21946 soc.cpu.pcpi_mul.rd[31]
.sym 21947 soc.cpu.pcpi_mul.rd[63]
.sym 21950 $false
.sym 21951 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 21952 soc.cpu.pcpi_mul.rd[7]
.sym 21953 soc.cpu.pcpi_mul.rd[39]
.sym 21956 $false
.sym 21957 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 21958 soc.cpu.pcpi_mul.rd[0]
.sym 21959 soc.cpu.pcpi_mul.rd[32]
.sym 21962 $false
.sym 21963 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 21964 soc.cpu.pcpi_mul.rd[6]
.sym 21965 soc.cpu.pcpi_mul.rd[38]
.sym 21966 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 21967 clk_16mhz$2$2
.sym 21968 $false
.sym 21969 $abc$64360$auto$maccmap.cc:111:fulladd$23985[1]
.sym 21970 $abc$64360$auto$maccmap.cc:112:fulladd$23986[1]
.sym 21974 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 21975 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 22005 $false
.sym 22042 $auto$maccmap.cc:240:synth$23988.C[2]
.sym 22044 $abc$64360$auto$maccmap.cc:111:fulladd$23985[1]
.sym 22045 $abc$64360$auto$maccmap.cc:112:fulladd$23986[0]
.sym 22048 $auto$maccmap.cc:240:synth$23988.C[3]
.sym 22049 $false
.sym 22050 $abc$64360$auto$maccmap.cc:111:fulladd$23985[2]
.sym 22051 $abc$64360$auto$maccmap.cc:112:fulladd$23986[1]
.sym 22052 $auto$maccmap.cc:240:synth$23988.C[2]
.sym 22054 $auto$maccmap.cc:240:synth$23988.C[4]
.sym 22055 $false
.sym 22056 $abc$64360$auto$maccmap.cc:111:fulladd$23985[3]
.sym 22057 $abc$64360$auto$maccmap.cc:112:fulladd$23986[2]
.sym 22058 $auto$maccmap.cc:240:synth$23988.C[3]
.sym 22061 $false
.sym 22062 $false
.sym 22063 $abc$64360$auto$maccmap.cc:112:fulladd$23986[3]
.sym 22064 $auto$maccmap.cc:240:synth$23988.C[4]
.sym 22067 soc.cpu.pcpi_mul.rdx[28]
.sym 22068 soc.cpu.pcpi_mul.rd[28]
.sym 22069 soc.cpu.pcpi_mul.rs1[0]
.sym 22070 soc.cpu.pcpi_mul.rs2[28]
.sym 22079 $false
.sym 22080 $abc$64360$auto$maccmap.cc:111:fulladd$23985[1]
.sym 22081 $abc$64360$auto$maccmap.cc:112:fulladd$23986[0]
.sym 22082 $false
.sym 22085 $false
.sym 22086 $abc$64360$auto$maccmap.cc:111:fulladd$23892[1]
.sym 22087 $abc$64360$auto$maccmap.cc:112:fulladd$23893[0]
.sym 22088 $false
.sym 22089 resetn$2
.sym 22090 clk_16mhz$2$2
.sym 22091 soc.cpu.pcpi_mul.mul_waiting$2
.sym 22092 soc.cpu.pcpi_mul.rs2[19]
.sym 22093 soc.cpu.pcpi_mul.rs2[18]
.sym 22094 soc.cpu.pcpi_mul.rs2[21]
.sym 22095 soc.cpu.pcpi_mul.rdx[57]
.sym 22096 soc.cpu.pcpi_mul.rdx[45]
.sym 22098 soc.cpu.pcpi_mul.rdx[25]
.sym 22099 soc.cpu.pcpi_mul.rdx[6]
.sym 22166 soc.cpu.pcpi_mul.rdx[17]
.sym 22167 soc.cpu.pcpi_mul.rd[17]
.sym 22168 soc.cpu.pcpi_mul.rs1[0]
.sym 22169 soc.cpu.pcpi_mul.rs2[17]
.sym 22172 soc.cpu.pcpi_mul.rs2[17]
.sym 22173 soc.cpu.pcpi_mul.rs1[0]
.sym 22174 soc.cpu.pcpi_mul.rdx[17]
.sym 22175 soc.cpu.pcpi_mul.rd[17]
.sym 22178 $false
.sym 22179 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22180 soc.cpu.pcpi_mul.rd[23]
.sym 22181 soc.cpu.pcpi_mul.rd[55]
.sym 22184 $false
.sym 22185 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22186 soc.cpu.pcpi_mul.rd[17]
.sym 22187 soc.cpu.pcpi_mul.rd[49]
.sym 22190 $false
.sym 22191 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22192 soc.cpu.pcpi_mul.rd[22]
.sym 22193 soc.cpu.pcpi_mul.rd[54]
.sym 22196 $false
.sym 22197 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22198 soc.cpu.pcpi_mul.rd[24]
.sym 22199 soc.cpu.pcpi_mul.rd[56]
.sym 22202 $false
.sym 22203 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22204 soc.cpu.pcpi_mul.rd[21]
.sym 22205 soc.cpu.pcpi_mul.rd[53]
.sym 22212 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 22213 clk_16mhz$2$2
.sym 22214 $false
.sym 22215 $abc$64360$new_n7670_
.sym 22216 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[4]_new_
.sym 22217 $abc$64360$new_n7552_
.sym 22219 $abc$64360$new_n7525_
.sym 22220 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[16]_new_inv_
.sym 22221 $abc$64360$new_n7524_
.sym 22222 pwm_connector[6]
.sym 22289 soc.cpu.pcpi_mul.rs2[18]
.sym 22290 soc.cpu.pcpi_mul.rs1[0]
.sym 22291 soc.cpu.pcpi_mul.rdx[18]
.sym 22292 soc.cpu.pcpi_mul.rd[18]
.sym 22295 soc.cpu.pcpi_mul.rdx[18]
.sym 22296 soc.cpu.pcpi_mul.rd[18]
.sym 22297 soc.cpu.pcpi_mul.rs1[0]
.sym 22298 soc.cpu.pcpi_mul.rs2[18]
.sym 22301 soc.cpu.pcpi_mul.rs2[20]
.sym 22302 soc.cpu.pcpi_mul.rs1[0]
.sym 22303 soc.cpu.pcpi_mul.rdx[20]
.sym 22304 soc.cpu.pcpi_mul.rd[20]
.sym 22307 $false
.sym 22308 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22309 soc.cpu.pcpi_mul.rd[15]
.sym 22310 soc.cpu.pcpi_mul.rd[47]
.sym 22319 $false
.sym 22320 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22321 soc.cpu.pcpi_mul.rd[20]
.sym 22322 soc.cpu.pcpi_mul.rd[52]
.sym 22331 $false
.sym 22332 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 22333 soc.cpu.pcpi_mul.rd[18]
.sym 22334 soc.cpu.pcpi_mul.rd[50]
.sym 22335 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 22336 clk_16mhz$2$2
.sym 22337 $false
.sym 22338 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[20]_new_
.sym 22339 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14896_Y_new_inv_
.sym 22340 $abc$64360$new_n7633_
.sym 22341 $abc$64360$new_n7678_
.sym 22342 $abc$64360$new_n7634_
.sym 22343 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_
.sym 22344 soc.cpu.irq_pending[17]
.sym 22345 soc.cpu.irq_pending[20]
.sym 22412 resetn$2
.sym 22413 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 22414 $abc$64360$auto$rtlil.cc:1848:ReduceOr$7280_new_inv_
.sym 22415 pwm.state
.sym 22418 $false
.sym 22419 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29342[0]_new_inv_
.sym 22420 soc.cpu.cpuregs_rs1[16]
.sym 22421 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 22430 soc.cpu.timer[16]
.sym 22431 soc.cpu.instr_timer
.sym 22432 soc.cpu.irq_mask[16]
.sym 22433 soc.cpu.instr_maskirq
.sym 22436 $false
.sym 22437 $false
.sym 22438 $abc$64360$auto$rtlil.cc:1848:ReduceOr$7280_new_inv_
.sym 22439 pwm.state
.sym 22442 soc.cpu.cpuregs_rs1[16]
.sym 22443 $false
.sym 22444 $false
.sym 22445 $false
.sym 22448 soc.cpu.cpuregs_rs1[2]
.sym 22449 $false
.sym 22450 $false
.sym 22451 $false
.sym 22454 soc.cpu.cpuregs_rs1[31]
.sym 22455 $false
.sym 22456 $false
.sym 22457 $false
.sym 22458 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 22459 clk_16mhz$2$2
.sym 22460 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 22461 $abc$64360$new_n7645_
.sym 22462 $abc$64360$new_n7688_
.sym 22463 $abc$64360$new_n7622_
.sym 22464 $abc$64360$new_n7624_
.sym 22465 $abc$64360$new_n7551_
.sym 22466 $abc$64360$new_n7623_
.sym 22467 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_
.sym 22468 $abc$64360$techmap\soc.cpu.$1\next_irq_pending[0:0]_new_inv_
.sym 22535 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29244[0]_new_inv_
.sym 22536 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[2]_new_
.sym 22537 soc.cpu.cpuregs_rs1[2]
.sym 22538 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 22541 soc.cpu.timer[2]
.sym 22542 soc.cpu.instr_timer
.sym 22543 soc.cpu.irq_mask[2]
.sym 22544 soc.cpu.instr_maskirq
.sym 22547 $false
.sym 22548 soc.cpu.timer[1]
.sym 22549 $false
.sym 22550 soc.cpu.timer[0]
.sym 22553 $false
.sym 22554 $false
.sym 22555 $abc$64360$techmap\pwm.$2\state[0:0]_new_inv_
.sym 22556 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 22565 $abc$64360$new_n6097_
.sym 22566 soc.cpu.cpuregs_rs1[4]
.sym 22567 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[4]
.sym 22568 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22571 $abc$64360$new_n6097_
.sym 22572 soc.cpu.cpuregs_rs1[5]
.sym 22573 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[5]
.sym 22574 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22577 $abc$64360$new_n6097_
.sym 22578 soc.cpu.cpuregs_rs1[1]
.sym 22579 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[1]
.sym 22580 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22581 $true
.sym 22582 clk_16mhz$2$2
.sym 22583 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 22585 $abc$64360$new_n7822_
.sym 22586 $abc$64360$new_n7649_
.sym 22587 $abc$64360$new_n7644_
.sym 22588 $abc$64360$new_n7709_
.sym 22589 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_
.sym 22590 soc.cpu.irq_mask[14]
.sym 22591 soc.cpu.irq_mask[20]
.sym 22658 soc.cpu.cpuregs_rs1[8]
.sym 22659 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 22660 soc.cpu.timer[8]
.sym 22661 soc.cpu.instr_timer
.sym 22664 $abc$64360$new_n6097_
.sym 22665 soc.cpu.cpuregs_rs1[18]
.sym 22666 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[18]
.sym 22667 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22670 $abc$64360$new_n6097_
.sym 22671 soc.cpu.cpuregs_rs1[13]
.sym 22672 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[13]
.sym 22673 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22676 $abc$64360$new_n6097_
.sym 22677 soc.cpu.cpuregs_rs1[15]
.sym 22678 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[15]
.sym 22679 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22682 $abc$64360$new_n6097_
.sym 22683 soc.cpu.cpuregs_rs1[12]
.sym 22684 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[12]
.sym 22685 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22688 $abc$64360$new_n6097_
.sym 22689 soc.cpu.cpuregs_rs1[9]
.sym 22690 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[9]
.sym 22691 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22694 $abc$64360$new_n6097_
.sym 22695 soc.cpu.cpuregs_rs1[11]
.sym 22696 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[11]
.sym 22697 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22700 $abc$64360$new_n6097_
.sym 22701 soc.cpu.cpuregs_rs1[16]
.sym 22702 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[16]
.sym 22703 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22704 $true
.sym 22705 clk_16mhz$2$2
.sym 22706 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 22707 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14895_Y_new_inv_
.sym 22708 $abc$64360$new_n7707_
.sym 22709 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_
.sym 22710 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_
.sym 22711 $abc$64360$new_n7708_
.sym 22712 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 22713 $abc$64360$new_n7728_
.sym 22714 soc.cpu.irq_mask[22]
.sym 22781 $abc$64360$new_n7728_
.sym 22782 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[22]_new_
.sym 22783 soc.cpu.instr_timer
.sym 22784 soc.cpu.timer[22]
.sym 22787 $abc$64360$new_n6097_
.sym 22788 soc.cpu.cpuregs_rs1[24]
.sym 22789 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[24]
.sym 22790 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22793 $abc$64360$new_n6097_
.sym 22794 soc.cpu.cpuregs_rs1[22]
.sym 22795 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[22]
.sym 22796 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22799 $abc$64360$new_n6097_
.sym 22800 soc.cpu.cpuregs_rs1[19]
.sym 22801 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[19]
.sym 22802 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22805 $abc$64360$new_n6097_
.sym 22806 soc.cpu.cpuregs_rs1[17]
.sym 22807 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[17]
.sym 22808 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22811 $abc$64360$new_n6097_
.sym 22812 soc.cpu.cpuregs_rs1[21]
.sym 22813 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[21]
.sym 22814 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22817 $abc$64360$new_n6097_
.sym 22818 soc.cpu.cpuregs_rs1[23]
.sym 22819 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[23]
.sym 22820 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22823 $abc$64360$new_n6097_
.sym 22824 soc.cpu.cpuregs_rs1[20]
.sym 22825 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[20]
.sym 22826 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22827 $true
.sym 22828 clk_16mhz$2$2
.sym 22829 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 22831 $abc$64360$new_n7798_
.sym 22832 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_
.sym 22833 $abc$64360$new_n7797_
.sym 22834 $abc$64360$new_n7787_
.sym 22835 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_
.sym 22836 $abc$64360$new_n7788_
.sym 22837 soc.cpu.timer[26]
.sym 22904 $abc$64360$new_n7818_
.sym 22905 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[31]_new_
.sym 22906 soc.cpu.instr_maskirq
.sym 22907 soc.cpu.irq_mask[31]
.sym 22910 soc.cpu.cpuregs_rs1[31]
.sym 22911 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 22912 soc.cpu.timer[31]
.sym 22913 soc.cpu.instr_timer
.sym 22916 $abc$64360$new_n6097_
.sym 22917 soc.cpu.cpuregs_rs1[31]
.sym 22918 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[31]
.sym 22919 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22934 $abc$64360$new_n6097_
.sym 22935 soc.cpu.cpuregs_rs1[29]
.sym 22936 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[29]
.sym 22937 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22946 $abc$64360$new_n6097_
.sym 22947 soc.cpu.cpuregs_rs1[25]
.sym 22948 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[25]
.sym 22949 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 22950 $true
.sym 22951 clk_16mhz$2$2
.sym 22952 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 22954 soc.simpleuart.cfg_divider[13]
.sym 22956 soc.simpleuart.cfg_divider[12]
.sym 22957 soc.simpleuart.cfg_divider[9]
.sym 23063 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.sym 23064 $false
.sym 23065 $false
.sym 23066 $false
.sym 23073 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60469
.sym 23074 clk_16mhz$2$2
.sym 23075 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 23201 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[16]_new_
.sym 23203 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[14]_new_
.sym 23273 $false
.sym 23274 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16202_Y_new_inv_
.sym 23275 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 23276 soc.cpu.count_cycle[1]
.sym 23285 $false
.sym 23286 $false
.sym 23287 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_
.sym 23288 $abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_
.sym 23297 soc.cpu.instr_rdcycle
.sym 23298 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 23299 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16205_Y_new_inv_
.sym 23300 soc.cpu.count_cycle[4]
.sym 23303 soc.cpu.instr_rdcycle
.sym 23304 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 23305 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16207_Y_new_inv_
.sym 23306 soc.cpu.count_cycle[6]
.sym 23322 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[12]_new_
.sym 23323 $abc$64360$new_n8591_
.sym 23324 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[8]
.sym 23325 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[2]
.sym 23326 $abc$64360$new_n5385_
.sym 23327 $abc$64360$new_n5386_
.sym 23328 soc.simpleuart.cfg_divider[6]
.sym 23329 soc.simpleuart.cfg_divider[2]
.sym 23396 $false
.sym 23397 $abc$64360$new_n5365_
.sym 23398 soc.simpleuart.recv_divcnt[1]
.sym 23399 soc.simpleuart.cfg_divider[1]
.sym 23402 soc.simpleuart.recv_divcnt[8]
.sym 23403 soc.simpleuart.cfg_divider[8]
.sym 23404 soc.simpleuart.recv_divcnt[2]
.sym 23405 soc.simpleuart.cfg_divider[2]
.sym 23408 $false
.sym 23409 $abc$64360$new_n5366_
.sym 23410 soc.simpleuart.cfg_divider[9]
.sym 23411 soc.simpleuart.recv_divcnt[9]
.sym 23414 $abc$64360$auto$alumacc.cc:491:replace_alu$7187[31]
.sym 23415 $abc$64360$new_n5359_
.sym 23416 $abc$64360$new_n8589_
.sym 23417 $abc$64360$new_n8591_
.sym 23420 $false
.sym 23421 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28910_new_inv_
.sym 23422 soc.cpu.instr_rdcycleh
.sym 23423 soc.cpu.count_cycle[38]
.sym 23426 $abc$64360$new_n5368_
.sym 23427 $abc$64360$new_n5367_
.sym 23428 $abc$64360$new_n5364_
.sym 23429 $abc$64360$new_n5360_
.sym 23432 $false
.sym 23433 $false
.sym 23434 soc.simpleuart.recv_divcnt[0]
.sym 23435 $abc$64360$new_n7834_
.sym 23438 $abc$64360$new_n7834_
.sym 23439 $false
.sym 23440 soc.simpleuart.recv_divcnt[1]
.sym 23441 soc.simpleuart.recv_divcnt[0]
.sym 23442 $true
.sym 23443 clk_16mhz$2$2
.sym 23444 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 23445 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[7]
.sym 23446 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[30]
.sym 23447 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[15]
.sym 23448 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[8]_new_
.sym 23449 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[6]
.sym 23450 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[4]
.sym 23451 $abc$64360$new_n5387_
.sym 23452 gpio[2]
.sym 23519 $false
.sym 23520 $abc$64360$new_n5370_
.sym 23521 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[2]_new_
.sym 23522 $abc$64360$new_n8593_
.sym 23525 $abc$64360$new_n5377_
.sym 23526 $abc$64360$new_n5376_
.sym 23527 soc.simpleuart.cfg_divider[25]
.sym 23528 soc.simpleuart.recv_divcnt[25]
.sym 23531 $false
.sym 23532 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28930_new_inv_
.sym 23533 soc.cpu.instr_rdcycleh
.sym 23534 soc.cpu.count_cycle[33]
.sym 23537 soc.simpleuart.recv_divcnt[7]
.sym 23538 soc.simpleuart.cfg_divider[7]
.sym 23539 soc.simpleuart.recv_divcnt[0]
.sym 23540 soc.simpleuart.cfg_divider[0]
.sym 23543 soc.simpleuart.recv_divcnt[12]
.sym 23544 soc.simpleuart.cfg_divider[12]
.sym 23545 soc.simpleuart.recv_divcnt[6]
.sym 23546 soc.simpleuart.cfg_divider[6]
.sym 23549 soc.simpleuart.recv_divcnt[10]
.sym 23550 soc.simpleuart.cfg_divider[10]
.sym 23551 soc.simpleuart.recv_divcnt[11]
.sym 23552 soc.simpleuart.cfg_divider[11]
.sym 23555 $abc$64360$new_n5378_
.sym 23556 $abc$64360$new_n8595_
.sym 23557 soc.simpleuart.cfg_divider[13]
.sym 23558 soc.simpleuart.recv_divcnt[13]
.sym 23561 $false
.sym 23562 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28918_new_inv_
.sym 23563 soc.cpu.instr_rdcycleh
.sym 23564 soc.cpu.count_cycle[36]
.sym 23568 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[22]
.sym 23569 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[13]
.sym 23570 $abc$64360$new_n5417_
.sym 23571 $abc$64360$new_n8606_
.sym 23572 $abc$64360$new_n8604_
.sym 23573 $abc$64360$new_n5428_
.sym 23574 $abc$64360$new_n5418_
.sym 23575 $abc$64360$new_n8605_
.sym 23642 soc.simpleuart.send_divcnt[11]
.sym 23643 soc.simpleuart.cfg_divider[11]
.sym 23644 soc.simpleuart.send_divcnt[9]
.sym 23645 soc.simpleuart.cfg_divider[9]
.sym 23648 soc.cpu.instr_rdcycle
.sym 23649 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 23650 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16228_Y_new_inv_
.sym 23651 soc.cpu.count_cycle[27]
.sym 23654 $false
.sym 23655 $abc$64360$new_n5362_
.sym 23656 soc.simpleuart.cfg_divider[23]
.sym 23657 soc.simpleuart.recv_divcnt[23]
.sym 23660 soc.simpleuart.recv_divcnt[27]
.sym 23661 soc.simpleuart.cfg_divider[27]
.sym 23662 soc.simpleuart.recv_divcnt[26]
.sym 23663 soc.simpleuart.cfg_divider[26]
.sym 23666 $abc$64360$new_n5363_
.sym 23667 $abc$64360$new_n5361_
.sym 23668 soc.simpleuart.recv_divcnt[22]
.sym 23669 soc.simpleuart.cfg_divider[22]
.sym 23672 $abc$64360$new_n8606_
.sym 23673 $abc$64360$new_n8597_
.sym 23674 soc.simpleuart.send_divcnt[0]
.sym 23675 soc.simpleuart.cfg_divider[0]
.sym 23678 soc.simpleuart.recv_divcnt[21]
.sym 23679 soc.simpleuart.cfg_divider[21]
.sym 23680 soc.simpleuart.cfg_divider[23]
.sym 23681 soc.simpleuart.recv_divcnt[23]
.sym 23684 soc.simpleuart.recv_divcnt[16]
.sym 23685 soc.simpleuart.cfg_divider[16]
.sym 23686 soc.simpleuart.cfg_divider[21]
.sym 23687 soc.simpleuart.recv_divcnt[21]
.sym 23691 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[31]
.sym 23692 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[18]
.sym 23693 $abc$64360$new_n5372_
.sym 23694 $abc$64360$new_n5427_
.sym 23695 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[17]
.sym 23696 $abc$64360$new_n5408_
.sym 23697 $abc$64360$new_n5370_
.sym 23698 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[20]
.sym 23727 $true
.sym 23764 soc.simpleuart.recv_divcnt[0]$2
.sym 23765 $false
.sym 23766 soc.simpleuart.recv_divcnt[0]
.sym 23767 $false
.sym 23768 $false
.sym 23770 $auto$alumacc.cc:474:replace_alu$7391.C[2]
.sym 23772 $false
.sym 23773 soc.simpleuart.recv_divcnt[1]
.sym 23776 $auto$alumacc.cc:474:replace_alu$7391.C[3]
.sym 23777 $abc$64360$new_n7834_
.sym 23778 $false
.sym 23779 soc.simpleuart.recv_divcnt[2]
.sym 23780 $auto$alumacc.cc:474:replace_alu$7391.C[2]
.sym 23782 $auto$alumacc.cc:474:replace_alu$7391.C[4]
.sym 23783 $abc$64360$new_n7834_
.sym 23784 $false
.sym 23785 soc.simpleuart.recv_divcnt[3]
.sym 23786 $auto$alumacc.cc:474:replace_alu$7391.C[3]
.sym 23788 $auto$alumacc.cc:474:replace_alu$7391.C[5]
.sym 23789 $abc$64360$new_n7834_
.sym 23790 $false
.sym 23791 soc.simpleuart.recv_divcnt[4]
.sym 23792 $auto$alumacc.cc:474:replace_alu$7391.C[4]
.sym 23794 $auto$alumacc.cc:474:replace_alu$7391.C[6]
.sym 23795 $abc$64360$new_n7834_
.sym 23796 $false
.sym 23797 soc.simpleuart.recv_divcnt[5]
.sym 23798 $auto$alumacc.cc:474:replace_alu$7391.C[5]
.sym 23800 $auto$alumacc.cc:474:replace_alu$7391.C[7]
.sym 23801 $abc$64360$new_n7834_
.sym 23802 $false
.sym 23803 soc.simpleuart.recv_divcnt[6]
.sym 23804 $auto$alumacc.cc:474:replace_alu$7391.C[6]
.sym 23806 $auto$alumacc.cc:474:replace_alu$7391.C[8]
.sym 23807 $abc$64360$new_n7834_
.sym 23808 $false
.sym 23809 soc.simpleuart.recv_divcnt[7]
.sym 23810 $auto$alumacc.cc:474:replace_alu$7391.C[7]
.sym 23811 $true
.sym 23812 clk_16mhz$2$2
.sym 23813 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 23850 $auto$alumacc.cc:474:replace_alu$7391.C[8]
.sym 23887 $auto$alumacc.cc:474:replace_alu$7391.C[9]
.sym 23888 $abc$64360$new_n7834_
.sym 23889 $false
.sym 23890 soc.simpleuart.recv_divcnt[8]
.sym 23891 $auto$alumacc.cc:474:replace_alu$7391.C[8]
.sym 23893 $auto$alumacc.cc:474:replace_alu$7391.C[10]
.sym 23894 $abc$64360$new_n7834_
.sym 23895 $false
.sym 23896 soc.simpleuart.recv_divcnt[9]
.sym 23897 $auto$alumacc.cc:474:replace_alu$7391.C[9]
.sym 23899 $auto$alumacc.cc:474:replace_alu$7391.C[11]
.sym 23900 $abc$64360$new_n7834_
.sym 23901 $false
.sym 23902 soc.simpleuart.recv_divcnt[10]
.sym 23903 $auto$alumacc.cc:474:replace_alu$7391.C[10]
.sym 23905 $auto$alumacc.cc:474:replace_alu$7391.C[12]
.sym 23906 $abc$64360$new_n7834_
.sym 23907 $false
.sym 23908 soc.simpleuart.recv_divcnt[11]
.sym 23909 $auto$alumacc.cc:474:replace_alu$7391.C[11]
.sym 23911 $auto$alumacc.cc:474:replace_alu$7391.C[13]
.sym 23912 $abc$64360$new_n7834_
.sym 23913 $false
.sym 23914 soc.simpleuart.recv_divcnt[12]
.sym 23915 $auto$alumacc.cc:474:replace_alu$7391.C[12]
.sym 23917 $auto$alumacc.cc:474:replace_alu$7391.C[14]
.sym 23918 $abc$64360$new_n7834_
.sym 23919 $false
.sym 23920 soc.simpleuart.recv_divcnt[13]
.sym 23921 $auto$alumacc.cc:474:replace_alu$7391.C[13]
.sym 23923 $auto$alumacc.cc:474:replace_alu$7391.C[15]
.sym 23924 $abc$64360$new_n7834_
.sym 23925 $false
.sym 23926 soc.simpleuart.recv_divcnt[14]
.sym 23927 $auto$alumacc.cc:474:replace_alu$7391.C[14]
.sym 23929 $auto$alumacc.cc:474:replace_alu$7391.C[16]
.sym 23930 $abc$64360$new_n7834_
.sym 23931 $false
.sym 23932 soc.simpleuart.recv_divcnt[15]
.sym 23933 $auto$alumacc.cc:474:replace_alu$7391.C[15]
.sym 23934 $true
.sym 23935 clk_16mhz$2$2
.sym 23936 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 23973 $auto$alumacc.cc:474:replace_alu$7391.C[16]
.sym 24010 $auto$alumacc.cc:474:replace_alu$7391.C[17]
.sym 24011 $abc$64360$new_n7834_
.sym 24012 $false
.sym 24013 soc.simpleuart.recv_divcnt[16]
.sym 24014 $auto$alumacc.cc:474:replace_alu$7391.C[16]
.sym 24016 $auto$alumacc.cc:474:replace_alu$7391.C[18]
.sym 24017 $abc$64360$new_n7834_
.sym 24018 $false
.sym 24019 soc.simpleuart.recv_divcnt[17]
.sym 24020 $auto$alumacc.cc:474:replace_alu$7391.C[17]
.sym 24022 $auto$alumacc.cc:474:replace_alu$7391.C[19]
.sym 24023 $abc$64360$new_n7834_
.sym 24024 $false
.sym 24025 soc.simpleuart.recv_divcnt[18]
.sym 24026 $auto$alumacc.cc:474:replace_alu$7391.C[18]
.sym 24028 $auto$alumacc.cc:474:replace_alu$7391.C[20]
.sym 24029 $abc$64360$new_n7834_
.sym 24030 $false
.sym 24031 soc.simpleuart.recv_divcnt[19]
.sym 24032 $auto$alumacc.cc:474:replace_alu$7391.C[19]
.sym 24034 $auto$alumacc.cc:474:replace_alu$7391.C[21]
.sym 24035 $abc$64360$new_n7834_
.sym 24036 $false
.sym 24037 soc.simpleuart.recv_divcnt[20]
.sym 24038 $auto$alumacc.cc:474:replace_alu$7391.C[20]
.sym 24040 $auto$alumacc.cc:474:replace_alu$7391.C[22]
.sym 24041 $abc$64360$new_n7834_
.sym 24042 $false
.sym 24043 soc.simpleuart.recv_divcnt[21]
.sym 24044 $auto$alumacc.cc:474:replace_alu$7391.C[21]
.sym 24046 $auto$alumacc.cc:474:replace_alu$7391.C[23]
.sym 24047 $abc$64360$new_n7834_
.sym 24048 $false
.sym 24049 soc.simpleuart.recv_divcnt[22]
.sym 24050 $auto$alumacc.cc:474:replace_alu$7391.C[22]
.sym 24052 $auto$alumacc.cc:474:replace_alu$7391.C[24]
.sym 24053 $abc$64360$new_n7834_
.sym 24054 $false
.sym 24055 soc.simpleuart.recv_divcnt[23]
.sym 24056 $auto$alumacc.cc:474:replace_alu$7391.C[23]
.sym 24057 $true
.sym 24058 clk_16mhz$2$2
.sym 24059 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 24096 $auto$alumacc.cc:474:replace_alu$7391.C[24]
.sym 24133 $auto$alumacc.cc:474:replace_alu$7391.C[25]
.sym 24134 $abc$64360$new_n7834_
.sym 24135 $false
.sym 24136 soc.simpleuart.recv_divcnt[24]
.sym 24137 $auto$alumacc.cc:474:replace_alu$7391.C[24]
.sym 24139 $auto$alumacc.cc:474:replace_alu$7391.C[26]
.sym 24140 $abc$64360$new_n7834_
.sym 24141 $false
.sym 24142 soc.simpleuart.recv_divcnt[25]
.sym 24143 $auto$alumacc.cc:474:replace_alu$7391.C[25]
.sym 24145 $auto$alumacc.cc:474:replace_alu$7391.C[27]
.sym 24146 $abc$64360$new_n7834_
.sym 24147 $false
.sym 24148 soc.simpleuart.recv_divcnt[26]
.sym 24149 $auto$alumacc.cc:474:replace_alu$7391.C[26]
.sym 24151 $auto$alumacc.cc:474:replace_alu$7391.C[28]
.sym 24152 $abc$64360$new_n7834_
.sym 24153 $false
.sym 24154 soc.simpleuart.recv_divcnt[27]
.sym 24155 $auto$alumacc.cc:474:replace_alu$7391.C[27]
.sym 24157 $auto$alumacc.cc:474:replace_alu$7391.C[29]
.sym 24158 $abc$64360$new_n7834_
.sym 24159 $false
.sym 24160 soc.simpleuart.recv_divcnt[28]
.sym 24161 $auto$alumacc.cc:474:replace_alu$7391.C[28]
.sym 24163 $auto$alumacc.cc:474:replace_alu$7391.C[30]
.sym 24164 $abc$64360$new_n7834_
.sym 24165 $false
.sym 24166 soc.simpleuart.recv_divcnt[29]
.sym 24167 $auto$alumacc.cc:474:replace_alu$7391.C[29]
.sym 24169 $auto$alumacc.cc:474:replace_alu$7391.C[31]
.sym 24170 $abc$64360$new_n7834_
.sym 24171 $false
.sym 24172 soc.simpleuart.recv_divcnt[30]
.sym 24173 $auto$alumacc.cc:474:replace_alu$7391.C[30]
.sym 24176 $false
.sym 24177 $abc$64360$new_n7834_
.sym 24178 soc.simpleuart.recv_divcnt[31]
.sym 24179 $auto$alumacc.cc:474:replace_alu$7391.C[31]
.sym 24180 $true
.sym 24181 clk_16mhz$2$2
.sym 24182 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 24257 $abc$64360$new_n5429_
.sym 24258 $abc$64360$new_n5411_
.sym 24259 $abc$64360$new_n5408_
.sym 24260 $abc$64360$new_n8596_
.sym 24263 soc.simpleuart.send_divcnt[25]
.sym 24264 soc.simpleuart.cfg_divider[25]
.sym 24265 soc.simpleuart.cfg_divider[27]
.sym 24266 soc.simpleuart.send_divcnt[27]
.sym 24269 soc.simpleuart.send_divcnt[12]
.sym 24270 soc.simpleuart.cfg_divider[12]
.sym 24271 soc.simpleuart.send_divcnt[8]
.sym 24272 soc.simpleuart.cfg_divider[8]
.sym 24275 soc.simpleuart.send_divcnt[30]
.sym 24276 soc.simpleuart.cfg_divider[30]
.sym 24277 soc.simpleuart.send_divcnt[29]
.sym 24278 soc.simpleuart.cfg_divider[29]
.sym 24281 soc.simpleuart.send_divcnt[20]
.sym 24282 soc.simpleuart.cfg_divider[20]
.sym 24283 soc.simpleuart.send_divcnt[17]
.sym 24284 soc.simpleuart.cfg_divider[17]
.sym 24287 $false
.sym 24288 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28830_new_inv_
.sym 24289 soc.cpu.instr_rdcycleh
.sym 24290 soc.cpu.count_cycle[59]
.sym 24293 soc.simpleuart.recv_divcnt[17]
.sym 24294 soc.simpleuart.cfg_divider[17]
.sym 24295 soc.simpleuart.cfg_divider[20]
.sym 24296 soc.simpleuart.recv_divcnt[20]
.sym 24299 $false
.sym 24300 $false
.sym 24301 $false
.sym 24302 soc.simpleuart.cfg_divider[16]
.sym 24306 $abc$64360$auto$alumacc.cc:491:replace_alu$7203[31]
.sym 24477 user_led$2
.sym 24628 $false
.sym 24629 $false
.sym 24630 $false
.sym 24631 pwm_connector[1]
.sym 24646 $false
.sym 24647 $false
.sym 24648 $false
.sym 24649 pwm_connector[7]
.sym 24729 $true
.sym 24766 $auto$alumacc.cc:474:replace_alu$7268.C[1]
.sym 24768 pwm.count_temp[0]
.sym 24769 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0]
.sym 24772 $auto$alumacc.cc:474:replace_alu$7268.C[2]
.sym 24774 pwm.count_temp[1]
.sym 24775 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[1]
.sym 24778 $auto$alumacc.cc:474:replace_alu$7268.C[3]
.sym 24780 pwm.count_temp[2]
.sym 24781 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[2]
.sym 24784 $auto$alumacc.cc:474:replace_alu$7268.C[4]
.sym 24786 pwm.count_temp[3]
.sym 24787 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[3]
.sym 24790 $auto$alumacc.cc:474:replace_alu$7268.C[5]
.sym 24792 pwm.count_temp[4]
.sym 24793 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[4]
.sym 24796 $auto$alumacc.cc:474:replace_alu$7268.C[6]
.sym 24798 pwm.count_temp[5]
.sym 24799 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[5]
.sym 24802 $auto$alumacc.cc:474:replace_alu$7268.C[7]
.sym 24804 pwm.count_temp[6]
.sym 24805 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[6]
.sym 24808 $auto$alumacc.cc:474:replace_alu$7268.C[8]
.sym 24810 pwm.count_temp[7]
.sym 24811 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[7]
.sym 24852 $auto$alumacc.cc:474:replace_alu$7268.C[8]
.sym 24889 $auto$alumacc.cc:474:replace_alu$7268.C[9]
.sym 24891 pwm.count_temp[8]
.sym 24892 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[8]
.sym 24895 $auto$alumacc.cc:474:replace_alu$7268.C[10]
.sym 24897 pwm.count_temp[9]
.sym 24898 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[9]
.sym 24901 $auto$alumacc.cc:474:replace_alu$7268.C[11]
.sym 24903 $false
.sym 24904 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[10]
.sym 24907 $auto$alumacc.cc:474:replace_alu$7268.C[12]
.sym 24909 $false
.sym 24910 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[11]
.sym 24913 $auto$alumacc.cc:474:replace_alu$7268.C[13]
.sym 24915 $false
.sym 24916 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[12]
.sym 24919 $auto$alumacc.cc:474:replace_alu$7268.C[14]
.sym 24921 $false
.sym 24922 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[13]
.sym 24925 $auto$alumacc.cc:474:replace_alu$7268.C[15]
.sym 24927 $false
.sym 24928 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[14]
.sym 24931 $auto$alumacc.cc:474:replace_alu$7268.C[16]
.sym 24933 $false
.sym 24934 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[15]
.sym 24975 $auto$alumacc.cc:474:replace_alu$7268.C[16]
.sym 25012 $auto$alumacc.cc:474:replace_alu$7268.C[17]
.sym 25014 $false
.sym 25015 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[16]
.sym 25018 $auto$alumacc.cc:474:replace_alu$7268.C[18]
.sym 25020 $false
.sym 25021 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[17]
.sym 25024 $auto$alumacc.cc:474:replace_alu$7268.C[19]
.sym 25026 $false
.sym 25027 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[18]
.sym 25030 $auto$alumacc.cc:474:replace_alu$7268.C[20]
.sym 25032 $false
.sym 25033 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[19]
.sym 25036 $auto$alumacc.cc:474:replace_alu$7268.C[21]
.sym 25038 $false
.sym 25039 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[20]
.sym 25042 $auto$alumacc.cc:474:replace_alu$7268.C[22]
.sym 25044 $false
.sym 25045 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[21]
.sym 25048 $auto$alumacc.cc:474:replace_alu$7268.C[23]
.sym 25050 $false
.sym 25051 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[22]
.sym 25054 $auto$alumacc.cc:474:replace_alu$7268.C[24]
.sym 25056 $false
.sym 25057 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[23]
.sym 25062 $abc$64360$auto$alumacc.cc:491:replace_alu$7265[31]
.sym 25063 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[31]
.sym 25064 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[5]
.sym 25065 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[10]
.sym 25066 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[30]
.sym 25067 $abc$64360$new_n8691_
.sym 25068 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[23]
.sym 25069 pwm_connector[5]
.sym 25098 $auto$alumacc.cc:474:replace_alu$7268.C[24]
.sym 25135 $auto$alumacc.cc:474:replace_alu$7268.C[25]
.sym 25137 $false
.sym 25138 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[24]
.sym 25141 $auto$alumacc.cc:474:replace_alu$7268.C[26]
.sym 25143 $false
.sym 25144 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[25]
.sym 25147 $auto$alumacc.cc:474:replace_alu$7268.C[27]
.sym 25149 $false
.sym 25150 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[26]
.sym 25153 $auto$alumacc.cc:474:replace_alu$7268.C[28]
.sym 25155 $false
.sym 25156 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[27]
.sym 25159 $auto$alumacc.cc:474:replace_alu$7268.C[29]
.sym 25161 $false
.sym 25162 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[28]
.sym 25165 $auto$alumacc.cc:474:replace_alu$7268.C[30]
.sym 25167 $false
.sym 25168 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[29]
.sym 25171 $auto$alumacc.cc:474:replace_alu$7268.C[31]
.sym 25173 $false
.sym 25174 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[30]
.sym 25177 $abc$64360$auto$alumacc.cc:491:replace_alu$7270[31]$2
.sym 25179 $false
.sym 25180 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[31]
.sym 25185 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[16]
.sym 25186 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[22]
.sym 25188 soc.cpu.pcpi_mul.rs1[30]
.sym 25189 soc.cpu.pcpi_mul.rs1[31]
.sym 25190 soc.cpu.pcpi_mul.rs1[26]
.sym 25191 soc.cpu.pcpi_mul.rs1[25]
.sym 25192 soc.cpu.pcpi_mul.rs1[24]
.sym 25262 $abc$64360$auto$alumacc.cc:491:replace_alu$7270[31]$2
.sym 25265 $abc$64360$new_n5604_
.sym 25266 $abc$64360$new_n8691_
.sym 25267 pwm_connector[0]
.sym 25268 pwm.count_temp[0]
.sym 25271 pwm_connector[14]
.sym 25272 pwm_connector[13]
.sym 25273 pwm_connector[12]
.sym 25274 pwm_connector[11]
.sym 25277 $false
.sym 25278 $false
.sym 25279 $false
.sym 25280 pwm_connector[13]
.sym 25283 $false
.sym 25284 $false
.sym 25285 $false
.sym 25286 pwm_connector[12]
.sym 25295 $false
.sym 25296 $false
.sym 25297 $false
.sym 25298 pwm_connector[14]
.sym 25301 $abc$64360$auto$alumacc.cc:491:replace_alu$7270[31]
.sym 25302 $abc$64360$new_n8693_
.sym 25303 $abc$64360$new_n5597_
.sym 25304 $abc$64360$new_n8692_
.sym 25308 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[17]
.sym 25309 $abc$64360$new_n5599_
.sym 25310 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[15]
.sym 25311 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[20]
.sym 25312 $abc$64360$new_n5598_
.sym 25314 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[18]
.sym 25315 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[21]
.sym 25382 $false
.sym 25383 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25384 soc.cpu.reg_op2[6]
.sym 25385 soc.cpu.pcpi_mul.rs2[5]
.sym 25388 $false
.sym 25389 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25390 soc.cpu.reg_op2[8]
.sym 25391 soc.cpu.pcpi_mul.rs2[7]
.sym 25424 $false
.sym 25425 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25426 soc.cpu.reg_op2[7]
.sym 25427 soc.cpu.pcpi_mul.rs2[6]
.sym 25428 resetn$2
.sym 25429 clk_16mhz$2$2
.sym 25430 $false
.sym 25431 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[9]
.sym 25432 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[4]
.sym 25434 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[15]
.sym 25435 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[2]
.sym 25437 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[0]
.sym 25438 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[11]
.sym 25511 soc.cpu.mem_wdata[9]
.sym 25512 $false
.sym 25513 $false
.sym 25514 $false
.sym 25535 soc.cpu.mem_wdata[13]
.sym 25536 $false
.sym 25537 $false
.sym 25538 $false
.sym 25541 soc.cpu.mem_wdata[14]
.sym 25542 $false
.sym 25543 $false
.sym 25544 $false
.sym 25547 soc.cpu.mem_wdata[8]
.sym 25548 $false
.sym 25549 $false
.sym 25550 $false
.sym 25551 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584
.sym 25552 clk_16mhz$2$2
.sym 25553 $false
.sym 25554 soc.cpu.cpuregs_rs1[18]
.sym 25555 $abc$64360$new_n7459_
.sym 25556 soc.cpu.cpuregs.wdata[16]
.sym 25557 soc.cpu.cpuregs_rs1[30]
.sym 25559 soc.cpu.cpuregs_rs1[16]
.sym 25560 soc.cpu.cpuregs_rs1[23]
.sym 25561 pwm_connector[15]
.sym 25634 $false
.sym 25635 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25636 soc.cpu.reg_op2[12]
.sym 25637 soc.cpu.pcpi_mul.rs2[11]
.sym 25640 $false
.sym 25641 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25642 soc.cpu.reg_op2[13]
.sym 25643 soc.cpu.pcpi_mul.rs2[12]
.sym 25658 $false
.sym 25659 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25660 soc.cpu.reg_op2[9]
.sym 25661 soc.cpu.pcpi_mul.rs2[8]
.sym 25664 $false
.sym 25665 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25666 soc.cpu.reg_op2[11]
.sym 25667 soc.cpu.pcpi_mul.rs2[10]
.sym 25670 $false
.sym 25671 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25672 soc.cpu.reg_op2[10]
.sym 25673 soc.cpu.pcpi_mul.rs2[9]
.sym 25674 resetn$2
.sym 25675 clk_16mhz$2$2
.sym 25676 $false
.sym 25677 soc.cpu.mem_la_wdata[12]
.sym 25678 soc.cpu.cpuregs_rs1[22]
.sym 25679 soc.cpu.cpuregs_rs1[25]
.sym 25680 pwm_connector[1]
.sym 25683 pwm_connector[3]
.sym 25684 pwm_connector[4]
.sym 25751 $false
.sym 25752 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25753 soc.cpu.reg_op2[30]
.sym 25754 soc.cpu.pcpi_mul.rs2[29]
.sym 25757 $false
.sym 25758 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25759 soc.cpu.reg_op2[15]
.sym 25760 soc.cpu.pcpi_mul.rs2[14]
.sym 25763 $false
.sym 25764 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25765 soc.cpu.reg_op2[24]
.sym 25766 soc.cpu.pcpi_mul.rs2[23]
.sym 25769 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25770 soc.cpu.pcpi_mul.rs2[31]
.sym 25771 soc.cpu.pcpi_mul.instr_mulh
.sym 25772 soc.cpu.reg_op2[31]
.sym 25775 $false
.sym 25776 $false
.sym 25777 $false
.sym 25778 $false
.sym 25781 $false
.sym 25782 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25783 soc.cpu.reg_op2[22]
.sym 25784 soc.cpu.pcpi_mul.rs2[21]
.sym 25787 $false
.sym 25788 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25789 soc.cpu.reg_op2[31]
.sym 25790 soc.cpu.pcpi_mul.rs2[30]
.sym 25793 $false
.sym 25794 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25795 soc.cpu.reg_op2[23]
.sym 25796 soc.cpu.pcpi_mul.rs2[22]
.sym 25797 resetn$2
.sym 25798 clk_16mhz$2$2
.sym 25799 $false
.sym 25800 $abc$64360$new_n7419_
.sym 25801 soc.cpu.cpuregs_rs1[10]
.sym 25804 $abc$64360$new_n7433_
.sym 25807 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 25874 $false
.sym 25875 $false
.sym 25876 $false
.sym 25877 $false
.sym 25880 $false
.sym 25881 $false
.sym 25882 $false
.sym 25883 $false
.sym 25886 $false
.sym 25887 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25888 soc.cpu.reg_op2[20]
.sym 25889 soc.cpu.pcpi_mul.rs2[19]
.sym 25892 $false
.sym 25893 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25894 soc.cpu.reg_op2[16]
.sym 25895 soc.cpu.pcpi_mul.rs2[15]
.sym 25898 $false
.sym 25899 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25900 soc.cpu.reg_op2[29]
.sym 25901 soc.cpu.pcpi_mul.rs2[28]
.sym 25904 $false
.sym 25905 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25906 soc.cpu.reg_op2[25]
.sym 25907 soc.cpu.pcpi_mul.rs2[24]
.sym 25910 $false
.sym 25911 $false
.sym 25912 $false
.sym 25913 $false
.sym 25916 $false
.sym 25917 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25918 soc.cpu.reg_op2[28]
.sym 25919 soc.cpu.pcpi_mul.rs2[27]
.sym 25920 resetn$2
.sym 25921 clk_16mhz$2$2
.sym 25922 $false
.sym 25923 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[15]
.sym 25924 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[0]
.sym 25925 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[12]
.sym 25926 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[14]
.sym 25927 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[4]
.sym 25928 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[9]
.sym 25929 soc.cpu.pcpi_mul.pcpi_wr
.sym 25930 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[12]
.sym 25997 soc.cpu.pcpi_mul.rs2[27]
.sym 25998 soc.cpu.pcpi_mul.rs1[0]
.sym 25999 soc.cpu.pcpi_mul.rdx[27]
.sym 26000 soc.cpu.pcpi_mul.rd[27]
.sym 26003 soc.cpu.pcpi_mul.rdx[27]
.sym 26004 soc.cpu.pcpi_mul.rd[27]
.sym 26005 soc.cpu.pcpi_mul.rs1[0]
.sym 26006 soc.cpu.pcpi_mul.rs2[27]
.sym 26015 soc.cpu.pcpi_mul.rs2[26]
.sym 26016 soc.cpu.pcpi_mul.rs1[0]
.sym 26017 soc.cpu.pcpi_mul.rdx[26]
.sym 26018 soc.cpu.pcpi_mul.rd[26]
.sym 26021 soc.cpu.pcpi_mul.rdx[26]
.sym 26022 soc.cpu.pcpi_mul.rd[26]
.sym 26023 soc.cpu.pcpi_mul.rs1[0]
.sym 26024 soc.cpu.pcpi_mul.rs2[26]
.sym 26033 soc.cpu.cpuregs_rs1[15]
.sym 26034 $false
.sym 26035 $false
.sym 26036 $false
.sym 26043 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 26044 clk_16mhz$2$2
.sym 26045 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 26047 $abc$64360$new_n7403_
.sym 26049 soc.cpu.mem_la_wdata[9]
.sym 26050 soc.cpu.cpuregs_rs1[9]
.sym 26051 soc.cpu.cpuregs_rs1[15]
.sym 26052 soc.cpu.irq_pending[31]
.sym 26053 soc.cpu.irq_pending[24]
.sym 26120 soc.cpu.pcpi_mul.rdx[25]
.sym 26121 soc.cpu.pcpi_mul.rd[25]
.sym 26122 soc.cpu.pcpi_mul.rs1[0]
.sym 26123 soc.cpu.pcpi_mul.rs2[25]
.sym 26126 soc.cpu.pcpi_mul.rs2[25]
.sym 26127 soc.cpu.pcpi_mul.rs1[0]
.sym 26128 soc.cpu.pcpi_mul.rdx[25]
.sym 26129 soc.cpu.pcpi_mul.rd[25]
.sym 26150 $false
.sym 26151 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 26152 soc.cpu.pcpi_mul.rd[25]
.sym 26153 soc.cpu.pcpi_mul.rd[57]
.sym 26156 $false
.sym 26157 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 26158 soc.cpu.pcpi_mul.rd[26]
.sym 26159 soc.cpu.pcpi_mul.rd[58]
.sym 26166 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 26167 clk_16mhz$2$2
.sym 26168 $false
.sym 26169 soc.cpu.cpuregs_rs1[12]
.sym 26170 soc.cpu.cpuregs_rs1[14]
.sym 26171 soc.cpu.cpuregs_rs1[5]
.sym 26172 soc.cpu.cpuregs_rs1[2]
.sym 26173 soc.cpu.cpuregs_rs1[3]
.sym 26175 soc.cpu.reg_out[13]
.sym 26176 soc.cpu.reg_out[25]
.sym 26243 $false
.sym 26244 soc.cpu.pcpi_mul.mul_waiting$2
.sym 26245 soc.cpu.reg_op2[19]
.sym 26246 soc.cpu.pcpi_mul.rs2[18]
.sym 26249 $false
.sym 26250 soc.cpu.pcpi_mul.mul_waiting$2
.sym 26251 soc.cpu.reg_op2[18]
.sym 26252 soc.cpu.pcpi_mul.rs2[17]
.sym 26255 $false
.sym 26256 soc.cpu.pcpi_mul.mul_waiting$2
.sym 26257 soc.cpu.reg_op2[21]
.sym 26258 soc.cpu.pcpi_mul.rs2[20]
.sym 26261 $false
.sym 26262 $false
.sym 26263 $false
.sym 26264 $false
.sym 26267 $false
.sym 26268 $false
.sym 26269 $false
.sym 26270 $false
.sym 26279 $false
.sym 26280 $false
.sym 26281 $false
.sym 26282 $false
.sym 26285 $false
.sym 26286 $false
.sym 26287 $false
.sym 26288 $false
.sym 26289 resetn$2
.sym 26290 clk_16mhz$2$2
.sym 26291 $false
.sym 26292 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[17]_new_
.sym 26293 pwm_connector[16]
.sym 26294 pwm_connector[17]
.sym 26296 pwm_connector[20]
.sym 26297 pwm_connector[23]
.sym 26298 pwm_connector[21]
.sym 26299 pwm_connector[19]
.sym 26366 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26367 soc.cpu.pcpi_div.pcpi_wr
.sym 26368 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 26369 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 26372 $false
.sym 26373 soc.cpu.cpu_state[2]
.sym 26374 $abc$64360$new_n7524_
.sym 26375 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[4]_new_
.sym 26378 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26379 soc.cpu.pcpi_div.pcpi_wr
.sym 26380 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 26381 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 26390 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26391 soc.cpu.pcpi_div.pcpi_wr
.sym 26392 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 26393 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 26396 $false
.sym 26397 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29345_new_inv_
.sym 26398 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[16]_new_
.sym 26399 $abc$64360$new_n7670_
.sym 26402 $abc$64360$new_n7526_
.sym 26403 $abc$64360$new_n7525_
.sym 26404 soc.cpu.instr_timer
.sym 26405 soc.cpu.timer[4]
.sym 26408 soc.cpu.mem_wdata[6]
.sym 26409 $false
.sym 26410 $false
.sym 26411 $false
.sym 26412 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320
.sym 26413 clk_16mhz$2$2
.sym 26414 $false
.sym 26415 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[18]_new_
.sym 26416 soc.cpu.mem_wdata[16]
.sym 26417 soc.cpu.mem_wdata[12]
.sym 26418 soc.cpu.mem_wdata[20]
.sym 26420 soc.cpu.mem_wdata[19]
.sym 26421 soc.cpu.mem_wdata[21]
.sym 26422 soc.cpu.mem_wdata[28]
.sym 26489 $false
.sym 26490 $false
.sym 26491 soc.cpu.irq_pending[20]
.sym 26492 soc.cpu.irq_mask[20]
.sym 26495 $abc$64360$new_n7688_
.sym 26496 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[18]_new_
.sym 26497 soc.cpu.instr_maskirq
.sym 26498 soc.cpu.irq_mask[18]
.sym 26501 $abc$64360$new_n7635_
.sym 26502 $abc$64360$new_n7634_
.sym 26503 soc.cpu.instr_timer
.sym 26504 soc.cpu.timer[13]
.sym 26507 soc.cpu.cpuregs_rs1[17]
.sym 26508 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 26509 soc.cpu.irq_mask[17]
.sym 26510 soc.cpu.instr_maskirq
.sym 26513 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26514 soc.cpu.pcpi_div.pcpi_wr
.sym 26515 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 26516 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 26519 $false
.sym 26520 soc.cpu.cpu_state[2]
.sym 26521 $abc$64360$new_n7633_
.sym 26522 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[13]_new_
.sym 26525 $false
.sym 26526 $false
.sym 26527 soc.cpu.irq_mask[17]
.sym 26528 soc.cpu.irq_pending[17]
.sym 26531 $false
.sym 26532 $false
.sym 26533 soc.cpu.irq_mask[20]
.sym 26534 soc.cpu.irq_pending[20]
.sym 26535 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 26536 clk_16mhz$2$2
.sym 26537 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 26538 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29279[0]_new_inv_
.sym 26540 $abc$64360$new_n7657_
.sym 26541 $abc$64360$new_n7656_
.sym 26543 soc.cpu.irq_mask[12]
.sym 26544 soc.cpu.irq_mask[24]
.sym 26545 soc.cpu.irq_mask[13]
.sym 26612 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26613 soc.cpu.pcpi_div.pcpi_wr
.sym 26614 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 26615 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 26618 soc.cpu.cpuregs_rs1[18]
.sym 26619 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 26620 soc.cpu.timer[18]
.sym 26621 soc.cpu.instr_timer
.sym 26624 $abc$64360$new_n7623_
.sym 26625 $abc$64360$new_n7624_
.sym 26626 soc.cpu.instr_timer
.sym 26627 soc.cpu.timer[12]
.sym 26630 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26631 soc.cpu.pcpi_div.pcpi_wr
.sym 26632 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 26633 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 26636 $abc$64360$new_n7553_
.sym 26637 $abc$64360$new_n7552_
.sym 26638 soc.cpu.instr_timer
.sym 26639 soc.cpu.timer[6]
.sym 26642 soc.cpu.cpuregs_rs1[12]
.sym 26643 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 26644 soc.cpu.irq_mask[12]
.sym 26645 soc.cpu.instr_maskirq
.sym 26648 $false
.sym 26649 soc.cpu.cpu_state[2]
.sym 26650 $abc$64360$new_n7622_
.sym 26651 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[12]_new_
.sym 26654 $false
.sym 26655 soc.cpu.irq_pending[0]
.sym 26656 $abc$64360$new_n6139_
.sym 26657 $abc$64360$new_n6144_
.sym 26662 $abc$64360$new_n7718_
.sym 26664 $abc$64360$new_n7778_
.sym 26665 $abc$64360$new_n7776_
.sym 26666 $abc$64360$new_n7777_
.sym 26667 $abc$64360$new_n7717_
.sym 26668 soc.cpu.reg_out[27]
.sym 26741 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26742 soc.cpu.pcpi_div.pcpi_wr
.sym 26743 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 26744 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 26747 soc.cpu.cpuregs_rs1[14]
.sym 26748 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 26749 soc.cpu.timer[14]
.sym 26750 soc.cpu.instr_timer
.sym 26753 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[14]_new_
.sym 26754 $abc$64360$new_n7645_
.sym 26755 soc.cpu.instr_maskirq
.sym 26756 soc.cpu.irq_mask[14]
.sym 26759 soc.cpu.cpuregs_rs1[20]
.sym 26760 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 26761 soc.cpu.irq_mask[20]
.sym 26762 soc.cpu.instr_maskirq
.sym 26765 $false
.sym 26766 soc.cpu.cpu_state[2]
.sym 26767 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14909_Y_new_inv_
.sym 26768 $abc$64360$new_n7822_
.sym 26771 soc.cpu.cpuregs_rs1[14]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26777 soc.cpu.cpuregs_rs1[20]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 26782 clk_16mhz$2$2
.sym 26783 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 26784 $abc$64360$new_n7738_
.sym 26785 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29363[0]_new_inv_
.sym 26786 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29391[0]_new_inv_
.sym 26787 $abc$64360$new_n7737_
.sym 26789 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29366_new_inv_
.sym 26790 $abc$64360$new_n7700_
.sym 26791 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[19]_new_inv_
.sym 26858 $abc$64360$new_n7678_
.sym 26859 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[17]_new_
.sym 26860 soc.cpu.instr_timer
.sym 26861 soc.cpu.timer[17]
.sym 26864 $abc$64360$new_n7709_
.sym 26865 $abc$64360$new_n7708_
.sym 26866 soc.cpu.instr_timer
.sym 26867 soc.cpu.timer[20]
.sym 26870 $false
.sym 26871 soc.cpu.cpu_state[2]
.sym 26872 $abc$64360$new_n7551_
.sym 26873 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[6]_new_
.sym 26876 $false
.sym 26877 soc.cpu.cpu_state[2]
.sym 26878 $abc$64360$new_n7707_
.sym 26879 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[20]_new_
.sym 26882 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26883 soc.cpu.pcpi_div.pcpi_wr
.sym 26884 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 26885 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 26888 $false
.sym 26889 resetn$2
.sym 26890 soc.cpu.instr_maskirq
.sym 26891 soc.cpu.cpu_state[2]
.sym 26894 soc.cpu.cpuregs_rs1[22]
.sym 26895 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 26896 soc.cpu.irq_mask[22]
.sym 26897 soc.cpu.instr_maskirq
.sym 26900 soc.cpu.cpuregs_rs1[22]
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 26905 clk_16mhz$2$2
.sym 26906 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 26907 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14903_Y_new_inv_
.sym 26908 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29405[0]_new_inv_
.sym 26910 $abc$64360$new_n7789_
.sym 26911 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[25]_new_inv_
.sym 26912 $abc$64360$new_n7757_
.sym 26913 $abc$64360$new_n7808_
.sym 26914 soc.cpu.timer[30]
.sym 26987 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 26988 soc.cpu.pcpi_div.pcpi_wr
.sym 26989 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 26990 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 26993 $false
.sym 26994 soc.cpu.cpu_state[2]
.sym 26995 $abc$64360$new_n7797_
.sym 26996 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[29]_new_
.sym 26999 $abc$64360$new_n7799_
.sym 27000 $abc$64360$new_n7798_
.sym 27001 soc.cpu.instr_timer
.sym 27002 soc.cpu.timer[29]
.sym 27005 $abc$64360$new_n7789_
.sym 27006 $abc$64360$new_n7788_
.sym 27007 soc.cpu.instr_timer
.sym 27008 soc.cpu.timer[28]
.sym 27011 $false
.sym 27012 soc.cpu.cpu_state[2]
.sym 27013 $abc$64360$new_n7787_
.sym 27014 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[28]_new_
.sym 27017 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 27018 soc.cpu.pcpi_div.pcpi_wr
.sym 27019 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 27020 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 27023 $abc$64360$new_n6097_
.sym 27024 soc.cpu.cpuregs_rs1[26]
.sym 27025 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[26]
.sym 27026 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 27027 $true
.sym 27028 clk_16mhz$2$2
.sym 27029 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 27031 $abc$64360$new_n4632_
.sym 27032 $abc$64360$new_n4245_
.sym 27034 soc.simpleuart.cfg_divider[11]
.sym 27035 soc.simpleuart.cfg_divider[15]
.sym 27036 soc.simpleuart.cfg_divider[10]
.sym 27110 soc.cpu.mem_wdata[13]
.sym 27111 $false
.sym 27112 $false
.sym 27113 $false
.sym 27122 soc.cpu.mem_wdata[12]
.sym 27123 $false
.sym 27124 $false
.sym 27125 $false
.sym 27128 soc.cpu.mem_wdata[9]
.sym 27129 $false
.sym 27130 $false
.sym 27131 $false
.sym 27150 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505
.sym 27151 clk_16mhz$2$2
.sym 27152 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 27154 soc.simpleuart.cfg_divider[27]
.sym 27155 soc.simpleuart.cfg_divider[25]
.sym 27277 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[9]
.sym 27281 soc.simpleuart.cfg_divider[26]
.sym 27283 soc.simpleuart.cfg_divider[31]
.sym 27362 soc.cpu.instr_rdcycle
.sym 27363 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 27364 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16217_Y_new_inv_
.sym 27365 soc.cpu.count_cycle[16]
.sym 27374 soc.cpu.instr_rdcycle
.sym 27375 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 27376 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16215_Y_new_inv_
.sym 27377 soc.cpu.count_cycle[14]
.sym 27399 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[0]
.sym 27400 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[23]_new_
.sym 27401 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[9]_new_
.sym 27402 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[11]
.sym 27403 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[8]_new_
.sym 27404 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[1]
.sym 27405 soc.simpleuart.cfg_divider[23]
.sym 27406 soc.simpleuart.cfg_divider[22]
.sym 27473 soc.cpu.instr_rdcycle
.sym 27474 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 27475 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16213_Y_new_inv_
.sym 27476 soc.cpu.count_cycle[12]
.sym 27479 $abc$64360$new_n5387_
.sym 27480 $abc$64360$new_n5386_
.sym 27481 $abc$64360$new_n5385_
.sym 27482 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[8]_new_
.sym 27485 $false
.sym 27486 $false
.sym 27487 $false
.sym 27488 soc.simpleuart.cfg_divider[8]
.sym 27491 $false
.sym 27492 $false
.sym 27493 $false
.sym 27494 soc.simpleuart.cfg_divider[2]
.sym 27497 soc.simpleuart.recv_divcnt[13]
.sym 27498 soc.simpleuart.cfg_divider[13]
.sym 27499 soc.simpleuart.recv_divcnt[25]
.sym 27500 soc.simpleuart.cfg_divider[25]
.sym 27503 soc.simpleuart.cfg_divider[9]
.sym 27504 soc.simpleuart.recv_divcnt[9]
.sym 27505 soc.simpleuart.cfg_divider[11]
.sym 27506 soc.simpleuart.recv_divcnt[11]
.sym 27509 soc.cpu.mem_wdata[6]
.sym 27510 $false
.sym 27511 $false
.sym 27512 $false
.sym 27515 soc.cpu.mem_wdata[2]
.sym 27516 $false
.sym 27517 $false
.sym 27518 $false
.sym 27519 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.sym 27520 clk_16mhz$2$2
.sym 27521 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 27522 $abc$64360$new_n4763_
.sym 27523 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[7]
.sym 27524 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[12]
.sym 27525 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[6]
.sym 27526 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[4]
.sym 27527 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[3]
.sym 27528 soc.simpleuart.cfg_divider[4]
.sym 27529 soc.simpleuart.cfg_divider[7]
.sym 27596 $false
.sym 27597 $false
.sym 27598 $false
.sym 27599 soc.simpleuart.cfg_divider[7]
.sym 27602 $false
.sym 27603 $false
.sym 27604 $false
.sym 27605 soc.simpleuart.cfg_divider[30]
.sym 27608 $false
.sym 27609 $false
.sym 27610 $false
.sym 27611 soc.simpleuart.cfg_divider[15]
.sym 27614 soc.simpleuart.cfg_divider[15]
.sym 27615 soc.simpleuart.recv_divcnt[15]
.sym 27616 soc.simpleuart.recv_divcnt[14]
.sym 27617 soc.simpleuart.cfg_divider[14]
.sym 27620 $false
.sym 27621 $false
.sym 27622 $false
.sym 27623 soc.simpleuart.cfg_divider[6]
.sym 27626 $false
.sym 27627 $false
.sym 27628 $false
.sym 27629 soc.simpleuart.cfg_divider[4]
.sym 27632 soc.simpleuart.recv_divcnt[4]
.sym 27633 soc.simpleuart.cfg_divider[4]
.sym 27634 soc.simpleuart.recv_divcnt[3]
.sym 27635 soc.simpleuart.cfg_divider[3]
.sym 27638 soc.cpu.mem_wdata[2]
.sym 27639 $false
.sym 27640 $false
.sym 27641 $false
.sym 27642 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458
.sym 27643 clk_16mhz$2$2
.sym 27644 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 27645 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[25]
.sym 27646 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[25]_new_
.sym 27647 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[26]
.sym 27648 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[14]
.sym 27649 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[22]
.sym 27650 $abc$64360$new_n5381_
.sym 27651 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[30]_new_
.sym 27652 soc.simpleuart.cfg_divider[18]
.sym 27719 $false
.sym 27720 $false
.sym 27721 $false
.sym 27722 soc.simpleuart.cfg_divider[22]
.sym 27725 $false
.sym 27726 $false
.sym 27727 $false
.sym 27728 soc.simpleuart.cfg_divider[13]
.sym 27731 $false
.sym 27732 $abc$64360$new_n5418_
.sym 27733 soc.simpleuart.send_divcnt[31]
.sym 27734 soc.simpleuart.cfg_divider[31]
.sym 27737 $abc$64360$new_n5428_
.sym 27738 $abc$64360$new_n5427_
.sym 27739 $abc$64360$new_n8605_
.sym 27740 $abc$64360$new_n8604_
.sym 27743 soc.simpleuart.send_divcnt[16]
.sym 27744 soc.simpleuart.cfg_divider[16]
.sym 27745 soc.simpleuart.send_divcnt[4]
.sym 27746 soc.simpleuart.cfg_divider[4]
.sym 27749 soc.simpleuart.send_divcnt[23]
.sym 27750 soc.simpleuart.cfg_divider[23]
.sym 27751 soc.simpleuart.send_divcnt[6]
.sym 27752 soc.simpleuart.cfg_divider[6]
.sym 27755 soc.simpleuart.send_divcnt[7]
.sym 27756 soc.simpleuart.cfg_divider[7]
.sym 27757 soc.simpleuart.send_divcnt[3]
.sym 27758 soc.simpleuart.cfg_divider[3]
.sym 27761 soc.simpleuart.send_divcnt[18]
.sym 27762 soc.simpleuart.cfg_divider[18]
.sym 27763 soc.simpleuart.cfg_divider[21]
.sym 27764 soc.simpleuart.send_divcnt[21]
.sym 27842 $false
.sym 27843 $false
.sym 27844 $false
.sym 27845 soc.simpleuart.cfg_divider[31]
.sym 27848 $false
.sym 27849 $false
.sym 27850 $false
.sym 27851 soc.simpleuart.cfg_divider[18]
.sym 27854 soc.simpleuart.recv_divcnt[5]
.sym 27855 soc.simpleuart.cfg_divider[5]
.sym 27856 soc.simpleuart.recv_divcnt[20]
.sym 27857 soc.simpleuart.cfg_divider[20]
.sym 27860 soc.simpleuart.send_divcnt[28]
.sym 27861 soc.simpleuart.cfg_divider[28]
.sym 27862 soc.simpleuart.send_divcnt[1]
.sym 27863 soc.simpleuart.cfg_divider[1]
.sym 27866 $false
.sym 27867 $false
.sym 27868 $false
.sym 27869 soc.simpleuart.recv_divcnt[17]
.sym 27872 soc.simpleuart.send_divcnt[22]
.sym 27873 soc.simpleuart.cfg_divider[22]
.sym 27874 soc.simpleuart.send_divcnt[5]
.sym 27875 soc.simpleuart.cfg_divider[5]
.sym 27878 $abc$64360$new_n5372_
.sym 27879 $abc$64360$auto$alumacc.cc:490:replace_alu$7186[28]_new_
.sym 27880 soc.simpleuart.recv_divcnt[30]
.sym 27881 soc.simpleuart.cfg_divider[30]
.sym 27884 $false
.sym 27885 $false
.sym 27886 $false
.sym 27887 soc.simpleuart.cfg_divider[20]
.sym 27927 $true
.sym 27964 $auto$alumacc.cc:474:replace_alu$7201.C[1]
.sym 27966 soc.simpleuart.send_divcnt[0]
.sym 27967 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[0]
.sym 27970 $auto$alumacc.cc:474:replace_alu$7201.C[2]
.sym 27972 soc.simpleuart.send_divcnt[1]
.sym 27973 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[1]
.sym 27976 $auto$alumacc.cc:474:replace_alu$7201.C[3]
.sym 27978 soc.simpleuart.send_divcnt[2]
.sym 27979 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[2]
.sym 27982 $auto$alumacc.cc:474:replace_alu$7201.C[4]
.sym 27984 soc.simpleuart.send_divcnt[3]
.sym 27985 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[3]
.sym 27988 $auto$alumacc.cc:474:replace_alu$7201.C[5]
.sym 27990 soc.simpleuart.send_divcnt[4]
.sym 27991 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[4]
.sym 27994 $auto$alumacc.cc:474:replace_alu$7201.C[6]
.sym 27996 soc.simpleuart.send_divcnt[5]
.sym 27997 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[5]
.sym 28000 $auto$alumacc.cc:474:replace_alu$7201.C[7]
.sym 28002 soc.simpleuart.send_divcnt[6]
.sym 28003 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[6]
.sym 28006 $auto$alumacc.cc:474:replace_alu$7201.C[8]
.sym 28008 soc.simpleuart.send_divcnt[7]
.sym 28009 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[7]
.sym 28050 $auto$alumacc.cc:474:replace_alu$7201.C[8]
.sym 28087 $auto$alumacc.cc:474:replace_alu$7201.C[9]
.sym 28089 soc.simpleuart.send_divcnt[8]
.sym 28090 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[8]
.sym 28093 $auto$alumacc.cc:474:replace_alu$7201.C[10]
.sym 28095 soc.simpleuart.send_divcnt[9]
.sym 28096 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[9]
.sym 28099 $auto$alumacc.cc:474:replace_alu$7201.C[11]
.sym 28101 soc.simpleuart.send_divcnt[10]
.sym 28102 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[10]
.sym 28105 $auto$alumacc.cc:474:replace_alu$7201.C[12]
.sym 28107 soc.simpleuart.send_divcnt[11]
.sym 28108 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[11]
.sym 28111 $auto$alumacc.cc:474:replace_alu$7201.C[13]
.sym 28113 soc.simpleuart.send_divcnt[12]
.sym 28114 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[12]
.sym 28117 $auto$alumacc.cc:474:replace_alu$7201.C[14]
.sym 28119 soc.simpleuart.send_divcnt[13]
.sym 28120 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[13]
.sym 28123 $auto$alumacc.cc:474:replace_alu$7201.C[15]
.sym 28125 soc.simpleuart.send_divcnt[14]
.sym 28126 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[14]
.sym 28129 $auto$alumacc.cc:474:replace_alu$7201.C[16]
.sym 28131 soc.simpleuart.send_divcnt[15]
.sym 28132 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[15]
.sym 28173 $auto$alumacc.cc:474:replace_alu$7201.C[16]
.sym 28210 $auto$alumacc.cc:474:replace_alu$7201.C[17]
.sym 28212 soc.simpleuart.send_divcnt[16]
.sym 28213 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[16]
.sym 28216 $auto$alumacc.cc:474:replace_alu$7201.C[18]
.sym 28218 soc.simpleuart.send_divcnt[17]
.sym 28219 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[17]
.sym 28222 $auto$alumacc.cc:474:replace_alu$7201.C[19]
.sym 28224 soc.simpleuart.send_divcnt[18]
.sym 28225 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[18]
.sym 28228 $auto$alumacc.cc:474:replace_alu$7201.C[20]
.sym 28230 soc.simpleuart.send_divcnt[19]
.sym 28231 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[19]
.sym 28234 $auto$alumacc.cc:474:replace_alu$7201.C[21]
.sym 28236 soc.simpleuart.send_divcnt[20]
.sym 28237 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[20]
.sym 28240 $auto$alumacc.cc:474:replace_alu$7201.C[22]
.sym 28242 soc.simpleuart.send_divcnt[21]
.sym 28243 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[21]
.sym 28246 $auto$alumacc.cc:474:replace_alu$7201.C[23]
.sym 28248 soc.simpleuart.send_divcnt[22]
.sym 28249 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[22]
.sym 28252 $auto$alumacc.cc:474:replace_alu$7201.C[24]
.sym 28254 soc.simpleuart.send_divcnt[23]
.sym 28255 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[23]
.sym 28260 $abc$64360$auto$alumacc.cc:491:replace_alu$7187[31]
.sym 28262 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[17]
.sym 28263 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[24]
.sym 28266 soc.simpleuart.cfg_divider[16]
.sym 28267 soc.simpleuart.cfg_divider[21]
.sym 28296 $auto$alumacc.cc:474:replace_alu$7201.C[24]
.sym 28333 $auto$alumacc.cc:474:replace_alu$7201.C[25]
.sym 28335 soc.simpleuart.send_divcnt[24]
.sym 28336 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[24]
.sym 28339 $auto$alumacc.cc:474:replace_alu$7201.C[26]
.sym 28341 soc.simpleuart.send_divcnt[25]
.sym 28342 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[25]
.sym 28345 $auto$alumacc.cc:474:replace_alu$7201.C[27]
.sym 28347 soc.simpleuart.send_divcnt[26]
.sym 28348 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[26]
.sym 28351 $auto$alumacc.cc:474:replace_alu$7201.C[28]
.sym 28353 soc.simpleuart.send_divcnt[27]
.sym 28354 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[27]
.sym 28357 $auto$alumacc.cc:474:replace_alu$7201.C[29]
.sym 28359 soc.simpleuart.send_divcnt[28]
.sym 28360 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[28]
.sym 28363 $auto$alumacc.cc:474:replace_alu$7201.C[30]
.sym 28365 soc.simpleuart.send_divcnt[29]
.sym 28366 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[29]
.sym 28369 $auto$alumacc.cc:474:replace_alu$7201.C[31]
.sym 28371 soc.simpleuart.send_divcnt[30]
.sym 28372 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[30]
.sym 28375 $abc$64360$auto$alumacc.cc:491:replace_alu$7203[31]$2
.sym 28377 soc.simpleuart.send_divcnt[31]
.sym 28378 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[31]
.sym 28460 $abc$64360$auto$alumacc.cc:491:replace_alu$7203[31]$2
.sym 28551 $true$2
.sym 28643 $true
.sym 28680 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0]$2
.sym 28681 $false
.sym 28682 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0]
.sym 28683 $false
.sym 28684 $false
.sym 28686 $auto$alumacc.cc:474:replace_alu$7263.C[2]
.sym 28688 $false
.sym 28689 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[1]
.sym 28692 $auto$alumacc.cc:474:replace_alu$7263.C[3]
.sym 28694 $false
.sym 28695 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[2]
.sym 28698 $auto$alumacc.cc:474:replace_alu$7263.C[4]
.sym 28700 $false
.sym 28701 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[3]
.sym 28704 $auto$alumacc.cc:474:replace_alu$7263.C[5]
.sym 28706 $false
.sym 28707 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[4]
.sym 28710 $auto$alumacc.cc:474:replace_alu$7263.C[6]
.sym 28712 $false
.sym 28713 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[5]
.sym 28716 $auto$alumacc.cc:474:replace_alu$7263.C[7]
.sym 28718 $false
.sym 28719 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[6]
.sym 28722 $auto$alumacc.cc:474:replace_alu$7263.C[8]
.sym 28724 $false
.sym 28725 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[7]
.sym 28806 $auto$alumacc.cc:474:replace_alu$7263.C[8]
.sym 28843 $auto$alumacc.cc:474:replace_alu$7263.C[9]
.sym 28845 $false
.sym 28846 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[8]
.sym 28849 $auto$alumacc.cc:474:replace_alu$7263.C[10]
.sym 28851 $false
.sym 28852 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[9]
.sym 28855 $auto$alumacc.cc:474:replace_alu$7263.C[11]
.sym 28857 $false
.sym 28858 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[10]
.sym 28861 $auto$alumacc.cc:474:replace_alu$7263.C[12]
.sym 28863 $false
.sym 28864 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[11]
.sym 28867 $auto$alumacc.cc:474:replace_alu$7263.C[13]
.sym 28869 $false
.sym 28870 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[12]
.sym 28873 $auto$alumacc.cc:474:replace_alu$7263.C[14]
.sym 28875 $false
.sym 28876 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[13]
.sym 28879 $auto$alumacc.cc:474:replace_alu$7263.C[15]
.sym 28881 $false
.sym 28882 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[14]
.sym 28885 $auto$alumacc.cc:474:replace_alu$7263.C[16]
.sym 28887 $false
.sym 28888 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[15]
.sym 28929 $auto$alumacc.cc:474:replace_alu$7263.C[16]
.sym 28966 $auto$alumacc.cc:474:replace_alu$7263.C[17]
.sym 28968 $false
.sym 28969 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[16]
.sym 28972 $auto$alumacc.cc:474:replace_alu$7263.C[18]
.sym 28974 $false
.sym 28975 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[17]
.sym 28978 $auto$alumacc.cc:474:replace_alu$7263.C[19]
.sym 28980 $false
.sym 28981 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[18]
.sym 28984 $auto$alumacc.cc:474:replace_alu$7263.C[20]
.sym 28986 $false
.sym 28987 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[19]
.sym 28990 $auto$alumacc.cc:474:replace_alu$7263.C[21]
.sym 28992 $false
.sym 28993 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[20]
.sym 28996 $auto$alumacc.cc:474:replace_alu$7263.C[22]
.sym 28998 $false
.sym 28999 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[21]
.sym 29002 $auto$alumacc.cc:474:replace_alu$7263.C[23]
.sym 29004 $false
.sym 29005 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[22]
.sym 29008 $auto$alumacc.cc:474:replace_alu$7263.C[24]
.sym 29010 $false
.sym 29011 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[23]
.sym 29052 $auto$alumacc.cc:474:replace_alu$7263.C[24]
.sym 29089 $auto$alumacc.cc:474:replace_alu$7263.C[25]
.sym 29091 $false
.sym 29092 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[24]
.sym 29095 $auto$alumacc.cc:474:replace_alu$7263.C[26]
.sym 29097 $false
.sym 29098 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[25]
.sym 29101 $auto$alumacc.cc:474:replace_alu$7263.C[27]
.sym 29103 $false
.sym 29104 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[26]
.sym 29107 $auto$alumacc.cc:474:replace_alu$7263.C[28]
.sym 29109 $false
.sym 29110 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[27]
.sym 29113 $auto$alumacc.cc:474:replace_alu$7263.C[29]
.sym 29115 $false
.sym 29116 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[28]
.sym 29119 $auto$alumacc.cc:474:replace_alu$7263.C[30]
.sym 29121 $false
.sym 29122 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[29]
.sym 29125 $auto$alumacc.cc:474:replace_alu$7263.C[31]
.sym 29127 $false
.sym 29128 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[30]
.sym 29131 $abc$64360$auto$alumacc.cc:491:replace_alu$7265[31]$2
.sym 29133 $false
.sym 29134 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[31]
.sym 29216 $abc$64360$auto$alumacc.cc:491:replace_alu$7265[31]$2
.sym 29219 $false
.sym 29220 $false
.sym 29221 $false
.sym 29222 pwm_connector[31]
.sym 29225 $false
.sym 29226 $false
.sym 29227 $false
.sym 29228 pwm_connector[5]
.sym 29231 $false
.sym 29232 $false
.sym 29233 $false
.sym 29234 pwm_connector[10]
.sym 29237 $false
.sym 29238 $false
.sym 29239 $false
.sym 29240 pwm_connector[30]
.sym 29243 pwm.count_temp[5]
.sym 29244 pwm_connector[5]
.sym 29245 pwm_connector[10]
.sym 29246 pwm_connector[31]
.sym 29249 $false
.sym 29250 $false
.sym 29251 $false
.sym 29252 pwm_connector[23]
.sym 29255 soc.cpu.mem_wdata[5]
.sym 29256 $false
.sym 29257 $false
.sym 29258 $false
.sym 29259 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320
.sym 29260 clk_16mhz$2$2
.sym 29261 $false
.sym 29336 $false
.sym 29337 $false
.sym 29338 $false
.sym 29339 pwm_connector[16]
.sym 29342 $false
.sym 29343 $false
.sym 29344 $false
.sym 29345 pwm_connector[22]
.sym 29354 $false
.sym 29355 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29356 soc.cpu.reg_op1[30]
.sym 29357 soc.cpu.pcpi_mul.rs1[31]
.sym 29360 $false
.sym 29361 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29362 soc.cpu.reg_op1[31]
.sym 29363 soc.cpu.pcpi_mul.rs1[32]
.sym 29366 $false
.sym 29367 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29368 soc.cpu.reg_op1[26]
.sym 29369 soc.cpu.pcpi_mul.rs1[27]
.sym 29372 $false
.sym 29373 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29374 soc.cpu.reg_op1[25]
.sym 29375 soc.cpu.pcpi_mul.rs1[26]
.sym 29378 $false
.sym 29379 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29380 soc.cpu.reg_op1[24]
.sym 29381 soc.cpu.pcpi_mul.rs1[25]
.sym 29382 resetn$2
.sym 29383 clk_16mhz$2$2
.sym 29384 $false
.sym 29385 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[15]
.sym 29386 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[14]
.sym 29387 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[13]
.sym 29388 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[12]
.sym 29389 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[11]
.sym 29390 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[10]
.sym 29391 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[9]
.sym 29392 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[8]
.sym 29459 $false
.sym 29460 $false
.sym 29461 $false
.sym 29462 pwm_connector[17]
.sym 29465 pwm_connector[22]
.sym 29466 pwm_connector[21]
.sym 29467 pwm_connector[20]
.sym 29468 pwm_connector[19]
.sym 29471 $false
.sym 29472 $false
.sym 29473 $false
.sym 29474 pwm_connector[15]
.sym 29477 $false
.sym 29478 $false
.sym 29479 $false
.sym 29480 pwm_connector[20]
.sym 29483 pwm_connector[18]
.sym 29484 pwm_connector[17]
.sym 29485 pwm_connector[16]
.sym 29486 pwm_connector[15]
.sym 29495 $false
.sym 29496 $false
.sym 29497 $false
.sym 29498 pwm_connector[18]
.sym 29501 $false
.sym 29502 $false
.sym 29503 $false
.sym 29504 pwm_connector[21]
.sym 29508 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[7]
.sym 29509 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[6]
.sym 29510 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[5]
.sym 29511 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[4]
.sym 29512 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[3]
.sym 29513 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[2]
.sym 29514 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[1]
.sym 29515 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[0]
.sym 29582 soc.cpu.cpuregs.wdata[25]
.sym 29583 $false
.sym 29584 $false
.sym 29585 $false
.sym 29588 soc.cpu.cpuregs.wdata[20]
.sym 29589 $false
.sym 29590 $false
.sym 29591 $false
.sym 29600 soc.cpu.cpuregs.wdata[31]
.sym 29601 $false
.sym 29602 $false
.sym 29603 $false
.sym 29606 soc.cpu.cpuregs.wdata[18]
.sym 29607 $false
.sym 29608 $false
.sym 29609 $false
.sym 29618 soc.cpu.cpuregs.wdata[16]
.sym 29619 $false
.sym 29620 $false
.sym 29621 $false
.sym 29624 soc.cpu.cpuregs.wdata[27]
.sym 29625 $false
.sym 29626 $false
.sym 29627 $false
.sym 29628 $true
.sym 29629 clk_16mhz$2$2
.sym 29630 $false
.sym 29631 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[15]
.sym 29632 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[14]
.sym 29633 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[13]
.sym 29634 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[12]
.sym 29635 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[11]
.sym 29636 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[10]
.sym 29637 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[9]
.sym 29638 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[8]
.sym 29705 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 29706 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 29707 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[2]
.sym 29708 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[2]
.sym 29711 $abc$64360$new_n7395_
.sym 29712 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 29713 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[12]
.sym 29714 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[12]
.sym 29717 $false
.sym 29718 $false
.sym 29719 $abc$64360$new_n7344_
.sym 29720 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27028_new_inv_
.sym 29723 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 29724 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 29725 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[14]
.sym 29726 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[14]
.sym 29735 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 29736 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 29737 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[0]
.sym 29738 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[0]
.sym 29741 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 29742 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 29743 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[7]
.sym 29744 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[7]
.sym 29747 soc.cpu.mem_wdata[15]
.sym 29748 $false
.sym 29749 $false
.sym 29750 $false
.sym 29751 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584
.sym 29752 clk_16mhz$2$2
.sym 29753 $false
.sym 29754 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[7]
.sym 29755 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[6]
.sym 29756 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[5]
.sym 29757 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[4]
.sym 29758 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[3]
.sym 29759 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[2]
.sym 29760 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[1]
.sym 29761 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[0]
.sym 29828 $false
.sym 29829 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 29830 soc.cpu.reg_op2[4]
.sym 29831 soc.cpu.reg_op2[12]
.sym 29834 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 29835 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 29836 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[6]
.sym 29837 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[6]
.sym 29840 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 29841 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 29842 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[9]
.sym 29843 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[9]
.sym 29846 soc.cpu.mem_wdata[1]
.sym 29847 $false
.sym 29848 $false
.sym 29849 $false
.sym 29864 soc.cpu.mem_wdata[3]
.sym 29865 $false
.sym 29866 $false
.sym 29867 $false
.sym 29870 soc.cpu.mem_wdata[4]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320
.sym 29875 clk_16mhz$2$2
.sym 29876 $false
.sym 29877 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[15]
.sym 29878 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[14]
.sym 29879 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[13]
.sym 29880 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[12]
.sym 29881 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[11]
.sym 29882 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[10]
.sym 29883 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[9]
.sym 29884 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[8]
.sym 29951 $abc$64360$new_n7395_
.sym 29952 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 29953 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[8]
.sym 29954 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[8]
.sym 29957 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 29958 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 29959 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[10]
.sym 29960 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[10]
.sym 29975 $abc$64360$new_n7395_
.sym 29976 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 29977 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[15]
.sym 29978 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[15]
.sym 29993 $false
.sym 29994 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 29995 soc.cpu.pcpi_mul.rd[8]
.sym 29996 soc.cpu.pcpi_mul.rd[40]
.sym 29997 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 29998 clk_16mhz$2$2
.sym 29999 $false
.sym 30000 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[7]
.sym 30001 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[6]
.sym 30002 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[5]
.sym 30003 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[4]
.sym 30004 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[3]
.sym 30005 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[2]
.sym 30006 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[1]
.sym 30007 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[0]
.sym 30074 soc.cpu.cpuregs.wdata[15]
.sym 30075 $false
.sym 30076 $false
.sym 30077 $false
.sym 30080 soc.cpu.cpuregs.wdata[0]
.sym 30081 $false
.sym 30082 $false
.sym 30083 $false
.sym 30086 soc.cpu.cpuregs.wdata[28]
.sym 30087 $false
.sym 30088 $false
.sym 30089 $false
.sym 30092 soc.cpu.cpuregs.wdata[14]
.sym 30093 $false
.sym 30094 $false
.sym 30095 $false
.sym 30098 soc.cpu.cpuregs.wdata[4]
.sym 30099 $false
.sym 30100 $false
.sym 30101 $false
.sym 30104 soc.cpu.cpuregs.wdata[9]
.sym 30105 $false
.sym 30106 $false
.sym 30107 $false
.sym 30110 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.sym 30111 $false
.sym 30112 $false
.sym 30113 $false
.sym 30116 soc.cpu.cpuregs.wdata[12]
.sym 30117 $false
.sym 30118 $false
.sym 30119 $false
.sym 30120 $true
.sym 30121 clk_16mhz$2$2
.sym 30122 $false
.sym 30123 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[15]
.sym 30124 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[14]
.sym 30125 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[13]
.sym 30126 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[12]
.sym 30127 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[11]
.sym 30128 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[10]
.sym 30129 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[9]
.sym 30130 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[8]
.sym 30203 $abc$64360$new_n7395_
.sym 30204 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 30205 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[2]
.sym 30206 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[2]
.sym 30215 $false
.sym 30216 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 30217 soc.cpu.reg_op2[1]
.sym 30218 soc.cpu.reg_op2[9]
.sym 30221 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 30222 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 30223 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[9]
.sym 30224 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[9]
.sym 30227 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 30228 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 30229 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[15]
.sym 30230 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[15]
.sym 30233 $false
.sym 30234 $false
.sym 30235 soc.cpu.irq_mask[31]
.sym 30236 soc.cpu.irq_pending[31]
.sym 30239 $false
.sym 30240 $false
.sym 30241 soc.cpu.irq_mask[24]
.sym 30242 soc.cpu.irq_pending[24]
.sym 30243 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 30244 clk_16mhz$2$2
.sym 30245 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 30246 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[7]
.sym 30247 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[6]
.sym 30248 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[5]
.sym 30249 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[4]
.sym 30250 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[3]
.sym 30251 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[2]
.sym 30252 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[1]
.sym 30253 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[0]
.sym 30320 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 30321 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 30322 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[12]
.sym 30323 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[12]
.sym 30326 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 30327 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 30328 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[14]
.sym 30329 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[14]
.sym 30332 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 30333 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 30334 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[5]
.sym 30335 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[5]
.sym 30338 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 30339 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 30340 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[2]
.sym 30341 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[2]
.sym 30344 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 30345 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 30346 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[3]
.sym 30347 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[3]
.sym 30356 $false
.sym 30357 $abc$64360$new_n7639_
.sym 30358 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_
.sym 30359 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[13]_new_
.sym 30362 $abc$64360$new_n7763_
.sym 30363 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[25]_new_
.sym 30364 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[25]_new_inv_
.sym 30365 soc.cpu.cpu_state[2]
.sym 30366 $true
.sym 30367 clk_16mhz$2$2
.sym 30368 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 30373 soc.memory.rdata[13]
.sym 30443 $false
.sym 30444 $false
.sym 30445 soc.cpu.irq_pending[17]
.sym 30446 soc.cpu.irq_mask[17]
.sym 30449 soc.cpu.mem_wdata[16]
.sym 30450 $false
.sym 30451 $false
.sym 30452 $false
.sym 30455 soc.cpu.mem_wdata[17]
.sym 30456 $false
.sym 30457 $false
.sym 30458 $false
.sym 30467 soc.cpu.mem_wdata[20]
.sym 30468 $false
.sym 30469 $false
.sym 30470 $false
.sym 30473 soc.cpu.mem_wdata[23]
.sym 30474 $false
.sym 30475 $false
.sym 30476 $false
.sym 30479 soc.cpu.mem_wdata[21]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30485 soc.cpu.mem_wdata[19]
.sym 30486 $false
.sym 30487 $false
.sym 30488 $false
.sym 30489 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848
.sym 30490 clk_16mhz$2$2
.sym 30491 $false
.sym 30496 soc.memory.rdata[12]
.sym 30566 $false
.sym 30567 soc.cpu.cpu_state[2]
.sym 30568 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14896_Y_new_inv_
.sym 30569 $abc$64360$new_n7692_
.sym 30572 $false
.sym 30573 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 30574 soc.cpu.reg_op2[16]
.sym 30575 soc.cpu.reg_op2[0]
.sym 30578 soc.cpu.mem_la_wdata[12]
.sym 30579 $false
.sym 30580 $false
.sym 30581 $false
.sym 30584 $false
.sym 30585 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 30586 soc.cpu.reg_op2[20]
.sym 30587 soc.cpu.reg_op2[4]
.sym 30596 $false
.sym 30597 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 30598 soc.cpu.reg_op2[19]
.sym 30599 soc.cpu.reg_op2[3]
.sym 30602 $false
.sym 30603 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 30604 soc.cpu.reg_op2[21]
.sym 30605 soc.cpu.reg_op2[5]
.sym 30608 $false
.sym 30609 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 30610 soc.cpu.mem_la_wdata[12]
.sym 30611 soc.cpu.reg_op2[28]
.sym 30612 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 30613 clk_16mhz$2$2
.sym 30614 $false
.sym 30619 soc.memory.rdata[15]
.sym 30689 soc.cpu.timer[7]
.sym 30690 soc.cpu.instr_timer
.sym 30691 soc.cpu.irq_mask[7]
.sym 30692 soc.cpu.instr_maskirq
.sym 30701 soc.cpu.cpuregs_rs1[15]
.sym 30702 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 30703 soc.cpu.irq_mask[15]
.sym 30704 soc.cpu.instr_maskirq
.sym 30707 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 30708 soc.cpu.pcpi_div.pcpi_wr
.sym 30709 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 30710 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 30719 soc.cpu.cpuregs_rs1[12]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 soc.cpu.cpuregs_rs1[24]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30731 soc.cpu.cpuregs_rs1[13]
.sym 30732 $false
.sym 30733 $false
.sym 30734 $false
.sym 30735 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 30736 clk_16mhz$2$2
.sym 30737 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 30742 soc.memory.rdata[14]
.sym 30818 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 30819 soc.cpu.pcpi_div.pcpi_wr
.sym 30820 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 30821 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 30830 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 30831 soc.cpu.pcpi_div.pcpi_wr
.sym 30832 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 30833 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 30836 $abc$64360$new_n7783_
.sym 30837 soc.cpu.cpu_state[2]
.sym 30838 $abc$64360$new_n7777_
.sym 30839 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[27]_new_
.sym 30842 $abc$64360$new_n7779_
.sym 30843 $abc$64360$new_n7778_
.sym 30844 soc.cpu.instr_timer
.sym 30845 soc.cpu.timer[27]
.sym 30848 $abc$64360$new_n7719_
.sym 30849 $abc$64360$new_n7718_
.sym 30850 soc.cpu.instr_timer
.sym 30851 soc.cpu.timer[21]
.sym 30854 $abc$64360$new_n7776_
.sym 30855 soc.cpu.cpu_state[5]
.sym 30856 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 30857 $abc$64360$new_n7775_
.sym 30858 $true
.sym 30859 clk_16mhz$2$2
.sym 30860 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 30865 soc.memory.rdata[25]
.sym 30935 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 30936 soc.cpu.pcpi_div.pcpi_wr
.sym 30937 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 30938 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 30941 soc.cpu.timer[19]
.sym 30942 soc.cpu.instr_timer
.sym 30943 soc.cpu.irq_mask[19]
.sym 30944 soc.cpu.instr_maskirq
.sym 30947 soc.cpu.timer[23]
.sym 30948 soc.cpu.instr_timer
.sym 30949 soc.cpu.irq_mask[23]
.sym 30950 soc.cpu.instr_maskirq
.sym 30953 $false
.sym 30954 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29391[0]_new_inv_
.sym 30955 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[23]_new_
.sym 30956 $abc$64360$new_n7738_
.sym 30965 $false
.sym 30966 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29363[0]_new_inv_
.sym 30967 soc.cpu.cpuregs_rs1[19]
.sym 30968 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 30971 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 30972 soc.cpu.pcpi_div.pcpi_wr
.sym 30973 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 30974 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 30977 $false
.sym 30978 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29366_new_inv_
.sym 30979 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[19]_new_
.sym 30980 $abc$64360$new_n7700_
.sym 30988 soc.memory.rdata[24]
.sym 31058 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29405[0]_new_inv_
.sym 31059 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[25]_new_
.sym 31060 soc.cpu.cpuregs_rs1[25]
.sym 31061 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 31064 soc.cpu.timer[25]
.sym 31065 soc.cpu.instr_timer
.sym 31066 soc.cpu.irq_mask[25]
.sym 31067 soc.cpu.instr_maskirq
.sym 31076 soc.cpu.cpuregs_rs1[28]
.sym 31077 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 31078 soc.cpu.irq_mask[28]
.sym 31079 soc.cpu.instr_maskirq
.sym 31082 $false
.sym 31083 $false
.sym 31084 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14903_Y_new_inv_
.sym 31085 $abc$64360$new_n7757_
.sym 31088 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 31089 soc.cpu.pcpi_div.pcpi_wr
.sym 31090 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 31091 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 31094 soc.cpu.cpuregs_rs1[30]
.sym 31095 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 31096 soc.cpu.timer[30]
.sym 31097 soc.cpu.instr_timer
.sym 31100 $abc$64360$new_n6097_
.sym 31101 soc.cpu.cpuregs_rs1[30]
.sym 31102 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[30]
.sym 31103 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 31104 $true
.sym 31105 clk_16mhz$2$2
.sym 31106 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 31111 soc.memory.rdata[27]
.sym 31187 $false
.sym 31188 $false
.sym 31189 soc.simpleuart.cfg_divider[15]
.sym 31190 $abc$64360$new_n4260_
.sym 31193 $false
.sym 31194 $false
.sym 31195 soc.cpu.mem_valid
.sym 31196 $abc$64360$new_n4246_
.sym 31205 soc.cpu.mem_wdata[11]
.sym 31206 $false
.sym 31207 $false
.sym 31208 $false
.sym 31211 soc.cpu.mem_wdata[15]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31217 soc.cpu.mem_wdata[10]
.sym 31218 $false
.sym 31219 $false
.sym 31220 $false
.sym 31227 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505
.sym 31228 clk_16mhz$2$2
.sym 31229 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 31234 soc.memory.rdata[26]
.sym 31310 soc.cpu.mem_wdata[27]
.sym 31311 $false
.sym 31312 $false
.sym 31313 $false
.sym 31316 soc.cpu.mem_wdata[25]
.sym 31317 $false
.sym 31318 $false
.sym 31319 $false
.sym 31350 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649
.sym 31351 clk_16mhz$2$2
.sym 31352 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 31357 soc.memory.rdata[29]
.sym 31433 $false
.sym 31434 $false
.sym 31435 $false
.sym 31436 soc.simpleuart.cfg_divider[9]
.sym 31457 soc.cpu.mem_wdata[26]
.sym 31458 $false
.sym 31459 $false
.sym 31460 $false
.sym 31469 soc.cpu.mem_wdata[31]
.sym 31470 $false
.sym 31471 $false
.sym 31472 $false
.sym 31473 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649
.sym 31474 clk_16mhz$2$2
.sym 31475 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 31480 soc.memory.rdata[28]
.sym 31550 $false
.sym 31551 $false
.sym 31552 $false
.sym 31553 soc.simpleuart.recv_divcnt[0]
.sym 31556 soc.cpu.instr_rdcycle
.sym 31557 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 31558 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16224_Y_new_inv_
.sym 31559 soc.cpu.count_cycle[23]
.sym 31562 soc.cpu.instr_rdcycle
.sym 31563 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 31564 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16210_Y_new_inv_
.sym 31565 soc.cpu.count_cycle[9]
.sym 31568 $false
.sym 31569 $false
.sym 31570 $false
.sym 31571 soc.simpleuart.recv_divcnt[11]
.sym 31574 soc.cpu.instr_rdcycle
.sym 31575 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 31576 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16209_Y_new_inv_
.sym 31577 soc.cpu.count_cycle[8]
.sym 31580 $false
.sym 31581 $false
.sym 31582 $false
.sym 31583 soc.simpleuart.recv_divcnt[1]
.sym 31586 soc.cpu.mem_wdata[23]
.sym 31587 $false
.sym 31588 $false
.sym 31589 $false
.sym 31592 soc.cpu.mem_wdata[22]
.sym 31593 $false
.sym 31594 $false
.sym 31595 $false
.sym 31596 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577
.sym 31597 clk_16mhz$2$2
.sym 31598 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 31603 soc.memory.rdata[23]
.sym 31673 $false
.sym 31674 $false
.sym 31675 soc.simpleuart.cfg_divider[23]
.sym 31676 $abc$64360$new_n4260_
.sym 31679 $false
.sym 31680 $false
.sym 31681 $false
.sym 31682 soc.simpleuart.recv_divcnt[7]
.sym 31685 $false
.sym 31686 $false
.sym 31687 $false
.sym 31688 soc.simpleuart.recv_divcnt[12]
.sym 31691 $false
.sym 31692 $false
.sym 31693 $false
.sym 31694 soc.simpleuart.recv_divcnt[6]
.sym 31697 $false
.sym 31698 $false
.sym 31699 $false
.sym 31700 soc.simpleuart.recv_divcnt[4]
.sym 31703 $false
.sym 31704 $false
.sym 31705 $false
.sym 31706 soc.simpleuart.recv_divcnt[3]
.sym 31709 soc.cpu.mem_wdata[4]
.sym 31710 $false
.sym 31711 $false
.sym 31712 $false
.sym 31715 soc.cpu.mem_wdata[7]
.sym 31716 $false
.sym 31717 $false
.sym 31718 $false
.sym 31719 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.sym 31720 clk_16mhz$2$2
.sym 31721 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 31726 soc.memory.rdata[22]
.sym 31796 $false
.sym 31797 $false
.sym 31798 $false
.sym 31799 soc.simpleuart.recv_divcnt[25]
.sym 31802 soc.cpu.instr_rdcycle
.sym 31803 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 31804 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16226_Y_new_inv_
.sym 31805 soc.cpu.count_cycle[25]
.sym 31808 $false
.sym 31809 $false
.sym 31810 $false
.sym 31811 soc.simpleuart.recv_divcnt[26]
.sym 31814 $false
.sym 31815 $false
.sym 31816 $false
.sym 31817 soc.simpleuart.recv_divcnt[14]
.sym 31820 $false
.sym 31821 $false
.sym 31822 $false
.sym 31823 soc.simpleuart.recv_divcnt[22]
.sym 31826 soc.simpleuart.recv_divcnt[18]
.sym 31827 soc.simpleuart.cfg_divider[18]
.sym 31828 soc.simpleuart.cfg_divider[16]
.sym 31829 soc.simpleuart.recv_divcnt[16]
.sym 31832 soc.cpu.instr_rdcycle
.sym 31833 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 31834 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16231_Y_new_inv_
.sym 31835 soc.cpu.count_cycle[30]
.sym 31838 soc.cpu.mem_wdata[18]
.sym 31839 $false
.sym 31840 $false
.sym 31841 $false
.sym 31842 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577
.sym 31843 clk_16mhz$2$2
.sym 31844 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 31849 soc.memory.rdata[19]
.sym 31881 $true
.sym 31918 $auto$alumacc.cc:474:replace_alu$7185.C[1]
.sym 31920 soc.simpleuart.recv_divcnt[0]
.sym 31921 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[0]
.sym 31924 $auto$alumacc.cc:474:replace_alu$7185.C[2]
.sym 31926 soc.simpleuart.recv_divcnt[1]
.sym 31927 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[1]
.sym 31930 $auto$alumacc.cc:474:replace_alu$7185.C[3]
.sym 31932 soc.simpleuart.recv_divcnt[2]
.sym 31933 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[2]
.sym 31936 $auto$alumacc.cc:474:replace_alu$7185.C[4]
.sym 31938 soc.simpleuart.recv_divcnt[3]
.sym 31939 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[3]
.sym 31942 $auto$alumacc.cc:474:replace_alu$7185.C[5]
.sym 31944 soc.simpleuart.recv_divcnt[4]
.sym 31945 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[4]
.sym 31948 $auto$alumacc.cc:474:replace_alu$7185.C[6]
.sym 31950 soc.simpleuart.recv_divcnt[5]
.sym 31951 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[5]
.sym 31954 $auto$alumacc.cc:474:replace_alu$7185.C[7]
.sym 31956 soc.simpleuart.recv_divcnt[6]
.sym 31957 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[6]
.sym 31960 $auto$alumacc.cc:474:replace_alu$7185.C[8]
.sym 31962 soc.simpleuart.recv_divcnt[7]
.sym 31963 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[7]
.sym 31972 soc.memory.rdata[18]
.sym 32004 $auto$alumacc.cc:474:replace_alu$7185.C[8]
.sym 32041 $auto$alumacc.cc:474:replace_alu$7185.C[9]
.sym 32043 soc.simpleuart.recv_divcnt[8]
.sym 32044 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[8]
.sym 32047 $auto$alumacc.cc:474:replace_alu$7185.C[10]
.sym 32049 soc.simpleuart.recv_divcnt[9]
.sym 32050 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[9]
.sym 32053 $auto$alumacc.cc:474:replace_alu$7185.C[11]
.sym 32055 soc.simpleuart.recv_divcnt[10]
.sym 32056 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[10]
.sym 32059 $auto$alumacc.cc:474:replace_alu$7185.C[12]
.sym 32061 soc.simpleuart.recv_divcnt[11]
.sym 32062 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[11]
.sym 32065 $auto$alumacc.cc:474:replace_alu$7185.C[13]
.sym 32067 soc.simpleuart.recv_divcnt[12]
.sym 32068 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[12]
.sym 32071 $auto$alumacc.cc:474:replace_alu$7185.C[14]
.sym 32073 soc.simpleuart.recv_divcnt[13]
.sym 32074 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[13]
.sym 32077 $auto$alumacc.cc:474:replace_alu$7185.C[15]
.sym 32079 soc.simpleuart.recv_divcnt[14]
.sym 32080 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[14]
.sym 32083 $auto$alumacc.cc:474:replace_alu$7185.C[16]
.sym 32085 soc.simpleuart.recv_divcnt[15]
.sym 32086 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[15]
.sym 32095 soc.memory.rdata[17]
.sym 32127 $auto$alumacc.cc:474:replace_alu$7185.C[16]
.sym 32164 $auto$alumacc.cc:474:replace_alu$7185.C[17]
.sym 32166 soc.simpleuart.recv_divcnt[16]
.sym 32167 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[16]
.sym 32170 $auto$alumacc.cc:474:replace_alu$7185.C[18]
.sym 32172 soc.simpleuart.recv_divcnt[17]
.sym 32173 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[17]
.sym 32176 $auto$alumacc.cc:474:replace_alu$7185.C[19]
.sym 32178 soc.simpleuart.recv_divcnt[18]
.sym 32179 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[18]
.sym 32182 $auto$alumacc.cc:474:replace_alu$7185.C[20]
.sym 32184 soc.simpleuart.recv_divcnt[19]
.sym 32185 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[19]
.sym 32188 $auto$alumacc.cc:474:replace_alu$7185.C[21]
.sym 32190 soc.simpleuart.recv_divcnt[20]
.sym 32191 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[20]
.sym 32194 $auto$alumacc.cc:474:replace_alu$7185.C[22]
.sym 32196 soc.simpleuart.recv_divcnt[21]
.sym 32197 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[21]
.sym 32200 $auto$alumacc.cc:474:replace_alu$7185.C[23]
.sym 32202 soc.simpleuart.recv_divcnt[22]
.sym 32203 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[22]
.sym 32206 $auto$alumacc.cc:474:replace_alu$7185.C[24]
.sym 32208 soc.simpleuart.recv_divcnt[23]
.sym 32209 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[23]
.sym 32218 soc.memory.rdata[16]
.sym 32250 $auto$alumacc.cc:474:replace_alu$7185.C[24]
.sym 32287 $auto$alumacc.cc:474:replace_alu$7185.C[25]
.sym 32289 soc.simpleuart.recv_divcnt[24]
.sym 32290 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[24]
.sym 32293 $auto$alumacc.cc:474:replace_alu$7185.C[26]
.sym 32295 soc.simpleuart.recv_divcnt[25]
.sym 32296 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[25]
.sym 32299 $auto$alumacc.cc:474:replace_alu$7185.C[27]
.sym 32301 soc.simpleuart.recv_divcnt[26]
.sym 32302 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[26]
.sym 32305 $auto$alumacc.cc:474:replace_alu$7185.C[28]
.sym 32307 soc.simpleuart.recv_divcnt[27]
.sym 32308 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[27]
.sym 32311 $auto$alumacc.cc:474:replace_alu$7185.C[29]
.sym 32313 soc.simpleuart.recv_divcnt[28]
.sym 32314 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[28]
.sym 32317 $auto$alumacc.cc:474:replace_alu$7185.C[30]
.sym 32319 soc.simpleuart.recv_divcnt[29]
.sym 32320 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[29]
.sym 32323 $auto$alumacc.cc:474:replace_alu$7185.C[31]
.sym 32325 soc.simpleuart.recv_divcnt[30]
.sym 32326 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[30]
.sym 32329 $abc$64360$auto$alumacc.cc:491:replace_alu$7187[31]$2
.sym 32331 soc.simpleuart.recv_divcnt[31]
.sym 32332 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[31]
.sym 32341 soc.memory.rdata[21]
.sym 32414 $abc$64360$auto$alumacc.cc:491:replace_alu$7187[31]$2
.sym 32423 $false
.sym 32424 $false
.sym 32425 $false
.sym 32426 soc.simpleuart.cfg_divider[17]
.sym 32429 $false
.sym 32430 $false
.sym 32431 $false
.sym 32432 soc.simpleuart.cfg_divider[24]
.sym 32447 soc.cpu.mem_wdata[16]
.sym 32448 $false
.sym 32449 $false
.sym 32450 $false
.sym 32453 soc.cpu.mem_wdata[21]
.sym 32454 $false
.sym 32455 $false
.sym 32456 $false
.sym 32457 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577
.sym 32458 clk_16mhz$2$2
.sym 32459 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 32464 soc.memory.rdata[20]
.sym 32689 soc.cpu.pcpi_mul.rs1[49]
.sym 32762 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0]
.sym 33001 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[19]
.sym 33002 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[11]
.sym 33003 soc.cpu.reg_op1[15]
.sym 33004 soc.cpu.reg_op1[8]
.sym 33005 soc.cpu.reg_op1[10]
.sym 33101 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[25]
.sym 33102 $abc$64360$new_n5601_
.sym 33103 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[29]
.sym 33104 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[24]
.sym 33105 $abc$64360$new_n5600_
.sym 33106 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[28]
.sym 33107 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[27]
.sym 33108 pwm_connector[31]
.sym 33204 $abc$64360$new_n5597_
.sym 33206 soc.cpu.pcpi_mul.rs1[28]
.sym 33207 soc.cpu.pcpi_mul.rs1[29]
.sym 33208 soc.cpu.pcpi_mul.rs2[14]
.sym 33210 soc.cpu.pcpi_mul.rs1[27]
.sym 33305 $abc$64360$auto$rtlil.cc:1981:NotGate$64186
.sym 33306 $abc$64360$new_n7447_
.sym 33307 $abc$64360$new_n7449_
.sym 33308 $abc$64360$new_n7439_
.sym 33310 pwm_connector[0]
.sym 33311 pwm_connector[7]
.sym 33407 $abc$64360$new_n7453_
.sym 33408 $abc$64360$new_n7435_
.sym 33409 $abc$64360$new_n7465_
.sym 33410 $abc$64360$new_n7457_
.sym 33411 $abc$64360$new_n7443_
.sym 33412 $abc$64360$new_n7451_
.sym 33413 $abc$64360$new_n7437_
.sym 33414 pwm_connector[28]
.sym 33415 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33416 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33417 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33418 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33419 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33420 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33421 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33422 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33423 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 33424 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 33425 $false
.sym 33426 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 33427 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 33428 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 33429 $false
.sym 33430 $false
.sym 33431 $false
.sym 33432 $false
.sym 33433 $false
.sym 33434 clk_16mhz$2$2
.sym 33435 $true
.sym 33436 $true$2
.sym 33437 soc.cpu.cpuregs.wdata[26]
.sym 33438 soc.cpu.cpuregs.wdata[27]
.sym 33439 soc.cpu.cpuregs.wdata[28]
.sym 33440 soc.cpu.cpuregs.wdata[29]
.sym 33441 soc.cpu.cpuregs.wdata[30]
.sym 33442 soc.cpu.cpuregs.wdata[31]
.sym 33443 soc.cpu.cpuregs.wdata[24]
.sym 33444 soc.cpu.cpuregs.wdata[25]
.sym 33509 $abc$64360$new_n7461_
.sym 33510 soc.cpu.cpuregs_rs1[29]
.sym 33511 $abc$64360$new_n7463_
.sym 33512 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[1]
.sym 33513 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[14]
.sym 33514 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[6]
.sym 33515 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[7]
.sym 33516 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[13]
.sym 33517 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33518 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33519 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33520 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33521 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33522 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33523 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33524 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33525 soc.cpu.latched_rd[0]
.sym 33526 soc.cpu.latched_rd[1]
.sym 33527 $false
.sym 33528 soc.cpu.latched_rd[2]
.sym 33529 soc.cpu.latched_rd[3]
.sym 33530 soc.cpu.latched_rd[4]
.sym 33531 $false
.sym 33532 $false
.sym 33533 $false
.sym 33534 $false
.sym 33535 $false
.sym 33536 clk_16mhz$2$2
.sym 33537 soc.cpu.cpuregs.wen
.sym 33538 soc.cpu.cpuregs.wdata[16]
.sym 33539 soc.cpu.cpuregs.wdata[17]
.sym 33540 soc.cpu.cpuregs.wdata[18]
.sym 33541 soc.cpu.cpuregs.wdata[19]
.sym 33542 soc.cpu.cpuregs.wdata[20]
.sym 33543 soc.cpu.cpuregs.wdata[21]
.sym 33544 soc.cpu.cpuregs.wdata[22]
.sym 33545 soc.cpu.cpuregs.wdata[23]
.sym 33546 $true$2
.sym 33611 soc.cpu.cpuregs_rs1[20]
.sym 33612 soc.cpu.cpuregs_rs1[24]
.sym 33613 soc.cpu.cpuregs_rs1[28]
.sym 33614 soc.cpu.mem_la_wdata[10]
.sym 33615 soc.cpu.cpuregs_rs1[31]
.sym 33616 soc.cpu.cpuregs_rs1[17]
.sym 33617 soc.cpu.cpuregs_rs1[27]
.sym 33618 soc.cpu.mem_wdata[26]
.sym 33619 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33620 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33621 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33622 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33623 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33624 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33625 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33626 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33627 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 33628 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 33629 $false
.sym 33630 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 33631 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 33632 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 33633 $false
.sym 33634 $false
.sym 33635 $false
.sym 33636 $false
.sym 33637 $false
.sym 33638 clk_16mhz$2$2
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 soc.cpu.cpuregs.wdata[26]
.sym 33642 soc.cpu.cpuregs.wdata[27]
.sym 33643 soc.cpu.cpuregs.wdata[28]
.sym 33644 soc.cpu.cpuregs.wdata[29]
.sym 33645 soc.cpu.cpuregs.wdata[30]
.sym 33646 soc.cpu.cpuregs.wdata[31]
.sym 33647 soc.cpu.cpuregs.wdata[24]
.sym 33648 soc.cpu.cpuregs.wdata[25]
.sym 33714 $abc$64360$new_n7423_
.sym 33715 $abc$64360$new_n7427_
.sym 33716 $abc$64360$new_n7421_
.sym 33717 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33718 soc.cpu.pcpi_mul.rs2[27]
.sym 33719 soc.cpu.pcpi_mul.rs2[26]
.sym 33720 soc.cpu.pcpi_mul.rs2[17]
.sym 33721 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33722 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33723 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33724 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33725 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33726 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33727 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33728 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33729 soc.cpu.latched_rd[0]
.sym 33730 soc.cpu.latched_rd[1]
.sym 33731 $false
.sym 33732 soc.cpu.latched_rd[2]
.sym 33733 soc.cpu.latched_rd[3]
.sym 33734 soc.cpu.latched_rd[4]
.sym 33735 $false
.sym 33736 $false
.sym 33737 $false
.sym 33738 $false
.sym 33739 $false
.sym 33740 clk_16mhz$2$2
.sym 33741 soc.cpu.cpuregs.wen
.sym 33742 soc.cpu.cpuregs.wdata[16]
.sym 33743 soc.cpu.cpuregs.wdata[17]
.sym 33744 soc.cpu.cpuregs.wdata[18]
.sym 33745 soc.cpu.cpuregs.wdata[19]
.sym 33746 soc.cpu.cpuregs.wdata[20]
.sym 33747 soc.cpu.cpuregs.wdata[21]
.sym 33748 soc.cpu.cpuregs.wdata[22]
.sym 33749 soc.cpu.cpuregs.wdata[23]
.sym 33750 $true$2
.sym 33815 $abc$64360$new_n7406_
.sym 33816 $abc$64360$new_n7431_
.sym 33817 soc.cpu.cpuregs_rs1[0]
.sym 33818 $abc$64360$new_n7415_
.sym 33819 $abc$64360$new_n7412_
.sym 33820 $abc$64360$new_n7409_
.sym 33821 $abc$64360$new_n7394_
.sym 33822 pwm_connector[27]
.sym 33823 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33824 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33825 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33826 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33827 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33828 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33829 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33830 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33831 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 33832 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 33833 $false
.sym 33834 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 33835 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 33836 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 33837 $false
.sym 33838 $false
.sym 33839 $false
.sym 33840 $false
.sym 33841 $false
.sym 33842 clk_16mhz$2$2
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 soc.cpu.cpuregs.wdata[10]
.sym 33846 soc.cpu.cpuregs.wdata[11]
.sym 33847 soc.cpu.cpuregs.wdata[12]
.sym 33848 soc.cpu.cpuregs.wdata[13]
.sym 33849 soc.cpu.cpuregs.wdata[14]
.sym 33850 soc.cpu.cpuregs.wdata[15]
.sym 33851 soc.cpu.cpuregs.wdata[8]
.sym 33852 soc.cpu.cpuregs.wdata[9]
.sym 33917 soc.cpu.mem_la_wdata[15]
.sym 33918 soc.cpu.cpuregs_rs1[4]
.sym 33919 soc.cpu.mem_wdata[9]
.sym 33920 soc.cpu.mem_wdata[31]
.sym 33921 soc.cpu.mem_wdata[10]
.sym 33922 soc.cpu.mem_wdata[15]
.sym 33923 soc.cpu.mem_wdata[25]
.sym 33924 soc.cpu.mem_wdata[23]
.sym 33925 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33926 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33927 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33928 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33929 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33930 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33931 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33932 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 33933 soc.cpu.latched_rd[0]
.sym 33934 soc.cpu.latched_rd[1]
.sym 33935 $false
.sym 33936 soc.cpu.latched_rd[2]
.sym 33937 soc.cpu.latched_rd[3]
.sym 33938 soc.cpu.latched_rd[4]
.sym 33939 $false
.sym 33940 $false
.sym 33941 $false
.sym 33942 $false
.sym 33943 $false
.sym 33944 clk_16mhz$2$2
.sym 33945 soc.cpu.cpuregs.wen
.sym 33946 soc.cpu.cpuregs.wdata[0]
.sym 33947 soc.cpu.cpuregs.wdata[1]
.sym 33948 soc.cpu.cpuregs.wdata[2]
.sym 33949 soc.cpu.cpuregs.wdata[3]
.sym 33950 soc.cpu.cpuregs.wdata[4]
.sym 33951 soc.cpu.cpuregs.wdata[5]
.sym 33952 soc.cpu.cpuregs.wdata[6]
.sym 33953 soc.cpu.cpuregs.wdata[7]
.sym 33954 $true$2
.sym 34019 soc.cpu.cpuregs_rs1[8]
.sym 34020 soc.cpu.cpuregs_rs1[6]
.sym 34021 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[2]
.sym 34022 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[6]
.sym 34024 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[3]
.sym 34025 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[5]
.sym 34026 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[8]
.sym 34027 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34028 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34029 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34030 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34031 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34032 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34033 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34034 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34035 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 34036 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 34037 $false
.sym 34038 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 34039 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 34040 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 34041 $false
.sym 34042 $false
.sym 34043 $false
.sym 34044 $false
.sym 34045 $false
.sym 34046 clk_16mhz$2$2
.sym 34047 $true
.sym 34048 $true$2
.sym 34049 soc.cpu.cpuregs.wdata[10]
.sym 34050 soc.cpu.cpuregs.wdata[11]
.sym 34051 soc.cpu.cpuregs.wdata[12]
.sym 34052 soc.cpu.cpuregs.wdata[13]
.sym 34053 soc.cpu.cpuregs.wdata[14]
.sym 34054 soc.cpu.cpuregs.wdata[15]
.sym 34055 soc.cpu.cpuregs.wdata[8]
.sym 34056 soc.cpu.cpuregs.wdata[9]
.sym 34121 $abc$64360$new_n7526_
.sym 34122 $abc$64360$new_n7732_
.sym 34124 soc.cpu.irq_mask[27]
.sym 34125 soc.cpu.irq_mask[4]
.sym 34126 soc.cpu.irq_mask[17]
.sym 34127 soc.cpu.irq_mask[3]
.sym 34128 soc.cpu.irq_mask[18]
.sym 34129 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34130 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34131 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34132 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34133 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34134 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34135 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34136 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.sym 34137 soc.cpu.latched_rd[0]
.sym 34138 soc.cpu.latched_rd[1]
.sym 34139 $false
.sym 34140 soc.cpu.latched_rd[2]
.sym 34141 soc.cpu.latched_rd[3]
.sym 34142 soc.cpu.latched_rd[4]
.sym 34143 $false
.sym 34144 $false
.sym 34145 $false
.sym 34146 $false
.sym 34147 $false
.sym 34148 clk_16mhz$2$2
.sym 34149 soc.cpu.cpuregs.wen
.sym 34150 soc.cpu.cpuregs.wdata[0]
.sym 34151 soc.cpu.cpuregs.wdata[1]
.sym 34152 soc.cpu.cpuregs.wdata[2]
.sym 34153 soc.cpu.cpuregs.wdata[3]
.sym 34154 soc.cpu.cpuregs.wdata[4]
.sym 34155 soc.cpu.cpuregs.wdata[5]
.sym 34156 soc.cpu.cpuregs.wdata[6]
.sym 34157 soc.cpu.cpuregs.wdata[7]
.sym 34158 $true$2
.sym 34224 $abc$64360$new_n7511_
.sym 34225 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_
.sym 34226 $abc$64360$new_n7589_
.sym 34227 $abc$64360$new_n7512_
.sym 34228 $abc$64360$new_n7635_
.sym 34229 $abc$64360$new_n7692_
.sym 34230 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29251[0]_new_inv_
.sym 34231 $undef
.sym 34232 $undef
.sym 34233 $undef
.sym 34234 $undef
.sym 34235 $undef
.sym 34236 $undef
.sym 34237 $undef
.sym 34238 $undef
.sym 34239 soc.cpu.mem_addr[2]
.sym 34240 soc.cpu.mem_addr[3]
.sym 34241 soc.cpu.mem_addr[12]
.sym 34242 soc.cpu.mem_addr[4]
.sym 34243 soc.cpu.mem_addr[5]
.sym 34244 soc.cpu.mem_addr[6]
.sym 34245 soc.cpu.mem_addr[7]
.sym 34246 soc.cpu.mem_addr[8]
.sym 34247 soc.cpu.mem_addr[9]
.sym 34248 soc.cpu.mem_addr[10]
.sym 34249 soc.cpu.mem_addr[11]
.sym 34250 clk_16mhz$2$2
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 $undef
.sym 34254 soc.cpu.mem_wdata[13]
.sym 34255 $undef
.sym 34256 $undef
.sym 34257 $undef
.sym 34258 $undef
.sym 34259 $undef
.sym 34260 $undef
.sym 34325 $abc$64360$new_n7719_
.sym 34326 $abc$64360$new_n7588_
.sym 34327 $abc$64360$new_n7655_
.sym 34328 $abc$64360$new_n7654_
.sym 34329 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_
.sym 34330 soc.cpu.irq_mask[21]
.sym 34331 soc.cpu.irq_mask[7]
.sym 34332 soc.cpu.irq_mask[10]
.sym 34333 $undef
.sym 34334 $undef
.sym 34335 $undef
.sym 34336 $undef
.sym 34337 $undef
.sym 34338 $undef
.sym 34339 $undef
.sym 34340 $undef
.sym 34341 soc.cpu.mem_addr[2]
.sym 34342 soc.cpu.mem_addr[3]
.sym 34343 soc.cpu.mem_addr[12]
.sym 34344 soc.cpu.mem_addr[4]
.sym 34345 soc.cpu.mem_addr[5]
.sym 34346 soc.cpu.mem_addr[6]
.sym 34347 soc.cpu.mem_addr[7]
.sym 34348 soc.cpu.mem_addr[8]
.sym 34349 soc.cpu.mem_addr[9]
.sym 34350 soc.cpu.mem_addr[10]
.sym 34351 soc.cpu.mem_addr[11]
.sym 34352 clk_16mhz$2$2
.sym 34353 soc.memory.wen[1]
.sym 34354 $undef
.sym 34355 $undef
.sym 34356 $undef
.sym 34357 soc.cpu.mem_wdata[12]
.sym 34358 $undef
.sym 34359 $undef
.sym 34360 $undef
.sym 34361 $undef
.sym 34362 $true$2
.sym 34427 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14888_Y_new_inv_
.sym 34428 $abc$64360$new_n6097_
.sym 34429 $abc$64360$new_n7593_
.sym 34430 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29300[0]_new_inv_
.sym 34431 $abc$64360$new_n7779_
.sym 34432 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_
.sym 34433 pwm_connector[22]
.sym 34434 pwm_connector[18]
.sym 34435 $undef
.sym 34436 $undef
.sym 34437 $undef
.sym 34438 $undef
.sym 34439 $undef
.sym 34440 $undef
.sym 34441 $undef
.sym 34442 $undef
.sym 34443 soc.cpu.mem_addr[2]
.sym 34444 soc.cpu.mem_addr[3]
.sym 34445 soc.cpu.mem_addr[12]
.sym 34446 soc.cpu.mem_addr[4]
.sym 34447 soc.cpu.mem_addr[5]
.sym 34448 soc.cpu.mem_addr[6]
.sym 34449 soc.cpu.mem_addr[7]
.sym 34450 soc.cpu.mem_addr[8]
.sym 34451 soc.cpu.mem_addr[9]
.sym 34452 soc.cpu.mem_addr[10]
.sym 34453 soc.cpu.mem_addr[11]
.sym 34454 clk_16mhz$2$2
.sym 34455 $true
.sym 34456 $true$2
.sym 34457 $undef
.sym 34458 soc.cpu.mem_wdata[15]
.sym 34459 $undef
.sym 34460 $undef
.sym 34461 $undef
.sym 34462 $undef
.sym 34463 $undef
.sym 34464 $undef
.sym 34529 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29398[0]_new_inv_
.sym 34530 $abc$64360$new_n7747_
.sym 34532 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_
.sym 34533 $abc$64360$new_n7748_
.sym 34534 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_
.sym 34535 soc.cpu.timer[0]
.sym 34537 $undef
.sym 34538 $undef
.sym 34539 $undef
.sym 34540 $undef
.sym 34541 $undef
.sym 34542 $undef
.sym 34543 $undef
.sym 34544 $undef
.sym 34545 soc.cpu.mem_addr[2]
.sym 34546 soc.cpu.mem_addr[3]
.sym 34547 soc.cpu.mem_addr[12]
.sym 34548 soc.cpu.mem_addr[4]
.sym 34549 soc.cpu.mem_addr[5]
.sym 34550 soc.cpu.mem_addr[6]
.sym 34551 soc.cpu.mem_addr[7]
.sym 34552 soc.cpu.mem_addr[8]
.sym 34553 soc.cpu.mem_addr[9]
.sym 34554 soc.cpu.mem_addr[10]
.sym 34555 soc.cpu.mem_addr[11]
.sym 34556 clk_16mhz$2$2
.sym 34557 soc.memory.wen[1]
.sym 34558 $undef
.sym 34559 $undef
.sym 34560 $undef
.sym 34561 soc.cpu.mem_wdata[14]
.sym 34562 $undef
.sym 34563 $undef
.sym 34564 $undef
.sym 34565 $undef
.sym 34566 $true$2
.sym 34637 pwm_connector[24]
.sym 34639 $undef
.sym 34640 $undef
.sym 34641 $undef
.sym 34642 $undef
.sym 34643 $undef
.sym 34644 $undef
.sym 34645 $undef
.sym 34646 $undef
.sym 34647 soc.cpu.mem_addr[2]
.sym 34648 soc.cpu.mem_addr[3]
.sym 34649 soc.cpu.mem_addr[12]
.sym 34650 soc.cpu.mem_addr[4]
.sym 34651 soc.cpu.mem_addr[5]
.sym 34652 soc.cpu.mem_addr[6]
.sym 34653 soc.cpu.mem_addr[7]
.sym 34654 soc.cpu.mem_addr[8]
.sym 34655 soc.cpu.mem_addr[9]
.sym 34656 soc.cpu.mem_addr[10]
.sym 34657 soc.cpu.mem_addr[11]
.sym 34658 clk_16mhz$2$2
.sym 34659 $true
.sym 34660 $true$2
.sym 34661 $undef
.sym 34662 soc.cpu.mem_wdata[25]
.sym 34663 $undef
.sym 34664 $undef
.sym 34665 $undef
.sym 34666 $undef
.sym 34667 $undef
.sym 34668 $undef
.sym 34733 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[12]_new_
.sym 34735 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[15]_new_
.sym 34736 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[13]_new_
.sym 34738 $abc$64360$new_n4531_
.sym 34739 $abc$64360$new_n4652_
.sym 34740 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[25]_new_
.sym 34741 $undef
.sym 34742 $undef
.sym 34743 $undef
.sym 34744 $undef
.sym 34745 $undef
.sym 34746 $undef
.sym 34747 $undef
.sym 34748 $undef
.sym 34749 soc.cpu.mem_addr[2]
.sym 34750 soc.cpu.mem_addr[3]
.sym 34751 soc.cpu.mem_addr[12]
.sym 34752 soc.cpu.mem_addr[4]
.sym 34753 soc.cpu.mem_addr[5]
.sym 34754 soc.cpu.mem_addr[6]
.sym 34755 soc.cpu.mem_addr[7]
.sym 34756 soc.cpu.mem_addr[8]
.sym 34757 soc.cpu.mem_addr[9]
.sym 34758 soc.cpu.mem_addr[10]
.sym 34759 soc.cpu.mem_addr[11]
.sym 34760 clk_16mhz$2$2
.sym 34761 soc.memory.wen[3]
.sym 34762 $undef
.sym 34763 $undef
.sym 34764 $undef
.sym 34765 soc.cpu.mem_wdata[24]
.sym 34766 $undef
.sym 34767 $undef
.sym 34768 $undef
.sym 34769 $undef
.sym 34770 $true$2
.sym 34835 $abc$64360$new_n4823_
.sym 34838 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215
.sym 34839 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[27]_new_
.sym 34840 $abc$64360$new_n4671_
.sym 34843 $undef
.sym 34844 $undef
.sym 34845 $undef
.sym 34846 $undef
.sym 34847 $undef
.sym 34848 $undef
.sym 34849 $undef
.sym 34850 $undef
.sym 34851 soc.cpu.mem_addr[2]
.sym 34852 soc.cpu.mem_addr[3]
.sym 34853 soc.cpu.mem_addr[12]
.sym 34854 soc.cpu.mem_addr[4]
.sym 34855 soc.cpu.mem_addr[5]
.sym 34856 soc.cpu.mem_addr[6]
.sym 34857 soc.cpu.mem_addr[7]
.sym 34858 soc.cpu.mem_addr[8]
.sym 34859 soc.cpu.mem_addr[9]
.sym 34860 soc.cpu.mem_addr[10]
.sym 34861 soc.cpu.mem_addr[11]
.sym 34862 clk_16mhz$2$2
.sym 34863 $true
.sym 34864 $true$2
.sym 34865 $undef
.sym 34866 soc.cpu.mem_wdata[27]
.sym 34867 $undef
.sym 34868 $undef
.sym 34869 $undef
.sym 34870 $undef
.sym 34871 $undef
.sym 34872 $undef
.sym 34940 leds[19]
.sym 34942 leds[23]
.sym 34943 leds[17]
.sym 34944 leds[21]
.sym 34945 $undef
.sym 34946 $undef
.sym 34947 $undef
.sym 34948 $undef
.sym 34949 $undef
.sym 34950 $undef
.sym 34951 $undef
.sym 34952 $undef
.sym 34953 soc.cpu.mem_addr[2]
.sym 34954 soc.cpu.mem_addr[3]
.sym 34955 soc.cpu.mem_addr[12]
.sym 34956 soc.cpu.mem_addr[4]
.sym 34957 soc.cpu.mem_addr[5]
.sym 34958 soc.cpu.mem_addr[6]
.sym 34959 soc.cpu.mem_addr[7]
.sym 34960 soc.cpu.mem_addr[8]
.sym 34961 soc.cpu.mem_addr[9]
.sym 34962 soc.cpu.mem_addr[10]
.sym 34963 soc.cpu.mem_addr[11]
.sym 34964 clk_16mhz$2$2
.sym 34965 soc.memory.wen[3]
.sym 34966 $undef
.sym 34967 $undef
.sym 34968 $undef
.sym 34969 soc.cpu.mem_wdata[26]
.sym 34970 $undef
.sym 34971 $undef
.sym 34972 $undef
.sym 34973 $undef
.sym 34974 $true$2
.sym 35039 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[9]
.sym 35040 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[13]
.sym 35042 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[5]
.sym 35043 $abc$64360$new_n4728_
.sym 35044 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[2]
.sym 35045 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[26]_new_
.sym 35046 soc.simpleuart.cfg_divider[5]
.sym 35047 $undef
.sym 35048 $undef
.sym 35049 $undef
.sym 35050 $undef
.sym 35051 $undef
.sym 35052 $undef
.sym 35053 $undef
.sym 35054 $undef
.sym 35055 soc.cpu.mem_addr[2]
.sym 35056 soc.cpu.mem_addr[3]
.sym 35057 soc.cpu.mem_addr[12]
.sym 35058 soc.cpu.mem_addr[4]
.sym 35059 soc.cpu.mem_addr[5]
.sym 35060 soc.cpu.mem_addr[6]
.sym 35061 soc.cpu.mem_addr[7]
.sym 35062 soc.cpu.mem_addr[8]
.sym 35063 soc.cpu.mem_addr[9]
.sym 35064 soc.cpu.mem_addr[10]
.sym 35065 soc.cpu.mem_addr[11]
.sym 35066 clk_16mhz$2$2
.sym 35067 $true
.sym 35068 $true$2
.sym 35069 $undef
.sym 35070 soc.cpu.mem_wdata[29]
.sym 35071 $undef
.sym 35072 $undef
.sym 35073 $undef
.sym 35074 $undef
.sym 35075 $undef
.sym 35076 $undef
.sym 35149 $undef
.sym 35150 $undef
.sym 35151 $undef
.sym 35152 $undef
.sym 35153 $undef
.sym 35154 $undef
.sym 35155 $undef
.sym 35156 $undef
.sym 35157 soc.cpu.mem_addr[2]
.sym 35158 soc.cpu.mem_addr[3]
.sym 35159 soc.cpu.mem_addr[12]
.sym 35160 soc.cpu.mem_addr[4]
.sym 35161 soc.cpu.mem_addr[5]
.sym 35162 soc.cpu.mem_addr[6]
.sym 35163 soc.cpu.mem_addr[7]
.sym 35164 soc.cpu.mem_addr[8]
.sym 35165 soc.cpu.mem_addr[9]
.sym 35166 soc.cpu.mem_addr[10]
.sym 35167 soc.cpu.mem_addr[11]
.sym 35168 clk_16mhz$2$2
.sym 35169 soc.memory.wen[3]
.sym 35170 $undef
.sym 35171 $undef
.sym 35172 $undef
.sym 35173 soc.cpu.mem_wdata[28]
.sym 35174 $undef
.sym 35175 $undef
.sym 35176 $undef
.sym 35177 $undef
.sym 35178 $true$2
.sym 35251 $undef
.sym 35252 $undef
.sym 35253 $undef
.sym 35254 $undef
.sym 35255 $undef
.sym 35256 $undef
.sym 35257 $undef
.sym 35258 $undef
.sym 35259 soc.cpu.mem_addr[2]
.sym 35260 soc.cpu.mem_addr[3]
.sym 35261 soc.cpu.mem_addr[12]
.sym 35262 soc.cpu.mem_addr[4]
.sym 35263 soc.cpu.mem_addr[5]
.sym 35264 soc.cpu.mem_addr[6]
.sym 35265 soc.cpu.mem_addr[7]
.sym 35266 soc.cpu.mem_addr[8]
.sym 35267 soc.cpu.mem_addr[9]
.sym 35268 soc.cpu.mem_addr[10]
.sym 35269 soc.cpu.mem_addr[11]
.sym 35270 clk_16mhz$2$2
.sym 35271 $true
.sym 35272 $true$2
.sym 35273 $undef
.sym 35274 soc.cpu.mem_wdata[23]
.sym 35275 $undef
.sym 35276 $undef
.sym 35277 $undef
.sym 35278 $undef
.sym 35279 $undef
.sym 35280 $undef
.sym 35353 $undef
.sym 35354 $undef
.sym 35355 $undef
.sym 35356 $undef
.sym 35357 $undef
.sym 35358 $undef
.sym 35359 $undef
.sym 35360 $undef
.sym 35361 soc.cpu.mem_addr[2]
.sym 35362 soc.cpu.mem_addr[3]
.sym 35363 soc.cpu.mem_addr[12]
.sym 35364 soc.cpu.mem_addr[4]
.sym 35365 soc.cpu.mem_addr[5]
.sym 35366 soc.cpu.mem_addr[6]
.sym 35367 soc.cpu.mem_addr[7]
.sym 35368 soc.cpu.mem_addr[8]
.sym 35369 soc.cpu.mem_addr[9]
.sym 35370 soc.cpu.mem_addr[10]
.sym 35371 soc.cpu.mem_addr[11]
.sym 35372 clk_16mhz$2$2
.sym 35373 soc.memory.wen[2]
.sym 35374 $undef
.sym 35375 $undef
.sym 35376 $undef
.sym 35377 soc.cpu.mem_wdata[22]
.sym 35378 $undef
.sym 35379 $undef
.sym 35380 $undef
.sym 35381 $undef
.sym 35382 $true$2
.sym 35454 $abc$64360$auto$alumacc.cc:491:replace_alu$7198[31]
.sym 35455 $undef
.sym 35456 $undef
.sym 35457 $undef
.sym 35458 $undef
.sym 35459 $undef
.sym 35460 $undef
.sym 35461 $undef
.sym 35462 $undef
.sym 35463 soc.cpu.mem_addr[2]
.sym 35464 soc.cpu.mem_addr[3]
.sym 35465 soc.cpu.mem_addr[12]
.sym 35466 soc.cpu.mem_addr[4]
.sym 35467 soc.cpu.mem_addr[5]
.sym 35468 soc.cpu.mem_addr[6]
.sym 35469 soc.cpu.mem_addr[7]
.sym 35470 soc.cpu.mem_addr[8]
.sym 35471 soc.cpu.mem_addr[9]
.sym 35472 soc.cpu.mem_addr[10]
.sym 35473 soc.cpu.mem_addr[11]
.sym 35474 clk_16mhz$2$2
.sym 35475 $true
.sym 35476 $true$2
.sym 35477 $undef
.sym 35478 soc.cpu.mem_wdata[19]
.sym 35479 $undef
.sym 35480 $undef
.sym 35481 $undef
.sym 35482 $undef
.sym 35483 $undef
.sym 35484 $undef
.sym 35549 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[27]
.sym 35550 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[21]
.sym 35551 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[23]
.sym 35552 $abc$64360$auto$alumacc.cc:490:replace_alu$7186[28]_new_
.sym 35553 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[28]
.sym 35554 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[19]
.sym 35555 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[12]
.sym 35556 $abc$64360$new_n5378_
.sym 35557 $undef
.sym 35558 $undef
.sym 35559 $undef
.sym 35560 $undef
.sym 35561 $undef
.sym 35562 $undef
.sym 35563 $undef
.sym 35564 $undef
.sym 35565 soc.cpu.mem_addr[2]
.sym 35566 soc.cpu.mem_addr[3]
.sym 35567 soc.cpu.mem_addr[12]
.sym 35568 soc.cpu.mem_addr[4]
.sym 35569 soc.cpu.mem_addr[5]
.sym 35570 soc.cpu.mem_addr[6]
.sym 35571 soc.cpu.mem_addr[7]
.sym 35572 soc.cpu.mem_addr[8]
.sym 35573 soc.cpu.mem_addr[9]
.sym 35574 soc.cpu.mem_addr[10]
.sym 35575 soc.cpu.mem_addr[11]
.sym 35576 clk_16mhz$2$2
.sym 35577 soc.memory.wen[2]
.sym 35578 $undef
.sym 35579 $undef
.sym 35580 $undef
.sym 35581 soc.cpu.mem_wdata[18]
.sym 35582 $undef
.sym 35583 $undef
.sym 35584 $undef
.sym 35585 $undef
.sym 35586 $true$2
.sym 35651 $abc$64360$new_n5380_
.sym 35652 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[24]
.sym 35653 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[19]
.sym 35654 $abc$64360$new_n5379_
.sym 35655 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[30]
.sym 35656 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[28]
.sym 35657 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[29]
.sym 35658 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[26]
.sym 35659 $undef
.sym 35660 $undef
.sym 35661 $undef
.sym 35662 $undef
.sym 35663 $undef
.sym 35664 $undef
.sym 35665 $undef
.sym 35666 $undef
.sym 35667 soc.cpu.mem_addr[2]
.sym 35668 soc.cpu.mem_addr[3]
.sym 35669 soc.cpu.mem_addr[12]
.sym 35670 soc.cpu.mem_addr[4]
.sym 35671 soc.cpu.mem_addr[5]
.sym 35672 soc.cpu.mem_addr[6]
.sym 35673 soc.cpu.mem_addr[7]
.sym 35674 soc.cpu.mem_addr[8]
.sym 35675 soc.cpu.mem_addr[9]
.sym 35676 soc.cpu.mem_addr[10]
.sym 35677 soc.cpu.mem_addr[11]
.sym 35678 clk_16mhz$2$2
.sym 35679 $true
.sym 35680 $true$2
.sym 35681 $undef
.sym 35682 soc.cpu.mem_wdata[17]
.sym 35683 $undef
.sym 35684 $undef
.sym 35685 $undef
.sym 35686 $undef
.sym 35687 $undef
.sym 35688 $undef
.sym 35754 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[25]
.sym 35757 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[27]
.sym 35759 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[29]
.sym 35761 $undef
.sym 35762 $undef
.sym 35763 $undef
.sym 35764 $undef
.sym 35765 $undef
.sym 35766 $undef
.sym 35767 $undef
.sym 35768 $undef
.sym 35769 soc.cpu.mem_addr[2]
.sym 35770 soc.cpu.mem_addr[3]
.sym 35771 soc.cpu.mem_addr[12]
.sym 35772 soc.cpu.mem_addr[4]
.sym 35773 soc.cpu.mem_addr[5]
.sym 35774 soc.cpu.mem_addr[6]
.sym 35775 soc.cpu.mem_addr[7]
.sym 35776 soc.cpu.mem_addr[8]
.sym 35777 soc.cpu.mem_addr[9]
.sym 35778 soc.cpu.mem_addr[10]
.sym 35779 soc.cpu.mem_addr[11]
.sym 35780 clk_16mhz$2$2
.sym 35781 soc.memory.wen[2]
.sym 35782 $undef
.sym 35783 $undef
.sym 35784 $undef
.sym 35785 soc.cpu.mem_wdata[16]
.sym 35786 $undef
.sym 35787 $undef
.sym 35788 $undef
.sym 35789 $undef
.sym 35790 $true$2
.sym 35858 user_led$2
.sym 35863 $undef
.sym 35864 $undef
.sym 35865 $undef
.sym 35866 $undef
.sym 35867 $undef
.sym 35868 $undef
.sym 35869 $undef
.sym 35870 $undef
.sym 35871 soc.cpu.mem_addr[2]
.sym 35872 soc.cpu.mem_addr[3]
.sym 35873 soc.cpu.mem_addr[12]
.sym 35874 soc.cpu.mem_addr[4]
.sym 35875 soc.cpu.mem_addr[5]
.sym 35876 soc.cpu.mem_addr[6]
.sym 35877 soc.cpu.mem_addr[7]
.sym 35878 soc.cpu.mem_addr[8]
.sym 35879 soc.cpu.mem_addr[9]
.sym 35880 soc.cpu.mem_addr[10]
.sym 35881 soc.cpu.mem_addr[11]
.sym 35882 clk_16mhz$2$2
.sym 35883 $true
.sym 35884 $true$2
.sym 35885 $undef
.sym 35886 soc.cpu.mem_wdata[21]
.sym 35887 $undef
.sym 35888 $undef
.sym 35889 $undef
.sym 35890 $undef
.sym 35891 $undef
.sym 35892 $undef
.sym 35961 $undef
.sym 35962 $undef
.sym 35963 $undef
.sym 35964 $undef
.sym 35965 $undef
.sym 35966 $undef
.sym 35967 $undef
.sym 35968 $undef
.sym 35969 soc.cpu.mem_addr[2]
.sym 35970 soc.cpu.mem_addr[3]
.sym 35971 soc.cpu.mem_addr[12]
.sym 35972 soc.cpu.mem_addr[4]
.sym 35973 soc.cpu.mem_addr[5]
.sym 35974 soc.cpu.mem_addr[6]
.sym 35975 soc.cpu.mem_addr[7]
.sym 35976 soc.cpu.mem_addr[8]
.sym 35977 soc.cpu.mem_addr[9]
.sym 35978 soc.cpu.mem_addr[10]
.sym 35979 soc.cpu.mem_addr[11]
.sym 35980 clk_16mhz$2$2
.sym 35981 soc.memory.wen[2]
.sym 35982 $undef
.sym 35983 $undef
.sym 35984 $undef
.sym 35985 soc.cpu.mem_wdata[20]
.sym 35986 $undef
.sym 35987 $undef
.sym 35988 $undef
.sym 35989 $undef
.sym 35990 $true$2
.sym 36198 $false
.sym 36199 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36200 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 36201 soc.cpu.pcpi_mul.rs1[50]
.sym 36208 resetn$2
.sym 36209 clk_16mhz$2$2
.sym 36210 $false
.sym 36215 soc.cpu.pcpi_mul.rs1[2]
.sym 36216 soc.cpu.pcpi_mul.rs1[5]
.sym 36218 soc.cpu.pcpi_mul.rs1[4]
.sym 36219 soc.cpu.pcpi_mul.rs1[3]
.sym 36220 soc.cpu.pcpi_mul.rs1[1]
.sym 36343 $false
.sym 36344 $false
.sym 36345 $false
.sym 36346 pwm_connector[0]
.sym 36375 soc.cpu.pcpi_mul.rs1[13]
.sym 36376 soc.cpu.pcpi_mul.rs1[12]
.sym 36377 soc.cpu.pcpi_mul.rs1[14]
.sym 36378 soc.cpu.pcpi_mul.rs1[6]
.sym 36381 soc.cpu.pcpi_mul.rs1[15]
.sym 36497 soc.cpu.pcpi_mul.rs1[22]
.sym 36498 soc.cpu.pcpi_mul.rs1[18]
.sym 36499 soc.cpu.pcpi_mul.rs1[21]
.sym 36500 soc.cpu.pcpi_mul.rs1[20]
.sym 36501 soc.cpu.pcpi_mul.rs1[19]
.sym 36502 soc.cpu.pcpi_mul.rs1[23]
.sym 36503 soc.cpu.pcpi_mul.rs1[16]
.sym 36504 soc.cpu.pcpi_mul.rs1[17]
.sym 36583 $false
.sym 36584 $false
.sym 36585 $false
.sym 36586 pwm_connector[19]
.sym 36589 $false
.sym 36590 $false
.sym 36591 $false
.sym 36592 pwm_connector[11]
.sym 36595 $false
.sym 36596 $abc$64360$new_n5007_
.sym 36597 soc.cpu.reg_op1[15]
.sym 36598 $abc$64360$new_n4930_
.sym 36601 $false
.sym 36602 $abc$64360$new_n5042_
.sym 36603 soc.cpu.reg_op1[8]
.sym 36604 $abc$64360$new_n4930_
.sym 36607 $false
.sym 36608 $abc$64360$new_n5032_
.sym 36609 soc.cpu.reg_op1[10]
.sym 36610 $abc$64360$new_n4930_
.sym 36617 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 36618 clk_16mhz$2$2
.sym 36619 $false
.sym 36622 $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[26]
.sym 36623 pwm_connector[26]
.sym 36624 pwm_connector[25]
.sym 36626 pwm_connector[29]
.sym 36627 pwm_connector[30]
.sym 36694 $false
.sym 36695 $false
.sym 36696 $false
.sym 36697 pwm_connector[25]
.sym 36700 pwm_connector[30]
.sym 36701 pwm_connector[29]
.sym 36702 pwm_connector[28]
.sym 36703 pwm_connector[27]
.sym 36706 $false
.sym 36707 $false
.sym 36708 $false
.sym 36709 pwm_connector[29]
.sym 36712 $false
.sym 36713 $false
.sym 36714 $false
.sym 36715 pwm_connector[24]
.sym 36718 pwm_connector[26]
.sym 36719 pwm_connector[25]
.sym 36720 pwm_connector[24]
.sym 36721 pwm_connector[23]
.sym 36724 $false
.sym 36725 $false
.sym 36726 $false
.sym 36727 pwm_connector[28]
.sym 36730 $false
.sym 36731 $false
.sym 36732 $false
.sym 36733 pwm_connector[27]
.sym 36736 soc.cpu.mem_wdata[31]
.sym 36737 $false
.sym 36738 $false
.sym 36739 $false
.sym 36740 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112
.sym 36741 clk_16mhz$2$2
.sym 36742 $false
.sym 36743 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[15]_new_inv_
.sym 36744 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[10]_new_inv_
.sym 36745 $abc$64360$new_n5007_
.sym 36746 $abc$64360$auto$wreduce.cc:454:run$7043[63]
.sym 36748 $abc$64360$new_n5032_
.sym 36749 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[8]
.sym 36823 $abc$64360$new_n5601_
.sym 36824 $abc$64360$new_n5600_
.sym 36825 $abc$64360$new_n5599_
.sym 36826 $abc$64360$new_n5598_
.sym 36835 $false
.sym 36836 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36837 soc.cpu.reg_op1[28]
.sym 36838 soc.cpu.pcpi_mul.rs1[29]
.sym 36841 $false
.sym 36842 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36843 soc.cpu.reg_op1[29]
.sym 36844 soc.cpu.pcpi_mul.rs1[30]
.sym 36847 $false
.sym 36848 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36849 soc.cpu.reg_op2[14]
.sym 36850 soc.cpu.pcpi_mul.rs2[13]
.sym 36859 $false
.sym 36860 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36861 soc.cpu.reg_op1[27]
.sym 36862 soc.cpu.pcpi_mul.rs1[28]
.sym 36863 resetn$2
.sym 36864 clk_16mhz$2$2
.sym 36865 $false
.sym 36866 soc.cpu.reg_op2[23]
.sym 36868 soc.cpu.reg_op2[19]
.sym 36869 soc.cpu.reg_op2[17]
.sym 36870 soc.cpu.reg_op2[16]
.sym 36871 soc.cpu.reg_op2[22]
.sym 36872 soc.cpu.reg_op2[10]
.sym 36873 soc.cpu.reg_op2[6]
.sym 36940 $false
.sym 36941 $false
.sym 36942 $false
.sym 36943 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36946 $abc$64360$new_n7395_
.sym 36947 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 36948 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[6]
.sym 36949 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[6]
.sym 36952 $abc$64360$new_n7395_
.sym 36953 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 36954 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[7]
.sym 36955 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[7]
.sym 36958 $abc$64360$new_n7395_
.sym 36959 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 36960 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[2]
.sym 36961 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[2]
.sym 36970 soc.cpu.mem_wdata[0]
.sym 36971 $false
.sym 36972 $false
.sym 36973 $false
.sym 36976 soc.cpu.mem_wdata[7]
.sym 36977 $false
.sym 36978 $false
.sym 36979 $false
.sym 36986 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320
.sym 36987 clk_16mhz$2$2
.sym 36988 $false
.sym 36989 $abc$64360$new_n7441_
.sym 36990 $abc$64360$new_n7455_
.sym 36991 $abc$64360$new_n7445_
.sym 36992 soc.cpu.reg_op2[9]
.sym 36993 soc.cpu.reg_op2[26]
.sym 36994 soc.cpu.reg_op2[25]
.sym 36995 soc.cpu.reg_op2[31]
.sym 36996 soc.cpu.reg_op2[11]
.sym 37063 $abc$64360$new_n7395_
.sym 37064 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37065 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[9]
.sym 37066 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[9]
.sym 37069 $abc$64360$new_n7395_
.sym 37070 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37071 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[0]
.sym 37072 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[0]
.sym 37075 $abc$64360$new_n7395_
.sym 37076 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37077 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[15]
.sym 37078 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[15]
.sym 37081 $abc$64360$new_n7395_
.sym 37082 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37083 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[11]
.sym 37084 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[11]
.sym 37087 $abc$64360$new_n7395_
.sym 37088 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37089 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[4]
.sym 37090 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[4]
.sym 37093 $abc$64360$new_n7395_
.sym 37094 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37095 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[8]
.sym 37096 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[8]
.sym 37099 $abc$64360$new_n7395_
.sym 37100 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37101 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[1]
.sym 37102 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[1]
.sym 37105 soc.cpu.mem_wdata[28]
.sym 37106 $false
.sym 37107 $false
.sym 37108 $false
.sym 37109 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112
.sym 37110 clk_16mhz$2$2
.sym 37111 $false
.sym 37112 soc.cpu.reg_op2[13]
.sym 37113 soc.cpu.reg_op2[29]
.sym 37114 soc.cpu.reg_op2[15]
.sym 37115 soc.cpu.reg_op2[2]
.sym 37116 soc.cpu.reg_op2[12]
.sym 37117 soc.cpu.reg_op2[4]
.sym 37118 soc.cpu.reg_op2[14]
.sym 37119 soc.cpu.reg_op2[30]
.sym 37186 $abc$64360$new_n7395_
.sym 37187 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37188 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[13]
.sym 37189 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[13]
.sym 37192 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37193 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37194 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[13]
.sym 37195 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[13]
.sym 37198 $abc$64360$new_n7395_
.sym 37199 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37200 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[14]
.sym 37201 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[14]
.sym 37204 soc.cpu.cpuregs.wdata[17]
.sym 37205 $false
.sym 37206 $false
.sym 37207 $false
.sym 37210 soc.cpu.cpuregs.wdata[30]
.sym 37211 $false
.sym 37212 $false
.sym 37213 $false
.sym 37216 soc.cpu.cpuregs.wdata[22]
.sym 37217 $false
.sym 37218 $false
.sym 37219 $false
.sym 37222 soc.cpu.cpuregs.wdata[23]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 soc.cpu.cpuregs.wdata[29]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $true
.sym 37233 clk_16mhz$2$2
.sym 37234 $false
.sym 37236 soc.cpu.cpuregs_rs1[21]
.sym 37237 soc.cpu.cpuregs_rs1[26]
.sym 37238 soc.cpu.cpuregs_rs1[19]
.sym 37239 soc.cpu.decoded_rs2[1]
.sym 37240 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[5]
.sym 37241 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[3]
.sym 37242 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[10]
.sym 37309 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37310 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37311 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[4]
.sym 37312 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[4]
.sym 37315 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37316 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37317 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[8]
.sym 37318 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[8]
.sym 37321 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37322 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37323 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[12]
.sym 37324 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[12]
.sym 37327 $false
.sym 37328 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 37329 soc.cpu.reg_op2[2]
.sym 37330 soc.cpu.reg_op2[10]
.sym 37333 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37334 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37335 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[15]
.sym 37336 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[15]
.sym 37339 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37340 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37341 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[1]
.sym 37342 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[1]
.sym 37345 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37346 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37347 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[11]
.sym 37348 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[11]
.sym 37351 $false
.sym 37352 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 37353 soc.cpu.mem_la_wdata[10]
.sym 37354 soc.cpu.reg_op2[26]
.sym 37355 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 37356 clk_16mhz$2$2
.sym 37357 $false
.sym 37359 $abc$64360$new_n4712_
.sym 37360 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[0]_new_inv_
.sym 37361 $abc$64360$new_n4751_
.sym 37363 $abc$64360$auto$simplemap.cc:256:simplemap_eqne$20751
.sym 37364 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[4]_new_inv_
.sym 37365 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37438 $abc$64360$new_n7395_
.sym 37439 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37440 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[10]
.sym 37441 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[10]
.sym 37444 $abc$64360$new_n7395_
.sym 37445 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37446 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[12]
.sym 37447 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[12]
.sym 37450 $abc$64360$new_n7395_
.sym 37451 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37452 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[9]
.sym 37453 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[9]
.sym 37456 $false
.sym 37457 $false
.sym 37458 $false
.sym 37459 soc.cpu.cpuregs.wen
.sym 37462 $false
.sym 37463 soc.cpu.pcpi_mul.mul_waiting$2
.sym 37464 soc.cpu.reg_op2[27]
.sym 37465 soc.cpu.pcpi_mul.rs2[26]
.sym 37468 $false
.sym 37469 soc.cpu.pcpi_mul.mul_waiting$2
.sym 37470 soc.cpu.reg_op2[26]
.sym 37471 soc.cpu.pcpi_mul.rs2[25]
.sym 37474 $false
.sym 37475 soc.cpu.pcpi_mul.mul_waiting$2
.sym 37476 soc.cpu.reg_op2[17]
.sym 37477 soc.cpu.pcpi_mul.rs2[16]
.sym 37478 resetn$2
.sym 37479 clk_16mhz$2$2
.sym 37480 $false
.sym 37481 $abc$64360$new_n7400_
.sym 37482 $abc$64360$new_n7429_
.sym 37484 $abc$64360$new_n7417_
.sym 37485 $abc$64360$new_n7425_
.sym 37486 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[10]
.sym 37487 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[11]
.sym 37488 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[13]
.sym 37555 $abc$64360$new_n7395_
.sym 37556 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37557 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[3]
.sym 37558 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[3]
.sym 37561 $abc$64360$new_n7395_
.sym 37562 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37563 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[14]
.sym 37564 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[14]
.sym 37567 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37568 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37569 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[0]
.sym 37570 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[0]
.sym 37573 $abc$64360$new_n7395_
.sym 37574 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37575 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[6]
.sym 37576 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[6]
.sym 37579 $abc$64360$new_n7395_
.sym 37580 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37581 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[5]
.sym 37582 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[5]
.sym 37585 $abc$64360$new_n7395_
.sym 37586 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37587 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[4]
.sym 37588 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[4]
.sym 37591 $abc$64360$new_n7395_
.sym 37592 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 37593 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[0]
.sym 37594 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[0]
.sym 37597 soc.cpu.mem_wdata[27]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112
.sym 37602 clk_16mhz$2$2
.sym 37603 $false
.sym 37604 soc.cpu.cpuregs_rs1[1]
.sym 37605 soc.cpu.cpuregs_rs1[7]
.sym 37606 soc.cpu.mem_la_wdata[13]
.sym 37607 soc.cpu.cpuregs_rs1[11]
.sym 37608 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[31]_new_
.sym 37610 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[1]
.sym 37611 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[7]
.sym 37678 $false
.sym 37679 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 37680 soc.cpu.reg_op2[7]
.sym 37681 soc.cpu.reg_op2[15]
.sym 37684 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37685 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37686 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[4]
.sym 37687 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[4]
.sym 37690 soc.cpu.mem_la_wdata[9]
.sym 37691 $false
.sym 37692 $false
.sym 37693 $false
.sym 37696 $false
.sym 37697 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 37698 soc.cpu.mem_la_wdata[15]
.sym 37699 soc.cpu.reg_op2[31]
.sym 37702 soc.cpu.mem_la_wdata[10]
.sym 37703 $false
.sym 37704 $false
.sym 37705 $false
.sym 37708 soc.cpu.mem_la_wdata[15]
.sym 37709 $false
.sym 37710 $false
.sym 37711 $false
.sym 37714 $false
.sym 37715 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 37716 soc.cpu.mem_la_wdata[9]
.sym 37717 soc.cpu.reg_op2[25]
.sym 37720 $false
.sym 37721 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 37722 soc.cpu.reg_op2[23]
.sym 37723 soc.cpu.reg_op2[7]
.sym 37724 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 37725 clk_16mhz$2$2
.sym 37726 $false
.sym 37727 soc.cpu.mem_la_wdata[11]
.sym 37728 soc.cpu.cpuregs_rs1[13]
.sym 37729 soc.cpu.mem_wdata[18]
.sym 37730 soc.cpu.mem_wdata[27]
.sym 37731 soc.cpu.mem_wdata[13]
.sym 37734 soc.cpu.mem_wdata[29]
.sym 37801 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37802 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37803 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[8]
.sym 37804 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[8]
.sym 37807 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 37808 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 37809 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[6]
.sym 37810 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[6]
.sym 37813 soc.cpu.cpuregs.wdata[2]
.sym 37814 $false
.sym 37815 $false
.sym 37816 $false
.sym 37819 soc.cpu.cpuregs.wdata[6]
.sym 37820 $false
.sym 37821 $false
.sym 37822 $false
.sym 37831 soc.cpu.cpuregs.wdata[3]
.sym 37832 $false
.sym 37833 $false
.sym 37834 $false
.sym 37837 soc.cpu.cpuregs.wdata[5]
.sym 37838 $false
.sym 37839 $false
.sym 37840 $false
.sym 37843 soc.cpu.cpuregs.wdata[8]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $true
.sym 37848 clk_16mhz$2$2
.sym 37849 $false
.sym 37850 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[16]_new_
.sym 37851 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[9]_new_
.sym 37852 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[3]_new_
.sym 37853 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[25]_new_
.sym 37854 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[3]_new_inv_
.sym 37855 soc.cpu.irq_pending[9]
.sym 37856 soc.cpu.irq_pending[3]
.sym 37857 soc.cpu.irq_pending[16]
.sym 37924 soc.cpu.cpuregs_rs1[4]
.sym 37925 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 37926 soc.cpu.irq_mask[4]
.sym 37927 soc.cpu.instr_maskirq
.sym 37930 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 37931 soc.cpu.pcpi_div.pcpi_wr
.sym 37932 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 37933 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 37942 soc.cpu.cpuregs_rs1[27]
.sym 37943 $false
.sym 37944 $false
.sym 37945 $false
.sym 37948 soc.cpu.cpuregs_rs1[4]
.sym 37949 $false
.sym 37950 $false
.sym 37951 $false
.sym 37954 soc.cpu.cpuregs_rs1[17]
.sym 37955 $false
.sym 37956 $false
.sym 37957 $false
.sym 37960 soc.cpu.cpuregs_rs1[3]
.sym 37961 $false
.sym 37962 $false
.sym 37963 $false
.sym 37966 soc.cpu.cpuregs_rs1[18]
.sym 37967 $false
.sym 37968 $false
.sym 37969 $false
.sym 37970 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 37971 clk_16mhz$2$2
.sym 37972 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 37973 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[0]_new_inv_
.sym 37974 soc.cpu.irq_mask[9]
.sym 37975 soc.cpu.irq_mask[1]
.sym 37976 soc.cpu.irq_mask[5]
.sym 37977 soc.cpu.irq_mask[0]
.sym 37978 soc.cpu.irq_mask[11]
.sym 37979 soc.cpu.irq_mask[6]
.sym 38053 $false
.sym 38054 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29251[0]_new_inv_
.sym 38055 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[3]_new_
.sym 38056 $abc$64360$new_n7512_
.sym 38059 $false
.sym 38060 soc.cpu.cpu_state[2]
.sym 38061 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14900_Y_new_inv_
.sym 38062 $abc$64360$new_n7732_
.sym 38065 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 38066 soc.cpu.pcpi_div.pcpi_wr
.sym 38067 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 38068 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 38071 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 38072 soc.cpu.pcpi_div.pcpi_wr
.sym 38073 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 38074 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 38077 soc.cpu.cpuregs_rs1[13]
.sym 38078 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 38079 soc.cpu.irq_mask[13]
.sym 38080 soc.cpu.instr_maskirq
.sym 38083 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 38084 soc.cpu.pcpi_div.pcpi_wr
.sym 38085 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 38086 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 38089 soc.cpu.timer[3]
.sym 38090 soc.cpu.instr_timer
.sym 38091 soc.cpu.irq_mask[3]
.sym 38092 soc.cpu.instr_maskirq
.sym 38096 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29237[0]_new_inv_
.sym 38097 $abc$64360$new_n7553_
.sym 38098 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[21]_new_
.sym 38099 soc.cpu.irq_pending[30]
.sym 38100 soc.cpu.irq_pending[25]
.sym 38101 soc.cpu.irq_pending[22]
.sym 38102 soc.cpu.irq_pending[7]
.sym 38103 soc.cpu.irq_pending[21]
.sym 38170 soc.cpu.cpuregs_rs1[21]
.sym 38171 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 38172 soc.cpu.irq_mask[21]
.sym 38173 soc.cpu.instr_maskirq
.sym 38176 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[9]_new_
.sym 38177 $abc$64360$new_n7589_
.sym 38178 soc.cpu.instr_maskirq
.sym 38179 soc.cpu.irq_mask[9]
.sym 38182 $abc$64360$new_n7657_
.sym 38183 $abc$64360$new_n7656_
.sym 38184 soc.cpu.instr_timer
.sym 38185 soc.cpu.timer[15]
.sym 38188 $abc$64360$new_n7661_
.sym 38189 soc.cpu.cpu_state[2]
.sym 38190 $abc$64360$new_n7655_
.sym 38191 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[15]_new_
.sym 38194 $false
.sym 38195 soc.cpu.cpu_state[2]
.sym 38196 $abc$64360$new_n7588_
.sym 38197 $abc$64360$new_n7593_
.sym 38200 soc.cpu.cpuregs_rs1[21]
.sym 38201 $false
.sym 38202 $false
.sym 38203 $false
.sym 38206 soc.cpu.cpuregs_rs1[7]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38212 soc.cpu.cpuregs_rs1[10]
.sym 38213 $false
.sym 38214 $false
.sym 38215 $false
.sym 38216 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 38217 clk_16mhz$2$2
.sym 38218 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 38219 $abc$64360$new_n7539_
.sym 38220 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_
.sym 38221 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14886_Y_new_inv_
.sym 38222 $abc$64360$new_n7538_
.sym 38223 soc.cpu.irq_mask[25]
.sym 38224 soc.cpu.irq_mask[29]
.sym 38226 soc.cpu.irq_mask[8]
.sym 38293 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29300[0]_new_inv_
.sym 38294 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[10]_new_
.sym 38295 soc.cpu.cpuregs_rs1[10]
.sym 38296 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 38299 $false
.sym 38300 $false
.sym 38301 soc.cpu.cpu_state[2]
.sym 38302 soc.cpu.instr_timer
.sym 38305 soc.cpu.cpuregs_rs1[9]
.sym 38306 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 38307 soc.cpu.timer[9]
.sym 38308 soc.cpu.instr_timer
.sym 38311 soc.cpu.timer[10]
.sym 38312 soc.cpu.instr_timer
.sym 38313 soc.cpu.irq_mask[10]
.sym 38314 soc.cpu.instr_maskirq
.sym 38317 soc.cpu.cpuregs_rs1[27]
.sym 38318 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 38319 soc.cpu.irq_mask[27]
.sym 38320 soc.cpu.instr_maskirq
.sym 38323 $false
.sym 38324 soc.cpu.cpu_state[2]
.sym 38325 $abc$64360$new_n7644_
.sym 38326 $abc$64360$new_n7649_
.sym 38329 soc.cpu.mem_wdata[22]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38335 soc.cpu.mem_wdata[18]
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848
.sym 38340 clk_16mhz$2$2
.sym 38341 $false
.sym 38342 $abc$64360$new_n7799_
.sym 38344 soc.cpu.irq_mask[26]
.sym 38345 soc.cpu.irq_mask[23]
.sym 38346 soc.cpu.irq_mask[19]
.sym 38347 soc.cpu.irq_mask[30]
.sym 38349 soc.cpu.irq_mask[28]
.sym 38416 soc.cpu.timer[24]
.sym 38417 soc.cpu.instr_timer
.sym 38418 soc.cpu.irq_mask[24]
.sym 38419 soc.cpu.instr_maskirq
.sym 38422 $false
.sym 38423 $abc$64360$new_n7748_
.sym 38424 soc.cpu.cpuregs_rs1[24]
.sym 38425 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 38434 soc.cpu.cpu_state[2]
.sym 38435 $abc$64360$new_n7737_
.sym 38436 soc.cpu.cpuregs_rs1[23]
.sym 38437 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 38440 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 38441 soc.cpu.pcpi_div.pcpi_wr
.sym 38442 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 38443 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 38446 soc.cpu.cpu_state[2]
.sym 38447 $abc$64360$new_n7747_
.sym 38448 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29398[0]_new_inv_
.sym 38449 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[24]_new_
.sym 38452 $abc$64360$new_n6097_
.sym 38453 soc.cpu.cpuregs_rs1[0]
.sym 38454 soc.cpu.timer[0]
.sym 38455 $abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.sym 38462 $true
.sym 38463 clk_16mhz$2$2
.sym 38464 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 38465 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584
.sym 38466 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112
.sym 38467 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14908_Y_new_inv_
.sym 38469 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320
.sym 38472 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848
.sym 38575 soc.cpu.mem_wdata[24]
.sym 38576 $false
.sym 38577 $false
.sym 38578 $false
.sym 38585 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112
.sym 38586 clk_16mhz$2$2
.sym 38587 $false
.sym 38591 $abc$64360$new_n4683_
.sym 38592 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[14]_new_
.sym 38594 $abc$64360$new_n4659_
.sym 38595 soc.simpleuart.cfg_divider[14]
.sym 38662 $abc$64360$new_n4530_
.sym 38663 $abc$64360$new_n4531_
.sym 38664 soc.ram_ready
.sym 38665 soc.memory.rdata[12]
.sym 38674 $abc$64360$new_n4530_
.sym 38675 $abc$64360$new_n4632_
.sym 38676 soc.ram_ready
.sym 38677 soc.memory.rdata[15]
.sym 38680 $abc$64360$new_n4530_
.sym 38681 $abc$64360$new_n4652_
.sym 38682 soc.ram_ready
.sym 38683 soc.memory.rdata[13]
.sym 38692 $false
.sym 38693 $false
.sym 38694 soc.simpleuart.cfg_divider[12]
.sym 38695 $abc$64360$new_n4260_
.sym 38698 $false
.sym 38699 $false
.sym 38700 soc.simpleuart.cfg_divider[13]
.sym 38701 $abc$64360$new_n4260_
.sym 38704 $abc$64360$new_n4530_
.sym 38705 $abc$64360$new_n4823_
.sym 38706 soc.ram_ready
.sym 38707 soc.memory.rdata[25]
.sym 38712 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649
.sym 38715 gpio[15]
.sym 38717 gpio[12]
.sym 38785 $false
.sym 38786 $false
.sym 38787 soc.simpleuart.cfg_divider[25]
.sym 38788 $abc$64360$new_n4260_
.sym 38803 $false
.sym 38804 $false
.sym 38805 resetn$2
.sym 38806 clock.counterI[10]
.sym 38809 $abc$64360$new_n4530_
.sym 38810 $abc$64360$new_n4671_
.sym 38811 soc.ram_ready
.sym 38812 soc.memory.rdata[27]
.sym 38815 $false
.sym 38816 $false
.sym 38817 soc.simpleuart.cfg_divider[27]
.sym 38818 $abc$64360$new_n4260_
.sym 38835 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528
.sym 38836 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792
.sym 38837 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[5]_new_
.sym 38838 leds[31]
.sym 38839 leds[27]
.sym 38841 leds[26]
.sym 38926 soc.cpu.mem_wdata[19]
.sym 38927 $false
.sym 38928 $false
.sym 38929 $false
.sym 38938 soc.cpu.mem_wdata[23]
.sym 38939 $false
.sym 38940 $false
.sym 38941 $false
.sym 38944 soc.cpu.mem_wdata[17]
.sym 38945 $false
.sym 38946 $false
.sym 38947 $false
.sym 38950 soc.cpu.mem_wdata[21]
.sym 38951 $false
.sym 38952 $false
.sym 38953 $false
.sym 38954 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792
.sym 38955 clk_16mhz$2$2
.sym 38956 $false
.sym 38957 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577
.sym 38958 $abc$64360$procmux$6605_Y[26]_new_
.sym 38959 $abc$64360$new_n4537_
.sym 38960 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[28]_new_
.sym 38962 $abc$64360$procmux$6605_Y[27]_new_
.sym 38963 gpio[27]
.sym 38964 gpio[26]
.sym 39031 $false
.sym 39032 $false
.sym 39033 $false
.sym 39034 soc.simpleuart.recv_divcnt[9]
.sym 39037 $false
.sym 39038 $false
.sym 39039 $false
.sym 39040 soc.simpleuart.recv_divcnt[13]
.sym 39049 $false
.sym 39050 $false
.sym 39051 $false
.sym 39052 soc.simpleuart.recv_divcnt[5]
.sym 39055 $false
.sym 39056 $false
.sym 39057 soc.simpleuart.cfg_divider[26]
.sym 39058 $abc$64360$new_n4260_
.sym 39061 $false
.sym 39062 $false
.sym 39063 $false
.sym 39064 soc.simpleuart.recv_divcnt[2]
.sym 39067 $abc$64360$new_n4530_
.sym 39068 $abc$64360$new_n4728_
.sym 39069 soc.ram_ready
.sym 39070 soc.memory.rdata[26]
.sym 39073 soc.cpu.mem_wdata[5]
.sym 39074 $false
.sym 39075 $false
.sym 39076 $false
.sym 39077 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.sym 39078 clk_16mhz$2$2
.sym 39079 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 39080 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[21]_new_
.sym 39081 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[19]_new_
.sym 39083 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264
.sym 39084 $abc$64360$procmux$6605_Y[2]_new_
.sym 39085 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16206_Y_new_inv_
.sym 39086 leds[14]
.sym 39087 leds[13]
.sym 39116 $true
.sym 39153 $auto$alumacc.cc:474:replace_alu$7196.C[1]
.sym 39155 soc.simpleuart.cfg_divider[1]
.sym 39156 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[0]
.sym 39159 $auto$alumacc.cc:474:replace_alu$7196.C[2]
.sym 39161 soc.simpleuart.cfg_divider[2]
.sym 39162 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[1]
.sym 39165 $auto$alumacc.cc:474:replace_alu$7196.C[3]
.sym 39167 soc.simpleuart.cfg_divider[3]
.sym 39168 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[2]
.sym 39171 $auto$alumacc.cc:474:replace_alu$7196.C[4]
.sym 39173 soc.simpleuart.cfg_divider[4]
.sym 39174 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[3]
.sym 39177 $auto$alumacc.cc:474:replace_alu$7196.C[5]
.sym 39179 soc.simpleuart.cfg_divider[5]
.sym 39180 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[4]
.sym 39183 $auto$alumacc.cc:474:replace_alu$7196.C[6]
.sym 39185 soc.simpleuart.cfg_divider[6]
.sym 39186 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[5]
.sym 39189 $auto$alumacc.cc:474:replace_alu$7196.C[7]
.sym 39191 soc.simpleuart.cfg_divider[7]
.sym 39192 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[6]
.sym 39195 $auto$alumacc.cc:474:replace_alu$7196.C[8]
.sym 39197 soc.simpleuart.cfg_divider[8]
.sym 39198 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[7]
.sym 39203 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[8]
.sym 39204 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[10]
.sym 39205 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[5]
.sym 39206 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[23]_new_
.sym 39207 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[1]
.sym 39208 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[15]
.sym 39209 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[7]
.sym 39210 leds[2]
.sym 39239 $auto$alumacc.cc:474:replace_alu$7196.C[8]
.sym 39276 $auto$alumacc.cc:474:replace_alu$7196.C[9]
.sym 39278 soc.simpleuart.cfg_divider[9]
.sym 39279 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[8]
.sym 39282 $auto$alumacc.cc:474:replace_alu$7196.C[10]
.sym 39284 soc.simpleuart.cfg_divider[10]
.sym 39285 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[9]
.sym 39288 $auto$alumacc.cc:474:replace_alu$7196.C[11]
.sym 39290 soc.simpleuart.cfg_divider[11]
.sym 39291 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[10]
.sym 39294 $auto$alumacc.cc:474:replace_alu$7196.C[12]
.sym 39296 soc.simpleuart.cfg_divider[12]
.sym 39297 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[11]
.sym 39300 $auto$alumacc.cc:474:replace_alu$7196.C[13]
.sym 39302 soc.simpleuart.cfg_divider[13]
.sym 39303 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[12]
.sym 39306 $auto$alumacc.cc:474:replace_alu$7196.C[14]
.sym 39308 soc.simpleuart.cfg_divider[14]
.sym 39309 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[13]
.sym 39312 $auto$alumacc.cc:474:replace_alu$7196.C[15]
.sym 39314 soc.simpleuart.cfg_divider[15]
.sym 39315 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[14]
.sym 39318 $auto$alumacc.cc:474:replace_alu$7196.C[16]
.sym 39320 soc.simpleuart.cfg_divider[16]
.sym 39321 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[15]
.sym 39326 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[5]
.sym 39327 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[1]
.sym 39328 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[3]
.sym 39329 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[23]
.sym 39330 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[16]
.sym 39331 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[18]
.sym 39332 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[20]
.sym 39333 soc.simpleuart.cfg_divider[1]
.sym 39362 $auto$alumacc.cc:474:replace_alu$7196.C[16]
.sym 39399 $auto$alumacc.cc:474:replace_alu$7196.C[17]
.sym 39401 soc.simpleuart.cfg_divider[17]
.sym 39402 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[16]
.sym 39405 $auto$alumacc.cc:474:replace_alu$7196.C[18]
.sym 39407 soc.simpleuart.cfg_divider[18]
.sym 39408 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[17]
.sym 39411 $auto$alumacc.cc:474:replace_alu$7196.C[19]
.sym 39413 soc.simpleuart.cfg_divider[19]
.sym 39414 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[18]
.sym 39417 $auto$alumacc.cc:474:replace_alu$7196.C[20]
.sym 39419 soc.simpleuart.cfg_divider[20]
.sym 39420 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[19]
.sym 39423 $auto$alumacc.cc:474:replace_alu$7196.C[21]
.sym 39425 soc.simpleuart.cfg_divider[21]
.sym 39426 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[20]
.sym 39429 $auto$alumacc.cc:474:replace_alu$7196.C[22]
.sym 39431 soc.simpleuart.cfg_divider[22]
.sym 39432 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[21]
.sym 39435 $auto$alumacc.cc:474:replace_alu$7196.C[23]
.sym 39437 soc.simpleuart.cfg_divider[23]
.sym 39438 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[22]
.sym 39441 $auto$alumacc.cc:474:replace_alu$7196.C[24]
.sym 39443 soc.simpleuart.cfg_divider[24]
.sym 39444 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[23]
.sym 39449 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[10]
.sym 39450 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[17]
.sym 39451 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[9]
.sym 39452 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[11]
.sym 39453 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[14]
.sym 39454 $abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[0]
.sym 39455 soc.simpleuart.cfg_divider[0]
.sym 39456 soc.simpleuart.cfg_divider[3]
.sym 39485 $auto$alumacc.cc:474:replace_alu$7196.C[24]
.sym 39522 $auto$alumacc.cc:474:replace_alu$7196.C[25]
.sym 39524 soc.simpleuart.cfg_divider[25]
.sym 39525 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[24]
.sym 39528 $auto$alumacc.cc:474:replace_alu$7196.C[26]
.sym 39530 soc.simpleuart.cfg_divider[26]
.sym 39531 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[25]
.sym 39534 $auto$alumacc.cc:474:replace_alu$7196.C[27]
.sym 39536 soc.simpleuart.cfg_divider[27]
.sym 39537 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[26]
.sym 39540 $auto$alumacc.cc:474:replace_alu$7196.C[28]
.sym 39542 soc.simpleuart.cfg_divider[28]
.sym 39543 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[27]
.sym 39546 $auto$alumacc.cc:474:replace_alu$7196.C[29]
.sym 39548 soc.simpleuart.cfg_divider[29]
.sym 39549 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[28]
.sym 39552 $auto$alumacc.cc:474:replace_alu$7196.C[30]
.sym 39554 soc.simpleuart.cfg_divider[30]
.sym 39555 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[29]
.sym 39558 $abc$64360$auto$alumacc.cc:491:replace_alu$7198[31]$2
.sym 39560 soc.simpleuart.cfg_divider[31]
.sym 39561 $abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[30]
.sym 39568 $abc$64360$auto$alumacc.cc:491:replace_alu$7198[31]$2
.sym 39573 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.sym 39574 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.sym 39575 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[13]
.sym 39576 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.sym 39577 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.sym 39578 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16222_Y_new_inv_
.sym 39579 soc.simpleuart.recv_pattern[7]
.sym 39646 $false
.sym 39647 $false
.sym 39648 $false
.sym 39649 soc.simpleuart.recv_divcnt[27]
.sym 39652 $false
.sym 39653 $false
.sym 39654 $false
.sym 39655 soc.simpleuart.recv_divcnt[21]
.sym 39658 $false
.sym 39659 $false
.sym 39660 $false
.sym 39661 soc.simpleuart.cfg_divider[23]
.sym 39664 $false
.sym 39665 $false
.sym 39666 soc.simpleuart.recv_divcnt[28]
.sym 39667 soc.simpleuart.cfg_divider[28]
.sym 39670 $false
.sym 39671 $false
.sym 39672 $false
.sym 39673 soc.simpleuart.recv_divcnt[28]
.sym 39676 $false
.sym 39677 $false
.sym 39678 $false
.sym 39679 soc.simpleuart.recv_divcnt[19]
.sym 39682 $false
.sym 39683 $false
.sym 39684 $false
.sym 39685 soc.simpleuart.cfg_divider[12]
.sym 39688 $abc$64360$new_n5381_
.sym 39689 $abc$64360$new_n5379_
.sym 39690 soc.simpleuart.recv_divcnt[19]
.sym 39691 soc.simpleuart.cfg_divider[19]
.sym 39696 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16231_Y_new_inv_
.sym 39701 soc.simpleuart.cfg_divider[19]
.sym 39702 soc.simpleuart.cfg_divider[17]
.sym 39769 soc.simpleuart.recv_divcnt[29]
.sym 39770 soc.simpleuart.cfg_divider[29]
.sym 39771 soc.simpleuart.recv_divcnt[24]
.sym 39772 soc.simpleuart.cfg_divider[24]
.sym 39775 $false
.sym 39776 $false
.sym 39777 $false
.sym 39778 soc.simpleuart.recv_divcnt[24]
.sym 39781 $false
.sym 39782 $false
.sym 39783 $false
.sym 39784 soc.simpleuart.cfg_divider[19]
.sym 39787 $false
.sym 39788 $abc$64360$new_n5380_
.sym 39789 soc.simpleuart.recv_divcnt[31]
.sym 39790 soc.simpleuart.cfg_divider[31]
.sym 39793 $false
.sym 39794 $false
.sym 39795 $false
.sym 39796 soc.simpleuart.recv_divcnt[30]
.sym 39799 $false
.sym 39800 $false
.sym 39801 $false
.sym 39802 soc.simpleuart.cfg_divider[28]
.sym 39805 $false
.sym 39806 $false
.sym 39807 $false
.sym 39808 soc.simpleuart.recv_divcnt[29]
.sym 39811 $false
.sym 39812 $false
.sym 39813 $false
.sym 39814 soc.simpleuart.cfg_divider[26]
.sym 39821 soc.simpleuart.cfg_divider[20]
.sym 39898 $false
.sym 39899 $false
.sym 39900 $false
.sym 39901 soc.simpleuart.cfg_divider[25]
.sym 39916 $false
.sym 39917 $false
.sym 39918 $false
.sym 39919 soc.simpleuart.cfg_divider[27]
.sym 39928 $false
.sym 39929 $false
.sym 39930 $false
.sym 39931 soc.simpleuart.cfg_divider[29]
.sym 40033 $false
.sym 40034 $false
.sym 40035 $false
.sym 40036 pwm.pwm_counter
.sym 40109 $false
.sym 40164 $abc$64360$auto$alumacc.cc:474:replace_alu$7296.BB[1]
.sym 40171 soc.cpu.reg_op1[18]
.sym 40293 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[2]
.sym 40294 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[3]
.sym 40295 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[4]
.sym 40296 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[5]
.sym 40297 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[6]
.sym 40298 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[7]
.sym 40299 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[8]
.sym 40402 $false
.sym 40403 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40404 soc.cpu.reg_op1[2]
.sym 40405 soc.cpu.pcpi_mul.rs1[3]
.sym 40408 $false
.sym 40409 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40410 soc.cpu.reg_op1[5]
.sym 40411 soc.cpu.pcpi_mul.rs1[6]
.sym 40420 $false
.sym 40421 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40422 soc.cpu.reg_op1[4]
.sym 40423 soc.cpu.pcpi_mul.rs1[5]
.sym 40426 $false
.sym 40427 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40428 soc.cpu.reg_op1[3]
.sym 40429 soc.cpu.pcpi_mul.rs1[4]
.sym 40432 $false
.sym 40433 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40434 soc.cpu.reg_op1[1]
.sym 40435 soc.cpu.pcpi_mul.rs1[2]
.sym 40448 resetn$2
.sym 40449 clk_16mhz$2$2
.sym 40450 $false
.sym 40451 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[9]
.sym 40452 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[10]
.sym 40453 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[11]
.sym 40454 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[12]
.sym 40455 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[13]
.sym 40456 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[14]
.sym 40457 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[15]
.sym 40458 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[16]
.sym 40531 $false
.sym 40532 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40533 soc.cpu.reg_op1[13]
.sym 40534 soc.cpu.pcpi_mul.rs1[14]
.sym 40537 $false
.sym 40538 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40539 soc.cpu.reg_op1[12]
.sym 40540 soc.cpu.pcpi_mul.rs1[13]
.sym 40543 $false
.sym 40544 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40545 soc.cpu.reg_op1[14]
.sym 40546 soc.cpu.pcpi_mul.rs1[15]
.sym 40549 $false
.sym 40550 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40551 soc.cpu.reg_op1[6]
.sym 40552 soc.cpu.pcpi_mul.rs1[7]
.sym 40567 $false
.sym 40568 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40569 soc.cpu.reg_op1[15]
.sym 40570 soc.cpu.pcpi_mul.rs1[16]
.sym 40571 resetn$2
.sym 40572 clk_16mhz$2$2
.sym 40573 $false
.sym 40574 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[17]
.sym 40575 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[18]
.sym 40576 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[19]
.sym 40577 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[20]
.sym 40578 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[21]
.sym 40579 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[22]
.sym 40580 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[23]
.sym 40581 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[24]
.sym 40648 $false
.sym 40649 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40650 soc.cpu.reg_op1[22]
.sym 40651 soc.cpu.pcpi_mul.rs1[23]
.sym 40654 $false
.sym 40655 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40656 soc.cpu.reg_op1[18]
.sym 40657 soc.cpu.pcpi_mul.rs1[19]
.sym 40660 $false
.sym 40661 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40662 soc.cpu.reg_op1[21]
.sym 40663 soc.cpu.pcpi_mul.rs1[22]
.sym 40666 $false
.sym 40667 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40668 soc.cpu.reg_op1[20]
.sym 40669 soc.cpu.pcpi_mul.rs1[21]
.sym 40672 $false
.sym 40673 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40674 soc.cpu.reg_op1[19]
.sym 40675 soc.cpu.pcpi_mul.rs1[20]
.sym 40678 $false
.sym 40679 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40680 soc.cpu.reg_op1[23]
.sym 40681 soc.cpu.pcpi_mul.rs1[24]
.sym 40684 $false
.sym 40685 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40686 soc.cpu.reg_op1[16]
.sym 40687 soc.cpu.pcpi_mul.rs1[17]
.sym 40690 $false
.sym 40691 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40692 soc.cpu.reg_op1[17]
.sym 40693 soc.cpu.pcpi_mul.rs1[18]
.sym 40694 resetn$2
.sym 40695 clk_16mhz$2$2
.sym 40696 $false
.sym 40697 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[25]
.sym 40698 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[26]
.sym 40699 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[27]
.sym 40700 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[28]
.sym 40701 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[29]
.sym 40702 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[30]
.sym 40703 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[31]
.sym 40704 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[7]_new_inv_
.sym 40783 $false
.sym 40784 $false
.sym 40785 $false
.sym 40786 pwm_connector[26]
.sym 40789 soc.cpu.mem_wdata[26]
.sym 40790 $false
.sym 40791 $false
.sym 40792 $false
.sym 40795 soc.cpu.mem_wdata[25]
.sym 40796 $false
.sym 40797 $false
.sym 40798 $false
.sym 40807 soc.cpu.mem_wdata[29]
.sym 40808 $false
.sym 40809 $false
.sym 40810 $false
.sym 40813 soc.cpu.mem_wdata[30]
.sym 40814 $false
.sym 40815 $false
.sym 40816 $false
.sym 40817 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112
.sym 40818 clk_16mhz$2$2
.sym 40819 $false
.sym 40820 $abc$64360$new_n5042_
.sym 40821 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[13]_new_inv_
.sym 40822 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[9]_new_inv_
.sym 40823 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[3]_new_inv_
.sym 40824 $abc$64360$new_n5022_
.sym 40825 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[8]_new_inv_
.sym 40827 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[12]_new_inv_
.sym 40894 soc.cpu.is_lui_auipc_jal
.sym 40895 soc.cpu.cpuregs_rs1[15]
.sym 40896 soc.cpu.reg_pc[15]
.sym 40897 soc.cpu.instr_lui
.sym 40900 soc.cpu.is_lui_auipc_jal
.sym 40901 soc.cpu.cpuregs_rs1[10]
.sym 40902 soc.cpu.reg_pc[10]
.sym 40903 soc.cpu.instr_lui
.sym 40906 $false
.sym 40907 $abc$64360$new_n5008_
.sym 40908 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[15]_new_inv_
.sym 40909 soc.cpu.cpu_state[2]
.sym 40912 $false
.sym 40913 soc.cpu.reg_op1[31]
.sym 40914 soc.cpu.pcpi_mul.instr_mulh
.sym 40915 soc.cpu.pcpi_mul.instr_mulhsu
.sym 40924 $false
.sym 40925 $abc$64360$new_n5033_
.sym 40926 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[10]_new_inv_
.sym 40927 soc.cpu.cpu_state[2]
.sym 40930 soc.cpu.cpuregs.wdata[24]
.sym 40931 $false
.sym 40932 $false
.sym 40933 $false
.sym 40940 $true
.sym 40941 clk_16mhz$2$2
.sym 40942 $false
.sym 40943 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[18]_new_inv_
.sym 40944 $abc$64360$new_n7341_
.sym 40945 soc.cpu.cpuregs.wdata[24]
.sym 40946 $abc$64360$new_n7370_
.sym 40947 $abc$64360$new_n4992_
.sym 40948 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[19]_new_inv_
.sym 40949 soc.cpu.reg_op2[8]
.sym 40950 soc.cpu.reg_op2[20]
.sym 41017 $false
.sym 41018 $abc$64360$new_n7449_
.sym 41019 soc.cpu.decoded_imm[23]
.sym 41020 $abc$64360$new_n7398_
.sym 41029 $false
.sym 41030 $abc$64360$new_n7441_
.sym 41031 soc.cpu.decoded_imm[19]
.sym 41032 $abc$64360$new_n7398_
.sym 41035 $false
.sym 41036 $abc$64360$new_n7437_
.sym 41037 soc.cpu.decoded_imm[17]
.sym 41038 $abc$64360$new_n7398_
.sym 41041 $false
.sym 41042 $abc$64360$new_n7435_
.sym 41043 soc.cpu.decoded_imm[16]
.sym 41044 $abc$64360$new_n7398_
.sym 41047 $false
.sym 41048 $abc$64360$new_n7447_
.sym 41049 soc.cpu.decoded_imm[22]
.sym 41050 $abc$64360$new_n7398_
.sym 41053 $false
.sym 41054 $abc$64360$new_n7423_
.sym 41055 soc.cpu.decoded_imm[10]
.sym 41056 $abc$64360$new_n7398_
.sym 41059 $false
.sym 41060 $abc$64360$new_n7415_
.sym 41061 soc.cpu.decoded_imm[6]
.sym 41062 $abc$64360$new_n7398_
.sym 41063 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 41064 clk_16mhz$2$2
.sym 41065 $false
.sym 41066 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[29]_new_inv_
.sym 41067 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[25]_new_inv_
.sym 41068 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[24]_new_inv_
.sym 41069 $abc$64360$new_n7378_
.sym 41070 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[30]_new_inv_
.sym 41071 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[31]_new_inv_
.sym 41072 soc.cpu.reg_op2[24]
.sym 41073 soc.cpu.reg_op2[27]
.sym 41140 $abc$64360$new_n7395_
.sym 41141 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 41142 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[3]
.sym 41143 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[3]
.sym 41146 $abc$64360$new_n7395_
.sym 41147 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 41148 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[10]
.sym 41149 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[10]
.sym 41152 $abc$64360$new_n7395_
.sym 41153 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 41154 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[5]
.sym 41155 $abc$64360$auto$memory_bram.cc:926:replace_cell$8095[5]
.sym 41158 $false
.sym 41159 $abc$64360$new_n7421_
.sym 41160 soc.cpu.decoded_imm[9]
.sym 41161 $abc$64360$new_n7398_
.sym 41164 $false
.sym 41165 $abc$64360$new_n7455_
.sym 41166 soc.cpu.decoded_imm[26]
.sym 41167 $abc$64360$new_n7398_
.sym 41170 $false
.sym 41171 $abc$64360$new_n7453_
.sym 41172 soc.cpu.decoded_imm[25]
.sym 41173 $abc$64360$new_n7398_
.sym 41176 $false
.sym 41177 $abc$64360$new_n7465_
.sym 41178 soc.cpu.decoded_imm[31]
.sym 41179 $abc$64360$new_n7398_
.sym 41182 $false
.sym 41183 $abc$64360$new_n7425_
.sym 41184 soc.cpu.decoded_imm[11]
.sym 41185 $abc$64360$new_n7398_
.sym 41186 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 41187 clk_16mhz$2$2
.sym 41188 $false
.sym 41189 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[28]_new_inv_
.sym 41190 soc.cpu.cpuregs.wdata[30]
.sym 41191 soc.cpu.cpuregs.wdata[19]
.sym 41192 soc.cpu.cpuregs.wdata[27]
.sym 41193 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[21]_new_inv_
.sym 41194 soc.cpu.cpuregs.wdata[20]
.sym 41195 soc.cpu.cpuregs.wdata[26]
.sym 41196 soc.cpu.reg_op1[12]
.sym 41263 $false
.sym 41264 $abc$64360$new_n7429_
.sym 41265 soc.cpu.decoded_imm[13]
.sym 41266 $abc$64360$new_n7398_
.sym 41269 $false
.sym 41270 $abc$64360$new_n7461_
.sym 41271 soc.cpu.decoded_imm[29]
.sym 41272 $abc$64360$new_n7398_
.sym 41275 $false
.sym 41276 $abc$64360$new_n7433_
.sym 41277 soc.cpu.decoded_imm[15]
.sym 41278 $abc$64360$new_n7398_
.sym 41281 $false
.sym 41282 $false
.sym 41283 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13964_Y_new_inv_
.sym 41284 $abc$64360$new_n7403_
.sym 41287 $false
.sym 41288 $abc$64360$new_n7427_
.sym 41289 soc.cpu.decoded_imm[12]
.sym 41290 $abc$64360$new_n7398_
.sym 41293 $false
.sym 41294 $false
.sym 41295 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13966_Y_new_inv_
.sym 41296 $abc$64360$new_n7409_
.sym 41299 $false
.sym 41300 $abc$64360$new_n7431_
.sym 41301 soc.cpu.decoded_imm[14]
.sym 41302 $abc$64360$new_n7398_
.sym 41305 $false
.sym 41306 $abc$64360$new_n7463_
.sym 41307 soc.cpu.decoded_imm[30]
.sym 41308 $abc$64360$new_n7398_
.sym 41309 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 41310 clk_16mhz$2$2
.sym 41311 $false
.sym 41312 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27008_new_inv_
.sym 41313 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[6]_new_inv_
.sym 41314 $abc$64360$new_n7316_
.sym 41315 soc.cpu.cpuregs.wdata[28]
.sym 41316 soc.cpu.cpuregs.wdata[25]
.sym 41317 soc.cpu.cpuregs.wdata[23]
.sym 41318 soc.cpu.cpuregs.wdata[21]
.sym 41319 soc.cpu.cpuregs.wdata[22]
.sym 41392 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 41393 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 41394 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[5]
.sym 41395 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[5]
.sym 41398 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 41399 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 41400 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[10]
.sym 41401 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[10]
.sym 41404 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 41405 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 41406 $abc$64360$auto$memory_bram.cc:838:replace_cell$8092[3]
.sym 41407 $abc$64360$auto$memory_bram.cc:926:replace_cell$8134[3]
.sym 41410 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 41411 $false
.sym 41412 $false
.sym 41413 $false
.sym 41416 soc.cpu.cpuregs.wdata[21]
.sym 41417 $false
.sym 41418 $false
.sym 41419 $false
.sym 41422 soc.cpu.cpuregs.wdata[19]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41428 soc.cpu.cpuregs.wdata[26]
.sym 41429 $false
.sym 41430 $false
.sym 41431 $false
.sym 41432 $true
.sym 41433 clk_16mhz$2$2
.sym 41434 $false
.sym 41435 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26922_new_inv_
.sym 41436 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27012_new_inv_
.sym 41437 soc.cpu.cpuregs.wdata[2]
.sym 41438 soc.cpu.cpuregs.wdata[31]
.sym 41439 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27016_new_inv_
.sym 41440 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27000_new_inv_
.sym 41441 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26914_new_inv_
.sym 41442 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27004_new_inv_
.sym 41515 soc.cpu.latched_rd[1]
.sym 41516 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 41517 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 41518 soc.cpu.latched_rd[2]
.sym 41521 $false
.sym 41522 $false
.sym 41523 soc.cpu.latched_rd[0]
.sym 41524 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 41527 soc.cpu.latched_rd[3]
.sym 41528 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 41529 soc.cpu.latched_rd[2]
.sym 41530 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 41539 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[0]_new_inv_
.sym 41540 $abc$64360$new_n4751_
.sym 41541 $abc$64360$new_n4712_
.sym 41542 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[4]_new_inv_
.sym 41545 $false
.sym 41546 $false
.sym 41547 soc.cpu.latched_rd[4]
.sym 41548 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 41551 soc.cpu.cpuregs.wen
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $true
.sym 41556 clk_16mhz$2$2
.sym 41557 $abc$64360$auto$simplemap.cc:256:simplemap_eqne$20751
.sym 41558 soc.cpu.cpuregs.wdata[10]
.sym 41559 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26981_new_inv_
.sym 41560 $abc$64360$new_n7317_
.sym 41561 $abc$64360$new_n7368_
.sym 41562 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26973_new_inv_
.sym 41563 soc.cpu.cpuregs.wdata[17]
.sym 41564 soc.cpu.cpuregs.wdata[8]
.sym 41565 soc.cpu.reg_op2[3]
.sym 41632 $abc$64360$new_n7395_
.sym 41633 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 41634 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[1]
.sym 41635 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[1]
.sym 41638 $abc$64360$new_n7395_
.sym 41639 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 41640 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[13]
.sym 41641 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[13]
.sym 41650 $abc$64360$new_n7395_
.sym 41651 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 41652 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[7]
.sym 41653 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[7]
.sym 41656 $abc$64360$new_n7395_
.sym 41657 $abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15]
.sym 41658 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[11]
.sym 41659 $abc$64360$auto$memory_bram.cc:926:replace_cell$8012[11]
.sym 41662 soc.cpu.cpuregs.wdata[10]
.sym 41663 $false
.sym 41664 $false
.sym 41665 $false
.sym 41668 soc.cpu.cpuregs.wdata[11]
.sym 41669 $false
.sym 41670 $false
.sym 41671 $false
.sym 41674 soc.cpu.cpuregs.wdata[13]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 $true
.sym 41679 clk_16mhz$2$2
.sym 41680 $false
.sym 41681 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27056_new_inv_
.sym 41682 soc.cpu.cpuregs.wdata[15]
.sym 41683 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27024_new_inv_
.sym 41684 $abc$64360$new_n7339_
.sym 41685 $abc$64360$new_n4458_
.sym 41686 soc.cpu.cpuregs.wdata[9]
.sym 41687 soc.cpu.irq_pending[8]
.sym 41688 soc.cpu.irq_pending[15]
.sym 41755 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 41756 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 41757 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[1]
.sym 41758 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[1]
.sym 41761 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 41762 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 41763 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[7]
.sym 41764 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[7]
.sym 41767 $false
.sym 41768 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 41769 soc.cpu.reg_op2[5]
.sym 41770 soc.cpu.reg_op2[13]
.sym 41773 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 41774 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 41775 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[11]
.sym 41776 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[11]
.sym 41779 $false
.sym 41780 $false
.sym 41781 soc.cpu.irq_pending[31]
.sym 41782 soc.cpu.irq_mask[31]
.sym 41791 soc.cpu.cpuregs.wdata[1]
.sym 41792 $false
.sym 41793 $false
.sym 41794 $false
.sym 41797 soc.cpu.cpuregs.wdata[7]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $true
.sym 41802 clk_16mhz$2$2
.sym 41803 $false
.sym 41804 $abc$64360$new_n7763_
.sym 41805 soc.cpu.cpuregs.wdata[3]
.sym 41806 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27080_new_inv_
.sym 41807 $abc$64360$new_n4450_
.sym 41808 $abc$64360$new_n4444_
.sym 41809 $abc$64360$new_n4468_
.sym 41810 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27052_new_inv_
.sym 41811 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[18]_new_
.sym 41878 $false
.sym 41879 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 41880 soc.cpu.reg_op2[3]
.sym 41881 soc.cpu.reg_op2[11]
.sym 41884 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 41885 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 41886 $abc$64360$auto$memory_bram.cc:838:replace_cell$8009[13]
.sym 41887 $abc$64360$auto$memory_bram.cc:926:replace_cell$8051[13]
.sym 41890 $false
.sym 41891 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 41892 soc.cpu.reg_op2[18]
.sym 41893 soc.cpu.reg_op2[2]
.sym 41896 $false
.sym 41897 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 41898 soc.cpu.mem_la_wdata[11]
.sym 41899 soc.cpu.reg_op2[27]
.sym 41902 soc.cpu.mem_la_wdata[13]
.sym 41903 $false
.sym 41904 $false
.sym 41905 $false
.sym 41920 $false
.sym 41921 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 41922 soc.cpu.mem_la_wdata[13]
.sym 41923 soc.cpu.reg_op2[29]
.sym 41924 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 41925 clk_16mhz$2$2
.sym 41926 $false
.sym 41927 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[6]_new_inv_
.sym 41928 $abc$64360$new_n4457_
.sym 41929 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[26]_new_
.sym 41930 $abc$64360$new_n7379_
.sym 41931 $abc$64360$new_n4440_
.sym 41932 $abc$64360$new_n4455_
.sym 41933 soc.cpu.irq_pending[26]
.sym 41934 soc.cpu.irq_pending[18]
.sym 42001 $false
.sym 42002 $false
.sym 42003 soc.cpu.irq_pending[16]
.sym 42004 soc.cpu.irq_mask[16]
.sym 42007 $false
.sym 42008 $false
.sym 42009 soc.cpu.irq_pending[9]
.sym 42010 soc.cpu.irq_mask[9]
.sym 42013 $false
.sym 42014 $false
.sym 42015 soc.cpu.irq_pending[3]
.sym 42016 soc.cpu.irq_mask[3]
.sym 42019 $false
.sym 42020 $false
.sym 42021 soc.cpu.irq_pending[25]
.sym 42022 soc.cpu.irq_mask[25]
.sym 42025 $false
.sym 42026 $abc$64360$new_n7511_
.sym 42027 soc.cpu.cpuregs_rs1[3]
.sym 42028 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 42031 $false
.sym 42032 $false
.sym 42033 soc.cpu.irq_mask[9]
.sym 42034 soc.cpu.irq_pending[9]
.sym 42037 $false
.sym 42038 $false
.sym 42039 soc.cpu.irq_mask[3]
.sym 42040 soc.cpu.irq_pending[3]
.sym 42043 $false
.sym 42044 $false
.sym 42045 soc.cpu.irq_mask[16]
.sym 42046 soc.cpu.irq_pending[16]
.sym 42047 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 42048 clk_16mhz$2$2
.sym 42049 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 42050 $abc$64360$new_n4443_
.sym 42051 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[4]_new_inv_
.sym 42052 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_
.sym 42053 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[5]_new_inv_
.sym 42054 $abc$64360$new_n7564_
.sym 42055 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[19]_new_
.sym 42056 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[1]_new_inv_
.sym 42057 $abc$64360$new_n7565_
.sym 42124 soc.cpu.timer[0]
.sym 42125 soc.cpu.instr_timer
.sym 42126 soc.cpu.irq_mask[0]
.sym 42127 soc.cpu.instr_maskirq
.sym 42130 soc.cpu.cpuregs_rs1[9]
.sym 42131 $false
.sym 42132 $false
.sym 42133 $false
.sym 42136 soc.cpu.cpuregs_rs1[1]
.sym 42137 $false
.sym 42138 $false
.sym 42139 $false
.sym 42142 soc.cpu.cpuregs_rs1[5]
.sym 42143 $false
.sym 42144 $false
.sym 42145 $false
.sym 42148 soc.cpu.cpuregs_rs1[0]
.sym 42149 $false
.sym 42150 $false
.sym 42151 $false
.sym 42154 soc.cpu.cpuregs_rs1[11]
.sym 42155 $false
.sym 42156 $false
.sym 42157 $false
.sym 42160 soc.cpu.cpuregs_rs1[6]
.sym 42161 $false
.sym 42162 $false
.sym 42163 $false
.sym 42170 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 42171 clk_16mhz$2$2
.sym 42172 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 42173 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[10]_new_
.sym 42174 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[7]_new_
.sym 42175 $abc$64360$new_n7696_
.sym 42176 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 42177 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_
.sym 42178 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[30]_new_
.sym 42179 soc.cpu.reg_out[19]
.sym 42180 soc.cpu.irq_pending[0]
.sym 42247 soc.cpu.timer[1]
.sym 42248 soc.cpu.instr_timer
.sym 42249 soc.cpu.irq_mask[1]
.sym 42250 soc.cpu.instr_maskirq
.sym 42253 soc.cpu.cpuregs_rs1[6]
.sym 42254 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 42255 soc.cpu.irq_mask[6]
.sym 42256 soc.cpu.instr_maskirq
.sym 42259 $false
.sym 42260 $false
.sym 42261 soc.cpu.irq_pending[21]
.sym 42262 soc.cpu.irq_mask[21]
.sym 42265 $false
.sym 42266 $false
.sym 42267 soc.cpu.irq_mask[30]
.sym 42268 soc.cpu.irq_pending[30]
.sym 42271 $false
.sym 42272 $false
.sym 42273 soc.cpu.irq_mask[25]
.sym 42274 soc.cpu.irq_pending[25]
.sym 42277 $false
.sym 42278 $false
.sym 42279 soc.cpu.irq_mask[22]
.sym 42280 soc.cpu.irq_pending[22]
.sym 42283 $false
.sym 42284 $false
.sym 42285 soc.cpu.irq_mask[7]
.sym 42286 soc.cpu.irq_pending[7]
.sym 42289 $false
.sym 42290 $false
.sym 42291 soc.cpu.irq_mask[21]
.sym 42292 soc.cpu.irq_pending[21]
.sym 42293 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 42294 clk_16mhz$2$2
.sym 42295 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 42296 $abc$64360$new_n7601_
.sym 42297 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_
.sym 42298 $abc$64360$new_n7783_
.sym 42299 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[23]_new_
.sym 42300 soc.cpu.irq_pending[27]
.sym 42301 soc.cpu.irq_pending[23]
.sym 42302 soc.cpu.irq_pending[19]
.sym 42303 soc.cpu.irq_pending[10]
.sym 42370 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 42371 soc.cpu.pcpi_div.pcpi_wr
.sym 42372 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 42373 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 42376 $false
.sym 42377 soc.cpu.cpu_state[2]
.sym 42378 $abc$64360$new_n7717_
.sym 42379 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[21]_new_
.sym 42382 $abc$64360$new_n7578_
.sym 42383 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[8]_new_
.sym 42384 soc.cpu.instr_maskirq
.sym 42385 soc.cpu.irq_mask[8]
.sym 42388 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[5]_new_
.sym 42389 $abc$64360$new_n7539_
.sym 42390 soc.cpu.instr_timer
.sym 42391 soc.cpu.timer[5]
.sym 42394 soc.cpu.cpuregs_rs1[25]
.sym 42395 $false
.sym 42396 $false
.sym 42397 $false
.sym 42400 soc.cpu.cpuregs_rs1[29]
.sym 42401 $false
.sym 42402 $false
.sym 42403 $false
.sym 42412 soc.cpu.cpuregs_rs1[8]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 42417 clk_16mhz$2$2
.sym 42418 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 42419 $abc$64360$new_n7812_
.sym 42422 $abc$64360$new_n7769_
.sym 42425 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_
.sym 42426 soc.cpu.mem_wdata[11]
.sym 42493 soc.cpu.cpuregs_rs1[29]
.sym 42494 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 42495 soc.cpu.irq_mask[29]
.sym 42496 soc.cpu.instr_maskirq
.sym 42505 soc.cpu.cpuregs_rs1[26]
.sym 42506 $false
.sym 42507 $false
.sym 42508 $false
.sym 42511 soc.cpu.cpuregs_rs1[23]
.sym 42512 $false
.sym 42513 $false
.sym 42514 $false
.sym 42517 soc.cpu.cpuregs_rs1[19]
.sym 42518 $false
.sym 42519 $false
.sym 42520 $false
.sym 42523 soc.cpu.cpuregs_rs1[30]
.sym 42524 $false
.sym 42525 $false
.sym 42526 $false
.sym 42535 soc.cpu.cpuregs_rs1[28]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.sym 42540 clk_16mhz$2$2
.sym 42541 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 42542 $abc$64360$new_n7768_
.sym 42547 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_
.sym 42549 $abc$64360$new_n7767_
.sym 42616 soc.cpu.mem_wstrb[1]
.sym 42617 soc.cpu.mem_addr[8]
.sym 42618 resetn$2
.sym 42619 $abc$64360$new_n5566_
.sym 42622 soc.cpu.mem_wstrb[3]
.sym 42623 soc.cpu.mem_addr[8]
.sym 42624 resetn$2
.sym 42625 $abc$64360$new_n5566_
.sym 42628 $abc$64360$new_n7808_
.sym 42629 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[30]_new_
.sym 42630 soc.cpu.instr_maskirq
.sym 42631 soc.cpu.irq_mask[30]
.sym 42640 soc.cpu.mem_wstrb[0]
.sym 42641 soc.cpu.mem_addr[8]
.sym 42642 resetn$2
.sym 42643 $abc$64360$new_n5566_
.sym 42658 soc.cpu.mem_wstrb[2]
.sym 42659 soc.cpu.mem_addr[8]
.sym 42660 resetn$2
.sym 42661 $abc$64360$new_n5566_
.sym 42665 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[24]_new_
.sym 42666 $abc$64360$new_n4698_
.sym 42669 gpio[29]
.sym 42670 gpio[25]
.sym 42671 gpio[28]
.sym 42757 $false
.sym 42758 $false
.sym 42759 soc.simpleuart.cfg_divider[11]
.sym 42760 $abc$64360$new_n4260_
.sym 42763 $abc$64360$new_n4530_
.sym 42764 $abc$64360$new_n4659_
.sym 42765 soc.ram_ready
.sym 42766 soc.memory.rdata[14]
.sym 42775 $false
.sym 42776 $false
.sym 42777 soc.simpleuart.cfg_divider[14]
.sym 42778 $abc$64360$new_n4260_
.sym 42781 soc.cpu.mem_wdata[14]
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505
.sym 42786 clk_16mhz$2$2
.sym 42787 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 42788 $abc$64360$procmux$6605_Y[15]_new_
.sym 42789 $abc$64360$procmux$6605_Y[25]_new_
.sym 42790 $abc$64360$procmux$6605_Y[28]_new_
.sym 42791 $abc$64360$procmux$6605_Y[29]_new_
.sym 42792 leds[25]
.sym 42793 leds[29]
.sym 42794 leds[28]
.sym 42868 $false
.sym 42869 resetn$2
.sym 42870 soc.cpu.mem_wstrb[3]
.sym 42871 $abc$64360$new_n4260_
.sym 42886 soc.cpu.mem_wdata[15]
.sym 42887 $false
.sym 42888 $false
.sym 42889 $false
.sym 42898 soc.cpu.mem_wdata[12]
.sym 42899 $false
.sym 42900 $false
.sym 42901 $false
.sym 42908 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.sym 42909 clk_16mhz$2$2
.sym 42910 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 42911 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058
.sym 42912 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.sym 42913 $abc$64360$procmux$6605_Y[23]_new_
.sym 42914 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056
.sym 42915 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[7]_new_
.sym 42918 gpio[23]
.sym 42991 $false
.sym 42992 soc.cpu.mem_wstrb[1]
.sym 42993 resetn$2
.sym 42994 $abc$64360$new_n5569_
.sym 42997 $false
.sym 42998 soc.cpu.mem_wstrb[2]
.sym 42999 resetn$2
.sym 43000 $abc$64360$new_n5569_
.sym 43003 soc.cpu.instr_rdcycle
.sym 43004 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 43005 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16206_Y_new_inv_
.sym 43006 soc.cpu.count_cycle[5]
.sym 43009 soc.cpu.mem_wdata[31]
.sym 43010 $false
.sym 43011 $false
.sym 43012 $false
.sym 43015 soc.cpu.mem_wdata[27]
.sym 43016 $false
.sym 43017 $false
.sym 43018 $false
.sym 43027 soc.cpu.mem_wdata[26]
.sym 43028 $false
.sym 43029 $false
.sym 43030 $false
.sym 43031 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056
.sym 43032 clk_16mhz$2$2
.sym 43033 $false
.sym 43034 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858
.sym 43035 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[29]_new_
.sym 43037 $abc$64360$new_n4646_
.sym 43038 soc.simpleuart.cfg_divider[30]
.sym 43039 soc.simpleuart.cfg_divider[28]
.sym 43040 soc.simpleuart.cfg_divider[29]
.sym 43041 soc.simpleuart.cfg_divider[24]
.sym 43108 $false
.sym 43109 resetn$2
.sym 43110 soc.cpu.mem_wstrb[2]
.sym 43111 $abc$64360$new_n4260_
.sym 43114 $false
.sym 43115 $abc$64360$new_n7881_
.sym 43116 leds[26]
.sym 43117 gpio[26]
.sym 43120 $false
.sym 43121 $false
.sym 43122 soc.simpleuart.cfg_divider[28]
.sym 43123 $abc$64360$new_n4260_
.sym 43126 $abc$64360$new_n4530_
.sym 43127 $abc$64360$new_n4537_
.sym 43128 soc.ram_ready
.sym 43129 soc.memory.rdata[28]
.sym 43138 $false
.sym 43139 $abc$64360$new_n7881_
.sym 43140 leds[27]
.sym 43141 gpio[27]
.sym 43144 soc.cpu.mem_wdata[27]
.sym 43145 $false
.sym 43146 $false
.sym 43147 $false
.sym 43150 soc.cpu.mem_wdata[26]
.sym 43151 $false
.sym 43152 $false
.sym 43153 $false
.sym 43154 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058
.sym 43155 clk_16mhz$2$2
.sym 43156 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 43157 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.sym 43160 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458
.sym 43161 gpio[0]
.sym 43162 gpio[6]
.sym 43164 gpio[5]
.sym 43231 soc.cpu.instr_rdcycle
.sym 43232 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 43233 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16222_Y_new_inv_
.sym 43234 soc.cpu.count_cycle[21]
.sym 43237 soc.cpu.instr_rdcycle
.sym 43238 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 43239 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16220_Y_new_inv_
.sym 43240 soc.cpu.count_cycle[19]
.sym 43249 $false
.sym 43250 soc.cpu.mem_wstrb[0]
.sym 43251 resetn$2
.sym 43252 $abc$64360$new_n5569_
.sym 43255 $false
.sym 43256 $abc$64360$new_n7881_
.sym 43257 leds[2]
.sym 43258 gpio[2]
.sym 43261 $false
.sym 43262 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28914_new_inv_
.sym 43263 soc.cpu.instr_rdcycleh
.sym 43264 soc.cpu.count_cycle[37]
.sym 43267 soc.cpu.mem_wdata[14]
.sym 43268 $false
.sym 43269 $false
.sym 43270 $false
.sym 43273 soc.cpu.mem_wdata[13]
.sym 43274 $false
.sym 43275 $false
.sym 43276 $false
.sym 43277 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528
.sym 43278 clk_16mhz$2$2
.sym 43279 $false
.sym 43280 $abc$64360$new_n4558_
.sym 43281 $abc$64360$new_n4550_
.sym 43282 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[26]_new_
.sym 43283 $abc$64360$procmux$6605_Y[6]_new_
.sym 43284 $abc$64360$procmux$6605_Y[5]_new_
.sym 43285 iomem_rdata[5]
.sym 43286 iomem_rdata[24]
.sym 43287 iomem_rdata[6]
.sym 43354 $false
.sym 43355 $false
.sym 43356 $false
.sym 43357 soc.simpleuart.recv_divcnt[8]
.sym 43360 $false
.sym 43361 $false
.sym 43362 $false
.sym 43363 soc.simpleuart.recv_divcnt[10]
.sym 43366 $false
.sym 43367 $false
.sym 43368 $false
.sym 43369 soc.cpu.mem_addr[5]
.sym 43372 $abc$64360$new_n4530_
.sym 43373 $abc$64360$new_n4763_
.sym 43374 soc.ram_ready
.sym 43375 soc.memory.rdata[23]
.sym 43378 $false
.sym 43379 $false
.sym 43380 $false
.sym 43381 soc.cpu.mem_addr[1]
.sym 43384 $false
.sym 43385 $false
.sym 43386 $false
.sym 43387 soc.simpleuart.recv_divcnt[15]
.sym 43390 $false
.sym 43391 $false
.sym 43392 $false
.sym 43393 soc.cpu.mem_addr[7]
.sym 43396 soc.cpu.mem_wdata[2]
.sym 43397 $false
.sym 43398 $false
.sym 43399 $false
.sym 43400 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264
.sym 43401 clk_16mhz$2$2
.sym 43402 $false
.sym 43403 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 43404 $abc$64360$new_n4331_
.sym 43405 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$8635[0]_new_inv_
.sym 43406 $abc$64360$new_n5572_
.sym 43407 $abc$64360$new_n4574_
.sym 43408 $abc$64360$new_n4608_
.sym 43409 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[0]_new_
.sym 43410 $abc$64360$new_n4356_
.sym 43477 $false
.sym 43478 $false
.sym 43479 $false
.sym 43480 soc.simpleuart.cfg_divider[5]
.sym 43483 $false
.sym 43484 $false
.sym 43485 $false
.sym 43486 soc.simpleuart.cfg_divider[1]
.sym 43489 $false
.sym 43490 $false
.sym 43491 $false
.sym 43492 soc.simpleuart.cfg_divider[3]
.sym 43495 $false
.sym 43496 $false
.sym 43497 $false
.sym 43498 soc.simpleuart.recv_divcnt[23]
.sym 43501 $false
.sym 43502 $false
.sym 43503 $false
.sym 43504 soc.simpleuart.recv_divcnt[16]
.sym 43507 $false
.sym 43508 $false
.sym 43509 $false
.sym 43510 soc.simpleuart.recv_divcnt[18]
.sym 43513 $false
.sym 43514 $false
.sym 43515 $false
.sym 43516 soc.simpleuart.recv_divcnt[20]
.sym 43519 soc.cpu.mem_wdata[1]
.sym 43520 $false
.sym 43521 $false
.sym 43522 $false
.sym 43523 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.sym 43524 clk_16mhz$2$2
.sym 43525 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 43526 clock.counterO[0]
.sym 43527 $abc$64360$new_n5570_
.sym 43528 $abc$64360$new_n7881_
.sym 43529 $abc$64360$new_n5569_
.sym 43530 clock.counterO[1]
.sym 43531 $abc$64360$new_n5573_
.sym 43532 $abc$64360$auto$ice40_ffinit.cc:141:execute$62930
.sym 43533 $abc$64360$auto$ice40_ffinit.cc:141:execute$62934
.sym 43600 $false
.sym 43601 $false
.sym 43602 $false
.sym 43603 soc.simpleuart.cfg_divider[10]
.sym 43606 $false
.sym 43607 $false
.sym 43608 $false
.sym 43609 soc.cpu.mem_addr[17]
.sym 43612 $false
.sym 43613 $false
.sym 43614 $false
.sym 43615 soc.cpu.mem_addr[9]
.sym 43618 $false
.sym 43619 $false
.sym 43620 $false
.sym 43621 soc.simpleuart.cfg_divider[11]
.sym 43624 $false
.sym 43625 $false
.sym 43626 $false
.sym 43627 soc.simpleuart.cfg_divider[14]
.sym 43630 $false
.sym 43631 $false
.sym 43632 $false
.sym 43633 soc.simpleuart.cfg_divider[0]
.sym 43636 soc.cpu.mem_wdata[0]
.sym 43637 $false
.sym 43638 $false
.sym 43639 $false
.sym 43642 soc.cpu.mem_wdata[3]
.sym 43643 $false
.sym 43644 $false
.sym 43645 $false
.sym 43646 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.sym 43647 clk_16mhz$2$2
.sym 43648 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 43649 $abc$64360$procmux$6622_Y
.sym 43650 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 43651 $abc$64360$new_n5567_
.sym 43652 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 43653 $abc$64360$logic_and$hardware.v:111$9_Y_new_
.sym 43654 $abc$64360$new_n5568_
.sym 43655 $abc$64360$new_n5566_
.sym 43656 iomem_ready
.sym 43729 $false
.sym 43730 $false
.sym 43731 $false
.sym 43732 soc.cpu.mem_addr[28]
.sym 43735 $false
.sym 43736 $false
.sym 43737 $false
.sym 43738 soc.cpu.mem_addr[29]
.sym 43741 $false
.sym 43742 $false
.sym 43743 $false
.sym 43744 soc.cpu.mem_addr[13]
.sym 43747 $false
.sym 43748 $false
.sym 43749 $false
.sym 43750 soc.cpu.mem_addr[27]
.sym 43753 $false
.sym 43754 $false
.sym 43755 $false
.sym 43756 soc.cpu.mem_addr[26]
.sym 43759 $false
.sym 43760 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28854_new_inv_
.sym 43761 soc.cpu.instr_rdcycleh
.sym 43762 soc.cpu.count_cycle[53]
.sym 43765 pin_2$2
.sym 43766 $false
.sym 43767 $false
.sym 43768 $false
.sym 43769 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942
.sym 43770 clk_16mhz$2$2
.sym 43771 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 43772 $abc$64360$procmux$6605_Y[3]_new_
.sym 43773 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[18]
.sym 43774 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[20]
.sym 43775 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16227_Y_new_inv_
.sym 43776 leds[3]
.sym 43777 leds[5]
.sym 43778 leds[6]
.sym 43852 $false
.sym 43853 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28818_new_inv_
.sym 43854 soc.cpu.instr_rdcycleh
.sym 43855 soc.cpu.count_cycle[62]
.sym 43882 soc.cpu.mem_wdata[19]
.sym 43883 $false
.sym 43884 $false
.sym 43885 $false
.sym 43888 soc.cpu.mem_wdata[17]
.sym 43889 $false
.sym 43890 $false
.sym 43891 $false
.sym 43892 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577
.sym 43893 clk_16mhz$2$2
.sym 43894 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 43900 gpio[3]
.sym 43902 gpio[1]
.sym 43987 soc.cpu.mem_wdata[20]
.sym 43988 $false
.sym 43989 $false
.sym 43990 $false
.sym 44015 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577
.sym 44016 clk_16mhz$2$2
.sym 44017 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 44189 $false
.sym 44248 $abc$64360$new_n5988_
.sym 44316 $false
.sym 44317 $false
.sym 44318 $false
.sym 44319 soc.cpu.latched_compr
.sym 44358 $false
.sym 44359 $abc$64360$new_n4992_
.sym 44360 soc.cpu.reg_op1[18]
.sym 44361 $abc$64360$new_n4930_
.sym 44362 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 44363 clk_16mhz$2$2
.sym 44364 $false
.sym 44371 soc.cpu.reg_pc[2]
.sym 44372 soc.cpu.reg_pc[8]
.sym 44373 soc.cpu.reg_next_pc[15]
.sym 44374 soc.cpu.reg_next_pc[7]
.sym 44375 soc.cpu.reg_pc[6]
.sym 44441 $false
.sym 44478 $auto$alumacc.cc:474:replace_alu$7296.C[1]
.sym 44480 soc.cpu.reg_pc[1]
.sym 44481 soc.cpu.latched_compr
.sym 44484 $auto$alumacc.cc:474:replace_alu$7296.C[2]
.sym 44485 $false
.sym 44486 soc.cpu.reg_pc[2]
.sym 44487 $abc$64360$auto$alumacc.cc:474:replace_alu$7296.BB[1]
.sym 44488 $auto$alumacc.cc:474:replace_alu$7296.C[1]
.sym 44490 $auto$alumacc.cc:474:replace_alu$7296.C[3]
.sym 44491 $false
.sym 44492 soc.cpu.reg_pc[3]
.sym 44493 $false
.sym 44494 $auto$alumacc.cc:474:replace_alu$7296.C[2]
.sym 44496 $auto$alumacc.cc:474:replace_alu$7296.C[4]
.sym 44497 $false
.sym 44498 soc.cpu.reg_pc[4]
.sym 44499 $false
.sym 44500 $auto$alumacc.cc:474:replace_alu$7296.C[3]
.sym 44502 $auto$alumacc.cc:474:replace_alu$7296.C[5]
.sym 44503 $false
.sym 44504 soc.cpu.reg_pc[5]
.sym 44505 $false
.sym 44506 $auto$alumacc.cc:474:replace_alu$7296.C[4]
.sym 44508 $auto$alumacc.cc:474:replace_alu$7296.C[6]
.sym 44509 $false
.sym 44510 soc.cpu.reg_pc[6]
.sym 44511 $false
.sym 44512 $auto$alumacc.cc:474:replace_alu$7296.C[5]
.sym 44514 $auto$alumacc.cc:474:replace_alu$7296.C[7]
.sym 44515 $false
.sym 44516 soc.cpu.reg_pc[7]
.sym 44517 $false
.sym 44518 $auto$alumacc.cc:474:replace_alu$7296.C[6]
.sym 44520 $auto$alumacc.cc:474:replace_alu$7296.C[8]
.sym 44521 $false
.sym 44522 soc.cpu.reg_pc[8]
.sym 44523 $false
.sym 44524 $auto$alumacc.cc:474:replace_alu$7296.C[7]
.sym 44528 $abc$64360$new_n6044_
.sym 44530 soc.cpu.reg_next_pc[2]
.sym 44531 soc.cpu.reg_pc[13]
.sym 44532 soc.cpu.reg_pc[9]
.sym 44533 soc.cpu.reg_pc[15]
.sym 44534 soc.cpu.reg_next_pc[9]
.sym 44535 soc.cpu.reg_pc[12]
.sym 44564 $auto$alumacc.cc:474:replace_alu$7296.C[8]
.sym 44601 $auto$alumacc.cc:474:replace_alu$7296.C[9]
.sym 44602 $false
.sym 44603 soc.cpu.reg_pc[9]
.sym 44604 $false
.sym 44605 $auto$alumacc.cc:474:replace_alu$7296.C[8]
.sym 44607 $auto$alumacc.cc:474:replace_alu$7296.C[10]
.sym 44608 $false
.sym 44609 soc.cpu.reg_pc[10]
.sym 44610 $false
.sym 44611 $auto$alumacc.cc:474:replace_alu$7296.C[9]
.sym 44613 $auto$alumacc.cc:474:replace_alu$7296.C[11]
.sym 44614 $false
.sym 44615 soc.cpu.reg_pc[11]
.sym 44616 $false
.sym 44617 $auto$alumacc.cc:474:replace_alu$7296.C[10]
.sym 44619 $auto$alumacc.cc:474:replace_alu$7296.C[12]
.sym 44620 $false
.sym 44621 soc.cpu.reg_pc[12]
.sym 44622 $false
.sym 44623 $auto$alumacc.cc:474:replace_alu$7296.C[11]
.sym 44625 $auto$alumacc.cc:474:replace_alu$7296.C[13]
.sym 44626 $false
.sym 44627 soc.cpu.reg_pc[13]
.sym 44628 $false
.sym 44629 $auto$alumacc.cc:474:replace_alu$7296.C[12]
.sym 44631 $auto$alumacc.cc:474:replace_alu$7296.C[14]
.sym 44632 $false
.sym 44633 soc.cpu.reg_pc[14]
.sym 44634 $false
.sym 44635 $auto$alumacc.cc:474:replace_alu$7296.C[13]
.sym 44637 $auto$alumacc.cc:474:replace_alu$7296.C[15]
.sym 44638 $false
.sym 44639 soc.cpu.reg_pc[15]
.sym 44640 $false
.sym 44641 $auto$alumacc.cc:474:replace_alu$7296.C[14]
.sym 44643 $auto$alumacc.cc:474:replace_alu$7296.C[16]
.sym 44644 $false
.sym 44645 soc.cpu.reg_pc[16]
.sym 44646 $false
.sym 44647 $auto$alumacc.cc:474:replace_alu$7296.C[15]
.sym 44651 soc.cpu.reg_pc[20]
.sym 44652 soc.cpu.reg_pc[19]
.sym 44653 soc.cpu.reg_pc[23]
.sym 44654 soc.cpu.reg_next_pc[21]
.sym 44655 soc.cpu.reg_pc[22]
.sym 44656 soc.cpu.reg_pc[17]
.sym 44657 soc.cpu.reg_pc[4]
.sym 44658 soc.cpu.reg_pc[10]
.sym 44687 $auto$alumacc.cc:474:replace_alu$7296.C[16]
.sym 44724 $auto$alumacc.cc:474:replace_alu$7296.C[17]
.sym 44725 $false
.sym 44726 soc.cpu.reg_pc[17]
.sym 44727 $false
.sym 44728 $auto$alumacc.cc:474:replace_alu$7296.C[16]
.sym 44730 $auto$alumacc.cc:474:replace_alu$7296.C[18]
.sym 44731 $false
.sym 44732 soc.cpu.reg_pc[18]
.sym 44733 $false
.sym 44734 $auto$alumacc.cc:474:replace_alu$7296.C[17]
.sym 44736 $auto$alumacc.cc:474:replace_alu$7296.C[19]
.sym 44737 $false
.sym 44738 soc.cpu.reg_pc[19]
.sym 44739 $false
.sym 44740 $auto$alumacc.cc:474:replace_alu$7296.C[18]
.sym 44742 $auto$alumacc.cc:474:replace_alu$7296.C[20]
.sym 44743 $false
.sym 44744 soc.cpu.reg_pc[20]
.sym 44745 $false
.sym 44746 $auto$alumacc.cc:474:replace_alu$7296.C[19]
.sym 44748 $auto$alumacc.cc:474:replace_alu$7296.C[21]
.sym 44749 $false
.sym 44750 soc.cpu.reg_pc[21]
.sym 44751 $false
.sym 44752 $auto$alumacc.cc:474:replace_alu$7296.C[20]
.sym 44754 $auto$alumacc.cc:474:replace_alu$7296.C[22]
.sym 44755 $false
.sym 44756 soc.cpu.reg_pc[22]
.sym 44757 $false
.sym 44758 $auto$alumacc.cc:474:replace_alu$7296.C[21]
.sym 44760 $auto$alumacc.cc:474:replace_alu$7296.C[23]
.sym 44761 $false
.sym 44762 soc.cpu.reg_pc[23]
.sym 44763 $false
.sym 44764 $auto$alumacc.cc:474:replace_alu$7296.C[22]
.sym 44766 $auto$alumacc.cc:474:replace_alu$7296.C[24]
.sym 44767 $false
.sym 44768 soc.cpu.reg_pc[24]
.sym 44769 $false
.sym 44770 $auto$alumacc.cc:474:replace_alu$7296.C[23]
.sym 44775 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[4]_new_inv_
.sym 44776 soc.cpu.reg_pc[25]
.sym 44777 soc.cpu.reg_pc[31]
.sym 44778 soc.cpu.reg_pc[24]
.sym 44779 soc.cpu.reg_pc[27]
.sym 44780 soc.cpu.reg_pc[3]
.sym 44781 soc.cpu.reg_pc[30]
.sym 44810 $auto$alumacc.cc:474:replace_alu$7296.C[24]
.sym 44847 $auto$alumacc.cc:474:replace_alu$7296.C[25]
.sym 44848 $false
.sym 44849 soc.cpu.reg_pc[25]
.sym 44850 $false
.sym 44851 $auto$alumacc.cc:474:replace_alu$7296.C[24]
.sym 44853 $auto$alumacc.cc:474:replace_alu$7296.C[26]
.sym 44854 $false
.sym 44855 soc.cpu.reg_pc[26]
.sym 44856 $false
.sym 44857 $auto$alumacc.cc:474:replace_alu$7296.C[25]
.sym 44859 $auto$alumacc.cc:474:replace_alu$7296.C[27]
.sym 44860 $false
.sym 44861 soc.cpu.reg_pc[27]
.sym 44862 $false
.sym 44863 $auto$alumacc.cc:474:replace_alu$7296.C[26]
.sym 44865 $auto$alumacc.cc:474:replace_alu$7296.C[28]
.sym 44866 $false
.sym 44867 soc.cpu.reg_pc[28]
.sym 44868 $false
.sym 44869 $auto$alumacc.cc:474:replace_alu$7296.C[27]
.sym 44871 $auto$alumacc.cc:474:replace_alu$7296.C[29]
.sym 44872 $false
.sym 44873 soc.cpu.reg_pc[29]
.sym 44874 $false
.sym 44875 $auto$alumacc.cc:474:replace_alu$7296.C[28]
.sym 44877 $auto$alumacc.cc:474:replace_alu$7296.C[30]
.sym 44878 $false
.sym 44879 soc.cpu.reg_pc[30]
.sym 44880 $false
.sym 44881 $auto$alumacc.cc:474:replace_alu$7296.C[29]
.sym 44884 $false
.sym 44885 soc.cpu.reg_pc[31]
.sym 44886 $false
.sym 44887 $auto$alumacc.cc:474:replace_alu$7296.C[30]
.sym 44890 soc.cpu.is_lui_auipc_jal
.sym 44891 soc.cpu.cpuregs_rs1[7]
.sym 44892 soc.cpu.reg_pc[7]
.sym 44893 soc.cpu.instr_lui
.sym 44897 $abc$64360$new_n5033_
.sym 44898 $abc$64360$new_n5043_
.sym 44899 $abc$64360$new_n5008_
.sym 44900 $abc$64360$new_n5018_
.sym 44901 $abc$64360$new_n5023_
.sym 44902 $abc$64360$new_n5017_
.sym 44903 soc.cpu.reg_pc[21]
.sym 44904 soc.cpu.reg_pc[26]
.sym 44971 $false
.sym 44972 $abc$64360$new_n5043_
.sym 44973 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[8]_new_inv_
.sym 44974 soc.cpu.cpu_state[2]
.sym 44977 soc.cpu.is_lui_auipc_jal
.sym 44978 soc.cpu.cpuregs_rs1[13]
.sym 44979 soc.cpu.reg_pc[13]
.sym 44980 soc.cpu.instr_lui
.sym 44983 soc.cpu.is_lui_auipc_jal
.sym 44984 soc.cpu.cpuregs_rs1[9]
.sym 44985 soc.cpu.reg_pc[9]
.sym 44986 soc.cpu.instr_lui
.sym 44989 soc.cpu.is_lui_auipc_jal
.sym 44990 soc.cpu.cpuregs_rs1[3]
.sym 44991 soc.cpu.reg_pc[3]
.sym 44992 soc.cpu.instr_lui
.sym 44995 $false
.sym 44996 $abc$64360$new_n5023_
.sym 44997 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[12]_new_inv_
.sym 44998 soc.cpu.cpu_state[2]
.sym 45001 soc.cpu.is_lui_auipc_jal
.sym 45002 soc.cpu.cpuregs_rs1[8]
.sym 45003 soc.cpu.reg_pc[8]
.sym 45004 soc.cpu.instr_lui
.sym 45013 soc.cpu.is_lui_auipc_jal
.sym 45014 soc.cpu.cpuregs_rs1[12]
.sym 45015 soc.cpu.reg_pc[12]
.sym 45016 soc.cpu.instr_lui
.sym 45020 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[17]_new_inv_
.sym 45021 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[22]_new_inv_
.sym 45022 $abc$64360$new_n4968_
.sym 45023 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[1]_new_inv_
.sym 45024 $abc$64360$new_n7349_
.sym 45025 soc.cpu.reg_op2[18]
.sym 45026 soc.cpu.reg_op2[7]
.sym 45027 soc.cpu.reg_op2[21]
.sym 45094 soc.cpu.is_lui_auipc_jal
.sym 45095 soc.cpu.cpuregs_rs1[18]
.sym 45096 soc.cpu.reg_pc[18]
.sym 45097 soc.cpu.instr_lui
.sym 45100 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[15]
.sym 45101 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45102 soc.cpu.irq_state[0]
.sym 45103 soc.cpu.reg_next_pc[15]
.sym 45106 $false
.sym 45107 $false
.sym 45108 $abc$64360$new_n7370_
.sym 45109 $abc$64360$new_n7368_
.sym 45112 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[24]
.sym 45113 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45114 soc.cpu.irq_state[0]
.sym 45115 soc.cpu.reg_next_pc[24]
.sym 45118 $false
.sym 45119 $abc$64360$new_n4993_
.sym 45120 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[18]_new_inv_
.sym 45121 soc.cpu.cpu_state[2]
.sym 45124 soc.cpu.is_lui_auipc_jal
.sym 45125 soc.cpu.cpuregs_rs1[19]
.sym 45126 soc.cpu.reg_pc[19]
.sym 45127 soc.cpu.instr_lui
.sym 45130 $false
.sym 45131 $abc$64360$new_n7419_
.sym 45132 soc.cpu.decoded_imm[8]
.sym 45133 $abc$64360$new_n7398_
.sym 45136 $false
.sym 45137 $abc$64360$new_n7443_
.sym 45138 soc.cpu.decoded_imm[20]
.sym 45139 $abc$64360$new_n7398_
.sym 45140 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 45141 clk_16mhz$2$2
.sym 45142 $false
.sym 45143 soc.cpu.cpuregs.wdata[18]
.sym 45144 $abc$64360$new_n4967_
.sym 45145 $abc$64360$new_n5058_
.sym 45146 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[23]_new_inv_
.sym 45147 $abc$64360$new_n4983_
.sym 45148 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[20]_new_inv_
.sym 45149 $abc$64360$new_n4982_
.sym 45150 soc.cpu.reg_op1[25]
.sym 45217 soc.cpu.is_lui_auipc_jal
.sym 45218 soc.cpu.cpuregs_rs1[29]
.sym 45219 soc.cpu.reg_pc[29]
.sym 45220 soc.cpu.instr_lui
.sym 45223 soc.cpu.is_lui_auipc_jal
.sym 45224 soc.cpu.cpuregs_rs1[25]
.sym 45225 soc.cpu.reg_pc[25]
.sym 45226 soc.cpu.instr_lui
.sym 45229 soc.cpu.is_lui_auipc_jal
.sym 45230 soc.cpu.cpuregs_rs1[24]
.sym 45231 soc.cpu.reg_pc[24]
.sym 45232 soc.cpu.instr_lui
.sym 45235 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[27]
.sym 45236 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45237 soc.cpu.irq_state[0]
.sym 45238 soc.cpu.reg_next_pc[27]
.sym 45241 soc.cpu.is_lui_auipc_jal
.sym 45242 soc.cpu.cpuregs_rs1[30]
.sym 45243 soc.cpu.reg_pc[30]
.sym 45244 soc.cpu.instr_lui
.sym 45247 soc.cpu.is_lui_auipc_jal
.sym 45248 soc.cpu.cpuregs_rs1[31]
.sym 45249 soc.cpu.reg_pc[31]
.sym 45250 soc.cpu.instr_lui
.sym 45253 $false
.sym 45254 $abc$64360$new_n7451_
.sym 45255 soc.cpu.decoded_imm[24]
.sym 45256 $abc$64360$new_n7398_
.sym 45259 $false
.sym 45260 $abc$64360$new_n7457_
.sym 45261 soc.cpu.decoded_imm[27]
.sym 45262 $abc$64360$new_n7398_
.sym 45263 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 45264 clk_16mhz$2$2
.sym 45265 $false
.sym 45266 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[5]_new_inv_
.sym 45267 $abc$64360$new_n7328_
.sym 45268 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[2]_new_inv_
.sym 45269 $abc$64360$new_n7344_
.sym 45270 $abc$64360$new_n5057_
.sym 45271 $abc$64360$new_n5072_
.sym 45272 $abc$64360$new_n7304_
.sym 45273 soc.cpu.reg_op2[28]
.sym 45340 soc.cpu.is_lui_auipc_jal
.sym 45341 soc.cpu.cpuregs_rs1[28]
.sym 45342 soc.cpu.reg_pc[28]
.sym 45343 soc.cpu.instr_lui
.sym 45346 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26922_new_inv_
.sym 45347 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_
.sym 45348 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45349 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[30]
.sym 45352 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27016_new_inv_
.sym 45353 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[19]_new_
.sym 45354 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45355 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[19]
.sym 45358 $false
.sym 45359 $false
.sym 45360 $abc$64360$new_n7379_
.sym 45361 $abc$64360$new_n7378_
.sym 45364 soc.cpu.is_lui_auipc_jal
.sym 45365 soc.cpu.cpuregs_rs1[21]
.sym 45366 soc.cpu.reg_pc[21]
.sym 45367 soc.cpu.instr_lui
.sym 45370 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27012_new_inv_
.sym 45371 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_
.sym 45372 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45373 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[20]
.sym 45376 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26973_new_inv_
.sym 45377 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_
.sym 45378 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45379 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[26]
.sym 45382 $false
.sym 45383 $abc$64360$new_n5022_
.sym 45384 soc.cpu.reg_op1[12]
.sym 45385 $abc$64360$new_n4930_
.sym 45386 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 45387 clk_16mhz$2$2
.sym 45388 $false
.sym 45389 $abc$64360$new_n7350_
.sym 45390 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[27]_new_inv_
.sym 45391 $abc$64360$new_n4947_
.sym 45392 soc.cpu.reg_op1[5]
.sym 45393 soc.cpu.reg_op1[23]
.sym 45394 soc.cpu.reg_op1[20]
.sym 45395 soc.cpu.reg_op1[27]
.sym 45396 soc.cpu.reg_op1[2]
.sym 45463 soc.cpu.irq_state[1]
.sym 45464 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[21]_new_
.sym 45465 soc.cpu.reg_next_pc[21]
.sym 45466 soc.cpu.irq_state[0]
.sym 45469 soc.cpu.is_lui_auipc_jal
.sym 45470 soc.cpu.cpuregs_rs1[6]
.sym 45471 soc.cpu.reg_pc[6]
.sym 45472 soc.cpu.instr_lui
.sym 45475 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[8]
.sym 45476 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45477 soc.cpu.irq_state[0]
.sym 45478 soc.cpu.reg_next_pc[8]
.sym 45481 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26947_new_inv_
.sym 45482 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_
.sym 45483 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45484 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[28]
.sym 45487 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26981_new_inv_
.sym 45488 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[25]_new_
.sym 45489 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45490 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[25]
.sym 45493 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27000_new_inv_
.sym 45494 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_
.sym 45495 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45496 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[23]
.sym 45499 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27008_new_inv_
.sym 45500 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_
.sym 45501 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45502 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[21]
.sym 45505 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27004_new_inv_
.sym 45506 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_
.sym 45507 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45508 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[22]
.sym 45513 soc.cpu.cpuregs.wdata[14]
.sym 45514 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26936_new_inv_
.sym 45515 soc.cpu.mem_la_wdata[14]
.sym 45517 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27036_new_inv_
.sym 45518 soc.cpu.cpuregs.wdata[29]
.sym 45519 soc.cpu.mem_wdata[30]
.sym 45586 soc.cpu.irq_state[1]
.sym 45587 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[30]_new_
.sym 45588 soc.cpu.reg_next_pc[30]
.sym 45589 soc.cpu.irq_state[0]
.sym 45592 soc.cpu.irq_state[1]
.sym 45593 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[20]_new_
.sym 45594 soc.cpu.reg_next_pc[20]
.sym 45595 soc.cpu.irq_state[0]
.sym 45598 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27088_new_inv_
.sym 45599 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_
.sym 45600 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45601 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[2]
.sym 45604 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26914_new_inv_
.sym 45605 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_
.sym 45606 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45607 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[31]
.sym 45610 soc.cpu.irq_state[1]
.sym 45611 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[19]_new_
.sym 45612 soc.cpu.reg_next_pc[19]
.sym 45613 soc.cpu.irq_state[0]
.sym 45616 soc.cpu.irq_state[1]
.sym 45617 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[23]_new_
.sym 45618 soc.cpu.reg_next_pc[23]
.sym 45619 soc.cpu.irq_state[0]
.sym 45622 soc.cpu.irq_state[1]
.sym 45623 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[31]_new_
.sym 45624 soc.cpu.reg_next_pc[31]
.sym 45625 soc.cpu.irq_state[0]
.sym 45628 $false
.sym 45629 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_
.sym 45630 soc.cpu.irq_state[0]
.sym 45631 soc.cpu.reg_next_pc[22]
.sym 45635 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27028_new_inv_
.sym 45636 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26947_new_inv_
.sym 45637 soc.cpu.cpuregs.wdata[11]
.sym 45638 soc.cpu.cpuregs.wdata[12]
.sym 45639 soc.cpu.cpuregs.wdata[6]
.sym 45640 soc.cpu.cpuregs.wdata[5]
.sym 45641 soc.cpu.cpuregs.wdata[4]
.sym 45642 $abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15]
.sym 45709 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27052_new_inv_
.sym 45710 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_
.sym 45711 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45712 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[10]
.sym 45715 soc.cpu.irq_state[1]
.sym 45716 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[25]_new_
.sym 45717 soc.cpu.reg_next_pc[25]
.sym 45718 soc.cpu.irq_state[0]
.sym 45721 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[8]_new_
.sym 45722 soc.cpu.irq_pending[8]
.sym 45723 soc.cpu.irq_state[1]
.sym 45724 soc.cpu.irq_mask[8]
.sym 45727 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_
.sym 45728 soc.cpu.irq_pending[24]
.sym 45729 soc.cpu.irq_state[1]
.sym 45730 soc.cpu.irq_mask[24]
.sym 45733 soc.cpu.irq_state[1]
.sym 45734 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[26]_new_
.sym 45735 soc.cpu.reg_next_pc[26]
.sym 45736 soc.cpu.irq_state[0]
.sym 45739 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27024_new_inv_
.sym 45740 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_
.sym 45741 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45742 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[17]
.sym 45745 $false
.sym 45746 $false
.sym 45747 $abc$64360$new_n7317_
.sym 45748 $abc$64360$new_n7316_
.sym 45751 $false
.sym 45752 $false
.sym 45753 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13965_Y_new_inv_
.sym 45754 $abc$64360$new_n7406_
.sym 45755 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 45756 clk_16mhz$2$2
.sym 45757 $false
.sym 45758 $abc$64360$new_n7661_
.sym 45760 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27088_new_inv_
.sym 45761 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27068_new_inv_
.sym 45762 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27044_new_inv_
.sym 45763 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27072_new_inv_
.sym 45764 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27076_new_inv_
.sym 45765 soc.cpu.mem_wdata[14]
.sym 45832 soc.cpu.irq_state[1]
.sym 45833 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[9]_new_
.sym 45834 soc.cpu.reg_next_pc[9]
.sym 45835 soc.cpu.irq_state[0]
.sym 45838 $false
.sym 45839 $false
.sym 45840 $abc$64360$new_n7341_
.sym 45841 $abc$64360$new_n7339_
.sym 45844 soc.cpu.irq_state[1]
.sym 45845 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[17]_new_
.sym 45846 soc.cpu.reg_next_pc[17]
.sym 45847 soc.cpu.irq_state[0]
.sym 45850 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[15]_new_
.sym 45851 soc.cpu.irq_pending[15]
.sym 45852 soc.cpu.irq_state[1]
.sym 45853 soc.cpu.irq_mask[15]
.sym 45856 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[21]_new_
.sym 45857 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[31]_new_
.sym 45858 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[19]_new_
.sym 45859 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[6]_new_
.sym 45862 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27056_new_inv_
.sym 45863 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_
.sym 45864 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45865 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[9]
.sym 45868 $false
.sym 45869 $false
.sym 45870 soc.cpu.irq_mask[8]
.sym 45871 soc.cpu.irq_pending[8]
.sym 45874 $false
.sym 45875 $false
.sym 45876 soc.cpu.irq_mask[15]
.sym 45877 soc.cpu.irq_pending[15]
.sym 45878 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 45879 clk_16mhz$2$2
.sym 45880 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 45881 $abc$64360$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2470_Y_new_inv_
.sym 45882 $abc$64360$new_n4445_
.sym 45883 $abc$64360$new_n7583_
.sym 45884 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27064_new_inv_
.sym 45885 soc.cpu.cpuregs.wdata[7]
.sym 45886 $abc$64360$new_n4463_
.sym 45887 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[13]_new_
.sym 45888 soc.cpu.irq_pending[13]
.sym 45955 soc.cpu.irq_pending[25]
.sym 45956 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45957 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[25]
.sym 45958 soc.cpu.cpu_state[3]
.sym 45961 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27080_new_inv_
.sym 45962 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[3]_new_
.sym 45963 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 45964 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[3]
.sym 45967 soc.cpu.irq_state[1]
.sym 45968 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[3]_new_
.sym 45969 soc.cpu.reg_next_pc[3]
.sym 45970 soc.cpu.irq_state[0]
.sym 45973 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[26]_new_
.sym 45974 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[10]_new_
.sym 45975 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[17]_new_
.sym 45976 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[23]_new_
.sym 45979 $abc$64360$new_n4458_
.sym 45980 $abc$64360$new_n4455_
.sym 45981 $abc$64360$new_n4450_
.sym 45982 $abc$64360$new_n4445_
.sym 45985 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[20]_new_
.sym 45986 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[25]_new_
.sym 45987 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[30]_new_
.sym 45988 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[9]_new_
.sym 45991 soc.cpu.irq_state[1]
.sym 45992 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[10]_new_
.sym 45993 soc.cpu.reg_next_pc[10]
.sym 45994 soc.cpu.irq_state[0]
.sym 45997 $false
.sym 45998 $false
.sym 45999 soc.cpu.irq_pending[18]
.sym 46000 soc.cpu.irq_mask[18]
.sym 46004 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[4]_new_
.sym 46005 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[3]_new_inv_
.sym 46006 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[2]_new_inv_
.sym 46007 $abc$64360$new_n4437_
.sym 46008 $abc$64360$new_n4438_
.sym 46009 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[0]_new_inv_
.sym 46010 soc.cpu.irq_pending[11]
.sym 46011 soc.cpu.irq_pending[4]
.sym 46078 soc.cpu.irq_pending[27]
.sym 46079 soc.cpu.irq_pending[26]
.sym 46080 soc.cpu.irq_pending[25]
.sym 46081 soc.cpu.irq_pending[24]
.sym 46084 soc.cpu.irq_pending[8]
.sym 46085 soc.cpu.irq_mask[8]
.sym 46086 soc.cpu.irq_pending[15]
.sym 46087 soc.cpu.irq_mask[15]
.sym 46090 $false
.sym 46091 $false
.sym 46092 soc.cpu.irq_pending[26]
.sym 46093 soc.cpu.irq_mask[26]
.sym 46096 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[27]_new_
.sym 46097 soc.cpu.irq_pending[27]
.sym 46098 soc.cpu.irq_state[1]
.sym 46099 soc.cpu.irq_mask[27]
.sym 46102 soc.cpu.irq_pending[24]
.sym 46103 soc.cpu.irq_mask[24]
.sym 46104 soc.cpu.irq_pending[27]
.sym 46105 soc.cpu.irq_mask[27]
.sym 46108 $abc$64360$new_n4457_
.sym 46109 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[3]_new_
.sym 46110 soc.cpu.irq_pending[0]
.sym 46111 soc.cpu.irq_mask[0]
.sym 46114 $false
.sym 46115 $false
.sym 46116 soc.cpu.irq_mask[26]
.sym 46117 soc.cpu.irq_pending[26]
.sym 46120 $false
.sym 46121 $false
.sym 46122 soc.cpu.irq_mask[18]
.sym 46123 soc.cpu.irq_pending[18]
.sym 46124 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 46125 clk_16mhz$2$2
.sym 46126 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 46127 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[5]_new_
.sym 46128 $abc$64360$new_n7544_
.sym 46129 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[1]_new_inv_
.sym 46130 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[12]_new_
.sym 46131 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[6]_new_
.sym 46132 $abc$64360$techmap\soc.cpu.$procmux$3231_Y_new_
.sym 46133 soc.cpu.irq_pending[5]
.sym 46134 soc.cpu.irq_pending[12]
.sym 46201 soc.cpu.irq_pending[5]
.sym 46202 soc.cpu.irq_mask[5]
.sym 46203 soc.cpu.irq_pending[22]
.sym 46204 soc.cpu.irq_mask[22]
.sym 46207 soc.cpu.irq_pending[19]
.sym 46208 soc.cpu.irq_pending[18]
.sym 46209 soc.cpu.irq_pending[17]
.sym 46210 soc.cpu.irq_pending[16]
.sym 46213 $false
.sym 46214 soc.cpu.irq_pending[22]
.sym 46215 soc.cpu.irq_state[1]
.sym 46216 soc.cpu.irq_mask[22]
.sym 46219 soc.cpu.irq_pending[23]
.sym 46220 soc.cpu.irq_pending[22]
.sym 46221 soc.cpu.irq_pending[21]
.sym 46222 soc.cpu.irq_pending[20]
.sym 46225 $false
.sym 46226 $abc$64360$new_n7565_
.sym 46227 soc.cpu.cpuregs_rs1[7]
.sym 46228 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 46231 $false
.sym 46232 $false
.sym 46233 soc.cpu.irq_pending[19]
.sym 46234 soc.cpu.irq_mask[19]
.sym 46237 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[6]_new_inv_
.sym 46238 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[7]_new_inv_
.sym 46239 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[4]_new_inv_
.sym 46240 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[5]_new_inv_
.sym 46243 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 46244 soc.cpu.pcpi_div.pcpi_wr
.sym 46245 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 46246 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 46250 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[1]_new_inv_
.sym 46251 $abc$64360$new_n7537_
.sym 46252 $abc$64360$new_n7543_
.sym 46253 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[19]_new_
.sym 46254 $abc$64360$new_n7498_
.sym 46255 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[7]_new_inv_
.sym 46256 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_
.sym 46257 soc.cpu.irq_pending[6]
.sym 46324 $false
.sym 46325 $false
.sym 46326 soc.cpu.irq_pending[10]
.sym 46327 soc.cpu.irq_mask[10]
.sym 46330 $false
.sym 46331 $false
.sym 46332 soc.cpu.irq_pending[7]
.sym 46333 soc.cpu.irq_mask[7]
.sym 46336 soc.cpu.cpu_state[2]
.sym 46337 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[19]_new_inv_
.sym 46338 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[19]
.sym 46339 soc.cpu.cpu_state[3]
.sym 46342 $false
.sym 46343 $false
.sym 46344 resetn$2
.sym 46345 $abc$64360$new_n5346_
.sym 46348 soc.cpu.cpu_state[2]
.sym 46349 $abc$64360$new_n7564_
.sym 46350 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29279[0]_new_inv_
.sym 46351 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[7]_new_
.sym 46354 $false
.sym 46355 $false
.sym 46356 soc.cpu.irq_pending[30]
.sym 46357 soc.cpu.irq_mask[30]
.sym 46360 $abc$64360$new_n7696_
.sym 46361 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[19]_new_
.sym 46362 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 46363 soc.cpu.irq_pending[19]
.sym 46366 $false
.sym 46367 $abc$64360$techmap\soc.cpu.$1\next_irq_pending[0:0]_new_inv_
.sym 46368 $abc$64360$new_n5346_
.sym 46369 soc.cpu.irq_mask[0]
.sym 46370 $true
.sym 46371 clk_16mhz$2$2
.sym 46372 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 46373 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[29]_new_
.sym 46374 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[14]_new_
.sym 46375 $abc$64360$new_n7599_
.sym 46376 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[28]_new_
.sym 46377 $abc$64360$new_n7775_
.sym 46378 soc.cpu.irq_pending[14]
.sym 46379 soc.cpu.irq_pending[29]
.sym 46380 soc.cpu.irq_pending[28]
.sym 46447 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 46448 soc.cpu.pcpi_div.pcpi_wr
.sym 46449 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 46450 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 46453 $false
.sym 46454 soc.cpu.cpu_state[2]
.sym 46455 $abc$64360$new_n7601_
.sym 46456 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14888_Y_new_inv_
.sym 46459 soc.cpu.irq_pending[27]
.sym 46460 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 46461 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[27]
.sym 46462 soc.cpu.cpu_state[3]
.sym 46465 $false
.sym 46466 $false
.sym 46467 soc.cpu.irq_pending[23]
.sym 46468 soc.cpu.irq_mask[23]
.sym 46471 $false
.sym 46472 $false
.sym 46473 soc.cpu.irq_mask[27]
.sym 46474 soc.cpu.irq_pending[27]
.sym 46477 $false
.sym 46478 $false
.sym 46479 soc.cpu.irq_mask[23]
.sym 46480 soc.cpu.irq_pending[23]
.sym 46483 $false
.sym 46484 $false
.sym 46485 soc.cpu.irq_mask[19]
.sym 46486 soc.cpu.irq_pending[19]
.sym 46489 $false
.sym 46490 $false
.sym 46491 soc.cpu.irq_mask[10]
.sym 46492 soc.cpu.irq_pending[10]
.sym 46493 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 46494 clk_16mhz$2$2
.sym 46495 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 46496 $abc$64360$new_n7576_
.sym 46497 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 46498 $abc$64360$new_n7485_
.sym 46501 $abc$64360$new_n7582_
.sym 46502 $abc$64360$new_n7486_
.sym 46570 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 46571 soc.cpu.pcpi_div.pcpi_wr
.sym 46572 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 46573 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 46588 soc.cpu.cpuregs_rs1[26]
.sym 46589 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 46590 soc.cpu.irq_mask[26]
.sym 46591 soc.cpu.instr_maskirq
.sym 46606 $false
.sym 46607 soc.cpu.cpu_state[2]
.sym 46608 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14908_Y_new_inv_
.sym 46609 $abc$64360$new_n7812_
.sym 46612 soc.cpu.mem_la_wdata[11]
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 46617 clk_16mhz$2$2
.sym 46618 $false
.sym 46620 $abc$64360$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 46693 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 46694 soc.cpu.pcpi_div.pcpi_wr
.sym 46695 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 46696 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 46723 $false
.sym 46724 soc.cpu.cpu_state[2]
.sym 46725 $abc$64360$new_n7767_
.sym 46726 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[26]_new_
.sym 46735 $abc$64360$new_n7769_
.sym 46736 $abc$64360$new_n7768_
.sym 46737 soc.cpu.instr_timer
.sym 46738 soc.cpu.timer[26]
.sym 46746 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505
.sym 46748 soc.simpleuart.cfg_divider[8]
.sym 46816 $abc$64360$new_n4530_
.sym 46817 $abc$64360$new_n4698_
.sym 46818 soc.ram_ready
.sym 46819 soc.memory.rdata[24]
.sym 46822 $false
.sym 46823 $false
.sym 46824 soc.simpleuart.cfg_divider[24]
.sym 46825 $abc$64360$new_n4260_
.sym 46840 soc.cpu.mem_wdata[29]
.sym 46841 $false
.sym 46842 $false
.sym 46843 $false
.sym 46846 soc.cpu.mem_wdata[25]
.sym 46847 $false
.sym 46848 $false
.sym 46849 $false
.sym 46852 soc.cpu.mem_wdata[28]
.sym 46853 $false
.sym 46854 $false
.sym 46855 $false
.sym 46862 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058
.sym 46863 clk_16mhz$2$2
.sym 46864 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 46865 $abc$64360$procmux$6605_Y[12]_new_
.sym 46866 $abc$64360$procmux$6605_Y[11]_new_
.sym 46867 leds[8]
.sym 46868 leds[9]
.sym 46869 leds[15]
.sym 46870 leds[11]
.sym 46871 leds[12]
.sym 46872 leds[10]
.sym 46939 $false
.sym 46940 $abc$64360$new_n7881_
.sym 46941 leds[15]
.sym 46942 gpio[15]
.sym 46945 $false
.sym 46946 $abc$64360$new_n7881_
.sym 46947 leds[25]
.sym 46948 gpio[25]
.sym 46951 $false
.sym 46952 $abc$64360$new_n7881_
.sym 46953 leds[28]
.sym 46954 gpio[28]
.sym 46957 $false
.sym 46958 $abc$64360$new_n7881_
.sym 46959 leds[29]
.sym 46960 gpio[29]
.sym 46963 soc.cpu.mem_wdata[25]
.sym 46964 $false
.sym 46965 $false
.sym 46966 $false
.sym 46969 soc.cpu.mem_wdata[29]
.sym 46970 $false
.sym 46971 $false
.sym 46972 $false
.sym 46975 soc.cpu.mem_wdata[28]
.sym 46976 $false
.sym 46977 $false
.sym 46978 $false
.sym 46985 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056
.sym 46986 clk_16mhz$2$2
.sym 46987 $false
.sym 46988 $abc$64360$new_n4530_
.sym 46989 $abc$64360$procmux$6605_Y[17]_new_
.sym 46991 gpio[22]
.sym 46992 gpio[18]
.sym 46994 gpio[17]
.sym 47062 $false
.sym 47063 resetn$2
.sym 47064 soc.cpu.mem_wstrb[3]
.sym 47065 $abc$64360$new_n5572_
.sym 47068 $false
.sym 47069 resetn$2
.sym 47070 soc.cpu.mem_wstrb[1]
.sym 47071 $abc$64360$new_n5572_
.sym 47074 $false
.sym 47075 $abc$64360$new_n7881_
.sym 47076 leds[23]
.sym 47077 gpio[23]
.sym 47080 $false
.sym 47081 soc.cpu.mem_wstrb[3]
.sym 47082 resetn$2
.sym 47083 $abc$64360$new_n5569_
.sym 47086 soc.cpu.instr_rdcycle
.sym 47087 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 47088 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16208_Y_new_inv_
.sym 47089 soc.cpu.count_cycle[7]
.sym 47104 soc.cpu.mem_wdata[23]
.sym 47105 $false
.sym 47106 $false
.sym 47107 $false
.sym 47108 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858
.sym 47109 clk_16mhz$2$2
.sym 47110 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 47112 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467
.sym 47113 $abc$64360$new_n4699_
.sym 47117 soc.memory.wen[2]
.sym 47118 leds[0]
.sym 47185 $false
.sym 47186 resetn$2
.sym 47187 soc.cpu.mem_wstrb[2]
.sym 47188 $abc$64360$new_n5572_
.sym 47191 $abc$64360$new_n4530_
.sym 47192 $abc$64360$new_n4646_
.sym 47193 soc.ram_ready
.sym 47194 soc.memory.rdata[29]
.sym 47203 $false
.sym 47204 $false
.sym 47205 soc.simpleuart.cfg_divider[29]
.sym 47206 $abc$64360$new_n4260_
.sym 47209 soc.cpu.mem_wdata[30]
.sym 47210 $false
.sym 47211 $false
.sym 47212 $false
.sym 47215 soc.cpu.mem_wdata[28]
.sym 47216 $false
.sym 47217 $false
.sym 47218 $false
.sym 47221 soc.cpu.mem_wdata[29]
.sym 47222 $false
.sym 47223 $false
.sym 47224 $false
.sym 47227 soc.cpu.mem_wdata[24]
.sym 47228 $false
.sym 47229 $false
.sym 47230 $false
.sym 47231 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649
.sym 47232 clk_16mhz$2$2
.sym 47233 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 47234 $abc$64360$procmux$6605_Y[0]_new_
.sym 47235 $abc$64360$procmux$6605_Y[14]_new_
.sym 47236 $abc$64360$new_n4610_
.sym 47237 soc.cpu.mem_rdata[27]
.sym 47238 soc.cpu.mem_addr[9]
.sym 47239 soc.cpu.mem_addr[29]
.sym 47241 soc.cpu.mem_addr[16]
.sym 47308 $false
.sym 47309 resetn$2
.sym 47310 soc.cpu.mem_wstrb[0]
.sym 47311 $abc$64360$new_n4260_
.sym 47326 $false
.sym 47327 resetn$2
.sym 47328 soc.cpu.mem_wstrb[0]
.sym 47329 $abc$64360$new_n5572_
.sym 47332 soc.cpu.mem_wdata[0]
.sym 47333 $false
.sym 47334 $false
.sym 47335 $false
.sym 47338 soc.cpu.mem_wdata[6]
.sym 47339 $false
.sym 47340 $false
.sym 47341 $false
.sym 47350 soc.cpu.mem_wdata[5]
.sym 47351 $false
.sym 47352 $false
.sym 47353 $false
.sym 47354 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458
.sym 47355 clk_16mhz$2$2
.sym 47356 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 47357 $abc$64360$new_n4548_
.sym 47358 $abc$64360$new_n4549_
.sym 47359 soc.cpu.mem_rdata[22]
.sym 47360 $abc$64360$new_n4595_
.sym 47361 $abc$64360$procmux$6605_Y[22]_new_
.sym 47362 $abc$64360$new_n4551_
.sym 47363 $abc$64360$new_n4685_
.sym 47364 gpio[14]
.sym 47431 soc.simpleuart.cfg_divider[18]
.sym 47432 $abc$64360$new_n4260_
.sym 47433 $abc$64360$new_n4332_
.sym 47434 soc.simpleuart.recv_buf_valid
.sym 47437 soc.simpleuart.cfg_divider[22]
.sym 47438 $abc$64360$new_n4260_
.sym 47439 $abc$64360$new_n4332_
.sym 47440 soc.simpleuart.recv_buf_valid
.sym 47443 soc.cpu.instr_rdcycle
.sym 47444 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 47445 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16227_Y_new_inv_
.sym 47446 soc.cpu.count_cycle[26]
.sym 47449 $false
.sym 47450 $abc$64360$new_n7881_
.sym 47451 leds[6]
.sym 47452 gpio[6]
.sym 47455 $false
.sym 47456 $abc$64360$new_n7881_
.sym 47457 leds[5]
.sym 47458 gpio[5]
.sym 47461 $false
.sym 47462 $abc$64360$new_n5566_
.sym 47463 $abc$64360$auto$ice40_ffinit.cc:141:execute$62950
.sym 47464 $abc$64360$procmux$6605_Y[5]_new_
.sym 47467 $false
.sym 47468 $abc$64360$new_n5566_
.sym 47469 $abc$64360$auto$ice40_ffinit.cc:141:execute$63018
.sym 47470 $abc$64360$procmux$6605_Y[24]_new_
.sym 47473 $false
.sym 47474 $abc$64360$new_n5566_
.sym 47475 $abc$64360$auto$ice40_ffinit.cc:141:execute$62954
.sym 47476 $abc$64360$procmux$6605_Y[6]_new_
.sym 47477 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 47478 clk_16mhz$2$2
.sym 47479 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 47480 $abc$64360$new_n4607_
.sym 47481 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_
.sym 47482 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[3]_new_
.sym 47483 $abc$64360$new_n4252_
.sym 47484 soc.cpu.mem_rdata[19]
.sym 47485 $abc$64360$new_n4265_
.sym 47486 soc.spimemio.config_dummy[3]
.sym 47487 soc.spimemio.config_dummy[2]
.sym 47554 $false
.sym 47555 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$8635[0]_new_inv_
.sym 47556 $abc$64360$logic_and$hardware.v:111$9_Y_new_
.sym 47557 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[0]_new_
.sym 47560 soc.simpleuart.cfg_divider[17]
.sym 47561 $abc$64360$new_n4260_
.sym 47562 $abc$64360$new_n4332_
.sym 47563 soc.simpleuart.recv_buf_valid
.sym 47566 soc.cpu.mem_addr[26]
.sym 47567 soc.cpu.mem_addr[25]
.sym 47568 soc.cpu.mem_addr[27]
.sym 47569 soc.cpu.mem_addr[24]
.sym 47572 $false
.sym 47573 $false
.sym 47574 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.sym 47575 $abc$64360$new_n5573_
.sym 47578 soc.simpleuart.cfg_divider[20]
.sym 47579 $abc$64360$new_n4260_
.sym 47580 $abc$64360$new_n4332_
.sym 47581 soc.simpleuart.recv_buf_valid
.sym 47584 soc.simpleuart.cfg_divider[19]
.sym 47585 $abc$64360$new_n4260_
.sym 47586 $abc$64360$new_n4332_
.sym 47587 soc.simpleuart.recv_buf_valid
.sym 47590 soc.cpu.mem_addr[31]
.sym 47591 soc.cpu.mem_addr[30]
.sym 47592 soc.cpu.mem_addr[29]
.sym 47593 soc.cpu.mem_addr[28]
.sym 47596 soc.simpleuart.cfg_divider[16]
.sym 47597 $abc$64360$new_n4260_
.sym 47598 $abc$64360$new_n4332_
.sym 47599 soc.simpleuart.recv_buf_valid
.sym 47603 clock.counterO[6]
.sym 47604 $abc$64360$new_n4556_
.sym 47605 clock.counterO[7]
.sym 47606 clock.counterO[2]
.sym 47607 clock.counterO[5]
.sym 47608 $abc$64360$new_n4606_
.sym 47609 iomem_rdata[7]
.sym 47610 iomem_rdata[11]
.sym 47677 $false
.sym 47678 $false
.sym 47679 $false
.sym 47680 $abc$64360$auto$ice40_ffinit.cc:141:execute$62934
.sym 47683 $false
.sym 47684 soc.cpu.mem_addr[11]
.sym 47685 soc.cpu.mem_addr[10]
.sym 47686 soc.cpu.mem_addr[9]
.sym 47689 soc.cpu.mem_addr[8]
.sym 47690 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_
.sym 47691 $abc$64360$new_n5570_
.sym 47692 $abc$64360$new_n5573_
.sym 47695 $false
.sym 47696 soc.cpu.mem_addr[8]
.sym 47697 $abc$64360$new_n5570_
.sym 47698 $abc$64360$new_n5567_
.sym 47701 $false
.sym 47702 $false
.sym 47703 $false
.sym 47704 $abc$64360$auto$ice40_ffinit.cc:141:execute$62930
.sym 47707 $abc$64360$logic_and$hardware.v:111$9_Y_new_
.sym 47708 $abc$64360$new_n4253_
.sym 47709 soc.cpu.mem_addr[25]
.sym 47710 soc.cpu.mem_addr[24]
.sym 47713 resetn$2
.sym 47714 $false
.sym 47715 clock.counterO[1]
.sym 47716 clock.counterO[0]
.sym 47719 $false
.sym 47720 $false
.sym 47721 resetn$2
.sym 47722 $abc$64360$auto$ice40_ffinit.cc:141:execute$62934
.sym 47723 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215
.sym 47724 clk_16mhz$2$2
.sym 47725 $false
.sym 47726 clock.counterO[3]
.sym 47727 clock.counterO[10]
.sym 47728 clock.counterO[15]
.sym 47729 clock.counterO[13]
.sym 47730 soc.spimemio.valid
.sym 47731 iomem_rdata[3]
.sym 47732 iomem_rdata[1]
.sym 47800 $abc$64360$new_n5569_
.sym 47801 $abc$64360$new_n5566_
.sym 47802 $abc$64360$new_n5568_
.sym 47803 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.sym 47806 $false
.sym 47807 iomem_ready
.sym 47808 soc.cpu.mem_valid
.sym 47809 $abc$64360$auto$alumacc.cc:491:replace_alu$7247[7]
.sym 47812 $false
.sym 47813 $false
.sym 47814 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_
.sym 47815 $abc$64360$new_n5568_
.sym 47818 $false
.sym 47819 resetn$2
.sym 47820 $abc$64360$procmux$6622_Y
.sym 47821 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 47824 $false
.sym 47825 soc.cpu.mem_valid
.sym 47826 $abc$64360$auto$alumacc.cc:491:replace_alu$7247[7]
.sym 47827 iomem_ready
.sym 47830 soc.cpu.mem_addr[25]
.sym 47831 soc.cpu.mem_addr[24]
.sym 47832 $abc$64360$logic_and$hardware.v:111$9_Y_new_
.sym 47833 $abc$64360$new_n4253_
.sym 47836 soc.cpu.mem_addr[9]
.sym 47837 $abc$64360$new_n5567_
.sym 47838 soc.cpu.mem_addr[11]
.sym 47839 soc.cpu.mem_addr[10]
.sym 47842 $abc$64360$procmux$6622_Y
.sym 47843 $false
.sym 47844 $false
.sym 47845 $false
.sym 47846 resetn$2
.sym 47847 clk_16mhz$2$2
.sym 47848 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 47849 clock.counterO[18]
.sym 47850 $abc$64360$new_n4572_
.sym 47851 $abc$64360$new_n8561_
.sym 47852 $abc$64360$new_n4598_
.sym 47853 $abc$64360$new_n4552_
.sym 47854 iomem_rdata[22]
.sym 47855 iomem_rdata[27]
.sym 47923 $false
.sym 47924 $abc$64360$new_n7881_
.sym 47925 leds[3]
.sym 47926 gpio[3]
.sym 47929 $false
.sym 47930 $false
.sym 47931 $false
.sym 47932 soc.cpu.mem_addr[18]
.sym 47935 $false
.sym 47936 $false
.sym 47937 $false
.sym 47938 soc.cpu.mem_addr[20]
.sym 47941 $false
.sym 47942 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28834_new_inv_
.sym 47943 soc.cpu.instr_rdcycleh
.sym 47944 soc.cpu.count_cycle[58]
.sym 47947 soc.cpu.mem_wdata[3]
.sym 47948 $false
.sym 47949 $false
.sym 47950 $false
.sym 47953 soc.cpu.mem_wdata[5]
.sym 47954 $false
.sym 47955 $false
.sym 47956 $false
.sym 47959 soc.cpu.mem_wdata[6]
.sym 47960 $false
.sym 47961 $false
.sym 47962 $false
.sym 47969 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264
.sym 47970 clk_16mhz$2$2
.sym 47971 $false
.sym 47975 clock.counterO[27]
.sym 47976 $abc$64360$procmux$6605_Y[1]_new_
.sym 47977 clock.counterO[25]
.sym 47978 clock.counterO[24]
.sym 47979 leds[1]
.sym 48076 soc.cpu.mem_wdata[3]
.sym 48077 $false
.sym 48078 $false
.sym 48079 $false
.sym 48088 soc.cpu.mem_wdata[1]
.sym 48089 $false
.sym 48090 $false
.sym 48091 $false
.sym 48092 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458
.sym 48093 clk_16mhz$2$2
.sym 48094 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 48319 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[2]
.sym 48320 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[3]
.sym 48321 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[4]
.sym 48322 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[5]
.sym 48323 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[6]
.sym 48324 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[7]
.sym 48325 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[8]
.sym 48435 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[7]
.sym 48436 $abc$64360$new_n5963_
.sym 48437 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[7]
.sym 48438 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 48446 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[9]
.sym 48447 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[10]
.sym 48448 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[11]
.sym 48449 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[12]
.sym 48450 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[13]
.sym 48451 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[14]
.sym 48452 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[15]
.sym 48453 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[16]
.sym 48568 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1]
.sym 48569 $false
.sym 48570 $false
.sym 48571 $false
.sym 48574 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7]
.sym 48575 $false
.sym 48576 $false
.sym 48577 $false
.sym 48580 $false
.sym 48581 $abc$64360$new_n6020_
.sym 48582 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14]
.sym 48583 $abc$64360$new_n5964_
.sym 48586 $false
.sym 48587 $abc$64360$new_n5988_
.sym 48588 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6]
.sym 48589 $abc$64360$new_n5964_
.sym 48592 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5]
.sym 48593 $false
.sym 48594 $false
.sym 48595 $false
.sym 48602 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 48603 clk_16mhz$2$2
.sym 48604 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 48605 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[17]
.sym 48606 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[18]
.sym 48607 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[19]
.sym 48608 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[20]
.sym 48609 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[21]
.sym 48610 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[22]
.sym 48611 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[23]
.sym 48612 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[24]
.sym 48679 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[21]
.sym 48680 $abc$64360$new_n5963_
.sym 48681 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[21]
.sym 48682 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 48691 $false
.sym 48692 $abc$64360$new_n5968_
.sym 48693 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1]
.sym 48694 $abc$64360$new_n5964_
.sym 48697 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12]
.sym 48698 $false
.sym 48699 $false
.sym 48700 $false
.sym 48703 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8]
.sym 48704 $false
.sym 48705 $false
.sym 48706 $false
.sym 48709 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14]
.sym 48710 $false
.sym 48711 $false
.sym 48712 $false
.sym 48715 $false
.sym 48716 $abc$64360$new_n5996_
.sym 48717 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8]
.sym 48718 $abc$64360$new_n5964_
.sym 48721 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11]
.sym 48722 $false
.sym 48723 $false
.sym 48724 $false
.sym 48725 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 48726 clk_16mhz$2$2
.sym 48727 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 48728 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[25]
.sym 48729 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[26]
.sym 48730 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[27]
.sym 48731 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[28]
.sym 48732 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[29]
.sym 48733 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[30]
.sym 48734 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[31]
.sym 48735 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8]
.sym 48802 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19]
.sym 48803 $false
.sym 48804 $false
.sym 48805 $false
.sym 48808 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18]
.sym 48809 $false
.sym 48810 $false
.sym 48811 $false
.sym 48814 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22]
.sym 48815 $false
.sym 48816 $false
.sym 48817 $false
.sym 48820 $false
.sym 48821 $abc$64360$new_n6044_
.sym 48822 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20]
.sym 48823 $abc$64360$new_n5964_
.sym 48826 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21]
.sym 48827 $false
.sym 48828 $false
.sym 48829 $false
.sym 48832 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16]
.sym 48833 $false
.sym 48834 $false
.sym 48835 $false
.sym 48838 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3]
.sym 48839 $false
.sym 48840 $false
.sym 48841 $false
.sym 48844 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9]
.sym 48845 $false
.sym 48846 $false
.sym 48847 $false
.sym 48848 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 48849 clk_16mhz$2$2
.sym 48850 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 48852 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[1]
.sym 48853 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[2]
.sym 48854 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[3]
.sym 48855 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[4]
.sym 48856 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[5]
.sym 48857 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[6]
.sym 48858 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[7]
.sym 48931 soc.cpu.is_lui_auipc_jal
.sym 48932 soc.cpu.cpuregs_rs1[4]
.sym 48933 soc.cpu.reg_pc[4]
.sym 48934 soc.cpu.instr_lui
.sym 48937 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24]
.sym 48938 $false
.sym 48939 $false
.sym 48940 $false
.sym 48943 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30]
.sym 48944 $false
.sym 48945 $false
.sym 48946 $false
.sym 48949 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23]
.sym 48950 $false
.sym 48951 $false
.sym 48952 $false
.sym 48955 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26]
.sym 48956 $false
.sym 48957 $false
.sym 48958 $false
.sym 48961 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2]
.sym 48962 $false
.sym 48963 $false
.sym 48964 $false
.sym 48967 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29]
.sym 48968 $false
.sym 48969 $false
.sym 48970 $false
.sym 48971 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 48972 clk_16mhz$2$2
.sym 48973 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 48974 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[8]
.sym 48975 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[9]
.sym 48976 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[10]
.sym 48977 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[11]
.sym 48978 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[12]
.sym 48979 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[13]
.sym 48980 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[14]
.sym 48981 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[15]
.sym 49048 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[10]
.sym 49049 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49050 soc.cpu.cpu_state[4]
.sym 49051 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49054 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[8]
.sym 49055 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49056 soc.cpu.cpu_state[4]
.sym 49057 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49060 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[15]
.sym 49061 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49062 soc.cpu.cpu_state[4]
.sym 49063 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49066 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[13]
.sym 49067 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49068 soc.cpu.cpu_state[4]
.sym 49069 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49072 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[12]
.sym 49073 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49074 soc.cpu.cpu_state[4]
.sym 49075 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49078 $false
.sym 49079 $abc$64360$new_n5018_
.sym 49080 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[13]_new_inv_
.sym 49081 soc.cpu.cpu_state[2]
.sym 49084 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20]
.sym 49085 $false
.sym 49086 $false
.sym 49087 $false
.sym 49090 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25]
.sym 49091 $false
.sym 49092 $false
.sym 49093 $false
.sym 49094 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 49095 clk_16mhz$2$2
.sym 49096 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 49097 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[16]
.sym 49098 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[17]
.sym 49099 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[18]
.sym 49100 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[19]
.sym 49101 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[20]
.sym 49102 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[21]
.sym 49103 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[22]
.sym 49104 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[23]
.sym 49171 soc.cpu.is_lui_auipc_jal
.sym 49172 soc.cpu.cpuregs_rs1[17]
.sym 49173 soc.cpu.reg_pc[17]
.sym 49174 soc.cpu.instr_lui
.sym 49177 soc.cpu.is_lui_auipc_jal
.sym 49178 soc.cpu.cpuregs_rs1[22]
.sym 49179 soc.cpu.reg_pc[22]
.sym 49180 soc.cpu.instr_lui
.sym 49183 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[23]
.sym 49184 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49185 soc.cpu.cpu_state[4]
.sym 49186 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49189 soc.cpu.is_lui_auipc_jal
.sym 49190 soc.cpu.cpuregs_rs1[1]
.sym 49191 soc.cpu.reg_pc[1]
.sym 49192 soc.cpu.instr_lui
.sym 49195 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[18]
.sym 49196 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49197 soc.cpu.irq_state[0]
.sym 49198 soc.cpu.reg_next_pc[18]
.sym 49201 $false
.sym 49202 $abc$64360$new_n7439_
.sym 49203 soc.cpu.decoded_imm[18]
.sym 49204 $abc$64360$new_n7398_
.sym 49207 $false
.sym 49208 $abc$64360$new_n7417_
.sym 49209 soc.cpu.decoded_imm[7]
.sym 49210 $abc$64360$new_n7398_
.sym 49213 $false
.sym 49214 $abc$64360$new_n7445_
.sym 49215 soc.cpu.decoded_imm[21]
.sym 49216 $abc$64360$new_n7398_
.sym 49217 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 49218 clk_16mhz$2$2
.sym 49219 $false
.sym 49220 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[24]
.sym 49221 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[25]
.sym 49222 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[26]
.sym 49223 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[27]
.sym 49224 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[28]
.sym 49225 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[29]
.sym 49226 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[30]
.sym 49227 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[31]
.sym 49294 $false
.sym 49295 $false
.sym 49296 $abc$64360$new_n7350_
.sym 49297 $abc$64360$new_n7349_
.sym 49300 $false
.sym 49301 $abc$64360$new_n4968_
.sym 49302 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[23]_new_inv_
.sym 49303 soc.cpu.cpu_state[2]
.sym 49306 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[5]
.sym 49307 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49308 soc.cpu.cpu_state[4]
.sym 49309 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49312 soc.cpu.is_lui_auipc_jal
.sym 49313 soc.cpu.cpuregs_rs1[23]
.sym 49314 soc.cpu.reg_pc[23]
.sym 49315 soc.cpu.instr_lui
.sym 49318 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[20]
.sym 49319 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 49320 soc.cpu.cpu_state[4]
.sym 49321 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 49324 soc.cpu.is_lui_auipc_jal
.sym 49325 soc.cpu.cpuregs_rs1[20]
.sym 49326 soc.cpu.reg_pc[20]
.sym 49327 soc.cpu.instr_lui
.sym 49330 $false
.sym 49331 $abc$64360$new_n4983_
.sym 49332 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[20]_new_inv_
.sym 49333 soc.cpu.cpu_state[2]
.sym 49336 $false
.sym 49337 $abc$64360$new_n4957_
.sym 49338 soc.cpu.reg_op1[25]
.sym 49339 $abc$64360$new_n4930_
.sym 49340 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 49341 clk_16mhz$2$2
.sym 49342 $false
.sym 49343 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_
.sym 49344 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25]
.sym 49345 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29]
.sym 49346 $abc$64360$new_n6062_
.sym 49347 $abc$64360$new_n6078_
.sym 49348 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_
.sym 49349 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17]
.sym 49350 soc.cpu.decoded_rs2[0]
.sym 49417 soc.cpu.is_lui_auipc_jal
.sym 49418 soc.cpu.cpuregs_rs1[5]
.sym 49419 soc.cpu.reg_pc[5]
.sym 49420 soc.cpu.instr_lui
.sym 49423 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[11]
.sym 49424 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49425 soc.cpu.irq_state[0]
.sym 49426 soc.cpu.reg_next_pc[11]
.sym 49429 soc.cpu.is_lui_auipc_jal
.sym 49430 soc.cpu.cpuregs_rs1[2]
.sym 49431 soc.cpu.reg_pc[2]
.sym 49432 soc.cpu.instr_lui
.sym 49435 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 49436 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[15]_new_inv_
.sym 49437 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[16]
.sym 49438 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 49441 $false
.sym 49442 $abc$64360$new_n5058_
.sym 49443 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[5]_new_inv_
.sym 49444 soc.cpu.cpu_state[2]
.sym 49447 $false
.sym 49448 $abc$64360$new_n5073_
.sym 49449 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[2]_new_inv_
.sym 49450 soc.cpu.cpu_state[2]
.sym 49453 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 49454 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[3]_new_inv_
.sym 49455 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[4]
.sym 49456 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 49459 $false
.sym 49460 $abc$64360$new_n7459_
.sym 49461 soc.cpu.decoded_imm[28]
.sym 49462 $abc$64360$new_n7398_
.sym 49463 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 49464 clk_16mhz$2$2
.sym 49465 $false
.sym 49466 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13963_Y_new_inv_
.sym 49467 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[17]_new_inv_
.sym 49468 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[26]_new_inv_
.sym 49469 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_
.sym 49470 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27]
.sym 49471 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_
.sym 49472 $abc$64360$new_n6070_
.sym 49473 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9]
.sym 49540 soc.cpu.irq_state[1]
.sym 49541 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[18]_new_
.sym 49542 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 49543 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[17]_new_inv_
.sym 49546 soc.cpu.is_lui_auipc_jal
.sym 49547 soc.cpu.cpuregs_rs1[27]
.sym 49548 soc.cpu.reg_pc[27]
.sym 49549 soc.cpu.instr_lui
.sym 49552 $false
.sym 49553 $abc$64360$new_n4948_
.sym 49554 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[27]_new_inv_
.sym 49555 soc.cpu.cpu_state[2]
.sym 49558 $false
.sym 49559 $abc$64360$new_n5057_
.sym 49560 soc.cpu.reg_op1[5]
.sym 49561 $abc$64360$new_n4930_
.sym 49564 $false
.sym 49565 $abc$64360$new_n4967_
.sym 49566 soc.cpu.reg_op1[23]
.sym 49567 $abc$64360$new_n4930_
.sym 49570 $false
.sym 49571 $abc$64360$new_n4982_
.sym 49572 soc.cpu.reg_op1[20]
.sym 49573 $abc$64360$new_n4930_
.sym 49576 $false
.sym 49577 $abc$64360$new_n4947_
.sym 49578 soc.cpu.reg_op1[27]
.sym 49579 $abc$64360$new_n4930_
.sym 49582 $false
.sym 49583 $abc$64360$new_n5072_
.sym 49584 soc.cpu.reg_op1[2]
.sym 49585 $abc$64360$new_n4930_
.sym 49586 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 49587 clk_16mhz$2$2
.sym 49588 $false
.sym 49589 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_
.sym 49590 $abc$64360$new_n6042_
.sym 49591 $abc$64360$new_n5998_
.sym 49592 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_
.sym 49593 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13962_Y_new_inv_
.sym 49594 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20]
.sym 49595 soc.cpu.next_pc[21]
.sym 49596 soc.cpu.reg_op2[1]
.sym 49669 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27036_new_inv_
.sym 49670 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_
.sym 49671 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49672 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[14]
.sym 49675 soc.cpu.irq_state[1]
.sym 49676 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[29]_new_
.sym 49677 soc.cpu.reg_next_pc[29]
.sym 49678 soc.cpu.irq_state[0]
.sym 49681 $false
.sym 49682 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 49683 soc.cpu.reg_op2[6]
.sym 49684 soc.cpu.reg_op2[14]
.sym 49693 soc.cpu.irq_state[1]
.sym 49694 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[14]_new_
.sym 49695 soc.cpu.reg_next_pc[14]
.sym 49696 soc.cpu.irq_state[0]
.sym 49699 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26936_new_inv_
.sym 49700 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_
.sym 49701 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49702 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[29]
.sym 49705 $false
.sym 49706 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 49707 soc.cpu.mem_la_wdata[14]
.sym 49708 soc.cpu.reg_op2[30]
.sym 49709 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 49710 clk_16mhz$2$2
.sym 49711 $false
.sym 49712 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$24185[1]_new_inv_
.sym 49713 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_
.sym 49714 $abc$64360$auto$simplemap.cc:256:simplemap_eqne$24183
.sym 49715 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27040_new_inv_
.sym 49717 $abc$64360$new_n4879_
.sym 49718 soc.cpu.cpuregs.wdata[13]
.sym 49719 soc.cpu.reg_op2[0]
.sym 49786 soc.cpu.irq_state[1]
.sym 49787 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[16]_new_
.sym 49788 soc.cpu.reg_next_pc[16]
.sym 49789 soc.cpu.irq_state[0]
.sym 49792 soc.cpu.irq_state[1]
.sym 49793 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[28]_new_
.sym 49794 soc.cpu.reg_next_pc[28]
.sym 49795 soc.cpu.irq_state[0]
.sym 49798 $false
.sym 49799 $false
.sym 49800 $abc$64360$new_n7328_
.sym 49801 $abc$64360$new_n7326_
.sym 49804 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27044_new_inv_
.sym 49805 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_
.sym 49806 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49807 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[12]
.sym 49810 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27068_new_inv_
.sym 49811 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_
.sym 49812 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49813 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[6]
.sym 49816 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27072_new_inv_
.sym 49817 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[5]_new_
.sym 49818 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49819 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[5]
.sym 49822 $false
.sym 49823 $false
.sym 49824 $abc$64360$new_n7304_
.sym 49825 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27076_new_inv_
.sym 49828 soc.cpu.cpuregs.wen
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $true
.sym 49833 clk_16mhz$2$2
.sym 49834 $abc$64360$auto$simplemap.cc:256:simplemap_eqne$24183
.sym 49835 $abc$64360$new_n7666_
.sym 49836 $abc$64360$new_n7693_
.sym 49837 $abc$64360$new_n7753_
.sym 49838 soc.cpu.next_pc[9]
.sym 49839 $abc$64360$new_n5994_
.sym 49840 soc.cpu.next_pc[18]
.sym 49841 $abc$64360$new_n7823_
.sym 49842 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_
.sym 49909 soc.cpu.irq_pending[15]
.sym 49910 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 49911 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[15]
.sym 49912 soc.cpu.cpu_state[3]
.sym 49921 soc.cpu.irq_state[1]
.sym 49922 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[2]_new_
.sym 49923 soc.cpu.reg_next_pc[2]
.sym 49924 soc.cpu.irq_state[0]
.sym 49927 soc.cpu.irq_state[1]
.sym 49928 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[6]_new_
.sym 49929 soc.cpu.reg_next_pc[6]
.sym 49930 soc.cpu.irq_state[0]
.sym 49933 soc.cpu.irq_state[1]
.sym 49934 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[12]_new_
.sym 49935 soc.cpu.reg_next_pc[12]
.sym 49936 soc.cpu.irq_state[0]
.sym 49939 $false
.sym 49940 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[5]_new_
.sym 49941 soc.cpu.irq_state[0]
.sym 49942 soc.cpu.reg_next_pc[5]
.sym 49945 soc.cpu.irq_state[1]
.sym 49946 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[4]_new_
.sym 49947 soc.cpu.reg_next_pc[4]
.sym 49948 soc.cpu.irq_state[0]
.sym 49951 soc.cpu.mem_la_wdata[14]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 49956 clk_16mhz$2$2
.sym 49957 $false
.sym 49958 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[16]_new_
.sym 49959 $abc$64360$new_n7617_
.sym 49960 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[25]_new_
.sym 49961 $abc$64360$new_n7639_
.sym 49962 $abc$64360$new_n7326_
.sym 49963 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[18]_new_
.sym 49964 soc.cpu.reg_out[18]
.sym 49965 soc.cpu.reg_out[16]
.sym 50032 $abc$64360$new_n4468_
.sym 50033 $abc$64360$new_n4463_
.sym 50034 $abc$64360$new_n4444_
.sym 50035 $abc$64360$new_n4437_
.sym 50038 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[29]_new_
.sym 50039 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[1]_new_
.sym 50040 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[14]_new_
.sym 50041 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[7]_new_
.sym 50044 soc.cpu.irq_pending[8]
.sym 50045 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 50046 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[8]
.sym 50047 soc.cpu.cpu_state[3]
.sym 50050 soc.cpu.irq_state[1]
.sym 50051 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[7]_new_
.sym 50052 soc.cpu.reg_next_pc[7]
.sym 50053 soc.cpu.irq_state[0]
.sym 50056 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27064_new_inv_
.sym 50057 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_
.sym 50058 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 50059 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[7]
.sym 50062 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[2]_new_
.sym 50063 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[4]_new_
.sym 50064 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[18]_new_
.sym 50065 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[13]_new_
.sym 50068 $false
.sym 50069 $false
.sym 50070 soc.cpu.irq_pending[13]
.sym 50071 soc.cpu.irq_mask[13]
.sym 50074 $false
.sym 50075 $false
.sym 50076 soc.cpu.irq_mask[13]
.sym 50077 soc.cpu.irq_pending[13]
.sym 50078 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 50079 clk_16mhz$2$2
.sym 50080 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 50081 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_
.sym 50082 $abc$64360$new_n7530_
.sym 50083 $abc$64360$new_n7773_
.sym 50084 $abc$64360$new_n7628_
.sym 50085 $abc$64360$new_n7509_
.sym 50086 $abc$64360$new_n7594_
.sym 50087 $abc$64360$new_n7683_
.sym 50088 soc.cpu.mem_wdata[17]
.sym 50155 $false
.sym 50156 $false
.sym 50157 soc.cpu.irq_pending[4]
.sym 50158 soc.cpu.irq_mask[4]
.sym 50161 soc.cpu.irq_pending[15]
.sym 50162 soc.cpu.irq_pending[14]
.sym 50163 soc.cpu.irq_pending[13]
.sym 50164 soc.cpu.irq_pending[12]
.sym 50167 soc.cpu.irq_pending[11]
.sym 50168 soc.cpu.irq_pending[10]
.sym 50169 soc.cpu.irq_pending[9]
.sym 50170 soc.cpu.irq_pending[8]
.sym 50173 $abc$64360$new_n4443_
.sym 50174 $abc$64360$new_n4438_
.sym 50175 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[16]_new_
.sym 50176 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[28]_new_
.sym 50179 $abc$64360$new_n4440_
.sym 50180 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[12]_new_
.sym 50181 soc.cpu.irq_pending[11]
.sym 50182 soc.cpu.irq_mask[11]
.sym 50185 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[0]_new_inv_
.sym 50186 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[1]_new_inv_
.sym 50187 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[3]_new_inv_
.sym 50188 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[2]_new_inv_
.sym 50191 $false
.sym 50192 $false
.sym 50193 soc.cpu.irq_mask[11]
.sym 50194 soc.cpu.irq_pending[11]
.sym 50197 $false
.sym 50198 $false
.sym 50199 soc.cpu.irq_mask[4]
.sym 50200 soc.cpu.irq_pending[4]
.sym 50201 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 50202 clk_16mhz$2$2
.sym 50203 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 50204 $abc$64360$new_n7610_
.sym 50205 $abc$64360$new_n7616_
.sym 50206 $abc$64360$new_n7713_
.sym 50207 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[26]_new_
.sym 50208 $abc$64360$new_n7733_
.sym 50209 soc.cpu.reg_out[22]
.sym 50210 soc.cpu.reg_out[26]
.sym 50211 soc.cpu.reg_out[20]
.sym 50278 $false
.sym 50279 soc.cpu.irq_pending[5]
.sym 50280 soc.cpu.irq_state[1]
.sym 50281 soc.cpu.irq_mask[5]
.sym 50284 soc.cpu.irq_pending[5]
.sym 50285 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 50286 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[5]
.sym 50287 soc.cpu.cpu_state[3]
.sym 50290 soc.cpu.irq_pending[7]
.sym 50291 soc.cpu.irq_pending[6]
.sym 50292 soc.cpu.irq_pending[5]
.sym 50293 soc.cpu.irq_pending[4]
.sym 50296 $false
.sym 50297 $false
.sym 50298 soc.cpu.irq_pending[12]
.sym 50299 soc.cpu.irq_mask[12]
.sym 50302 $false
.sym 50303 $false
.sym 50304 soc.cpu.irq_pending[6]
.sym 50305 soc.cpu.irq_mask[6]
.sym 50308 $false
.sym 50309 $false
.sym 50310 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[0]_new_inv_
.sym 50311 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[1]_new_inv_
.sym 50314 $false
.sym 50315 $false
.sym 50316 soc.cpu.irq_mask[5]
.sym 50317 soc.cpu.irq_pending[5]
.sym 50320 $false
.sym 50321 $false
.sym 50322 soc.cpu.irq_mask[12]
.sym 50323 soc.cpu.irq_pending[12]
.sym 50324 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 50325 clk_16mhz$2$2
.sym 50326 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 50327 $abc$64360$new_n7570_
.sym 50328 $abc$64360$new_n7557_
.sym 50329 $abc$64360$new_n7723_
.sym 50330 $abc$64360$new_n7813_
.sym 50331 $abc$64360$new_n7743_
.sym 50332 $abc$64360$new_n7803_
.sym 50333 soc.cpu.reg_out[21]
.sym 50334 soc.cpu.reg_out[9]
.sym 50401 $false
.sym 50402 $abc$64360$new_n7485_
.sym 50403 soc.cpu.cpuregs_rs1[1]
.sym 50404 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 50407 $abc$64360$new_n7544_
.sym 50408 soc.cpu.cpu_state[2]
.sym 50409 $abc$64360$new_n7538_
.sym 50410 $abc$64360$new_n7543_
.sym 50413 soc.cpu.cpuregs_rs1[5]
.sym 50414 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 50415 soc.cpu.irq_mask[5]
.sym 50416 soc.cpu.instr_maskirq
.sym 50419 soc.cpu.cpu_state[5]
.sym 50420 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 50421 $abc$64360$new_n7665_
.sym 50422 soc.cpu.mem_rdata[19]
.sym 50425 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 50426 soc.cpu.pcpi_div.pcpi_wr
.sym 50427 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 50428 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 50431 soc.cpu.irq_pending[31]
.sym 50432 soc.cpu.irq_pending[30]
.sym 50433 soc.cpu.irq_pending[29]
.sym 50434 soc.cpu.irq_pending[28]
.sym 50437 $false
.sym 50438 soc.cpu.cpu_state[2]
.sym 50439 $abc$64360$new_n7498_
.sym 50440 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14880_Y_new_inv_
.sym 50443 $false
.sym 50444 $false
.sym 50445 soc.cpu.irq_mask[6]
.sym 50446 soc.cpu.irq_pending[6]
.sym 50447 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 50448 clk_16mhz$2$2
.sym 50449 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 50450 soc.cpu.next_pc[28]
.sym 50452 $abc$64360$new_n7650_
.sym 50453 $abc$64360$new_n7612_
.sym 50454 $abc$64360$new_n7793_
.sym 50455 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14889_Y_new_inv_
.sym 50456 soc.cpu.reg_out[14]
.sym 50457 soc.cpu.reg_out[10]
.sym 50524 $false
.sym 50525 $false
.sym 50526 soc.cpu.irq_pending[29]
.sym 50527 soc.cpu.irq_mask[29]
.sym 50530 $false
.sym 50531 $false
.sym 50532 soc.cpu.irq_pending[14]
.sym 50533 soc.cpu.irq_mask[14]
.sym 50536 $false
.sym 50537 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_
.sym 50538 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 50539 soc.cpu.irq_pending[10]
.sym 50542 $false
.sym 50543 $false
.sym 50544 soc.cpu.irq_pending[28]
.sym 50545 soc.cpu.irq_mask[28]
.sym 50548 $false
.sym 50549 $false
.sym 50550 $abc$64360$new_n7665_
.sym 50551 soc.cpu.mem_rdata[27]
.sym 50554 $false
.sym 50555 $false
.sym 50556 soc.cpu.irq_mask[14]
.sym 50557 soc.cpu.irq_pending[14]
.sym 50560 $false
.sym 50561 $false
.sym 50562 soc.cpu.irq_mask[29]
.sym 50563 soc.cpu.irq_pending[29]
.sym 50566 $false
.sym 50567 $false
.sym 50568 soc.cpu.irq_mask[28]
.sym 50569 soc.cpu.irq_pending[28]
.sym 50570 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.sym 50571 clk_16mhz$2$2
.sym 50572 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 50573 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_
.sym 50574 $abc$64360$new_n7682_
.sym 50575 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[30]_new_
.sym 50578 soc.cpu.reg_out[30]
.sym 50579 soc.cpu.reg_out[6]
.sym 50580 soc.cpu.reg_out[28]
.sym 50647 $abc$64360$new_n7583_
.sym 50648 soc.cpu.cpu_state[2]
.sym 50649 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14886_Y_new_inv_
.sym 50650 $abc$64360$new_n7582_
.sym 50653 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 50654 $abc$64360$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 50655 soc.cpu.instr_maskirq
.sym 50656 soc.cpu.instr_timer
.sym 50659 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29237[0]_new_inv_
.sym 50660 $abc$64360$new_n7486_
.sym 50661 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1]_new_inv_
.sym 50662 $abc$64360$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 50677 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 50678 soc.cpu.pcpi_div.pcpi_wr
.sym 50679 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 50680 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 50683 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 50684 soc.cpu.pcpi_div.pcpi_wr
.sym 50685 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 50686 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 50703 soc.memory.wen[3]
.sym 50776 $false
.sym 50777 $false
.sym 50778 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 50779 soc.cpu.instr_rdcycle
.sym 50819 $abc$64360$new_n4739_
.sym 50822 soc.cpu.mem_rdata[25]
.sym 50824 gpio[8]
.sym 50826 gpio[11]
.sym 50917 $false
.sym 50918 resetn$2
.sym 50919 soc.cpu.mem_wstrb[1]
.sym 50920 $abc$64360$new_n4260_
.sym 50929 soc.cpu.mem_wdata[8]
.sym 50930 $false
.sym 50931 $false
.sym 50932 $false
.sym 50939 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505
.sym 50940 clk_16mhz$2$2
.sym 50941 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 50943 $abc$64360$procmux$6605_Y[10]_new_
.sym 50944 $abc$64360$procmux$6605_Y[8]_new_
.sym 50945 $abc$64360$new_n8573_
.sym 50946 iomem_rdata[15]
.sym 50947 iomem_rdata[25]
.sym 50949 iomem_rdata[10]
.sym 51016 $false
.sym 51017 $abc$64360$new_n7881_
.sym 51018 leds[12]
.sym 51019 gpio[12]
.sym 51022 $false
.sym 51023 $abc$64360$new_n7881_
.sym 51024 leds[11]
.sym 51025 gpio[11]
.sym 51028 soc.cpu.mem_wdata[8]
.sym 51029 $false
.sym 51030 $false
.sym 51031 $false
.sym 51034 soc.cpu.mem_wdata[9]
.sym 51035 $false
.sym 51036 $false
.sym 51037 $false
.sym 51040 soc.cpu.mem_wdata[15]
.sym 51041 $false
.sym 51042 $false
.sym 51043 $false
.sym 51046 soc.cpu.mem_wdata[11]
.sym 51047 $false
.sym 51048 $false
.sym 51049 $false
.sym 51052 soc.cpu.mem_wdata[12]
.sym 51053 $false
.sym 51054 $false
.sym 51055 $false
.sym 51058 soc.cpu.mem_wdata[10]
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528
.sym 51063 clk_16mhz$2$2
.sym 51064 $false
.sym 51069 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742
.sym 51070 soc.simpleuart.recv_buf_valid
.sym 51071 soc.cpu.count_cycle[0]
.sym 51139 $false
.sym 51140 soc.ram_ready
.sym 51141 $abc$64360$new_n4332_
.sym 51142 soc.simpleuart.recv_buf_valid
.sym 51145 $false
.sym 51146 $abc$64360$new_n7881_
.sym 51147 leds[17]
.sym 51148 gpio[17]
.sym 51157 soc.cpu.mem_wdata[22]
.sym 51158 $false
.sym 51159 $false
.sym 51160 $false
.sym 51163 soc.cpu.mem_wdata[18]
.sym 51164 $false
.sym 51165 $false
.sym 51166 $false
.sym 51175 soc.cpu.mem_wdata[17]
.sym 51176 $false
.sym 51177 $false
.sym 51178 $false
.sym 51185 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858
.sym 51186 clk_16mhz$2$2
.sym 51187 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 51188 $abc$64360$procmux$6605_Y[13]_new_
.sym 51189 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[11]_new_
.sym 51191 $abc$64360$new_n8563_
.sym 51192 soc.cpu.mem_rdata[26]
.sym 51193 iomem_rdata[13]
.sym 51194 iomem_rdata[29]
.sym 51195 iomem_rdata[26]
.sym 51268 $false
.sym 51269 resetn$2
.sym 51270 soc.cpu.mem_wstrb[2]
.sym 51271 $abc$64360$new_n4245_
.sym 51274 $false
.sym 51275 $false
.sym 51276 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 51277 iomem_rdata[24]
.sym 51298 $false
.sym 51299 $false
.sym 51300 soc.cpu.mem_wstrb[2]
.sym 51301 $abc$64360$techmap\soc.$0\ram_ready[0:0]
.sym 51304 soc.cpu.mem_wdata[0]
.sym 51305 $false
.sym 51306 $false
.sym 51307 $false
.sym 51308 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264
.sym 51309 clk_16mhz$2$2
.sym 51310 $false
.sym 51311 $abc$64360$procmux$6605_Y[19]_new_
.sym 51312 $abc$64360$procmux$6605_Y[18]_new_
.sym 51313 iomem_rdata[14]
.sym 51314 iomem_rdata[17]
.sym 51315 iomem_rdata[2]
.sym 51316 iomem_rdata[0]
.sym 51317 iomem_rdata[18]
.sym 51318 iomem_rdata[19]
.sym 51385 $false
.sym 51386 $abc$64360$new_n7881_
.sym 51387 leds[0]
.sym 51388 gpio[0]
.sym 51391 $false
.sym 51392 $abc$64360$new_n7881_
.sym 51393 leds[14]
.sym 51394 gpio[14]
.sym 51397 $false
.sym 51398 $false
.sym 51399 iomem_rdata[19]
.sym 51400 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 51403 $abc$64360$new_n8561_
.sym 51404 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 51405 $abc$64360$auto$wreduce.cc:454:run$7071[27]
.sym 51406 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[27]_new_
.sym 51409 $false
.sym 51410 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 51411 soc.cpu.reg_op1[9]
.sym 51412 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[7]
.sym 51415 $false
.sym 51416 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 51417 soc.cpu.reg_op1[29]
.sym 51418 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[27]
.sym 51427 $false
.sym 51428 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 51429 soc.cpu.reg_op1[16]
.sym 51430 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[14]
.sym 51431 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 51432 clk_16mhz$2$2
.sym 51433 $false
.sym 51434 $abc$64360$new_n4560_
.sym 51435 soc.cpu.mem_rdata[18]
.sym 51436 $abc$64360$new_n4557_
.sym 51437 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[2]_new_
.sym 51438 leds[22]
.sym 51439 leds[16]
.sym 51440 leds[18]
.sym 51441 leds[20]
.sym 51508 $abc$64360$new_n8536_
.sym 51509 soc.spimemio.valid
.sym 51510 soc.memory.rdata[22]
.sym 51511 soc.ram_ready
.sym 51514 soc.ram_ready
.sym 51515 $abc$64360$new_n4550_
.sym 51516 soc.spimemio.config_ddr
.sym 51517 $abc$64360$new_n4245_
.sym 51520 $abc$64360$new_n4552_
.sym 51521 $abc$64360$new_n4551_
.sym 51522 $abc$64360$new_n4548_
.sym 51523 $abc$64360$new_n4549_
.sym 51526 $false
.sym 51527 $false
.sym 51528 iomem_rdata[5]
.sym 51529 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 51532 $false
.sym 51533 $abc$64360$new_n7881_
.sym 51534 leds[22]
.sym 51535 gpio[22]
.sym 51538 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 51539 $abc$64360$new_n8536_
.sym 51540 soc.spimemio.valid
.sym 51541 $abc$64360$auto$wreduce.cc:454:run$7071[22]
.sym 51544 $false
.sym 51545 $false
.sym 51546 iomem_rdata[11]
.sym 51547 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 51550 soc.cpu.mem_wdata[14]
.sym 51551 $false
.sym 51552 $false
.sym 51553 $false
.sym 51554 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.sym 51555 clk_16mhz$2$2
.sym 51556 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 51557 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[3]_new_
.sym 51558 $abc$64360$new_n4332_
.sym 51559 $abc$64360$new_n4264_
.sym 51560 $abc$64360$procmux$6605_Y[20]_new_
.sym 51561 $abc$64360$new_n4600_
.sym 51562 $abc$64360$new_n4253_
.sym 51563 gpio[20]
.sym 51564 gpio[19]
.sym 51631 soc.ram_ready
.sym 51632 $abc$64360$new_n4608_
.sym 51633 soc.spimemio.config_dummy[3]
.sym 51634 $abc$64360$new_n4245_
.sym 51637 soc.cpu.mem_addr[7]
.sym 51638 soc.cpu.mem_addr[6]
.sym 51639 soc.cpu.mem_addr[5]
.sym 51640 soc.cpu.mem_addr[4]
.sym 51643 $false
.sym 51644 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_
.sym 51645 $abc$64360$new_n4252_
.sym 51646 soc.cpu.mem_addr[3]
.sym 51649 $false
.sym 51650 soc.cpu.mem_addr[2]
.sym 51651 soc.cpu.mem_addr[1]
.sym 51652 soc.cpu.mem_addr[0]
.sym 51655 $abc$64360$new_n4610_
.sym 51656 $abc$64360$new_n4609_
.sym 51657 $abc$64360$new_n4606_
.sym 51658 $abc$64360$new_n4607_
.sym 51661 soc.cpu.mem_valid
.sym 51662 soc.cpu.mem_addr[3]
.sym 51663 $abc$64360$new_n4252_
.sym 51664 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_
.sym 51667 soc.cpu.mem_wdata[19]
.sym 51668 $false
.sym 51669 $false
.sym 51670 $false
.sym 51673 soc.cpu.mem_wdata[18]
.sym 51674 $false
.sym 51675 $false
.sym 51676 $false
.sym 51677 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467
.sym 51678 clk_16mhz$2$2
.sym 51679 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 51682 $abc$64360$auto$ice40_ffinit.cc:141:execute$62938
.sym 51683 $abc$64360$auto$ice40_ffinit.cc:141:execute$62942
.sym 51684 $abc$64360$auto$ice40_ffinit.cc:141:execute$62946
.sym 51685 $abc$64360$auto$ice40_ffinit.cc:141:execute$62950
.sym 51686 $abc$64360$auto$ice40_ffinit.cc:141:execute$62954
.sym 51687 $abc$64360$auto$ice40_ffinit.cc:141:execute$62958
.sym 51754 $false
.sym 51755 $false
.sym 51756 $false
.sym 51757 $abc$64360$auto$ice40_ffinit.cc:141:execute$62954
.sym 51760 $abc$64360$new_n8536_
.sym 51761 soc.spimemio.valid
.sym 51762 soc.memory.rdata[18]
.sym 51763 soc.ram_ready
.sym 51766 $false
.sym 51767 $false
.sym 51768 $false
.sym 51769 $abc$64360$auto$ice40_ffinit.cc:141:execute$62958
.sym 51772 $false
.sym 51773 $false
.sym 51774 $false
.sym 51775 $abc$64360$auto$ice40_ffinit.cc:141:execute$62938
.sym 51778 $false
.sym 51779 $false
.sym 51780 $false
.sym 51781 $abc$64360$auto$ice40_ffinit.cc:141:execute$62950
.sym 51784 $abc$64360$new_n8536_
.sym 51785 soc.spimemio.valid
.sym 51786 soc.memory.rdata[19]
.sym 51787 soc.ram_ready
.sym 51790 $false
.sym 51791 $abc$64360$new_n5566_
.sym 51792 $abc$64360$auto$ice40_ffinit.cc:141:execute$62958
.sym 51793 $abc$64360$procmux$6605_Y[7]_new_
.sym 51796 $false
.sym 51797 $abc$64360$new_n5566_
.sym 51798 $abc$64360$auto$ice40_ffinit.cc:141:execute$62974
.sym 51799 $abc$64360$procmux$6605_Y[11]_new_
.sym 51800 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 51801 clk_16mhz$2$2
.sym 51802 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 51803 $abc$64360$auto$ice40_ffinit.cc:141:execute$62962
.sym 51804 $abc$64360$auto$ice40_ffinit.cc:141:execute$62966
.sym 51805 $abc$64360$auto$ice40_ffinit.cc:141:execute$62970
.sym 51806 $abc$64360$auto$ice40_ffinit.cc:141:execute$62974
.sym 51807 $abc$64360$auto$ice40_ffinit.cc:141:execute$62978
.sym 51808 $abc$64360$auto$ice40_ffinit.cc:141:execute$62982
.sym 51809 $abc$64360$auto$ice40_ffinit.cc:141:execute$62986
.sym 51810 $abc$64360$auto$ice40_ffinit.cc:141:execute$62990
.sym 51877 $false
.sym 51878 $false
.sym 51879 $false
.sym 51880 $abc$64360$auto$ice40_ffinit.cc:141:execute$62942
.sym 51883 $false
.sym 51884 $false
.sym 51885 $false
.sym 51886 $abc$64360$auto$ice40_ffinit.cc:141:execute$62970
.sym 51889 $false
.sym 51890 $false
.sym 51891 $false
.sym 51892 $abc$64360$auto$ice40_ffinit.cc:141:execute$62990
.sym 51895 $false
.sym 51896 $false
.sym 51897 $false
.sym 51898 $abc$64360$auto$ice40_ffinit.cc:141:execute$62982
.sym 51901 $abc$64360$auto$alumacc.cc:491:replace_alu$7236[31]
.sym 51902 soc.cpu.mem_valid
.sym 51903 $abc$64360$auto$rtlil.cc:1844:Not$7262_new_
.sym 51904 $abc$64360$new_n4246_
.sym 51907 $false
.sym 51908 $abc$64360$new_n5566_
.sym 51909 $abc$64360$auto$ice40_ffinit.cc:141:execute$62942
.sym 51910 $abc$64360$procmux$6605_Y[3]_new_
.sym 51913 $false
.sym 51914 $abc$64360$new_n5566_
.sym 51915 $abc$64360$auto$ice40_ffinit.cc:141:execute$62930
.sym 51916 $abc$64360$procmux$6605_Y[1]_new_
.sym 51923 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 51924 clk_16mhz$2$2
.sym 51925 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 51926 $abc$64360$auto$ice40_ffinit.cc:141:execute$62994
.sym 51927 $abc$64360$auto$ice40_ffinit.cc:141:execute$62998
.sym 51928 $abc$64360$auto$ice40_ffinit.cc:141:execute$63002
.sym 51929 $abc$64360$auto$ice40_ffinit.cc:141:execute$63006
.sym 51930 $abc$64360$auto$ice40_ffinit.cc:141:execute$63010
.sym 51931 $abc$64360$auto$ice40_ffinit.cc:141:execute$63014
.sym 51932 $abc$64360$auto$ice40_ffinit.cc:141:execute$63022
.sym 51933 $abc$64360$auto$ice40_ffinit.cc:141:execute$63026
.sym 52000 $false
.sym 52001 $false
.sym 52002 $false
.sym 52003 $abc$64360$auto$ice40_ffinit.cc:141:execute$63002
.sym 52006 $abc$64360$new_n8536_
.sym 52007 soc.spimemio.valid
.sym 52008 soc.memory.rdata[20]
.sym 52009 soc.ram_ready
.sym 52012 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 52013 iomem_rdata[27]
.sym 52014 $abc$64360$new_n4273_
.sym 52015 soc.spimemio.valid
.sym 52018 $abc$64360$new_n8536_
.sym 52019 soc.spimemio.valid
.sym 52020 soc.memory.rdata[21]
.sym 52021 soc.ram_ready
.sym 52024 $false
.sym 52025 $false
.sym 52026 iomem_rdata[22]
.sym 52027 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 52030 $false
.sym 52031 $abc$64360$new_n5566_
.sym 52032 $abc$64360$auto$ice40_ffinit.cc:141:execute$63022
.sym 52033 $abc$64360$procmux$6605_Y[22]_new_
.sym 52036 $false
.sym 52037 $abc$64360$new_n5566_
.sym 52038 $abc$64360$auto$ice40_ffinit.cc:141:execute$63054
.sym 52039 $abc$64360$procmux$6605_Y[27]_new_
.sym 52046 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 52047 clk_16mhz$2$2
.sym 52048 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 52049 $abc$64360$auto$ice40_ffinit.cc:141:execute$63018
.sym 52050 $abc$64360$auto$ice40_ffinit.cc:141:execute$63030
.sym 52051 $abc$64360$auto$ice40_ffinit.cc:141:execute$63034
.sym 52052 $abc$64360$auto$ice40_ffinit.cc:141:execute$63054
.sym 52053 $abc$64360$auto$ice40_ffinit.cc:141:execute$63038
.sym 52054 $abc$64360$auto$ice40_ffinit.cc:141:execute$63042
.sym 52055 $abc$64360$auto$ice40_ffinit.cc:141:execute$63046
.sym 52056 $abc$64360$auto$ice40_ffinit.cc:141:execute$63050
.sym 52141 $false
.sym 52142 $false
.sym 52143 $false
.sym 52144 $abc$64360$auto$ice40_ffinit.cc:141:execute$63054
.sym 52147 $false
.sym 52148 $abc$64360$new_n7881_
.sym 52149 leds[1]
.sym 52150 gpio[1]
.sym 52153 $false
.sym 52154 $false
.sym 52155 $false
.sym 52156 $abc$64360$auto$ice40_ffinit.cc:141:execute$63030
.sym 52159 $false
.sym 52160 $false
.sym 52161 $false
.sym 52162 $abc$64360$auto$ice40_ffinit.cc:141:execute$63018
.sym 52165 soc.cpu.mem_wdata[1]
.sym 52166 $false
.sym 52167 $false
.sym 52168 $false
.sym 52169 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264
.sym 52170 clk_16mhz$2$2
.sym 52171 $false
.sym 52172 clock.counterO[26]
.sym 52176 clock.counterO[29]
.sym 52395 $abc$64360$new_n5972_
.sym 52396 $abc$64360$new_n5968_
.sym 52398 $abc$64360$new_n5976_
.sym 52399 $abc$64360$new_n5984_
.sym 52400 soc.cpu.reg_next_pc[6]
.sym 52401 soc.cpu.reg_next_pc[4]
.sym 52402 soc.cpu.reg_next_pc[3]
.sym 52432 $false
.sym 52469 $auto$alumacc.cc:474:replace_alu$7302.C[1]
.sym 52471 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.sym 52472 soc.cpu.compressed_instr
.sym 52475 $auto$alumacc.cc:474:replace_alu$7302.C[2]
.sym 52476 $false
.sym 52477 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1]
.sym 52478 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.BB[1]
.sym 52479 $auto$alumacc.cc:474:replace_alu$7302.C[1]
.sym 52481 $auto$alumacc.cc:474:replace_alu$7302.C[3]
.sym 52482 $false
.sym 52483 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2]
.sym 52484 $false
.sym 52485 $auto$alumacc.cc:474:replace_alu$7302.C[2]
.sym 52487 $auto$alumacc.cc:474:replace_alu$7302.C[4]
.sym 52488 $false
.sym 52489 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3]
.sym 52490 $false
.sym 52491 $auto$alumacc.cc:474:replace_alu$7302.C[3]
.sym 52493 $auto$alumacc.cc:474:replace_alu$7302.C[5]
.sym 52494 $false
.sym 52495 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4]
.sym 52496 $false
.sym 52497 $auto$alumacc.cc:474:replace_alu$7302.C[4]
.sym 52499 $auto$alumacc.cc:474:replace_alu$7302.C[6]
.sym 52500 $false
.sym 52501 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5]
.sym 52502 $false
.sym 52503 $auto$alumacc.cc:474:replace_alu$7302.C[5]
.sym 52505 $auto$alumacc.cc:474:replace_alu$7302.C[7]
.sym 52506 $false
.sym 52507 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6]
.sym 52508 $false
.sym 52509 $auto$alumacc.cc:474:replace_alu$7302.C[6]
.sym 52511 $auto$alumacc.cc:474:replace_alu$7302.C[8]
.sym 52512 $false
.sym 52513 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7]
.sym 52514 $false
.sym 52515 $auto$alumacc.cc:474:replace_alu$7302.C[7]
.sym 52523 $abc$64360$new_n6020_
.sym 52524 $abc$64360$new_n5996_
.sym 52525 $abc$64360$new_n6016_
.sym 52526 $abc$64360$new_n6000_
.sym 52527 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6]
.sym 52529 soc.cpu.reg_op1[14]
.sym 52530 soc.cpu.reg_op1[7]
.sym 52595 $auto$alumacc.cc:474:replace_alu$7302.C[8]
.sym 52632 $auto$alumacc.cc:474:replace_alu$7302.C[9]
.sym 52633 $false
.sym 52634 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8]
.sym 52635 $false
.sym 52636 $auto$alumacc.cc:474:replace_alu$7302.C[8]
.sym 52638 $auto$alumacc.cc:474:replace_alu$7302.C[10]
.sym 52639 $false
.sym 52640 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9]
.sym 52641 $false
.sym 52642 $auto$alumacc.cc:474:replace_alu$7302.C[9]
.sym 52644 $auto$alumacc.cc:474:replace_alu$7302.C[11]
.sym 52645 $false
.sym 52646 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10]
.sym 52647 $false
.sym 52648 $auto$alumacc.cc:474:replace_alu$7302.C[10]
.sym 52650 $auto$alumacc.cc:474:replace_alu$7302.C[12]
.sym 52651 $false
.sym 52652 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11]
.sym 52653 $false
.sym 52654 $auto$alumacc.cc:474:replace_alu$7302.C[11]
.sym 52656 $auto$alumacc.cc:474:replace_alu$7302.C[13]
.sym 52657 $false
.sym 52658 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12]
.sym 52659 $false
.sym 52660 $auto$alumacc.cc:474:replace_alu$7302.C[12]
.sym 52662 $auto$alumacc.cc:474:replace_alu$7302.C[14]
.sym 52663 $false
.sym 52664 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13]
.sym 52665 $false
.sym 52666 $auto$alumacc.cc:474:replace_alu$7302.C[13]
.sym 52668 $auto$alumacc.cc:474:replace_alu$7302.C[15]
.sym 52669 $false
.sym 52670 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14]
.sym 52671 $false
.sym 52672 $auto$alumacc.cc:474:replace_alu$7302.C[14]
.sym 52674 $auto$alumacc.cc:474:replace_alu$7302.C[16]
.sym 52675 $false
.sym 52676 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15]
.sym 52677 $false
.sym 52678 $auto$alumacc.cc:474:replace_alu$7302.C[15]
.sym 52682 $abc$64360$new_n6048_
.sym 52683 $abc$64360$new_n6032_
.sym 52684 $abc$64360$new_n6028_
.sym 52685 $abc$64360$new_n6024_
.sym 52686 soc.cpu.reg_pc[14]
.sym 52687 soc.cpu.reg_next_pc[16]
.sym 52688 soc.cpu.reg_next_pc[14]
.sym 52689 soc.cpu.reg_pc[5]
.sym 52718 $auto$alumacc.cc:474:replace_alu$7302.C[16]
.sym 52755 $auto$alumacc.cc:474:replace_alu$7302.C[17]
.sym 52756 $false
.sym 52757 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16]
.sym 52758 $false
.sym 52759 $auto$alumacc.cc:474:replace_alu$7302.C[16]
.sym 52761 $auto$alumacc.cc:474:replace_alu$7302.C[18]
.sym 52762 $false
.sym 52763 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17]
.sym 52764 $false
.sym 52765 $auto$alumacc.cc:474:replace_alu$7302.C[17]
.sym 52767 $auto$alumacc.cc:474:replace_alu$7302.C[19]
.sym 52768 $false
.sym 52769 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18]
.sym 52770 $false
.sym 52771 $auto$alumacc.cc:474:replace_alu$7302.C[18]
.sym 52773 $auto$alumacc.cc:474:replace_alu$7302.C[20]
.sym 52774 $false
.sym 52775 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19]
.sym 52776 $false
.sym 52777 $auto$alumacc.cc:474:replace_alu$7302.C[19]
.sym 52779 $auto$alumacc.cc:474:replace_alu$7302.C[21]
.sym 52780 $false
.sym 52781 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20]
.sym 52782 $false
.sym 52783 $auto$alumacc.cc:474:replace_alu$7302.C[20]
.sym 52785 $auto$alumacc.cc:474:replace_alu$7302.C[22]
.sym 52786 $false
.sym 52787 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21]
.sym 52788 $false
.sym 52789 $auto$alumacc.cc:474:replace_alu$7302.C[21]
.sym 52791 $auto$alumacc.cc:474:replace_alu$7302.C[23]
.sym 52792 $false
.sym 52793 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22]
.sym 52794 $false
.sym 52795 $auto$alumacc.cc:474:replace_alu$7302.C[22]
.sym 52797 $auto$alumacc.cc:474:replace_alu$7302.C[24]
.sym 52798 $false
.sym 52799 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23]
.sym 52800 $false
.sym 52801 $auto$alumacc.cc:474:replace_alu$7302.C[23]
.sym 52805 $abc$64360$new_n6072_
.sym 52806 $abc$64360$new_n6068_
.sym 52807 $abc$64360$new_n6076_
.sym 52808 soc.cpu.reg_next_pc[29]
.sym 52809 soc.cpu.reg_pc[18]
.sym 52810 soc.cpu.reg_next_pc[28]
.sym 52811 soc.cpu.reg_next_pc[10]
.sym 52812 soc.cpu.reg_next_pc[22]
.sym 52841 $auto$alumacc.cc:474:replace_alu$7302.C[24]
.sym 52878 $auto$alumacc.cc:474:replace_alu$7302.C[25]
.sym 52879 $false
.sym 52880 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24]
.sym 52881 $false
.sym 52882 $auto$alumacc.cc:474:replace_alu$7302.C[24]
.sym 52884 $auto$alumacc.cc:474:replace_alu$7302.C[26]
.sym 52885 $false
.sym 52886 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25]
.sym 52887 $false
.sym 52888 $auto$alumacc.cc:474:replace_alu$7302.C[25]
.sym 52890 $auto$alumacc.cc:474:replace_alu$7302.C[27]
.sym 52891 $false
.sym 52892 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26]
.sym 52893 $false
.sym 52894 $auto$alumacc.cc:474:replace_alu$7302.C[26]
.sym 52896 $auto$alumacc.cc:474:replace_alu$7302.C[28]
.sym 52897 $false
.sym 52898 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27]
.sym 52899 $false
.sym 52900 $auto$alumacc.cc:474:replace_alu$7302.C[27]
.sym 52902 $auto$alumacc.cc:474:replace_alu$7302.C[29]
.sym 52903 $false
.sym 52904 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28]
.sym 52905 $false
.sym 52906 $auto$alumacc.cc:474:replace_alu$7302.C[28]
.sym 52908 $auto$alumacc.cc:474:replace_alu$7302.C[30]
.sym 52909 $false
.sym 52910 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29]
.sym 52911 $false
.sym 52912 $auto$alumacc.cc:474:replace_alu$7302.C[29]
.sym 52915 $false
.sym 52916 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30]
.sym 52917 $false
.sym 52918 $auto$alumacc.cc:474:replace_alu$7302.C[30]
.sym 52921 $false
.sym 52922 $abc$64360$new_n5994_
.sym 52923 soc.cpu.reg_next_pc[9]
.sym 52924 $abc$64360$new_n5956_
.sym 52928 $abc$64360$new_n5048_
.sym 52929 $abc$64360$new_n6084_
.sym 52931 $abc$64360$new_n5073_
.sym 52932 $abc$64360$new_n5047_
.sym 52933 soc.cpu.reg_op1[30]
.sym 52934 soc.cpu.reg_op1[0]
.sym 52935 soc.cpu.reg_op1[29]
.sym 52964 $false
.sym 53001 $auto$alumacc.cc:474:replace_alu$7311.C[1]
.sym 53003 soc.cpu.decoded_imm[0]
.sym 53004 soc.cpu.reg_pc[0]
.sym 53007 $auto$alumacc.cc:474:replace_alu$7311.C[2]
.sym 53008 $false
.sym 53009 soc.cpu.decoded_imm[1]
.sym 53010 soc.cpu.reg_pc[1]
.sym 53011 $auto$alumacc.cc:474:replace_alu$7311.C[1]
.sym 53013 $auto$alumacc.cc:474:replace_alu$7311.C[3]
.sym 53014 $false
.sym 53015 soc.cpu.decoded_imm[2]
.sym 53016 soc.cpu.reg_pc[2]
.sym 53017 $auto$alumacc.cc:474:replace_alu$7311.C[2]
.sym 53019 $auto$alumacc.cc:474:replace_alu$7311.C[4]
.sym 53020 $false
.sym 53021 soc.cpu.decoded_imm[3]
.sym 53022 soc.cpu.reg_pc[3]
.sym 53023 $auto$alumacc.cc:474:replace_alu$7311.C[3]
.sym 53025 $auto$alumacc.cc:474:replace_alu$7311.C[5]
.sym 53026 $false
.sym 53027 soc.cpu.decoded_imm[4]
.sym 53028 soc.cpu.reg_pc[4]
.sym 53029 $auto$alumacc.cc:474:replace_alu$7311.C[4]
.sym 53031 $auto$alumacc.cc:474:replace_alu$7311.C[6]
.sym 53032 $false
.sym 53033 soc.cpu.decoded_imm[5]
.sym 53034 soc.cpu.reg_pc[5]
.sym 53035 $auto$alumacc.cc:474:replace_alu$7311.C[5]
.sym 53037 $auto$alumacc.cc:474:replace_alu$7311.C[7]
.sym 53038 $false
.sym 53039 soc.cpu.decoded_imm[6]
.sym 53040 soc.cpu.reg_pc[6]
.sym 53041 $auto$alumacc.cc:474:replace_alu$7311.C[6]
.sym 53043 $auto$alumacc.cc:474:replace_alu$7311.C[8]
.sym 53044 $false
.sym 53045 soc.cpu.decoded_imm[7]
.sym 53046 soc.cpu.reg_pc[7]
.sym 53047 $auto$alumacc.cc:474:replace_alu$7311.C[7]
.sym 53051 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23]
.sym 53054 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[14]_new_inv_
.sym 53055 $abc$64360$new_n5012_
.sym 53056 $abc$64360$new_n5013_
.sym 53057 soc.cpu.reg_next_pc[31]
.sym 53058 soc.cpu.reg_next_pc[18]
.sym 53087 $auto$alumacc.cc:474:replace_alu$7311.C[8]
.sym 53124 $auto$alumacc.cc:474:replace_alu$7311.C[9]
.sym 53125 $false
.sym 53126 soc.cpu.decoded_imm[8]
.sym 53127 soc.cpu.reg_pc[8]
.sym 53128 $auto$alumacc.cc:474:replace_alu$7311.C[8]
.sym 53130 $auto$alumacc.cc:474:replace_alu$7311.C[10]
.sym 53131 $false
.sym 53132 soc.cpu.decoded_imm[9]
.sym 53133 soc.cpu.reg_pc[9]
.sym 53134 $auto$alumacc.cc:474:replace_alu$7311.C[9]
.sym 53136 $auto$alumacc.cc:474:replace_alu$7311.C[11]
.sym 53137 $false
.sym 53138 soc.cpu.decoded_imm[10]
.sym 53139 soc.cpu.reg_pc[10]
.sym 53140 $auto$alumacc.cc:474:replace_alu$7311.C[10]
.sym 53142 $auto$alumacc.cc:474:replace_alu$7311.C[12]
.sym 53143 $false
.sym 53144 soc.cpu.decoded_imm[11]
.sym 53145 soc.cpu.reg_pc[11]
.sym 53146 $auto$alumacc.cc:474:replace_alu$7311.C[11]
.sym 53148 $auto$alumacc.cc:474:replace_alu$7311.C[13]
.sym 53149 $false
.sym 53150 soc.cpu.decoded_imm[12]
.sym 53151 soc.cpu.reg_pc[12]
.sym 53152 $auto$alumacc.cc:474:replace_alu$7311.C[12]
.sym 53154 $auto$alumacc.cc:474:replace_alu$7311.C[14]
.sym 53155 $false
.sym 53156 soc.cpu.decoded_imm[13]
.sym 53157 soc.cpu.reg_pc[13]
.sym 53158 $auto$alumacc.cc:474:replace_alu$7311.C[13]
.sym 53160 $auto$alumacc.cc:474:replace_alu$7311.C[15]
.sym 53161 $false
.sym 53162 soc.cpu.decoded_imm[14]
.sym 53163 soc.cpu.reg_pc[14]
.sym 53164 $auto$alumacc.cc:474:replace_alu$7311.C[14]
.sym 53166 $auto$alumacc.cc:474:replace_alu$7311.C[16]
.sym 53167 $false
.sym 53168 soc.cpu.decoded_imm[15]
.sym 53169 soc.cpu.reg_pc[15]
.sym 53170 $auto$alumacc.cc:474:replace_alu$7311.C[15]
.sym 53174 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2]
.sym 53175 $abc$64360$new_n4988_
.sym 53176 $abc$64360$new_n4987_
.sym 53177 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21]
.sym 53178 $abc$64360$new_n4972_
.sym 53179 $abc$64360$new_n4973_
.sym 53180 $abc$64360$new_n4993_
.sym 53181 soc.cpu.pcpi_mul.rs2[0]
.sym 53210 $auto$alumacc.cc:474:replace_alu$7311.C[16]
.sym 53247 $auto$alumacc.cc:474:replace_alu$7311.C[17]
.sym 53248 $false
.sym 53249 soc.cpu.decoded_imm[16]
.sym 53250 soc.cpu.reg_pc[16]
.sym 53251 $auto$alumacc.cc:474:replace_alu$7311.C[16]
.sym 53253 $auto$alumacc.cc:474:replace_alu$7311.C[18]
.sym 53254 $false
.sym 53255 soc.cpu.decoded_imm[17]
.sym 53256 soc.cpu.reg_pc[17]
.sym 53257 $auto$alumacc.cc:474:replace_alu$7311.C[17]
.sym 53259 $auto$alumacc.cc:474:replace_alu$7311.C[19]
.sym 53260 $false
.sym 53261 soc.cpu.decoded_imm[18]
.sym 53262 soc.cpu.reg_pc[18]
.sym 53263 $auto$alumacc.cc:474:replace_alu$7311.C[18]
.sym 53265 $auto$alumacc.cc:474:replace_alu$7311.C[20]
.sym 53266 $false
.sym 53267 soc.cpu.decoded_imm[19]
.sym 53268 soc.cpu.reg_pc[19]
.sym 53269 $auto$alumacc.cc:474:replace_alu$7311.C[19]
.sym 53271 $auto$alumacc.cc:474:replace_alu$7311.C[21]
.sym 53272 $false
.sym 53273 soc.cpu.decoded_imm[20]
.sym 53274 soc.cpu.reg_pc[20]
.sym 53275 $auto$alumacc.cc:474:replace_alu$7311.C[20]
.sym 53277 $auto$alumacc.cc:474:replace_alu$7311.C[22]
.sym 53278 $false
.sym 53279 soc.cpu.decoded_imm[21]
.sym 53280 soc.cpu.reg_pc[21]
.sym 53281 $auto$alumacc.cc:474:replace_alu$7311.C[21]
.sym 53283 $auto$alumacc.cc:474:replace_alu$7311.C[23]
.sym 53284 $false
.sym 53285 soc.cpu.decoded_imm[22]
.sym 53286 soc.cpu.reg_pc[22]
.sym 53287 $auto$alumacc.cc:474:replace_alu$7311.C[22]
.sym 53289 $auto$alumacc.cc:474:replace_alu$7311.C[24]
.sym 53290 $false
.sym 53291 soc.cpu.decoded_imm[23]
.sym 53292 soc.cpu.reg_pc[23]
.sym 53293 $auto$alumacc.cc:474:replace_alu$7311.C[23]
.sym 53297 $abc$64360$new_n4937_
.sym 53298 $abc$64360$new_n4932_
.sym 53299 $abc$64360$new_n4933_
.sym 53300 $abc$64360$new_n4938_
.sym 53301 soc.cpu.reg_pc[28]
.sym 53302 soc.cpu.reg_next_pc[27]
.sym 53303 soc.cpu.reg_next_pc[17]
.sym 53304 soc.cpu.reg_pc[29]
.sym 53333 $auto$alumacc.cc:474:replace_alu$7311.C[24]
.sym 53370 $auto$alumacc.cc:474:replace_alu$7311.C[25]
.sym 53371 $false
.sym 53372 soc.cpu.decoded_imm[24]
.sym 53373 soc.cpu.reg_pc[24]
.sym 53374 $auto$alumacc.cc:474:replace_alu$7311.C[24]
.sym 53376 $auto$alumacc.cc:474:replace_alu$7311.C[26]
.sym 53377 $false
.sym 53378 soc.cpu.decoded_imm[25]
.sym 53379 soc.cpu.reg_pc[25]
.sym 53380 $auto$alumacc.cc:474:replace_alu$7311.C[25]
.sym 53382 $auto$alumacc.cc:474:replace_alu$7311.C[27]
.sym 53383 $false
.sym 53384 soc.cpu.decoded_imm[26]
.sym 53385 soc.cpu.reg_pc[26]
.sym 53386 $auto$alumacc.cc:474:replace_alu$7311.C[26]
.sym 53388 $auto$alumacc.cc:474:replace_alu$7311.C[28]
.sym 53389 $false
.sym 53390 soc.cpu.decoded_imm[27]
.sym 53391 soc.cpu.reg_pc[27]
.sym 53392 $auto$alumacc.cc:474:replace_alu$7311.C[27]
.sym 53394 $auto$alumacc.cc:474:replace_alu$7311.C[29]
.sym 53395 $false
.sym 53396 soc.cpu.decoded_imm[28]
.sym 53397 soc.cpu.reg_pc[28]
.sym 53398 $auto$alumacc.cc:474:replace_alu$7311.C[28]
.sym 53400 $auto$alumacc.cc:474:replace_alu$7311.C[30]
.sym 53401 $false
.sym 53402 soc.cpu.decoded_imm[29]
.sym 53403 soc.cpu.reg_pc[29]
.sym 53404 $auto$alumacc.cc:474:replace_alu$7311.C[29]
.sym 53406 $auto$alumacc.cc:474:replace_alu$7311.C[31]
.sym 53407 $false
.sym 53408 soc.cpu.decoded_imm[30]
.sym 53409 soc.cpu.reg_pc[30]
.sym 53410 $auto$alumacc.cc:474:replace_alu$7311.C[30]
.sym 53413 $false
.sym 53414 soc.cpu.decoded_imm[31]
.sym 53415 soc.cpu.reg_pc[31]
.sym 53416 $auto$alumacc.cc:474:replace_alu$7311.C[31]
.sym 53420 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[19]_new_
.sym 53421 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13964_Y_new_inv_
.sym 53422 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15]
.sym 53423 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[3]_new_inv_
.sym 53424 $abc$64360$new_n4948_
.sym 53425 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13966_Y_new_inv_
.sym 53426 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3]
.sym 53427 soc.cpu.decoded_rs2[4]
.sym 53494 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 53495 soc.cpu.latched_stalu
.sym 53496 soc.cpu.alu_out_q[30]
.sym 53497 soc.cpu.reg_out[30]
.sym 53500 $false
.sym 53501 $abc$64360$new_n6062_
.sym 53502 soc.cpu.reg_next_pc[26]
.sym 53503 $abc$64360$new_n5956_
.sym 53506 $false
.sym 53507 $abc$64360$new_n6078_
.sym 53508 soc.cpu.reg_next_pc[30]
.sym 53509 $abc$64360$new_n5956_
.sym 53512 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 53513 soc.cpu.latched_stalu
.sym 53514 soc.cpu.alu_out_q[26]
.sym 53515 soc.cpu.reg_out[26]
.sym 53518 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 53519 soc.cpu.latched_stalu
.sym 53520 soc.cpu.alu_out_q[30]
.sym 53521 soc.cpu.reg_out[30]
.sym 53524 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 53525 soc.cpu.latched_stalu
.sym 53526 soc.cpu.alu_out_q[26]
.sym 53527 soc.cpu.reg_out[26]
.sym 53530 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 53531 soc.cpu.irq_state[0]
.sym 53532 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[17]_new_inv_
.sym 53533 soc.cpu.reg_next_pc[18]
.sym 53536 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 53537 $false
.sym 53538 $false
.sym 53539 $false
.sym 53540 $true
.sym 53541 clk_16mhz$2$2
.sym 53542 $false
.sym 53543 $abc$64360$new_n4952_
.sym 53544 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 53545 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[15]_new_inv_
.sym 53546 soc.cpu.mem_la_wdata[8]
.sym 53547 $abc$64360$new_n6046_
.sym 53549 $abc$64360$new_n4953_
.sym 53550 soc.cpu.reg_op1[26]
.sym 53617 soc.cpu.decoded_imm[1]
.sym 53618 $abc$64360$new_n7398_
.sym 53619 soc.cpu.is_slli_srli_srai
.sym 53620 soc.cpu.decoded_rs2[1]
.sym 53623 $false
.sym 53624 soc.cpu.latched_stalu
.sym 53625 soc.cpu.alu_out_q[18]
.sym 53626 soc.cpu.reg_out[18]
.sym 53629 soc.cpu.is_lui_auipc_jal
.sym 53630 soc.cpu.cpuregs_rs1[26]
.sym 53631 soc.cpu.reg_pc[26]
.sym 53632 soc.cpu.instr_lui
.sym 53635 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 53636 soc.cpu.latched_stalu
.sym 53637 soc.cpu.alu_out_q[28]
.sym 53638 soc.cpu.reg_out[28]
.sym 53641 $false
.sym 53642 $abc$64360$new_n6070_
.sym 53643 soc.cpu.reg_next_pc[28]
.sym 53644 $abc$64360$new_n5956_
.sym 53647 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 53648 soc.cpu.latched_stalu
.sym 53649 soc.cpu.alu_out_q[22]
.sym 53650 soc.cpu.reg_out[22]
.sym 53653 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 53654 soc.cpu.latched_stalu
.sym 53655 soc.cpu.alu_out_q[28]
.sym 53656 soc.cpu.reg_out[28]
.sym 53659 $false
.sym 53660 $abc$64360$new_n5998_
.sym 53661 soc.cpu.reg_next_pc[10]
.sym 53662 $abc$64360$new_n5956_
.sym 53666 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 53667 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_
.sym 53668 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_
.sym 53669 $abc$64360$new_n6082_
.sym 53670 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_
.sym 53671 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30]
.sym 53672 soc.cpu.mem_wdata[8]
.sym 53673 soc.cpu.mem_wdata[24]
.sym 53740 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 53741 soc.cpu.latched_stalu
.sym 53742 soc.cpu.alu_out_q[10]
.sym 53743 soc.cpu.reg_out[10]
.sym 53746 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 53747 soc.cpu.latched_stalu
.sym 53748 soc.cpu.alu_out_q[21]
.sym 53749 soc.cpu.reg_out[21]
.sym 53752 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 53753 soc.cpu.latched_stalu
.sym 53754 soc.cpu.alu_out_q[10]
.sym 53755 soc.cpu.reg_out[10]
.sym 53758 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 53759 soc.cpu.latched_stalu
.sym 53760 soc.cpu.alu_out_q[21]
.sym 53761 soc.cpu.reg_out[21]
.sym 53764 soc.cpu.decoded_imm[0]
.sym 53765 $abc$64360$new_n7398_
.sym 53766 soc.cpu.is_slli_srli_srai
.sym 53767 soc.cpu.decoded_rs2[0]
.sym 53770 $false
.sym 53771 $abc$64360$new_n6042_
.sym 53772 soc.cpu.reg_next_pc[21]
.sym 53773 $abc$64360$new_n5956_
.sym 53776 $false
.sym 53777 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 53778 soc.cpu.reg_out[21]
.sym 53779 soc.cpu.reg_next_pc[21]
.sym 53782 $false
.sym 53783 $false
.sym 53784 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13963_Y_new_inv_
.sym 53785 $abc$64360$new_n7400_
.sym 53786 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 53787 clk_16mhz$2$2
.sym 53788 $false
.sym 53789 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5]
.sym 53790 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28]
.sym 53791 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_
.sym 53792 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_
.sym 53793 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[0]
.sym 53795 $abc$64360$new_n6054_
.sym 53796 $abc$64360$new_n5982_
.sym 53863 soc.cpu.latched_rd[3]
.sym 53864 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 53865 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 53866 soc.cpu.latched_rd[2]
.sym 53869 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 53870 soc.cpu.latched_stalu
.sym 53871 soc.cpu.alu_out_q[13]
.sym 53872 soc.cpu.reg_out[13]
.sym 53875 $abc$64360$new_n4879_
.sym 53876 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$24185[1]_new_inv_
.sym 53877 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 53878 soc.cpu.latched_rd[0]
.sym 53881 soc.cpu.irq_state[1]
.sym 53882 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[13]_new_
.sym 53883 soc.cpu.reg_next_pc[13]
.sym 53884 soc.cpu.irq_state[0]
.sym 53893 soc.cpu.latched_rd[4]
.sym 53894 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 53895 soc.cpu.latched_rd[1]
.sym 53896 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 53899 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27040_new_inv_
.sym 53900 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_
.sym 53901 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 53902 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[13]
.sym 53905 $false
.sym 53906 $false
.sym 53907 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13962_Y_new_inv_
.sym 53908 $abc$64360$new_n7394_
.sym 53909 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 53910 clk_16mhz$2$2
.sym 53911 $false
.sym 53912 soc.cpu.next_pc[4]
.sym 53913 $abc$64360$new_n6074_
.sym 53914 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_
.sym 53916 soc.cpu.next_pc[31]
.sym 53917 soc.cpu.next_pc[26]
.sym 53918 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_
.sym 53919 soc.cpu.next_pc[16]
.sym 53986 soc.cpu.cpu_state[2]
.sym 53987 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[16]_new_inv_
.sym 53988 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[16]
.sym 53989 soc.cpu.cpu_state[3]
.sym 53992 soc.cpu.irq_pending[18]
.sym 53993 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 53994 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[18]
.sym 53995 soc.cpu.cpu_state[3]
.sym 53998 soc.cpu.irq_pending[24]
.sym 53999 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54000 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[24]
.sym 54001 soc.cpu.cpu_state[3]
.sym 54004 $false
.sym 54005 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 54006 soc.cpu.reg_out[9]
.sym 54007 soc.cpu.reg_next_pc[9]
.sym 54010 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 54011 soc.cpu.latched_stalu
.sym 54012 soc.cpu.alu_out_q[9]
.sym 54013 soc.cpu.reg_out[9]
.sym 54016 $false
.sym 54017 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 54018 soc.cpu.reg_out[18]
.sym 54019 soc.cpu.reg_next_pc[18]
.sym 54022 soc.cpu.irq_pending[31]
.sym 54023 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54024 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[31]
.sym 54025 soc.cpu.cpu_state[3]
.sym 54028 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 54029 soc.cpu.latched_stalu
.sym 54030 soc.cpu.alu_out_q[9]
.sym 54031 soc.cpu.reg_out[9]
.sym 54035 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[3]_new_
.sym 54036 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_
.sym 54037 $abc$64360$new_n5986_
.sym 54038 soc.cpu.next_pc[3]
.sym 54039 $abc$64360$new_n5970_
.sym 54040 soc.cpu.cpuregs.wdata[0]
.sym 54041 soc.cpu.reg_out[31]
.sym 54042 soc.cpu.reg_out[24]
.sym 54109 soc.cpu.cpu_state[5]
.sym 54110 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 54111 $abc$64360$new_n7665_
.sym 54112 soc.cpu.mem_rdata[16]
.sym 54115 soc.cpu.irq_pending[11]
.sym 54116 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54117 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[11]
.sym 54118 soc.cpu.cpu_state[3]
.sym 54121 soc.cpu.cpu_state[5]
.sym 54122 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 54123 $abc$64360$new_n7665_
.sym 54124 soc.cpu.mem_rdata[25]
.sym 54127 soc.cpu.irq_pending[13]
.sym 54128 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54129 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[13]
.sym 54130 soc.cpu.cpu_state[3]
.sym 54133 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[11]_new_
.sym 54134 soc.cpu.irq_pending[11]
.sym 54135 soc.cpu.irq_state[1]
.sym 54136 soc.cpu.irq_mask[11]
.sym 54139 soc.cpu.cpu_state[5]
.sym 54140 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 54141 $abc$64360$new_n7665_
.sym 54142 soc.cpu.mem_rdata[18]
.sym 54145 $false
.sym 54146 $abc$64360$new_n7693_
.sym 54147 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[18]_new_
.sym 54148 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[18]_new_
.sym 54151 $abc$64360$new_n7666_
.sym 54152 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[16]_new_
.sym 54153 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54154 soc.cpu.irq_pending[16]
.sym 54155 $true
.sym 54156 clk_16mhz$2$2
.sym 54157 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 54158 soc.cpu.next_pc[22]
.sym 54159 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[0]_new_inv_
.sym 54160 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27104_new_inv_
.sym 54161 $abc$64360$new_n7491_
.sym 54162 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[0]_new_
.sym 54163 soc.cpu.reg_out[4]
.sym 54164 soc.cpu.reg_out[3]
.sym 54165 soc.cpu.reg_out[17]
.sym 54232 soc.cpu.cpu_state[5]
.sym 54233 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 54234 $abc$64360$new_n7665_
.sym 54235 soc.cpu.mem_rdata[22]
.sym 54238 soc.cpu.irq_pending[4]
.sym 54239 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54240 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[4]
.sym 54241 soc.cpu.cpu_state[3]
.sym 54244 soc.cpu.irq_pending[26]
.sym 54245 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54246 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[26]
.sym 54247 soc.cpu.cpu_state[3]
.sym 54250 soc.cpu.irq_pending[12]
.sym 54251 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54252 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[12]
.sym 54253 soc.cpu.cpu_state[3]
.sym 54256 soc.cpu.cpu_state[2]
.sym 54257 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[3]_new_inv_
.sym 54258 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[3]
.sym 54259 soc.cpu.cpu_state[3]
.sym 54262 soc.cpu.irq_pending[9]
.sym 54263 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54264 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[9]
.sym 54265 soc.cpu.cpu_state[3]
.sym 54268 soc.cpu.irq_pending[17]
.sym 54269 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54270 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[17]
.sym 54271 soc.cpu.cpu_state[3]
.sym 54274 $false
.sym 54275 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 54276 soc.cpu.reg_op2[17]
.sym 54277 soc.cpu.reg_op2[1]
.sym 54278 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 54279 clk_16mhz$2$2
.sym 54280 $false
.sym 54281 soc.cpu.next_pc[29]
.sym 54282 $abc$64360$new_n7479_
.sym 54283 soc.cpu.next_pc[7]
.sym 54284 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[2]_new_
.sym 54285 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[0]_new_inv_
.sym 54286 $abc$64360$new_n7473_
.sym 54287 soc.cpu.reg_out[0]
.sym 54288 soc.cpu.reg_out[12]
.sym 54355 $abc$64360$new_n7617_
.sym 54356 soc.cpu.cpu_state[2]
.sym 54357 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14889_Y_new_inv_
.sym 54358 $abc$64360$new_n7616_
.sym 54361 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 54362 soc.cpu.pcpi_div.pcpi_wr
.sym 54363 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 54364 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 54367 soc.cpu.irq_pending[20]
.sym 54368 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54369 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[20]
.sym 54370 soc.cpu.cpu_state[3]
.sym 54373 soc.cpu.cpu_state[5]
.sym 54374 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 54375 $abc$64360$new_n7665_
.sym 54376 soc.cpu.mem_rdata[26]
.sym 54379 soc.cpu.irq_pending[22]
.sym 54380 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54381 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[22]
.sym 54382 soc.cpu.cpu_state[3]
.sym 54385 $false
.sym 54386 $abc$64360$new_n7733_
.sym 54387 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_
.sym 54388 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_
.sym 54391 $false
.sym 54392 $abc$64360$new_n7773_
.sym 54393 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_
.sym 54394 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[26]_new_
.sym 54397 $false
.sym 54398 $abc$64360$new_n7713_
.sym 54399 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_
.sym 54400 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[20]_new_
.sym 54401 $true
.sym 54402 clk_16mhz$2$2
.sym 54403 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 54404 $abc$64360$new_n7504_
.sym 54405 soc.cpu.next_pc[10]
.sym 54406 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[21]_new_
.sym 54407 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[29]_new_
.sym 54408 soc.cpu.reg_out[29]
.sym 54409 soc.cpu.reg_out[23]
.sym 54410 soc.cpu.reg_out[2]
.sym 54411 soc.cpu.reg_out[7]
.sym 54478 soc.cpu.irq_pending[7]
.sym 54479 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54480 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[7]
.sym 54481 soc.cpu.cpu_state[3]
.sym 54484 soc.cpu.irq_pending[6]
.sym 54485 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54486 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[6]
.sym 54487 soc.cpu.cpu_state[3]
.sym 54490 soc.cpu.irq_pending[21]
.sym 54491 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54492 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[21]
.sym 54493 soc.cpu.cpu_state[3]
.sym 54496 soc.cpu.irq_pending[30]
.sym 54497 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54498 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[30]
.sym 54499 soc.cpu.cpu_state[3]
.sym 54502 soc.cpu.irq_pending[23]
.sym 54503 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54504 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[23]
.sym 54505 soc.cpu.cpu_state[3]
.sym 54508 soc.cpu.irq_pending[29]
.sym 54509 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54510 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[29]
.sym 54511 soc.cpu.cpu_state[3]
.sym 54514 $false
.sym 54515 $abc$64360$new_n7723_
.sym 54516 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_
.sym 54517 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[21]_new_
.sym 54520 $false
.sym 54521 $abc$64360$new_n7594_
.sym 54522 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_
.sym 54523 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[9]_new_
.sym 54524 $true
.sym 54525 clk_16mhz$2$2
.sym 54526 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 54527 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[9]_new_
.sym 54528 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[13]_new_
.sym 54529 $abc$64360$soc.cpu.mem_rdata_word[9]_new_inv_
.sym 54530 soc.cpu.next_pc[6]
.sym 54532 soc.cpu.next_pc[30]
.sym 54533 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[10]_new_inv_
.sym 54534 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[12]_new_
.sym 54601 $false
.sym 54602 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 54603 soc.cpu.reg_out[28]
.sym 54604 soc.cpu.reg_next_pc[28]
.sym 54613 soc.cpu.irq_pending[14]
.sym 54614 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54615 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[14]
.sym 54616 soc.cpu.cpu_state[3]
.sym 54619 soc.cpu.cpuregs_rs1[11]
.sym 54620 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 54621 soc.cpu.irq_mask[11]
.sym 54622 soc.cpu.instr_maskirq
.sym 54625 soc.cpu.irq_pending[28]
.sym 54626 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 54627 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[28]
.sym 54628 soc.cpu.cpu_state[3]
.sym 54631 $abc$64360$new_n7612_
.sym 54632 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[11]_new_
.sym 54633 soc.cpu.instr_timer
.sym 54634 soc.cpu.timer[11]
.sym 54637 $false
.sym 54638 $abc$64360$new_n7650_
.sym 54639 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_
.sym 54640 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[14]_new_
.sym 54643 $abc$64360$new_n7599_
.sym 54644 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[10]_new_inv_
.sym 54645 soc.cpu.cpu_state[3]
.sym 54646 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[10]
.sym 54647 $true
.sym 54648 clk_16mhz$2$2
.sym 54649 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 54651 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[6]_new_
.sym 54652 $abc$64360$new_n7547_
.sym 54653 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[28]_new_
.sym 54654 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[14]_new_
.sym 54655 $abc$64360$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 54656 $abc$64360$soc.cpu.mem_rdata_word[13]_new_inv_
.sym 54724 $false
.sym 54725 soc.cpu.cpu_state[2]
.sym 54726 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14895_Y_new_inv_
.sym 54727 $abc$64360$new_n7682_
.sym 54730 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 54731 soc.cpu.pcpi_div.pcpi_wr
.sym 54732 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 54733 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 54736 soc.cpu.cpu_state[5]
.sym 54737 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 54738 $abc$64360$new_n7665_
.sym 54739 soc.cpu.mem_rdata[30]
.sym 54754 $false
.sym 54755 $abc$64360$new_n7813_
.sym 54756 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_
.sym 54757 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[30]_new_
.sym 54760 $false
.sym 54761 $abc$64360$new_n7557_
.sym 54762 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_
.sym 54763 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[6]_new_
.sym 54766 $false
.sym 54767 $abc$64360$new_n7793_
.sym 54768 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_
.sym 54769 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[28]_new_
.sym 54770 $true
.sym 54771 clk_16mhz$2$2
.sym 54772 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 54773 $true$2
.sym 54774 $abc$64360$techmap\soc.$logic_not$picosoc.v:182$1173_Y_new_
.sym 54889 $false
.sym 54890 $false
.sym 54891 soc.cpu.mem_wstrb[3]
.sym 54892 $abc$64360$techmap\soc.$0\ram_ready[0:0]
.sym 54897 $abc$64360$techmap\soc.$0\ram_ready[0:0]
.sym 54898 $abc$64360$new_n4832_
.sym 54899 $abc$64360$new_n4737_
.sym 54900 $abc$64360$new_n4660_
.sym 54901 $abc$64360$new_n4538_
.sym 54902 leds[24]
.sym 54903 leds[30]
.sym 54970 $false
.sym 54971 $false
.sym 54972 iomem_rdata[10]
.sym 54973 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 54988 $abc$64360$new_n8573_
.sym 54989 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 54990 $abc$64360$auto$wreduce.cc:454:run$7071[25]
.sym 54991 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[25]_new_
.sym 55000 soc.cpu.mem_wdata[8]
.sym 55001 $false
.sym 55002 $false
.sym 55003 $false
.sym 55012 soc.cpu.mem_wdata[11]
.sym 55013 $false
.sym 55014 $false
.sym 55015 $false
.sym 55016 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.sym 55017 clk_16mhz$2$2
.sym 55018 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 55020 $abc$64360$procmux$6605_Y[9]_new_
.sym 55021 $abc$64360$new_n4709_
.sym 55022 $abc$64360$new_n4711_
.sym 55023 iomem_rdata[9]
.sym 55024 iomem_rdata[28]
.sym 55026 iomem_rdata[8]
.sym 55099 $false
.sym 55100 $abc$64360$new_n7881_
.sym 55101 leds[10]
.sym 55102 gpio[10]
.sym 55105 $false
.sym 55106 $abc$64360$new_n7881_
.sym 55107 leds[8]
.sym 55108 gpio[8]
.sym 55111 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 55112 iomem_rdata[25]
.sym 55113 $abc$64360$new_n4273_
.sym 55114 soc.spimemio.valid
.sym 55117 $false
.sym 55118 $abc$64360$new_n5566_
.sym 55119 $abc$64360$auto$ice40_ffinit.cc:141:execute$62990
.sym 55120 $abc$64360$procmux$6605_Y[15]_new_
.sym 55123 $false
.sym 55124 $abc$64360$new_n5566_
.sym 55125 $abc$64360$auto$ice40_ffinit.cc:141:execute$63030
.sym 55126 $abc$64360$procmux$6605_Y[25]_new_
.sym 55135 $false
.sym 55136 $abc$64360$new_n5566_
.sym 55137 $abc$64360$auto$ice40_ffinit.cc:141:execute$62970
.sym 55138 $abc$64360$procmux$6605_Y[10]_new_
.sym 55139 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 55140 clk_16mhz$2$2
.sym 55141 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 55142 $abc$64360$procmux$6605_Y[30]_new_
.sym 55143 $abc$64360$procmux$6605_Y[24]_new_
.sym 55144 $abc$64360$new_n5395_
.sym 55145 $abc$64360$procmux$6605_Y[31]_new_
.sym 55146 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 55147 $abc$64360$new_n4653_
.sym 55148 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[0]_new_
.sym 55149 gpio[30]
.sym 55240 $false
.sym 55241 $false
.sym 55242 resetn$2
.sym 55243 $abc$64360$new_n5356_
.sym 55246 $abc$64360$new_n5356_
.sym 55247 soc.simpleuart.recv_buf_valid
.sym 55248 $abc$64360$techmap\soc.$logic_not$picosoc.v:182$1173_Y_new_
.sym 55249 $abc$64360$new_n4264_
.sym 55252 $false
.sym 55253 $false
.sym 55254 $false
.sym 55255 soc.cpu.count_cycle[0]
.sym 55262 $true
.sym 55263 clk_16mhz$2$2
.sym 55264 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 55265 $abc$64360$procmux$6605_Y[21]_new_
.sym 55266 $abc$64360$new_n8557_
.sym 55267 $abc$64360$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 55268 $abc$64360$new_n4665_
.sym 55269 $abc$64360$new_n4615_
.sym 55270 soc.cpu.mem_rdata[29]
.sym 55271 gpio[21]
.sym 55272 gpio[16]
.sym 55339 $false
.sym 55340 $abc$64360$new_n7881_
.sym 55341 leds[13]
.sym 55342 gpio[13]
.sym 55345 soc.cpu.instr_rdcycle
.sym 55346 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 55347 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16212_Y_new_inv_
.sym 55348 soc.cpu.count_cycle[11]
.sym 55357 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 55358 iomem_rdata[26]
.sym 55359 $abc$64360$new_n4273_
.sym 55360 soc.spimemio.valid
.sym 55363 $abc$64360$new_n8563_
.sym 55364 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 55365 $abc$64360$auto$wreduce.cc:454:run$7071[26]
.sym 55366 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[26]_new_
.sym 55369 $false
.sym 55370 $abc$64360$new_n5566_
.sym 55371 $abc$64360$auto$ice40_ffinit.cc:141:execute$62982
.sym 55372 $abc$64360$procmux$6605_Y[13]_new_
.sym 55375 $false
.sym 55376 $abc$64360$new_n5566_
.sym 55377 $abc$64360$auto$ice40_ffinit.cc:141:execute$63042
.sym 55378 $abc$64360$procmux$6605_Y[29]_new_
.sym 55381 $false
.sym 55382 $abc$64360$new_n5566_
.sym 55383 $abc$64360$auto$ice40_ffinit.cc:141:execute$63034
.sym 55384 $abc$64360$procmux$6605_Y[26]_new_
.sym 55385 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 55386 clk_16mhz$2$2
.sym 55387 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 55388 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16208_Y_new_inv_
.sym 55389 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16201_Y_new_inv_
.sym 55390 $abc$64360$new_n7568_
.sym 55391 $abc$64360$new_n4343_
.sym 55392 soc.cpu.mem_addr[24]
.sym 55393 soc.cpu.mem_addr[25]
.sym 55394 soc.cpu.mem_addr[13]
.sym 55395 soc.cpu.mem_addr[19]
.sym 55462 $false
.sym 55463 $abc$64360$new_n7881_
.sym 55464 leds[19]
.sym 55465 gpio[19]
.sym 55468 $false
.sym 55469 $abc$64360$new_n7881_
.sym 55470 leds[18]
.sym 55471 gpio[18]
.sym 55474 $false
.sym 55475 $abc$64360$new_n5566_
.sym 55476 $abc$64360$auto$ice40_ffinit.cc:141:execute$62986
.sym 55477 $abc$64360$procmux$6605_Y[14]_new_
.sym 55480 $false
.sym 55481 $abc$64360$new_n5566_
.sym 55482 $abc$64360$auto$ice40_ffinit.cc:141:execute$62998
.sym 55483 $abc$64360$procmux$6605_Y[17]_new_
.sym 55486 $false
.sym 55487 $abc$64360$new_n5566_
.sym 55488 $abc$64360$auto$ice40_ffinit.cc:141:execute$62938
.sym 55489 $abc$64360$procmux$6605_Y[2]_new_
.sym 55492 $false
.sym 55493 $abc$64360$new_n5566_
.sym 55494 $abc$64360$auto$ice40_ffinit.cc:141:execute$62934
.sym 55495 $abc$64360$procmux$6605_Y[0]_new_
.sym 55498 $false
.sym 55499 $abc$64360$new_n5566_
.sym 55500 $abc$64360$auto$ice40_ffinit.cc:141:execute$63002
.sym 55501 $abc$64360$procmux$6605_Y[18]_new_
.sym 55504 $false
.sym 55505 $abc$64360$new_n5566_
.sym 55506 $abc$64360$auto$ice40_ffinit.cc:141:execute$63006
.sym 55507 $abc$64360$procmux$6605_Y[19]_new_
.sym 55508 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 55509 clk_16mhz$2$2
.sym 55510 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 55511 $abc$64360$procmux$6605_Y[16]_new_
.sym 55512 $abc$64360$new_n7627_
.sym 55514 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16210_Y_new_inv_
.sym 55515 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16213_Y_new_inv_
.sym 55516 soc.cpu.mem_addr[30]
.sym 55517 soc.cpu.mem_addr[1]
.sym 55518 soc.cpu.mem_addr[26]
.sym 55585 $false
.sym 55586 $false
.sym 55587 iomem_rdata[18]
.sym 55588 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 55591 $abc$64360$new_n4560_
.sym 55592 $abc$64360$new_n4559_
.sym 55593 $abc$64360$new_n4556_
.sym 55594 $abc$64360$new_n4557_
.sym 55597 soc.ram_ready
.sym 55598 $abc$64360$new_n4558_
.sym 55599 soc.spimemio.config_dummy[2]
.sym 55600 $abc$64360$new_n4245_
.sym 55603 $false
.sym 55604 $false
.sym 55605 soc.cpu.mem_addr[27]
.sym 55606 soc.cpu.mem_addr[26]
.sym 55609 soc.cpu.mem_wdata[22]
.sym 55610 $false
.sym 55611 $false
.sym 55612 $false
.sym 55615 soc.cpu.mem_wdata[16]
.sym 55616 $false
.sym 55617 $false
.sym 55618 $false
.sym 55621 soc.cpu.mem_wdata[18]
.sym 55622 $false
.sym 55623 $false
.sym 55624 $false
.sym 55627 soc.cpu.mem_wdata[20]
.sym 55628 $false
.sym 55629 $false
.sym 55630 $false
.sym 55631 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792
.sym 55632 clk_16mhz$2$2
.sym 55633 $false
.sym 55634 $abc$64360$new_n4260_
.sym 55635 $abc$64360$new_n4261_
.sym 55636 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[2]_new_
.sym 55637 $abc$64360$new_n7477_
.sym 55638 $abc$64360$new_n4262_
.sym 55639 iomem_rdata[12]
.sym 55640 iomem_rdata[31]
.sym 55641 iomem_rdata[30]
.sym 55708 soc.cpu.mem_addr[19]
.sym 55709 soc.cpu.mem_addr[18]
.sym 55710 soc.cpu.mem_addr[17]
.sym 55711 soc.cpu.mem_addr[16]
.sym 55714 $abc$64360$new_n4265_
.sym 55715 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_
.sym 55716 $abc$64360$new_n4253_
.sym 55717 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.sym 55720 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_
.sym 55721 $abc$64360$new_n4265_
.sym 55722 $abc$64360$new_n4253_
.sym 55723 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.sym 55726 $false
.sym 55727 $abc$64360$new_n7881_
.sym 55728 leds[20]
.sym 55729 gpio[20]
.sym 55732 soc.simpleuart.cfg_divider[21]
.sym 55733 $abc$64360$new_n4260_
.sym 55734 $abc$64360$new_n4332_
.sym 55735 soc.simpleuart.recv_buf_valid
.sym 55738 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[3]_new_
.sym 55739 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[2]_new_
.sym 55740 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[2]_new_
.sym 55741 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[0]_new_
.sym 55744 soc.cpu.mem_wdata[20]
.sym 55745 $false
.sym 55746 $false
.sym 55747 $false
.sym 55750 soc.cpu.mem_wdata[19]
.sym 55751 $false
.sym 55752 $false
.sym 55753 $false
.sym 55754 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858
.sym 55755 clk_16mhz$2$2
.sym 55756 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 55757 $abc$64360$new_n4246_
.sym 55758 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_
.sym 55759 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]
.sym 55760 $abc$64360$new_n7592_
.sym 55761 clock.counterO[4]
.sym 55762 iomem_rdata[16]
.sym 55763 iomem_rdata[23]
.sym 55764 iomem_rdata[4]
.sym 55793 $true
.sym 55830 clock.counterO[0]$2
.sym 55831 $false
.sym 55832 clock.counterO[0]
.sym 55833 $false
.sym 55834 $false
.sym 55836 $auto$alumacc.cc:474:replace_alu$7287.C[2]
.sym 55838 $false
.sym 55839 clock.counterO[1]
.sym 55842 $auto$alumacc.cc:474:replace_alu$7287.C[3]
.sym 55843 resetn$2
.sym 55844 $false
.sym 55845 clock.counterO[2]
.sym 55846 $auto$alumacc.cc:474:replace_alu$7287.C[2]
.sym 55848 $auto$alumacc.cc:474:replace_alu$7287.C[4]
.sym 55849 resetn$2
.sym 55850 $false
.sym 55851 clock.counterO[3]
.sym 55852 $auto$alumacc.cc:474:replace_alu$7287.C[3]
.sym 55854 $auto$alumacc.cc:474:replace_alu$7287.C[5]
.sym 55855 resetn$2
.sym 55856 $false
.sym 55857 clock.counterO[4]
.sym 55858 $auto$alumacc.cc:474:replace_alu$7287.C[4]
.sym 55860 $auto$alumacc.cc:474:replace_alu$7287.C[6]
.sym 55861 resetn$2
.sym 55862 $false
.sym 55863 clock.counterO[5]
.sym 55864 $auto$alumacc.cc:474:replace_alu$7287.C[5]
.sym 55866 $auto$alumacc.cc:474:replace_alu$7287.C[7]
.sym 55867 resetn$2
.sym 55868 $false
.sym 55869 clock.counterO[6]
.sym 55870 $auto$alumacc.cc:474:replace_alu$7287.C[6]
.sym 55872 $auto$alumacc.cc:474:replace_alu$7287.C[8]
.sym 55873 resetn$2
.sym 55874 $false
.sym 55875 clock.counterO[7]
.sym 55876 $auto$alumacc.cc:474:replace_alu$7287.C[7]
.sym 55877 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215
.sym 55878 clk_16mhz$2$2
.sym 55879 $false
.sym 55880 clock.counterO[8]
.sym 55881 clock.counterO[11]
.sym 55882 clock.counterO[14]
.sym 55883 clock.counterO[12]
.sym 55884 $abc$64360$auto$rtlil.cc:1844:Not$7262_new_
.sym 55885 clock.counterO[9]
.sym 55886 iomem_rdata[20]
.sym 55887 iomem_rdata[21]
.sym 55916 $auto$alumacc.cc:474:replace_alu$7287.C[8]
.sym 55953 $auto$alumacc.cc:474:replace_alu$7287.C[9]
.sym 55954 resetn$2
.sym 55955 $false
.sym 55956 clock.counterO[8]
.sym 55957 $auto$alumacc.cc:474:replace_alu$7287.C[8]
.sym 55959 $auto$alumacc.cc:474:replace_alu$7287.C[10]
.sym 55960 resetn$2
.sym 55961 $false
.sym 55962 clock.counterO[9]
.sym 55963 $auto$alumacc.cc:474:replace_alu$7287.C[9]
.sym 55965 $auto$alumacc.cc:474:replace_alu$7287.C[11]
.sym 55966 resetn$2
.sym 55967 $false
.sym 55968 clock.counterO[10]
.sym 55969 $auto$alumacc.cc:474:replace_alu$7287.C[10]
.sym 55971 $auto$alumacc.cc:474:replace_alu$7287.C[12]
.sym 55972 resetn$2
.sym 55973 $false
.sym 55974 clock.counterO[11]
.sym 55975 $auto$alumacc.cc:474:replace_alu$7287.C[11]
.sym 55977 $auto$alumacc.cc:474:replace_alu$7287.C[13]
.sym 55978 resetn$2
.sym 55979 $false
.sym 55980 clock.counterO[12]
.sym 55981 $auto$alumacc.cc:474:replace_alu$7287.C[12]
.sym 55983 $auto$alumacc.cc:474:replace_alu$7287.C[14]
.sym 55984 resetn$2
.sym 55985 $false
.sym 55986 clock.counterO[13]
.sym 55987 $auto$alumacc.cc:474:replace_alu$7287.C[13]
.sym 55989 $auto$alumacc.cc:474:replace_alu$7287.C[15]
.sym 55990 resetn$2
.sym 55991 $false
.sym 55992 clock.counterO[14]
.sym 55993 $auto$alumacc.cc:474:replace_alu$7287.C[14]
.sym 55995 $auto$alumacc.cc:474:replace_alu$7287.C[16]
.sym 55996 resetn$2
.sym 55997 $false
.sym 55998 clock.counterO[15]
.sym 55999 $auto$alumacc.cc:474:replace_alu$7287.C[15]
.sym 56000 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215
.sym 56001 clk_16mhz$2$2
.sym 56002 $false
.sym 56003 clock.counterO[20]
.sym 56004 clock.counterO[23]
.sym 56005 clock.counterO[21]
.sym 56006 clock.counterO[22]
.sym 56007 clock.counterO[19]
.sym 56008 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[23]
.sym 56009 clock.counterO[17]
.sym 56010 clock.counterO[16]
.sym 56039 $auto$alumacc.cc:474:replace_alu$7287.C[16]
.sym 56076 $auto$alumacc.cc:474:replace_alu$7287.C[17]
.sym 56077 resetn$2
.sym 56078 $false
.sym 56079 clock.counterO[16]
.sym 56080 $auto$alumacc.cc:474:replace_alu$7287.C[16]
.sym 56082 $auto$alumacc.cc:474:replace_alu$7287.C[18]
.sym 56083 resetn$2
.sym 56084 $false
.sym 56085 clock.counterO[17]
.sym 56086 $auto$alumacc.cc:474:replace_alu$7287.C[17]
.sym 56088 $auto$alumacc.cc:474:replace_alu$7287.C[19]
.sym 56089 resetn$2
.sym 56090 $false
.sym 56091 clock.counterO[18]
.sym 56092 $auto$alumacc.cc:474:replace_alu$7287.C[18]
.sym 56094 $auto$alumacc.cc:474:replace_alu$7287.C[20]
.sym 56095 resetn$2
.sym 56096 $false
.sym 56097 clock.counterO[19]
.sym 56098 $auto$alumacc.cc:474:replace_alu$7287.C[19]
.sym 56100 $auto$alumacc.cc:474:replace_alu$7287.C[21]
.sym 56101 resetn$2
.sym 56102 $false
.sym 56103 clock.counterO[20]
.sym 56104 $auto$alumacc.cc:474:replace_alu$7287.C[20]
.sym 56106 $auto$alumacc.cc:474:replace_alu$7287.C[22]
.sym 56107 resetn$2
.sym 56108 $false
.sym 56109 clock.counterO[21]
.sym 56110 $auto$alumacc.cc:474:replace_alu$7287.C[21]
.sym 56112 $auto$alumacc.cc:474:replace_alu$7287.C[23]
.sym 56113 resetn$2
.sym 56114 $false
.sym 56115 clock.counterO[22]
.sym 56116 $auto$alumacc.cc:474:replace_alu$7287.C[22]
.sym 56118 $auto$alumacc.cc:474:replace_alu$7287.C[24]
.sym 56119 resetn$2
.sym 56120 $false
.sym 56121 clock.counterO[23]
.sym 56122 $auto$alumacc.cc:474:replace_alu$7287.C[23]
.sym 56123 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215
.sym 56124 clk_16mhz$2$2
.sym 56125 $false
.sym 56126 clock.counterO[28]
.sym 56127 clock.counterO[30]
.sym 56128 $abc$64360$procmux$6605_Y[7]_new_
.sym 56129 $abc$64360$procmux$6605_Y[4]_new_
.sym 56130 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46169
.sym 56131 $abc$64360$new_n8680_
.sym 56132 gpio[7]
.sym 56133 gpio[4]
.sym 56162 $auto$alumacc.cc:474:replace_alu$7287.C[24]
.sym 56199 $auto$alumacc.cc:474:replace_alu$7287.C[25]
.sym 56200 resetn$2
.sym 56201 $false
.sym 56202 clock.counterO[24]
.sym 56203 $auto$alumacc.cc:474:replace_alu$7287.C[24]
.sym 56205 $auto$alumacc.cc:474:replace_alu$7287.C[26]
.sym 56206 resetn$2
.sym 56207 $false
.sym 56208 clock.counterO[25]
.sym 56209 $auto$alumacc.cc:474:replace_alu$7287.C[25]
.sym 56211 $auto$alumacc.cc:474:replace_alu$7287.C[27]
.sym 56212 resetn$2
.sym 56213 $false
.sym 56214 clock.counterO[26]
.sym 56215 $auto$alumacc.cc:474:replace_alu$7287.C[26]
.sym 56217 $auto$alumacc.cc:474:replace_alu$7287.C[28]
.sym 56218 resetn$2
.sym 56219 $false
.sym 56220 clock.counterO[27]
.sym 56221 $auto$alumacc.cc:474:replace_alu$7287.C[27]
.sym 56223 $auto$alumacc.cc:474:replace_alu$7287.C[29]
.sym 56224 resetn$2
.sym 56225 $false
.sym 56226 clock.counterO[28]
.sym 56227 $auto$alumacc.cc:474:replace_alu$7287.C[28]
.sym 56229 $auto$alumacc.cc:474:replace_alu$7287.C[30]
.sym 56230 resetn$2
.sym 56231 $false
.sym 56232 clock.counterO[29]
.sym 56233 $auto$alumacc.cc:474:replace_alu$7287.C[29]
.sym 56235 $auto$alumacc.cc:474:replace_alu$7287.C[31]
.sym 56236 resetn$2
.sym 56237 $false
.sym 56238 clock.counterO[30]
.sym 56239 $auto$alumacc.cc:474:replace_alu$7287.C[30]
.sym 56242 $false
.sym 56243 resetn$2
.sym 56244 $abc$64360$auto$ice40_ffinit.cc:141:execute$63050
.sym 56245 $auto$alumacc.cc:474:replace_alu$7287.C[31]
.sym 56246 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215
.sym 56247 clk_16mhz$2$2
.sym 56248 $false
.sym 56249 $abc$64360$new_n5431_
.sym 56251 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181
.sym 56253 leds[4]
.sym 56254 leds[7]
.sym 56323 $false
.sym 56324 $false
.sym 56325 $false
.sym 56326 $abc$64360$auto$ice40_ffinit.cc:141:execute$63034
.sym 56347 $false
.sym 56348 $false
.sym 56349 $false
.sym 56350 $abc$64360$auto$ice40_ffinit.cc:141:execute$63042
.sym 56474 $abc$64360$new_n5980_
.sym 56477 soc.cpu.reg_next_pc[5]
.sym 56547 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[3]
.sym 56548 $abc$64360$new_n5963_
.sym 56549 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[3]
.sym 56550 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56553 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[2]
.sym 56554 $abc$64360$new_n5963_
.sym 56555 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[2]
.sym 56556 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56565 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[4]
.sym 56566 $abc$64360$new_n5963_
.sym 56567 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[4]
.sym 56568 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56571 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[6]
.sym 56572 $abc$64360$new_n5963_
.sym 56573 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[6]
.sym 56574 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56577 $false
.sym 56578 $abc$64360$new_n5984_
.sym 56579 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5]
.sym 56580 $abc$64360$new_n5964_
.sym 56583 $false
.sym 56584 $abc$64360$new_n5976_
.sym 56585 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3]
.sym 56586 $abc$64360$new_n5964_
.sym 56589 $false
.sym 56590 $abc$64360$new_n5972_
.sym 56591 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2]
.sym 56592 $abc$64360$new_n5964_
.sym 56593 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 56594 clk_16mhz$2$2
.sym 56595 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 56600 $abc$64360$new_n5992_
.sym 56601 $abc$64360$new_n6004_
.sym 56602 $abc$64360$new_n6008_
.sym 56603 soc.cpu.reg_pc[7]
.sym 56604 soc.cpu.reg_next_pc[8]
.sym 56606 soc.cpu.reg_next_pc[12]
.sym 56607 soc.cpu.reg_next_pc[11]
.sym 56710 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[15]
.sym 56711 $abc$64360$new_n5963_
.sym 56712 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[15]
.sym 56713 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56716 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[9]
.sym 56717 $abc$64360$new_n5963_
.sym 56718 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[9]
.sym 56719 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56722 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[14]
.sym 56723 $abc$64360$new_n5963_
.sym 56724 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[14]
.sym 56725 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56728 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[10]
.sym 56729 $abc$64360$new_n5963_
.sym 56730 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[10]
.sym 56731 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56734 $false
.sym 56735 $abc$64360$new_n5986_
.sym 56736 soc.cpu.reg_next_pc[7]
.sym 56737 $abc$64360$new_n5956_
.sym 56746 $false
.sym 56747 $abc$64360$new_n5012_
.sym 56748 soc.cpu.reg_op1[14]
.sym 56749 $abc$64360$new_n4930_
.sym 56752 $false
.sym 56753 $abc$64360$new_n5047_
.sym 56754 soc.cpu.reg_op1[7]
.sym 56755 $abc$64360$new_n4930_
.sym 56756 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 56757 clk_16mhz$2$2
.sym 56758 $false
.sym 56759 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14]
.sym 56760 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7]
.sym 56761 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11]
.sym 56762 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10]
.sym 56763 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1]
.sym 56764 $abc$64360$new_n6052_
.sym 56765 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4]
.sym 56766 soc.cpu.reg_next_pc[23]
.sym 56833 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[22]
.sym 56834 $abc$64360$new_n5963_
.sym 56835 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[22]
.sym 56836 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56839 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[18]
.sym 56840 $abc$64360$new_n5963_
.sym 56841 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[18]
.sym 56842 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56845 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[17]
.sym 56846 $abc$64360$new_n5963_
.sym 56847 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[17]
.sym 56848 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56851 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[16]
.sym 56852 $abc$64360$new_n5963_
.sym 56853 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[16]
.sym 56854 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56857 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13]
.sym 56858 $false
.sym 56859 $false
.sym 56860 $false
.sym 56863 $false
.sym 56864 $abc$64360$new_n6024_
.sym 56865 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15]
.sym 56866 $abc$64360$new_n5964_
.sym 56869 $false
.sym 56870 $abc$64360$new_n6016_
.sym 56871 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13]
.sym 56872 $abc$64360$new_n5964_
.sym 56875 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4]
.sym 56876 $false
.sym 56877 $false
.sym 56878 $false
.sym 56879 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 56880 clk_16mhz$2$2
.sym 56881 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 56882 $abc$64360$new_n6064_
.sym 56883 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19]
.sym 56884 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13]
.sym 56885 $abc$64360$new_n6060_
.sym 56886 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12]
.sym 56887 soc.cpu.reg_next_pc[24]
.sym 56888 soc.cpu.reg_next_pc[25]
.sym 56889 soc.cpu.reg_next_pc[26]
.sym 56956 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[28]
.sym 56957 $abc$64360$new_n5963_
.sym 56958 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[28]
.sym 56959 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56962 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[27]
.sym 56963 $abc$64360$new_n5963_
.sym 56964 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[27]
.sym 56965 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56968 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[29]
.sym 56969 $abc$64360$new_n5963_
.sym 56970 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[29]
.sym 56971 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 56974 $false
.sym 56975 $abc$64360$new_n6076_
.sym 56976 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28]
.sym 56977 $abc$64360$new_n5964_
.sym 56980 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17]
.sym 56981 $false
.sym 56982 $false
.sym 56983 $false
.sym 56986 $false
.sym 56987 $abc$64360$new_n6072_
.sym 56988 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27]
.sym 56989 $abc$64360$new_n5964_
.sym 56992 $false
.sym 56993 $abc$64360$new_n6000_
.sym 56994 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9]
.sym 56995 $abc$64360$new_n5964_
.sym 56998 $false
.sym 56999 $abc$64360$new_n6048_
.sym 57000 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21]
.sym 57001 $abc$64360$new_n5964_
.sym 57002 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 57003 clk_16mhz$2$2
.sym 57004 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 57006 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[1]
.sym 57007 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[2]
.sym 57008 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[3]
.sym 57009 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[4]
.sym 57010 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[5]
.sym 57011 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[6]
.sym 57012 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[7]
.sym 57079 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[7]
.sym 57080 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57081 soc.cpu.cpu_state[4]
.sym 57082 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57085 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[31]
.sym 57086 $abc$64360$new_n5963_
.sym 57087 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[31]
.sym 57088 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 57097 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[2]
.sym 57098 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57099 soc.cpu.cpu_state[4]
.sym 57100 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57103 $false
.sym 57104 $abc$64360$new_n5048_
.sym 57105 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[7]_new_inv_
.sym 57106 soc.cpu.cpu_state[2]
.sym 57109 $false
.sym 57110 $abc$64360$new_n4932_
.sym 57111 soc.cpu.reg_op1[30]
.sym 57112 $abc$64360$new_n4930_
.sym 57115 $false
.sym 57116 $abc$64360$new_n5082_
.sym 57117 soc.cpu.reg_op1[0]
.sym 57118 $abc$64360$new_n4930_
.sym 57121 $false
.sym 57122 $abc$64360$new_n4937_
.sym 57123 soc.cpu.reg_op1[29]
.sym 57124 $abc$64360$new_n4930_
.sym 57125 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 57126 clk_16mhz$2$2
.sym 57127 $false
.sym 57128 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[8]
.sym 57129 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[9]
.sym 57130 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[10]
.sym 57131 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[11]
.sym 57132 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[12]
.sym 57133 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[13]
.sym 57134 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[14]
.sym 57135 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[15]
.sym 57202 $false
.sym 57203 $abc$64360$new_n6054_
.sym 57204 soc.cpu.reg_next_pc[24]
.sym 57205 $abc$64360$new_n5956_
.sym 57220 soc.cpu.is_lui_auipc_jal
.sym 57221 soc.cpu.cpuregs_rs1[14]
.sym 57222 soc.cpu.reg_pc[14]
.sym 57223 soc.cpu.instr_lui
.sym 57226 $false
.sym 57227 $abc$64360$new_n5013_
.sym 57228 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[14]_new_inv_
.sym 57229 soc.cpu.cpu_state[2]
.sym 57232 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[14]
.sym 57233 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57234 soc.cpu.cpu_state[4]
.sym 57235 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57238 $false
.sym 57239 $abc$64360$new_n6084_
.sym 57240 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30]
.sym 57241 $abc$64360$new_n5964_
.sym 57244 $false
.sym 57245 $abc$64360$new_n6032_
.sym 57246 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17]
.sym 57247 $abc$64360$new_n5964_
.sym 57248 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 57249 clk_16mhz$2$2
.sym 57250 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 57251 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[16]
.sym 57252 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[17]
.sym 57253 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[18]
.sym 57254 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[19]
.sym 57255 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[20]
.sym 57256 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[21]
.sym 57257 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[22]
.sym 57258 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[23]
.sym 57325 $false
.sym 57326 $abc$64360$new_n5970_
.sym 57327 soc.cpu.reg_next_pc[3]
.sym 57328 $abc$64360$new_n5956_
.sym 57331 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[19]
.sym 57332 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57333 soc.cpu.cpu_state[4]
.sym 57334 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57337 $false
.sym 57338 $abc$64360$new_n4988_
.sym 57339 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[19]_new_inv_
.sym 57340 soc.cpu.cpu_state[2]
.sym 57343 $false
.sym 57344 $abc$64360$new_n6046_
.sym 57345 soc.cpu.reg_next_pc[22]
.sym 57346 $abc$64360$new_n5956_
.sym 57349 $false
.sym 57350 $abc$64360$new_n4973_
.sym 57351 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[22]_new_inv_
.sym 57352 soc.cpu.cpu_state[2]
.sym 57355 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[22]
.sym 57356 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57357 soc.cpu.cpu_state[4]
.sym 57358 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57361 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[18]
.sym 57362 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57363 soc.cpu.cpu_state[4]
.sym 57364 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57367 soc.cpu.reg_op2[0]
.sym 57368 $false
.sym 57369 $false
.sym 57370 $false
.sym 57371 resetn$2
.sym 57372 clk_16mhz$2$2
.sym 57373 $abc$64360$auto$rtlil.cc:1981:NotGate$64186
.sym 57374 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[24]
.sym 57375 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[25]
.sym 57376 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[26]
.sym 57377 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[27]
.sym 57378 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[28]
.sym 57379 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[29]
.sym 57380 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[30]
.sym 57381 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[31]
.sym 57448 $false
.sym 57449 $abc$64360$new_n4938_
.sym 57450 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[29]_new_inv_
.sym 57451 soc.cpu.cpu_state[2]
.sym 57454 $false
.sym 57455 $abc$64360$new_n4933_
.sym 57456 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[30]_new_inv_
.sym 57457 soc.cpu.cpu_state[2]
.sym 57460 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[30]
.sym 57461 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57462 soc.cpu.cpu_state[4]
.sym 57463 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57466 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[29]
.sym 57467 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57468 soc.cpu.cpu_state[4]
.sym 57469 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57472 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27]
.sym 57473 $false
.sym 57474 $false
.sym 57475 $false
.sym 57478 $false
.sym 57479 $abc$64360$new_n6068_
.sym 57480 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26]
.sym 57481 $abc$64360$new_n5964_
.sym 57484 $false
.sym 57485 $abc$64360$new_n6028_
.sym 57486 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16]
.sym 57487 $abc$64360$new_n5964_
.sym 57490 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28]
.sym 57491 $false
.sym 57492 $false
.sym 57493 $false
.sym 57494 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 57495 clk_16mhz$2$2
.sym 57496 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 57497 $abc$64360$new_n4977_
.sym 57498 $abc$64360$new_n6038_
.sym 57499 $abc$64360$new_n4978_
.sym 57500 $abc$64360$new_n4942_
.sym 57501 $abc$64360$new_n4943_
.sym 57502 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_
.sym 57503 soc.cpu.reg_op1[28]
.sym 57504 soc.cpu.reg_op1[21]
.sym 57571 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 57572 soc.cpu.latched_stalu
.sym 57573 soc.cpu.alu_out_q[19]
.sym 57574 soc.cpu.reg_out[19]
.sym 57577 soc.cpu.decoded_imm[2]
.sym 57578 $abc$64360$new_n7398_
.sym 57579 soc.cpu.is_slli_srli_srai
.sym 57580 soc.cpu.decoded_rs2[2]
.sym 57583 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 57584 soc.cpu.irq_state[0]
.sym 57585 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[15]_new_inv_
.sym 57586 soc.cpu.reg_next_pc[16]
.sym 57589 $false
.sym 57590 soc.cpu.latched_stalu
.sym 57591 soc.cpu.alu_out_q[4]
.sym 57592 soc.cpu.reg_out[4]
.sym 57595 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[27]
.sym 57596 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57597 soc.cpu.cpu_state[4]
.sym 57598 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57601 soc.cpu.decoded_imm[4]
.sym 57602 $abc$64360$new_n7398_
.sym 57603 soc.cpu.is_slli_srli_srai
.sym 57604 soc.cpu.decoded_rs2[4]
.sym 57607 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 57608 soc.cpu.irq_state[0]
.sym 57609 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[3]_new_inv_
.sym 57610 soc.cpu.reg_next_pc[4]
.sym 57613 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $true
.sym 57618 clk_16mhz$2$2
.sym 57619 $false
.sym 57620 $abc$64360$new_n5082_
.sym 57621 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[25]_new_
.sym 57622 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24]
.sym 57623 $abc$64360$new_n5053_
.sym 57624 $abc$64360$new_n5052_
.sym 57625 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[0]_new_inv_
.sym 57626 $abc$64360$new_n5966_
.sym 57627 $abc$64360$new_n6058_
.sym 57694 $false
.sym 57695 $abc$64360$new_n4953_
.sym 57696 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[26]_new_inv_
.sym 57697 soc.cpu.cpu_state[2]
.sym 57700 $false
.sym 57701 $false
.sym 57702 soc.cpu.cpu_state[2]
.sym 57703 resetn$2
.sym 57706 $false
.sym 57707 soc.cpu.latched_stalu
.sym 57708 soc.cpu.alu_out_q[16]
.sym 57709 soc.cpu.reg_out[16]
.sym 57712 $false
.sym 57713 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 57714 soc.cpu.reg_op2[0]
.sym 57715 soc.cpu.reg_op2[8]
.sym 57718 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 57719 soc.cpu.latched_stalu
.sym 57720 soc.cpu.alu_out_q[22]
.sym 57721 soc.cpu.reg_out[22]
.sym 57730 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[26]
.sym 57731 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57732 soc.cpu.cpu_state[4]
.sym 57733 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57736 $false
.sym 57737 $abc$64360$new_n4952_
.sym 57738 soc.cpu.reg_op1[26]
.sym 57739 $abc$64360$new_n4930_
.sym 57740 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 57741 clk_16mhz$2$2
.sym 57742 $false
.sym 57743 $abc$64360$new_n5990_
.sym 57744 $abc$64360$new_n6014_
.sym 57745 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 57746 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_
.sym 57748 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22]
.sym 57749 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26]
.sym 57750 $abc$64360$new_n6006_
.sym 57817 resetn$2
.sym 57818 soc.cpu.cpu_state[5]
.sym 57819 soc.cpu.cpu_state[2]
.sym 57820 soc.cpu.cpu_state[4]
.sym 57823 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 57824 soc.cpu.latched_stalu
.sym 57825 soc.cpu.alu_out_q[12]
.sym 57826 soc.cpu.reg_out[12]
.sym 57829 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 57830 soc.cpu.latched_stalu
.sym 57831 soc.cpu.alu_out_q[31]
.sym 57832 soc.cpu.reg_out[31]
.sym 57835 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 57836 soc.cpu.latched_stalu
.sym 57837 soc.cpu.alu_out_q[31]
.sym 57838 soc.cpu.reg_out[31]
.sym 57841 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 57842 soc.cpu.latched_stalu
.sym 57843 soc.cpu.alu_out_q[2]
.sym 57844 soc.cpu.reg_out[2]
.sym 57847 $false
.sym 57848 $abc$64360$new_n6082_
.sym 57849 soc.cpu.reg_next_pc[31]
.sym 57850 $abc$64360$new_n5956_
.sym 57853 soc.cpu.mem_la_wdata[8]
.sym 57854 $false
.sym 57855 $false
.sym 57856 $false
.sym 57859 $false
.sym 57860 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 57861 soc.cpu.mem_la_wdata[8]
.sym 57862 soc.cpu.reg_op2[24]
.sym 57863 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 57864 clk_16mhz$2$2
.sym 57865 $false
.sym 57866 $abc$64360$new_n5978_
.sym 57867 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[5]_new_
.sym 57868 soc.cpu.next_pc[25]
.sym 57869 $abc$64360$new_n6010_
.sym 57870 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_
.sym 57871 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[8]_new_
.sym 57872 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16]
.sym 57873 soc.cpu.reg_op2[5]
.sym 57940 $false
.sym 57941 $abc$64360$new_n5982_
.sym 57942 soc.cpu.reg_next_pc[6]
.sym 57943 $abc$64360$new_n5956_
.sym 57946 $false
.sym 57947 $abc$64360$new_n6074_
.sym 57948 soc.cpu.reg_next_pc[29]
.sym 57949 $abc$64360$new_n5956_
.sym 57952 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 57953 soc.cpu.latched_stalu
.sym 57954 soc.cpu.alu_out_q[24]
.sym 57955 soc.cpu.reg_out[24]
.sym 57958 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 57959 soc.cpu.latched_stalu
.sym 57960 soc.cpu.alu_out_q[6]
.sym 57961 soc.cpu.reg_out[6]
.sym 57964 $false
.sym 57965 soc.cpu.decoded_imm[0]
.sym 57966 soc.cpu.reg_pc[0]
.sym 57967 $false
.sym 57976 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 57977 soc.cpu.latched_stalu
.sym 57978 soc.cpu.alu_out_q[24]
.sym 57979 soc.cpu.reg_out[24]
.sym 57982 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 57983 soc.cpu.latched_stalu
.sym 57984 soc.cpu.alu_out_q[6]
.sym 57985 soc.cpu.reg_out[6]
.sym 57989 soc.cpu.next_pc[13]
.sym 57990 soc.cpu.next_pc[2]
.sym 57991 soc.cpu.next_pc[5]
.sym 57992 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[1]_new_
.sym 57993 $abc$64360$new_n6026_
.sym 57994 $abc$64360$new_n6018_
.sym 57995 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[15]_new_
.sym 58063 $false
.sym 58064 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58065 soc.cpu.reg_out[4]
.sym 58066 soc.cpu.reg_next_pc[4]
.sym 58069 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58070 soc.cpu.latched_stalu
.sym 58071 soc.cpu.alu_out_q[29]
.sym 58072 soc.cpu.reg_out[29]
.sym 58075 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 58076 soc.cpu.latched_stalu
.sym 58077 soc.cpu.alu_out_q[29]
.sym 58078 soc.cpu.reg_out[29]
.sym 58087 $false
.sym 58088 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58089 soc.cpu.reg_out[31]
.sym 58090 soc.cpu.reg_next_pc[31]
.sym 58093 $false
.sym 58094 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58095 soc.cpu.reg_out[26]
.sym 58096 soc.cpu.reg_next_pc[26]
.sym 58099 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 58100 soc.cpu.latched_stalu
.sym 58101 soc.cpu.alu_out_q[17]
.sym 58102 soc.cpu.reg_out[17]
.sym 58105 $false
.sym 58106 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58107 soc.cpu.reg_out[16]
.sym 58108 soc.cpu.reg_next_pc[16]
.sym 58112 soc.cpu.next_pc[12]
.sym 58113 $abc$64360$new_n6002_
.sym 58114 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[11]_new_
.sym 58115 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[31]_new_
.sym 58116 soc.cpu.next_pc[17]
.sym 58117 soc.cpu.next_pc[8]
.sym 58118 soc.cpu.next_pc[24]
.sym 58119 soc.cpu.mem_wdata[22]
.sym 58186 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 58187 soc.cpu.latched_stalu
.sym 58188 soc.cpu.alu_out_q[3]
.sym 58189 soc.cpu.reg_out[3]
.sym 58192 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 58193 soc.cpu.latched_stalu
.sym 58194 soc.cpu.alu_out_q[7]
.sym 58195 soc.cpu.reg_out[7]
.sym 58198 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58199 soc.cpu.latched_stalu
.sym 58200 soc.cpu.alu_out_q[7]
.sym 58201 soc.cpu.reg_out[7]
.sym 58204 $false
.sym 58205 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58206 soc.cpu.reg_out[3]
.sym 58207 soc.cpu.reg_next_pc[3]
.sym 58210 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58211 soc.cpu.latched_stalu
.sym 58212 soc.cpu.alu_out_q[3]
.sym 58213 soc.cpu.reg_out[3]
.sym 58216 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27104_new_inv_
.sym 58217 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[0]_new_
.sym 58218 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 58219 soc.cpu.reg_pc[0]
.sym 58222 $false
.sym 58223 $abc$64360$new_n7823_
.sym 58224 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_
.sym 58225 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[31]_new_
.sym 58228 $false
.sym 58229 $abc$64360$new_n7753_
.sym 58230 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_
.sym 58231 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[24]_new_
.sym 58232 $true
.sym 58233 clk_16mhz$2$2
.sym 58234 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 58235 soc.cpu.next_pc[20]
.sym 58236 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[17]_new_
.sym 58237 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[24]_new_
.sym 58238 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_
.sym 58239 $abc$64360$new_n6066_
.sym 58240 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[27]_new_
.sym 58242 $abc$64360$new_n6050_
.sym 58309 $false
.sym 58310 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58311 soc.cpu.reg_out[22]
.sym 58312 soc.cpu.reg_next_pc[22]
.sym 58315 soc.cpu.irq_pending[3]
.sym 58316 soc.cpu.irq_pending[2]
.sym 58317 soc.cpu.irq_pending[1]
.sym 58318 soc.cpu.irq_pending[0]
.sym 58321 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16199_Y[0]_new_
.sym 58322 soc.cpu.irq_pending[0]
.sym 58323 soc.cpu.irq_state[1]
.sym 58324 soc.cpu.irq_mask[0]
.sym 58327 soc.cpu.irq_pending[1]
.sym 58328 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 58329 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[1]
.sym 58330 soc.cpu.cpu_state[3]
.sym 58333 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 58334 soc.cpu.latched_stalu
.sym 58335 soc.cpu.alu_out_q[0]
.sym 58336 soc.cpu.reg_out[0]
.sym 58339 $abc$64360$new_n7530_
.sym 58340 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[4]_new_
.sym 58341 $abc$64360$soc.cpu.mem_rdata_word[4]_new_inv_
.sym 58342 soc.cpu.cpu_state[5]
.sym 58345 $abc$64360$new_n7509_
.sym 58346 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[3]_new_
.sym 58347 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 58348 soc.cpu.irq_pending[3]
.sym 58351 $false
.sym 58352 $abc$64360$new_n7683_
.sym 58353 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_
.sym 58354 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[17]_new_
.sym 58355 $true
.sym 58356 clk_16mhz$2$2
.sym 58357 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 58358 soc.cpu.next_pc[15]
.sym 58359 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[20]_new_
.sym 58360 soc.cpu.next_pc[19]
.sym 58361 soc.cpu.next_pc[23]
.sym 58362 soc.cpu.next_pc[11]
.sym 58363 soc.cpu.reg_out[11]
.sym 58364 soc.cpu.do_waitirq
.sym 58365 soc.cpu.reg_out[1]
.sym 58432 $false
.sym 58433 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58434 soc.cpu.reg_out[29]
.sym 58435 soc.cpu.reg_next_pc[29]
.sym 58438 soc.cpu.irq_pending[0]
.sym 58439 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 58440 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[0]
.sym 58441 soc.cpu.cpu_state[3]
.sym 58444 $false
.sym 58445 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58446 soc.cpu.reg_out[7]
.sym 58447 soc.cpu.reg_next_pc[7]
.sym 58450 $false
.sym 58451 $false
.sym 58452 soc.cpu.irq_pending[2]
.sym 58453 soc.cpu.irq_mask[2]
.sym 58456 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[0]_new_inv_
.sym 58457 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[0]_new_
.sym 58458 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[1]_new_
.sym 58459 $abc$64360$new_n7473_
.sym 58462 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 58463 soc.cpu.pcpi_div.pcpi_wr
.sym 58464 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 58465 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 58468 $abc$64360$new_n7479_
.sym 58469 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[0]_new_
.sym 58470 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[0]_new_inv_
.sym 58471 soc.cpu.cpu_state[2]
.sym 58474 $false
.sym 58475 $abc$64360$new_n7628_
.sym 58476 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_
.sym 58477 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[12]_new_
.sym 58478 $true
.sym 58479 clk_16mhz$2$2
.sym 58480 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 58481 $abc$64360$new_n7665_
.sym 58482 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[15]_new_
.sym 58483 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 58484 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 58485 $abc$64360$new_n7575_
.sym 58486 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[23]_new_
.sym 58487 soc.cpu.reg_out[5]
.sym 58488 soc.cpu.reg_out[15]
.sym 58555 soc.cpu.irq_pending[2]
.sym 58556 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 58557 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[2]
.sym 58558 soc.cpu.cpu_state[3]
.sym 58561 $false
.sym 58562 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58563 soc.cpu.reg_out[10]
.sym 58564 soc.cpu.reg_next_pc[10]
.sym 58567 soc.cpu.cpu_state[5]
.sym 58568 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 58569 $abc$64360$new_n7665_
.sym 58570 soc.cpu.mem_rdata[21]
.sym 58573 soc.cpu.cpu_state[5]
.sym 58574 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 58575 $abc$64360$new_n7665_
.sym 58576 soc.cpu.mem_rdata[29]
.sym 58579 $false
.sym 58580 $abc$64360$new_n7803_
.sym 58581 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_
.sym 58582 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[29]_new_
.sym 58585 $false
.sym 58586 $abc$64360$new_n7743_
.sym 58587 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_
.sym 58588 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[23]_new_
.sym 58591 $abc$64360$new_n7504_
.sym 58592 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_
.sym 58593 $abc$64360$soc.cpu.mem_rdata_word[2]_new_inv_
.sym 58594 soc.cpu.cpu_state[5]
.sym 58597 $abc$64360$new_n7570_
.sym 58598 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_
.sym 58599 $abc$64360$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 58600 soc.cpu.cpu_state[5]
.sym 58601 $true
.sym 58602 clk_16mhz$2$2
.sym 58603 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 58604 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[11]_new_
.sym 58606 soc.cpu.next_pc[14]
.sym 58608 $abc$64360$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 58609 $abc$64360$new_n8673_
.sym 58610 soc.cpu.next_pc[27]
.sym 58611 $abc$64360$soc.cpu.mem_rdata_word[10]_new_
.sym 58678 soc.cpu.cpu_state[5]
.sym 58679 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 58680 $abc$64360$new_n7575_
.sym 58681 $abc$64360$soc.cpu.mem_rdata_word[9]_new_inv_
.sym 58684 soc.cpu.cpu_state[5]
.sym 58685 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 58686 $abc$64360$new_n7575_
.sym 58687 $abc$64360$soc.cpu.mem_rdata_word[13]_new_inv_
.sym 58690 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 58691 soc.cpu.mem_rdata[25]
.sym 58692 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 58693 $abc$64360$soc.cpu.mem_rdata[9]_new_inv_
.sym 58696 $false
.sym 58697 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58698 soc.cpu.reg_out[6]
.sym 58699 soc.cpu.reg_next_pc[6]
.sym 58708 $false
.sym 58709 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 58710 soc.cpu.reg_out[30]
.sym 58711 soc.cpu.reg_next_pc[30]
.sym 58714 soc.cpu.cpu_state[5]
.sym 58715 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 58716 $abc$64360$soc.cpu.mem_rdata_word[10]_new_
.sym 58717 $abc$64360$new_n7575_
.sym 58720 soc.cpu.cpu_state[5]
.sym 58721 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 58722 $abc$64360$new_n7575_
.sym 58723 $abc$64360$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 58727 $abc$64360$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 58729 $abc$64360$new_n7573_
.sym 58730 $abc$64360$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 58731 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 58732 $abc$64360$new_n7574_
.sym 58733 $abc$64360$new_n5885_
.sym 58734 soc.cpu.reg_out[8]
.sym 58807 soc.cpu.cpu_state[5]
.sym 58808 $abc$64360$new_n7549_
.sym 58809 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 58810 $abc$64360$new_n7547_
.sym 58813 soc.cpu.reg_op1[0]
.sym 58814 soc.cpu.reg_op1[1]
.sym 58815 $abc$64360$soc.cpu.mem_rdata[14]_new_
.sym 58816 soc.cpu.mem_rdata[30]
.sym 58819 soc.cpu.cpu_state[5]
.sym 58820 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 58821 $abc$64360$new_n7665_
.sym 58822 soc.cpu.mem_rdata[28]
.sym 58825 soc.cpu.cpu_state[5]
.sym 58826 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 58827 $abc$64360$new_n7575_
.sym 58828 $abc$64360$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 58831 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 58832 soc.cpu.mem_rdata[30]
.sym 58833 $abc$64360$soc.cpu.mem_rdata[14]_new_
.sym 58834 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 58837 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 58838 soc.cpu.mem_rdata[29]
.sym 58839 $abc$64360$soc.cpu.mem_rdata[13]_new_
.sym 58840 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 58852 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46530
.sym 58854 soc.memory.wen[1]
.sym 58855 soc.spimemio.config_en
.sym 58924 $false
.sym 58925 $false
.sym 58926 $false
.sym 58927 $false
.sym 58930 soc.cpu.mem_wstrb[3]
.sym 58931 soc.cpu.mem_wstrb[2]
.sym 58932 soc.cpu.mem_wstrb[1]
.sym 58933 soc.cpu.mem_wstrb[0]
.sym 58973 $abc$64360$new_n4734_
.sym 58974 $abc$64360$new_n4735_
.sym 58976 $abc$64360$soc.cpu.mem_rdata[14]_new_
.sym 58977 $abc$64360$new_n4634_
.sym 58978 $abc$64360$soc.cpu.mem_rdata[10]_new_inv_
.sym 58979 $abc$64360$soc.cpu.mem_rdata[15]_new_
.sym 58980 soc.ram_ready
.sym 59053 $false
.sym 59054 $false
.sym 59055 $abc$64360$auto$rtlil.cc:1844:Not$7262_new_
.sym 59056 $abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y
.sym 59059 $false
.sym 59060 $false
.sym 59061 soc.simpleuart.cfg_divider[9]
.sym 59062 $abc$64360$new_n4260_
.sym 59065 $false
.sym 59066 $false
.sym 59067 soc.simpleuart.cfg_divider[10]
.sym 59068 $abc$64360$new_n4260_
.sym 59071 $false
.sym 59072 $false
.sym 59073 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 59074 iomem_rdata[14]
.sym 59077 $false
.sym 59078 $false
.sym 59079 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 59080 iomem_rdata[28]
.sym 59083 soc.cpu.mem_wdata[24]
.sym 59084 $false
.sym 59085 $false
.sym 59086 $false
.sym 59089 soc.cpu.mem_wdata[30]
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056
.sym 59094 clk_16mhz$2$2
.sym 59095 $false
.sym 59097 soc.cpu.mem_addr[0]
.sym 59098 soc.cpu.mem_addr[12]
.sym 59099 soc.cpu.mem_addr[8]
.sym 59100 soc.cpu.mem_addr[6]
.sym 59101 soc.cpu.mem_addr[5]
.sym 59102 soc.cpu.mem_addr[7]
.sym 59103 soc.cpu.mem_addr[4]
.sym 59176 $false
.sym 59177 $abc$64360$new_n7881_
.sym 59178 leds[9]
.sym 59179 gpio[9]
.sym 59182 $false
.sym 59183 $false
.sym 59184 soc.simpleuart.cfg_divider[8]
.sym 59185 $abc$64360$new_n4260_
.sym 59188 $false
.sym 59189 $false
.sym 59190 iomem_rdata[8]
.sym 59191 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 59194 $false
.sym 59195 $abc$64360$new_n5566_
.sym 59196 $abc$64360$auto$ice40_ffinit.cc:141:execute$62966
.sym 59197 $abc$64360$procmux$6605_Y[9]_new_
.sym 59200 $false
.sym 59201 $abc$64360$new_n5566_
.sym 59202 $abc$64360$auto$ice40_ffinit.cc:141:execute$63038
.sym 59203 $abc$64360$procmux$6605_Y[28]_new_
.sym 59212 $false
.sym 59213 $abc$64360$new_n5566_
.sym 59214 $abc$64360$auto$ice40_ffinit.cc:141:execute$62962
.sym 59215 $abc$64360$procmux$6605_Y[8]_new_
.sym 59216 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 59217 clk_16mhz$2$2
.sym 59218 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 59220 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[1]
.sym 59221 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[2]
.sym 59222 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[3]
.sym 59223 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[4]
.sym 59224 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[5]
.sym 59225 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[6]
.sym 59226 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[7]
.sym 59293 $false
.sym 59294 $abc$64360$new_n7881_
.sym 59295 leds[30]
.sym 59296 gpio[30]
.sym 59299 $false
.sym 59300 $abc$64360$new_n7881_
.sym 59301 leds[24]
.sym 59302 gpio[24]
.sym 59305 $abc$64360$new_n4260_
.sym 59306 soc.cpu.mem_wstrb[2]
.sym 59307 soc.cpu.mem_wstrb[1]
.sym 59308 soc.cpu.mem_wstrb[3]
.sym 59311 $false
.sym 59312 $abc$64360$new_n7881_
.sym 59313 leds[31]
.sym 59314 gpio[31]
.sym 59317 $false
.sym 59318 soc.cpu.instr_rdcycleh
.sym 59319 soc.cpu.instr_rdinstr
.sym 59320 soc.cpu.instr_rdinstrh
.sym 59323 $false
.sym 59324 $false
.sym 59325 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 59326 iomem_rdata[13]
.sym 59329 soc.cpu.instr_rdcycle
.sym 59330 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 59331 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16201_Y_new_inv_
.sym 59332 soc.cpu.count_cycle[0]
.sym 59335 soc.cpu.mem_wdata[30]
.sym 59336 $false
.sym 59337 $false
.sym 59338 $false
.sym 59339 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058
.sym 59340 clk_16mhz$2$2
.sym 59341 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 59342 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[8]
.sym 59343 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[9]
.sym 59344 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[10]
.sym 59345 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[11]
.sym 59346 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[12]
.sym 59347 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[13]
.sym 59348 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[14]
.sym 59349 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[15]
.sym 59416 $false
.sym 59417 $abc$64360$new_n7881_
.sym 59418 leds[21]
.sym 59419 gpio[21]
.sym 59422 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 59423 iomem_rdata[29]
.sym 59424 $abc$64360$new_n4273_
.sym 59425 soc.spimemio.valid
.sym 59428 $false
.sym 59429 $false
.sym 59430 soc.simpleuart.recv_buf_valid
.sym 59431 soc.simpleuart.recv_buf_data[1]
.sym 59434 $false
.sym 59435 $false
.sym 59436 soc.simpleuart.cfg_divider[30]
.sym 59437 $abc$64360$new_n4260_
.sym 59440 soc.simpleuart.cfg_divider[3]
.sym 59441 $abc$64360$new_n4260_
.sym 59442 $abc$64360$new_n4332_
.sym 59443 $abc$64360$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 59446 $abc$64360$new_n8557_
.sym 59447 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 59448 $abc$64360$auto$wreduce.cc:454:run$7071[29]
.sym 59449 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[29]_new_
.sym 59452 soc.cpu.mem_wdata[21]
.sym 59453 $false
.sym 59454 $false
.sym 59455 $false
.sym 59458 soc.cpu.mem_wdata[16]
.sym 59459 $false
.sym 59460 $false
.sym 59461 $false
.sym 59462 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858
.sym 59463 clk_16mhz$2$2
.sym 59464 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 59465 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[16]
.sym 59466 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[17]
.sym 59467 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[18]
.sym 59468 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[19]
.sym 59469 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[20]
.sym 59470 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[21]
.sym 59471 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[22]
.sym 59472 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[23]
.sym 59539 $false
.sym 59540 $abc$64360$new_n7568_
.sym 59541 soc.cpu.instr_rdinstrh
.sym 59542 soc.cpu.count_instr[39]
.sym 59545 $false
.sym 59546 $abc$64360$new_n7477_
.sym 59547 soc.cpu.instr_rdinstr
.sym 59548 soc.cpu.count_instr[0]
.sym 59551 soc.cpu.count_instr[7]
.sym 59552 soc.cpu.instr_rdinstr
.sym 59553 soc.cpu.instr_rdcycleh
.sym 59554 soc.cpu.count_cycle[39]
.sym 59557 $false
.sym 59558 $false
.sym 59559 iomem_rdata[1]
.sym 59560 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 59563 $false
.sym 59564 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 59565 soc.cpu.reg_op1[24]
.sym 59566 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[22]
.sym 59569 $false
.sym 59570 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 59571 soc.cpu.reg_op1[25]
.sym 59572 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[23]
.sym 59575 $false
.sym 59576 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 59577 soc.cpu.reg_op1[13]
.sym 59578 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[11]
.sym 59581 $false
.sym 59582 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 59583 soc.cpu.reg_op1[19]
.sym 59584 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[17]
.sym 59585 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 59586 clk_16mhz$2$2
.sym 59587 $false
.sym 59588 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[24]
.sym 59589 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[25]
.sym 59590 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[26]
.sym 59591 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[27]
.sym 59592 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[28]
.sym 59593 soc.cpu.mem_addr[31]
.sym 59594 soc.cpu.mem_addr[27]
.sym 59595 soc.cpu.mem_addr[28]
.sym 59662 $false
.sym 59663 $abc$64360$new_n7881_
.sym 59664 leds[16]
.sym 59665 gpio[16]
.sym 59668 soc.cpu.count_instr[12]
.sym 59669 soc.cpu.instr_rdinstr
.sym 59670 soc.cpu.instr_rdcycleh
.sym 59671 soc.cpu.count_cycle[44]
.sym 59680 $false
.sym 59681 $abc$64360$new_n7592_
.sym 59682 soc.cpu.instr_rdinstr
.sym 59683 soc.cpu.count_instr[9]
.sym 59686 $false
.sym 59687 $abc$64360$new_n7627_
.sym 59688 soc.cpu.instr_rdinstrh
.sym 59689 soc.cpu.count_instr[44]
.sym 59692 $false
.sym 59693 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 59694 soc.cpu.reg_op1[30]
.sym 59695 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[28]
.sym 59698 $false
.sym 59699 $false
.sym 59700 $false
.sym 59701 $false
.sym 59704 $false
.sym 59705 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 59706 soc.cpu.reg_op1[26]
.sym 59707 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[24]
.sym 59708 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 59709 clk_16mhz$2$2
.sym 59710 $false
.sym 59711 $abc$64360$new_n4330_
.sym 59712 $abc$64360$new_n4244_
.sym 59713 $abc$64360$new_n4573_
.sym 59714 $abc$64360$new_n4259_
.sym 59715 $abc$64360$new_n4335_
.sym 59716 $abc$64360$new_n4355_
.sym 59717 soc.cpu.mem_rdata[17]
.sym 59718 soc.spimemio.config_dummy[0]
.sym 59785 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_
.sym 59786 $abc$64360$new_n4261_
.sym 59787 $abc$64360$new_n4253_
.sym 59788 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.sym 59791 soc.cpu.mem_addr[2]
.sym 59792 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_
.sym 59793 $abc$64360$new_n4262_
.sym 59794 soc.cpu.mem_addr[3]
.sym 59797 soc.cpu.mem_addr[23]
.sym 59798 soc.cpu.mem_addr[22]
.sym 59799 soc.cpu.mem_addr[21]
.sym 59800 soc.cpu.mem_addr[20]
.sym 59803 soc.cpu.count_instr[32]
.sym 59804 soc.cpu.instr_rdinstrh
.sym 59805 soc.cpu.instr_rdcycleh
.sym 59806 soc.cpu.count_cycle[32]
.sym 59809 $false
.sym 59810 soc.cpu.mem_valid
.sym 59811 soc.cpu.mem_addr[1]
.sym 59812 soc.cpu.mem_addr[0]
.sym 59815 $false
.sym 59816 $abc$64360$new_n5566_
.sym 59817 $abc$64360$auto$ice40_ffinit.cc:141:execute$62978
.sym 59818 $abc$64360$procmux$6605_Y[12]_new_
.sym 59821 $false
.sym 59822 $abc$64360$new_n5566_
.sym 59823 $abc$64360$auto$ice40_ffinit.cc:141:execute$63050
.sym 59824 $abc$64360$procmux$6605_Y[31]_new_
.sym 59827 $false
.sym 59828 $abc$64360$new_n5566_
.sym 59829 $abc$64360$auto$ice40_ffinit.cc:141:execute$63046
.sym 59830 $abc$64360$procmux$6605_Y[30]_new_
.sym 59831 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 59832 clk_16mhz$2$2
.sym 59833 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 59834 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_
.sym 59835 $abc$64360$new_n4266_
.sym 59836 $abc$64360$new_n4358_
.sym 59837 soc.cpu.mem_rdata[23]
.sym 59838 soc.cpu.mem_rdata[16]
.sym 59839 $abc$64360$new_n4334_
.sym 59840 $abc$64360$new_n8567_
.sym 59841 $abc$64360$new_n5430_
.sym 59908 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_
.sym 59909 $abc$64360$new_n4253_
.sym 59910 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[3]_new_
.sym 59911 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.sym 59914 $false
.sym 59915 $false
.sym 59916 soc.cpu.mem_addr[25]
.sym 59917 soc.cpu.mem_addr[24]
.sym 59920 $false
.sym 59921 $false
.sym 59922 $false
.sym 59923 soc.cpu.mem_addr[25]
.sym 59926 soc.cpu.count_instr[41]
.sym 59927 soc.cpu.instr_rdinstrh
.sym 59928 soc.cpu.instr_rdcycleh
.sym 59929 soc.cpu.count_cycle[41]
.sym 59932 $false
.sym 59933 $false
.sym 59934 $false
.sym 59935 $abc$64360$auto$ice40_ffinit.cc:141:execute$62946
.sym 59938 $false
.sym 59939 $abc$64360$new_n5566_
.sym 59940 $abc$64360$auto$ice40_ffinit.cc:141:execute$62994
.sym 59941 $abc$64360$procmux$6605_Y[16]_new_
.sym 59944 $false
.sym 59945 $abc$64360$new_n5566_
.sym 59946 $abc$64360$auto$ice40_ffinit.cc:141:execute$63026
.sym 59947 $abc$64360$procmux$6605_Y[23]_new_
.sym 59950 $false
.sym 59951 $abc$64360$new_n5566_
.sym 59952 $abc$64360$auto$ice40_ffinit.cc:141:execute$62946
.sym 59953 $abc$64360$procmux$6605_Y[4]_new_
.sym 59954 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 59955 clk_16mhz$2$2
.sym 59956 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 59957 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.sym 59958 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12925[4]_new_
.sym 59959 $abc$64360$new_n4271_
.sym 59960 $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[14]
.sym 59961 $abc$64360$new_n4576_
.sym 59963 soc.cpu.mem_rdata[20]
.sym 59964 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[5]_new_
.sym 60031 $false
.sym 60032 $false
.sym 60033 $false
.sym 60034 $abc$64360$auto$ice40_ffinit.cc:141:execute$62962
.sym 60037 $false
.sym 60038 $false
.sym 60039 $false
.sym 60040 $abc$64360$auto$ice40_ffinit.cc:141:execute$62974
.sym 60043 $false
.sym 60044 $false
.sym 60045 $false
.sym 60046 $abc$64360$auto$ice40_ffinit.cc:141:execute$62986
.sym 60049 $false
.sym 60050 $false
.sym 60051 $false
.sym 60052 $abc$64360$auto$ice40_ffinit.cc:141:execute$62978
.sym 60055 $abc$64360$auto$alumacc.cc:491:replace_alu$7252[31]
.sym 60056 $abc$64360$new_n4271_
.sym 60057 $abc$64360$new_n4253_
.sym 60058 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[3]_new_
.sym 60061 $false
.sym 60062 $false
.sym 60063 $false
.sym 60064 $abc$64360$auto$ice40_ffinit.cc:141:execute$62966
.sym 60067 $false
.sym 60068 $abc$64360$new_n5566_
.sym 60069 $abc$64360$auto$ice40_ffinit.cc:141:execute$63010
.sym 60070 $abc$64360$procmux$6605_Y[20]_new_
.sym 60073 $false
.sym 60074 $abc$64360$new_n5566_
.sym 60075 $abc$64360$auto$ice40_ffinit.cc:141:execute$63014
.sym 60076 $abc$64360$procmux$6605_Y[21]_new_
.sym 60077 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.sym 60078 clk_16mhz$2$2
.sym 60079 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.sym 60080 $abc$64360$new_n4313_
.sym 60082 $abc$64360$new_n4354_
.sym 60084 $abc$64360$new_n4575_
.sym 60154 $false
.sym 60155 $false
.sym 60156 $false
.sym 60157 $abc$64360$auto$ice40_ffinit.cc:141:execute$63010
.sym 60160 $false
.sym 60161 $false
.sym 60162 $false
.sym 60163 $abc$64360$auto$ice40_ffinit.cc:141:execute$63026
.sym 60166 $false
.sym 60167 $false
.sym 60168 $false
.sym 60169 $abc$64360$auto$ice40_ffinit.cc:141:execute$63014
.sym 60172 $false
.sym 60173 $false
.sym 60174 $false
.sym 60175 $abc$64360$auto$ice40_ffinit.cc:141:execute$63022
.sym 60178 $false
.sym 60179 $false
.sym 60180 $false
.sym 60181 $abc$64360$auto$ice40_ffinit.cc:141:execute$63006
.sym 60184 $false
.sym 60185 $false
.sym 60186 $false
.sym 60187 soc.cpu.mem_addr[23]
.sym 60190 $false
.sym 60191 $false
.sym 60192 $false
.sym 60193 $abc$64360$auto$ice40_ffinit.cc:141:execute$62998
.sym 60196 $false
.sym 60197 $false
.sym 60198 $false
.sym 60199 $abc$64360$auto$ice40_ffinit.cc:141:execute$62994
.sym 60203 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 60208 soc.simpleuart.send_dummy
.sym 60277 $false
.sym 60278 $false
.sym 60279 $false
.sym 60280 $abc$64360$auto$ice40_ffinit.cc:141:execute$63038
.sym 60283 $false
.sym 60284 $false
.sym 60285 $false
.sym 60286 $abc$64360$auto$ice40_ffinit.cc:141:execute$63046
.sym 60289 $false
.sym 60290 $abc$64360$new_n7881_
.sym 60291 leds[7]
.sym 60292 gpio[7]
.sym 60295 $false
.sym 60296 $abc$64360$new_n7881_
.sym 60297 leds[4]
.sym 60298 gpio[4]
.sym 60301 $false
.sym 60302 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 60303 $abc$64360$new_n5395_
.sym 60304 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.sym 60307 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 60308 $abc$64360$new_n5430_
.sym 60309 $abc$64360$auto$rtlil.cc:1847:ReduceAnd$7209_new_inv_
.sym 60310 $abc$64360$new_n5431_
.sym 60313 soc.cpu.mem_wdata[7]
.sym 60314 $false
.sym 60315 $false
.sym 60316 $false
.sym 60319 soc.cpu.mem_wdata[4]
.sym 60320 $false
.sym 60321 $false
.sym 60322 $false
.sym 60323 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458
.sym 60324 clk_16mhz$2$2
.sym 60325 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 60326 $abc$64360$auto$wreduce.cc:454:run$7060[1]
.sym 60328 $abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_
.sym 60333 soc.simpleuart.send_bitcnt[1]
.sym 60400 $false
.sym 60401 $false
.sym 60402 $abc$64360$auto$alumacc.cc:491:replace_alu$7203[31]
.sym 60403 $abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_
.sym 60412 $false
.sym 60413 $false
.sym 60414 resetn$2
.sym 60415 $abc$64360$new_n8680_
.sym 60424 soc.cpu.mem_wdata[4]
.sym 60425 $false
.sym 60426 $false
.sym 60427 $false
.sym 60430 soc.cpu.mem_wdata[7]
.sym 60431 $false
.sym 60432 $false
.sym 60433 $false
.sym 60446 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264
.sym 60447 clk_16mhz$2$2
.sym 60448 $false
.sym 60549 $abc$64360$new_n5962_
.sym 60556 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[1]
.sym 60636 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[5]
.sym 60637 $abc$64360$new_n5963_
.sym 60638 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[5]
.sym 60639 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 60654 $false
.sym 60655 $abc$64360$new_n5980_
.sym 60656 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4]
.sym 60657 $abc$64360$new_n5964_
.sym 60670 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 60671 clk_16mhz$2$2
.sym 60672 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 60678 $abc$64360$new_n6012_
.sym 60680 soc.cpu.reg_next_pc[1]
.sym 60682 soc.cpu.reg_next_pc[13]
.sym 60683 soc.cpu.reg_pc[1]
.sym 60787 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[8]
.sym 60788 $abc$64360$new_n5963_
.sym 60789 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[8]
.sym 60790 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 60793 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[11]
.sym 60794 $abc$64360$new_n5963_
.sym 60795 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[11]
.sym 60796 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 60799 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[12]
.sym 60800 $abc$64360$new_n5963_
.sym 60801 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[12]
.sym 60802 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 60805 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6]
.sym 60806 $false
.sym 60807 $false
.sym 60808 $false
.sym 60811 $false
.sym 60812 $abc$64360$new_n5992_
.sym 60813 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7]
.sym 60814 $abc$64360$new_n5964_
.sym 60823 $false
.sym 60824 $abc$64360$new_n6008_
.sym 60825 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11]
.sym 60826 $abc$64360$new_n5964_
.sym 60829 $false
.sym 60830 $abc$64360$new_n6004_
.sym 60831 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10]
.sym 60832 $abc$64360$new_n5964_
.sym 60833 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 60834 clk_16mhz$2$2
.sym 60835 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 60836 $abc$64360$new_n6040_
.sym 60837 $abc$64360$new_n6036_
.sym 60839 soc.cpu.reg_next_pc[19]
.sym 60840 soc.cpu.reg_pc[16]
.sym 60841 soc.cpu.reg_pc[11]
.sym 60910 $false
.sym 60911 $abc$64360$new_n6018_
.sym 60912 soc.cpu.reg_next_pc[15]
.sym 60913 $abc$64360$new_n5956_
.sym 60916 $false
.sym 60917 $abc$64360$new_n5990_
.sym 60918 soc.cpu.reg_next_pc[8]
.sym 60919 $abc$64360$new_n5956_
.sym 60922 $false
.sym 60923 $abc$64360$new_n6006_
.sym 60924 soc.cpu.reg_next_pc[12]
.sym 60925 $abc$64360$new_n5956_
.sym 60928 $false
.sym 60929 $abc$64360$new_n6002_
.sym 60930 soc.cpu.reg_next_pc[11]
.sym 60931 $abc$64360$new_n5956_
.sym 60934 $false
.sym 60935 $abc$64360$new_n5966_
.sym 60936 soc.cpu.reg_next_pc[2]
.sym 60937 $abc$64360$new_n5956_
.sym 60940 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[23]
.sym 60941 $abc$64360$new_n5963_
.sym 60942 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[23]
.sym 60943 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 60946 $false
.sym 60947 $abc$64360$new_n5978_
.sym 60948 soc.cpu.reg_next_pc[5]
.sym 60949 $abc$64360$new_n5956_
.sym 60952 $false
.sym 60953 $abc$64360$new_n6052_
.sym 60954 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22]
.sym 60955 $abc$64360$new_n5964_
.sym 60956 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 60957 clk_16mhz$2$2
.sym 60958 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 60959 $abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0]
.sym 60960 $abc$64360$new_n5062_
.sym 60961 $abc$64360$new_n6056_
.sym 60962 $abc$64360$new_n6080_
.sym 60963 soc.cpu.reg_next_pc[20]
.sym 60964 soc.cpu.reg_pc[0]
.sym 60965 soc.cpu.reg_next_pc[30]
.sym 60966 soc.cpu.reg_next_pc[0]
.sym 61033 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[26]
.sym 61034 $abc$64360$new_n5963_
.sym 61035 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[26]
.sym 61036 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 61039 $false
.sym 61040 $abc$64360$new_n6038_
.sym 61041 soc.cpu.reg_next_pc[20]
.sym 61042 $abc$64360$new_n5956_
.sym 61045 $false
.sym 61046 $abc$64360$new_n6014_
.sym 61047 soc.cpu.reg_next_pc[14]
.sym 61048 $abc$64360$new_n5956_
.sym 61051 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[25]
.sym 61052 $abc$64360$new_n5963_
.sym 61053 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[25]
.sym 61054 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 61057 $false
.sym 61058 $abc$64360$new_n6010_
.sym 61059 soc.cpu.reg_next_pc[13]
.sym 61060 $abc$64360$new_n5956_
.sym 61063 $false
.sym 61064 $abc$64360$new_n6056_
.sym 61065 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23]
.sym 61066 $abc$64360$new_n5964_
.sym 61069 $false
.sym 61070 $abc$64360$new_n6060_
.sym 61071 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24]
.sym 61072 $abc$64360$new_n5964_
.sym 61075 $false
.sym 61076 $abc$64360$new_n6064_
.sym 61077 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25]
.sym 61078 $abc$64360$new_n5964_
.sym 61079 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 61080 clk_16mhz$2$2
.sym 61081 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 61082 $abc$64360$new_n5063_
.sym 61083 $abc$64360$new_n5078_
.sym 61084 $abc$64360$new_n5068_
.sym 61085 soc.cpu.decoded_imm[7]
.sym 61086 soc.cpu.decoded_imm[5]
.sym 61087 soc.cpu.decoded_imm[23]
.sym 61088 soc.cpu.decoded_imm[8]
.sym 61089 soc.cpu.decoded_imm[27]
.sym 61118 $false
.sym 61155 $auto$alumacc.cc:474:replace_alu$7314.C[1]
.sym 61157 soc.cpu.decoded_imm[0]
.sym 61158 soc.cpu.reg_op1[0]
.sym 61161 $auto$alumacc.cc:474:replace_alu$7314.C[2]
.sym 61162 $false
.sym 61163 soc.cpu.decoded_imm[1]
.sym 61164 soc.cpu.reg_op1[1]
.sym 61165 $auto$alumacc.cc:474:replace_alu$7314.C[1]
.sym 61167 $auto$alumacc.cc:474:replace_alu$7314.C[3]
.sym 61168 $false
.sym 61169 soc.cpu.decoded_imm[2]
.sym 61170 soc.cpu.reg_op1[2]
.sym 61171 $auto$alumacc.cc:474:replace_alu$7314.C[2]
.sym 61173 $auto$alumacc.cc:474:replace_alu$7314.C[4]
.sym 61174 $false
.sym 61175 soc.cpu.decoded_imm[3]
.sym 61176 soc.cpu.reg_op1[3]
.sym 61177 $auto$alumacc.cc:474:replace_alu$7314.C[3]
.sym 61179 $auto$alumacc.cc:474:replace_alu$7314.C[5]
.sym 61180 $false
.sym 61181 soc.cpu.decoded_imm[4]
.sym 61182 soc.cpu.reg_op1[4]
.sym 61183 $auto$alumacc.cc:474:replace_alu$7314.C[4]
.sym 61185 $auto$alumacc.cc:474:replace_alu$7314.C[6]
.sym 61186 $false
.sym 61187 soc.cpu.decoded_imm[5]
.sym 61188 soc.cpu.reg_op1[5]
.sym 61189 $auto$alumacc.cc:474:replace_alu$7314.C[5]
.sym 61191 $auto$alumacc.cc:474:replace_alu$7314.C[7]
.sym 61192 $false
.sym 61193 soc.cpu.decoded_imm[6]
.sym 61194 soc.cpu.reg_op1[6]
.sym 61195 $auto$alumacc.cc:474:replace_alu$7314.C[6]
.sym 61197 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 61198 $false
.sym 61199 soc.cpu.decoded_imm[7]
.sym 61200 soc.cpu.reg_op1[7]
.sym 61201 $auto$alumacc.cc:474:replace_alu$7314.C[7]
.sym 61205 $abc$64360$new_n5028_
.sym 61206 $abc$64360$new_n5037_
.sym 61207 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[11]_new_inv_
.sym 61208 $abc$64360$new_n5067_
.sym 61209 $abc$64360$new_n5027_
.sym 61210 $abc$64360$new_n5038_
.sym 61211 soc.cpu.reg_op1[13]
.sym 61212 soc.cpu.reg_op1[3]
.sym 61241 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 61278 $auto$alumacc.cc:474:replace_alu$7314.C[9]
.sym 61279 $false
.sym 61280 soc.cpu.decoded_imm[8]
.sym 61281 soc.cpu.reg_op1[8]
.sym 61282 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 61284 $auto$alumacc.cc:474:replace_alu$7314.C[10]
.sym 61285 $false
.sym 61286 soc.cpu.decoded_imm[9]
.sym 61287 soc.cpu.reg_op1[9]
.sym 61288 $auto$alumacc.cc:474:replace_alu$7314.C[9]
.sym 61290 $auto$alumacc.cc:474:replace_alu$7314.C[11]
.sym 61291 $false
.sym 61292 soc.cpu.decoded_imm[10]
.sym 61293 soc.cpu.reg_op1[10]
.sym 61294 $auto$alumacc.cc:474:replace_alu$7314.C[10]
.sym 61296 $auto$alumacc.cc:474:replace_alu$7314.C[12]
.sym 61297 $false
.sym 61298 soc.cpu.decoded_imm[11]
.sym 61299 soc.cpu.reg_op1[11]
.sym 61300 $auto$alumacc.cc:474:replace_alu$7314.C[11]
.sym 61302 $auto$alumacc.cc:474:replace_alu$7314.C[13]
.sym 61303 $false
.sym 61304 soc.cpu.decoded_imm[12]
.sym 61305 soc.cpu.reg_op1[12]
.sym 61306 $auto$alumacc.cc:474:replace_alu$7314.C[12]
.sym 61308 $auto$alumacc.cc:474:replace_alu$7314.C[14]
.sym 61309 $false
.sym 61310 soc.cpu.decoded_imm[13]
.sym 61311 soc.cpu.reg_op1[13]
.sym 61312 $auto$alumacc.cc:474:replace_alu$7314.C[13]
.sym 61314 $auto$alumacc.cc:474:replace_alu$7314.C[15]
.sym 61315 $false
.sym 61316 soc.cpu.decoded_imm[14]
.sym 61317 soc.cpu.reg_op1[14]
.sym 61318 $auto$alumacc.cc:474:replace_alu$7314.C[14]
.sym 61320 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 61321 $false
.sym 61322 soc.cpu.decoded_imm[15]
.sym 61323 soc.cpu.reg_op1[15]
.sym 61324 $auto$alumacc.cc:474:replace_alu$7314.C[15]
.sym 61328 $abc$64360$new_n4998_
.sym 61329 $abc$64360$new_n5002_
.sym 61330 $abc$64360$new_n4997_
.sym 61331 $abc$64360$new_n5077_
.sym 61332 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16199_Y[0]_new_
.sym 61333 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[1]
.sym 61334 $abc$64360$new_n5003_
.sym 61335 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[16]_new_inv_
.sym 61364 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 61401 $auto$alumacc.cc:474:replace_alu$7314.C[17]
.sym 61402 $false
.sym 61403 soc.cpu.decoded_imm[16]
.sym 61404 soc.cpu.reg_op1[16]
.sym 61405 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 61407 $auto$alumacc.cc:474:replace_alu$7314.C[18]
.sym 61408 $false
.sym 61409 soc.cpu.decoded_imm[17]
.sym 61410 soc.cpu.reg_op1[17]
.sym 61411 $auto$alumacc.cc:474:replace_alu$7314.C[17]
.sym 61413 $auto$alumacc.cc:474:replace_alu$7314.C[19]
.sym 61414 $false
.sym 61415 soc.cpu.decoded_imm[18]
.sym 61416 soc.cpu.reg_op1[18]
.sym 61417 $auto$alumacc.cc:474:replace_alu$7314.C[18]
.sym 61419 $auto$alumacc.cc:474:replace_alu$7314.C[20]
.sym 61420 $false
.sym 61421 soc.cpu.decoded_imm[19]
.sym 61422 soc.cpu.reg_op1[19]
.sym 61423 $auto$alumacc.cc:474:replace_alu$7314.C[19]
.sym 61425 $auto$alumacc.cc:474:replace_alu$7314.C[21]
.sym 61426 $false
.sym 61427 soc.cpu.decoded_imm[20]
.sym 61428 soc.cpu.reg_op1[20]
.sym 61429 $auto$alumacc.cc:474:replace_alu$7314.C[20]
.sym 61431 $auto$alumacc.cc:474:replace_alu$7314.C[22]
.sym 61432 $false
.sym 61433 soc.cpu.decoded_imm[21]
.sym 61434 soc.cpu.reg_op1[21]
.sym 61435 $auto$alumacc.cc:474:replace_alu$7314.C[21]
.sym 61437 $auto$alumacc.cc:474:replace_alu$7314.C[23]
.sym 61438 $false
.sym 61439 soc.cpu.decoded_imm[22]
.sym 61440 soc.cpu.reg_op1[22]
.sym 61441 $auto$alumacc.cc:474:replace_alu$7314.C[22]
.sym 61443 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 61444 $false
.sym 61445 soc.cpu.decoded_imm[23]
.sym 61446 soc.cpu.reg_op1[23]
.sym 61447 $auto$alumacc.cc:474:replace_alu$7314.C[23]
.sym 61451 $abc$64360$new_n4962_
.sym 61452 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18]
.sym 61453 $abc$64360$new_n4957_
.sym 61454 $abc$64360$new_n4921_
.sym 61455 $abc$64360$new_n4922_
.sym 61456 $abc$64360$new_n4963_
.sym 61457 $abc$64360$new_n4958_
.sym 61458 soc.cpu.reg_op1[31]
.sym 61487 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 61524 $auto$alumacc.cc:474:replace_alu$7314.C[25]
.sym 61525 $false
.sym 61526 soc.cpu.decoded_imm[24]
.sym 61527 soc.cpu.reg_op1[24]
.sym 61528 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 61530 $auto$alumacc.cc:474:replace_alu$7314.C[26]
.sym 61531 $false
.sym 61532 soc.cpu.decoded_imm[25]
.sym 61533 soc.cpu.reg_op1[25]
.sym 61534 $auto$alumacc.cc:474:replace_alu$7314.C[25]
.sym 61536 $auto$alumacc.cc:474:replace_alu$7314.C[27]
.sym 61537 $false
.sym 61538 soc.cpu.decoded_imm[26]
.sym 61539 soc.cpu.reg_op1[26]
.sym 61540 $auto$alumacc.cc:474:replace_alu$7314.C[26]
.sym 61542 $auto$alumacc.cc:474:replace_alu$7314.C[28]
.sym 61543 $false
.sym 61544 soc.cpu.decoded_imm[27]
.sym 61545 soc.cpu.reg_op1[27]
.sym 61546 $auto$alumacc.cc:474:replace_alu$7314.C[27]
.sym 61548 $auto$alumacc.cc:474:replace_alu$7314.C[29]
.sym 61549 $false
.sym 61550 soc.cpu.decoded_imm[28]
.sym 61551 soc.cpu.reg_op1[28]
.sym 61552 $auto$alumacc.cc:474:replace_alu$7314.C[28]
.sym 61554 $auto$alumacc.cc:474:replace_alu$7314.C[30]
.sym 61555 $false
.sym 61556 soc.cpu.decoded_imm[29]
.sym 61557 soc.cpu.reg_op1[29]
.sym 61558 $auto$alumacc.cc:474:replace_alu$7314.C[29]
.sym 61560 $auto$alumacc.cc:474:replace_alu$7314.C[31]
.sym 61561 $false
.sym 61562 soc.cpu.decoded_imm[30]
.sym 61563 soc.cpu.reg_op1[30]
.sym 61564 $auto$alumacc.cc:474:replace_alu$7314.C[30]
.sym 61567 $false
.sym 61568 soc.cpu.decoded_imm[31]
.sym 61569 soc.cpu.reg_op1[31]
.sym 61570 $auto$alumacc.cc:474:replace_alu$7314.C[31]
.sym 61574 $abc$64360$new_n7396_
.sym 61575 $abc$64360$new_n4741_
.sym 61576 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 61577 $abc$64360$new_n6034_
.sym 61579 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 61580 soc.cpu.decoded_rs2[2]
.sym 61581 soc.cpu.decoded_rs1[0]
.sym 61648 $false
.sym 61649 $abc$64360$new_n4978_
.sym 61650 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[21]_new_inv_
.sym 61651 soc.cpu.cpu_state[2]
.sym 61654 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 61655 soc.cpu.latched_stalu
.sym 61656 soc.cpu.alu_out_q[20]
.sym 61657 soc.cpu.reg_out[20]
.sym 61660 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[21]
.sym 61661 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 61662 soc.cpu.cpu_state[4]
.sym 61663 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 61666 $false
.sym 61667 $abc$64360$new_n4943_
.sym 61668 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[28]_new_inv_
.sym 61669 soc.cpu.cpu_state[2]
.sym 61672 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[28]
.sym 61673 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 61674 soc.cpu.cpu_state[4]
.sym 61675 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 61678 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 61679 soc.cpu.latched_stalu
.sym 61680 soc.cpu.alu_out_q[20]
.sym 61681 soc.cpu.reg_out[20]
.sym 61684 $false
.sym 61685 $abc$64360$new_n4942_
.sym 61686 soc.cpu.reg_op1[28]
.sym 61687 $abc$64360$new_n4930_
.sym 61690 $false
.sym 61691 $abc$64360$new_n4977_
.sym 61692 soc.cpu.reg_op1[21]
.sym 61693 $abc$64360$new_n4930_
.sym 61694 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 61695 clk_16mhz$2$2
.sym 61696 $false
.sym 61697 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 61698 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13967_Y_new_inv_
.sym 61699 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 61700 $abc$64360$new_n7398_
.sym 61701 $abc$64360$new_n5083_
.sym 61702 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[0]
.sym 61703 $abc$64360$new_n7395_
.sym 61704 soc.cpu.decoded_rs2[5]
.sym 61771 $false
.sym 61772 $abc$64360$new_n5083_
.sym 61773 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[0]_new_inv_
.sym 61774 soc.cpu.cpu_state[2]
.sym 61777 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 61778 soc.cpu.latched_stalu
.sym 61779 soc.cpu.alu_out_q[25]
.sym 61780 soc.cpu.reg_out[25]
.sym 61783 $false
.sym 61784 $abc$64360$new_n6058_
.sym 61785 soc.cpu.reg_next_pc[25]
.sym 61786 $abc$64360$new_n5956_
.sym 61789 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[6]
.sym 61790 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 61791 soc.cpu.cpu_state[4]
.sym 61792 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 61795 $false
.sym 61796 $abc$64360$new_n5053_
.sym 61797 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[6]_new_inv_
.sym 61798 soc.cpu.cpu_state[2]
.sym 61801 soc.cpu.is_lui_auipc_jal
.sym 61802 soc.cpu.cpuregs_rs1[0]
.sym 61803 soc.cpu.reg_pc[0]
.sym 61804 soc.cpu.instr_lui
.sym 61807 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 61808 soc.cpu.latched_stalu
.sym 61809 soc.cpu.alu_out_q[2]
.sym 61810 soc.cpu.reg_out[2]
.sym 61813 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 61814 soc.cpu.latched_stalu
.sym 61815 soc.cpu.alu_out_q[25]
.sym 61816 soc.cpu.reg_out[25]
.sym 61822 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13965_Y_new_inv_
.sym 61823 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 61824 soc.cpu.pcpi_mul.pcpi_wait
.sym 61825 soc.cpu.decoded_rs1[1]
.sym 61827 soc.cpu.decoded_rs2[3]
.sym 61894 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 61895 soc.cpu.latched_stalu
.sym 61896 soc.cpu.alu_out_q[8]
.sym 61897 soc.cpu.reg_out[8]
.sym 61900 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 61901 soc.cpu.latched_stalu
.sym 61902 soc.cpu.alu_out_q[14]
.sym 61903 soc.cpu.reg_out[14]
.sym 61906 $false
.sym 61907 $false
.sym 61908 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 61909 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 61912 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 61913 soc.cpu.latched_stalu
.sym 61914 soc.cpu.alu_out_q[14]
.sym 61915 soc.cpu.reg_out[14]
.sym 61924 $false
.sym 61925 $abc$64360$new_n6050_
.sym 61926 soc.cpu.reg_next_pc[23]
.sym 61927 $abc$64360$new_n5956_
.sym 61930 $false
.sym 61931 $abc$64360$new_n6066_
.sym 61932 soc.cpu.reg_next_pc[27]
.sym 61933 $abc$64360$new_n5956_
.sym 61936 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 61937 soc.cpu.latched_stalu
.sym 61938 soc.cpu.alu_out_q[12]
.sym 61939 soc.cpu.reg_out[12]
.sym 61943 $abc$64360$new_n5957_
.sym 61944 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.sym 61946 $abc$64360$new_n7294_
.sym 61947 $abc$64360$new_n5956_
.sym 61948 soc.cpu.cpuregs.wdata[1]
.sym 61949 soc.cpu.mem_wdata[4]
.sym 62017 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62018 soc.cpu.latched_stalu
.sym 62019 soc.cpu.alu_out_q[5]
.sym 62020 soc.cpu.reg_out[5]
.sym 62023 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 62024 soc.cpu.latched_stalu
.sym 62025 soc.cpu.alu_out_q[5]
.sym 62026 soc.cpu.reg_out[5]
.sym 62029 $false
.sym 62030 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62031 soc.cpu.reg_out[25]
.sym 62032 soc.cpu.reg_next_pc[25]
.sym 62035 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62036 soc.cpu.latched_stalu
.sym 62037 soc.cpu.alu_out_q[13]
.sym 62038 soc.cpu.reg_out[13]
.sym 62041 $false
.sym 62042 $false
.sym 62043 soc.cpu.pcpi_div.pcpi_wr
.sym 62044 soc.cpu.pcpi_mul.pcpi_wr
.sym 62047 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 62048 soc.cpu.latched_stalu
.sym 62049 soc.cpu.alu_out_q[8]
.sym 62050 soc.cpu.reg_out[8]
.sym 62053 $false
.sym 62054 $abc$64360$new_n6026_
.sym 62055 soc.cpu.reg_next_pc[17]
.sym 62056 $abc$64360$new_n5956_
.sym 62059 $false
.sym 62060 $false
.sym 62061 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13967_Y_new_inv_
.sym 62062 $abc$64360$new_n7412_
.sym 62063 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 62064 clk_16mhz$2$2
.sym 62065 $false
.sym 62066 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 62067 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.sym 62068 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 62070 $abc$64360$soc.cpu.next_pc[1]_new_
.sym 62071 $abc$64360$new_n7295_
.sym 62072 $abc$64360$new_n5963_
.sym 62073 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 62140 $false
.sym 62141 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62142 soc.cpu.reg_out[13]
.sym 62143 soc.cpu.reg_next_pc[13]
.sym 62146 $false
.sym 62147 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62148 soc.cpu.reg_out[2]
.sym 62149 soc.cpu.reg_next_pc[2]
.sym 62152 $false
.sym 62153 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62154 soc.cpu.reg_out[5]
.sym 62155 soc.cpu.reg_next_pc[5]
.sym 62158 $false
.sym 62159 soc.cpu.cpuregs_rs1[0]
.sym 62160 soc.cpu.instr_setq
.sym 62161 soc.cpu.instr_getq
.sym 62164 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62165 soc.cpu.latched_stalu
.sym 62166 soc.cpu.alu_out_q[17]
.sym 62167 soc.cpu.reg_out[17]
.sym 62170 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62171 soc.cpu.latched_stalu
.sym 62172 soc.cpu.alu_out_q[15]
.sym 62173 soc.cpu.reg_out[15]
.sym 62176 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 62177 soc.cpu.latched_stalu
.sym 62178 soc.cpu.alu_out_q[15]
.sym 62179 soc.cpu.reg_out[15]
.sym 62189 $abc$64360$auto$simplemap.cc:168:logic_reduce$18468_new_inv_
.sym 62191 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[0]_new_inv_
.sym 62192 soc.cpu.cpuregs.wen
.sym 62193 $abc$64360$new_n5964_
.sym 62194 $abc$64360$new_n5619_
.sym 62195 $abc$64360$new_n5617_
.sym 62196 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 62263 $false
.sym 62264 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62265 soc.cpu.reg_out[12]
.sym 62266 soc.cpu.reg_next_pc[12]
.sym 62269 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62270 soc.cpu.latched_stalu
.sym 62271 soc.cpu.alu_out_q[11]
.sym 62272 soc.cpu.reg_out[11]
.sym 62275 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 62276 soc.cpu.latched_stalu
.sym 62277 soc.cpu.alu_out_q[11]
.sym 62278 soc.cpu.reg_out[11]
.sym 62281 soc.cpu.cpu_state[5]
.sym 62282 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 62283 $abc$64360$new_n7665_
.sym 62284 soc.cpu.mem_rdata[31]
.sym 62287 $false
.sym 62288 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62289 soc.cpu.reg_out[17]
.sym 62290 soc.cpu.reg_next_pc[17]
.sym 62293 $false
.sym 62294 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62295 soc.cpu.reg_out[8]
.sym 62296 soc.cpu.reg_next_pc[8]
.sym 62299 $false
.sym 62300 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62301 soc.cpu.reg_out[24]
.sym 62302 soc.cpu.reg_next_pc[24]
.sym 62305 $false
.sym 62306 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 62307 soc.cpu.reg_op2[22]
.sym 62308 soc.cpu.reg_op2[6]
.sym 62309 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 62310 clk_16mhz$2$2
.sym 62311 $false
.sym 62312 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38235
.sym 62315 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62316 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 62317 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[1]_new_
.sym 62319 soc.cpu.irq_pending[1]
.sym 62386 $false
.sym 62387 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62388 soc.cpu.reg_out[20]
.sym 62389 soc.cpu.reg_next_pc[20]
.sym 62392 soc.cpu.cpu_state[5]
.sym 62393 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 62394 $abc$64360$new_n7665_
.sym 62395 soc.cpu.mem_rdata[17]
.sym 62398 soc.cpu.cpu_state[5]
.sym 62399 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 62400 $abc$64360$new_n7665_
.sym 62401 soc.cpu.mem_rdata[24]
.sym 62404 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 62405 soc.cpu.latched_stalu
.sym 62406 soc.cpu.alu_out_q[23]
.sym 62407 soc.cpu.reg_out[23]
.sym 62410 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62411 soc.cpu.latched_stalu
.sym 62412 soc.cpu.alu_out_q[27]
.sym 62413 soc.cpu.reg_out[27]
.sym 62416 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 62417 soc.cpu.latched_stalu
.sym 62418 soc.cpu.alu_out_q[27]
.sym 62419 soc.cpu.reg_out[27]
.sym 62428 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62429 soc.cpu.latched_stalu
.sym 62430 soc.cpu.alu_out_q[23]
.sym 62431 soc.cpu.reg_out[23]
.sym 62436 $abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_
.sym 62437 $abc$64360$new_n5346_
.sym 62441 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_
.sym 62442 $abc$64360$new_n6134_
.sym 62509 $false
.sym 62510 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62511 soc.cpu.reg_out[15]
.sym 62512 soc.cpu.reg_next_pc[15]
.sym 62515 soc.cpu.cpu_state[5]
.sym 62516 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 62517 $abc$64360$new_n7665_
.sym 62518 soc.cpu.mem_rdata[20]
.sym 62521 $false
.sym 62522 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62523 soc.cpu.reg_out[19]
.sym 62524 soc.cpu.reg_next_pc[19]
.sym 62527 $false
.sym 62528 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62529 soc.cpu.reg_out[23]
.sym 62530 soc.cpu.reg_next_pc[23]
.sym 62533 $false
.sym 62534 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62535 soc.cpu.reg_out[11]
.sym 62536 soc.cpu.reg_next_pc[11]
.sym 62539 $false
.sym 62540 $false
.sym 62541 $abc$64360$new_n7610_
.sym 62542 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[11]_new_
.sym 62545 $false
.sym 62546 soc.cpu.cpu_state[1]
.sym 62547 $abc$64360$techmap\soc.cpu.$procmux$3231_Y_new_
.sym 62548 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_
.sym 62551 $abc$64360$new_n7491_
.sym 62552 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[1]_new_
.sym 62553 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[1]_new_inv_
.sym 62554 soc.cpu.cpu_state[2]
.sym 62555 $true
.sym 62556 clk_16mhz$2$2
.sym 62557 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 62559 $abc$64360$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.sym 62560 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917
.sym 62561 $abc$64360$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 62562 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[3]_new_
.sym 62563 $abc$64360$new_n7507_
.sym 62564 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38047
.sym 62565 soc.cpu.decoder_pseudo_trigger
.sym 62632 $false
.sym 62633 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 62634 soc.cpu.latched_is_lh
.sym 62635 soc.cpu.latched_is_lb
.sym 62638 soc.cpu.cpu_state[5]
.sym 62639 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 62640 $abc$64360$new_n7575_
.sym 62641 $abc$64360$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 62644 $false
.sym 62645 $false
.sym 62646 soc.cpu.latched_is_lb
.sym 62647 $abc$64360$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 62650 $false
.sym 62651 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 62652 $abc$64360$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 62653 soc.cpu.latched_is_lh
.sym 62656 $false
.sym 62657 $false
.sym 62658 soc.cpu.latched_is_lb
.sym 62659 soc.cpu.latched_is_lh
.sym 62662 soc.cpu.cpu_state[5]
.sym 62663 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.sym 62664 $abc$64360$new_n7665_
.sym 62665 soc.cpu.mem_rdata[23]
.sym 62668 $false
.sym 62669 $abc$64360$new_n7537_
.sym 62670 soc.cpu.cpu_state[5]
.sym 62671 $abc$64360$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 62674 $false
.sym 62675 $false
.sym 62676 $abc$64360$new_n7654_
.sym 62677 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[15]_new_
.sym 62678 $true
.sym 62679 clk_16mhz$2$2
.sym 62680 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 62681 $abc$64360$new_n7470_
.sym 62682 $abc$64360$new_n7562_
.sym 62683 $abc$64360$soc.cpu.mem_rdata_word[4]_new_inv_
.sym 62684 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[0]_new_
.sym 62685 $abc$64360$soc.cpu.mem_rdata_word[11]_new_inv_
.sym 62686 $abc$64360$new_n7508_
.sym 62687 $abc$64360$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 62688 soc.cpu.mem_do_wdata
.sym 62755 soc.cpu.cpu_state[5]
.sym 62756 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 62757 $abc$64360$new_n7575_
.sym 62758 $abc$64360$soc.cpu.mem_rdata_word[11]_new_inv_
.sym 62767 $false
.sym 62768 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62769 soc.cpu.reg_out[14]
.sym 62770 soc.cpu.reg_next_pc[14]
.sym 62779 $false
.sym 62780 $abc$64360$new_n7562_
.sym 62781 soc.cpu.reg_op1[0]
.sym 62782 $abc$64360$new_n8673_
.sym 62785 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 62786 soc.cpu.reg_op1[1]
.sym 62787 soc.cpu.mem_rdata[31]
.sym 62788 $abc$64360$soc.cpu.mem_rdata[15]_new_
.sym 62791 $false
.sym 62792 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 62793 soc.cpu.reg_out[27]
.sym 62794 soc.cpu.reg_next_pc[27]
.sym 62797 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 62798 soc.cpu.mem_rdata[26]
.sym 62799 $abc$64360$soc.cpu.mem_rdata[10]_new_inv_
.sym 62800 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 62804 $abc$64360$new_n7520_
.sym 62805 $abc$64360$new_n7482_
.sym 62806 $abc$64360$new_n7522_
.sym 62807 $abc$64360$new_n7533_
.sym 62808 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[1]_new_
.sym 62809 $abc$64360$new_n7534_
.sym 62810 $abc$64360$new_n7519_
.sym 62811 $abc$64360$new_n7536_
.sym 62878 $abc$64360$soc.cpu.mem_rdata[15]_new_
.sym 62879 $abc$64360$new_n5885_
.sym 62880 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 62881 soc.cpu.mem_rdata[31]
.sym 62890 $abc$64360$new_n7575_
.sym 62891 $abc$64360$new_n7574_
.sym 62892 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 62893 soc.cpu.mem_rdata[24]
.sym 62896 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 62897 soc.cpu.mem_rdata[28]
.sym 62898 $abc$64360$soc.cpu.mem_rdata[12]_new_
.sym 62899 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 62902 $false
.sym 62903 $abc$64360$new_n5885_
.sym 62904 soc.cpu.reg_op1[1]
.sym 62905 soc.cpu.reg_op1[0]
.sym 62908 $false
.sym 62909 $false
.sym 62910 $abc$64360$new_n5885_
.sym 62911 $abc$64360$soc.cpu.mem_rdata[8]_new_inv_
.sym 62914 $false
.sym 62915 $false
.sym 62916 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 62917 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 62920 $abc$64360$new_n7576_
.sym 62921 soc.cpu.cpu_state[5]
.sym 62922 $abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.sym 62923 $abc$64360$new_n7573_
.sym 62924 $true
.sym 62925 clk_16mhz$2$2
.sym 62926 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 62927 $abc$64360$techmap\soc.cpu.$procmux$5484_Y
.sym 62928 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 62930 soc.cpu.mem_rdata[28]
.sym 62931 soc.cpu.mem_la_firstword_xfer
.sym 62932 soc.spimemio.softreset
.sym 62933 soc.cpu.last_mem_valid
.sym 62934 soc.cpu.mem_la_firstword_reg
.sym 63013 $false
.sym 63014 resetn$2
.sym 63015 soc.cpu.mem_wstrb[3]
.sym 63016 $abc$64360$new_n4245_
.sym 63025 $false
.sym 63026 $false
.sym 63027 soc.cpu.mem_wstrb[1]
.sym 63028 $abc$64360$techmap\soc.$0\ram_ready[0:0]
.sym 63031 soc.cpu.mem_wdata[31]
.sym 63032 $false
.sym 63033 $false
.sym 63034 $false
.sym 63047 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46530
.sym 63048 clk_16mhz$2$2
.sym 63049 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 63050 $abc$64360$new_n4679_
.sym 63051 $abc$64360$new_n4829_
.sym 63052 $abc$64360$new_n4677_
.sym 63053 $abc$64360$new_n4830_
.sym 63054 $abc$64360$soc.cpu.mem_rdata[11]_new_inv_
.sym 63055 $abc$64360$new_n4650_
.sym 63056 $abc$64360$soc.cpu.mem_rdata[13]_new_
.sym 63057 $abc$64360$auto$wreduce.cc:454:run$7071[25]
.sym 63124 soc.ram_ready
.sym 63125 $abc$64360$new_n4737_
.sym 63126 $abc$64360$new_n4735_
.sym 63127 $abc$64360$new_n4678_
.sym 63130 $false
.sym 63131 soc.cpu.mem_valid
.sym 63132 flash_io2_oe
.sym 63133 $abc$64360$new_n4246_
.sym 63142 $false
.sym 63143 $false
.sym 63144 $abc$64360$new_n4660_
.sym 63145 $abc$64360$new_n4657_
.sym 63148 $false
.sym 63149 $false
.sym 63150 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 63151 iomem_rdata[15]
.sym 63154 $abc$64360$new_n4739_
.sym 63155 $abc$64360$new_n4738_
.sym 63156 $abc$64360$new_n4733_
.sym 63157 $abc$64360$new_n4734_
.sym 63160 $abc$64360$new_n4634_
.sym 63161 $abc$64360$new_n4633_
.sym 63162 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[15]_new_
.sym 63163 $abc$64360$new_n4528_
.sym 63166 $abc$64360$techmap\soc.$0\ram_ready[0:0]
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $true
.sym 63171 clk_16mhz$2$2
.sym 63172 $false
.sym 63173 $abc$64360$new_n4703_
.sym 63174 $abc$64360$soc.cpu.mem_rdata[8]_new_inv_
.sym 63175 $abc$64360$new_n4834_
.sym 63176 $abc$64360$new_n4704_
.sym 63177 soc.spimemio.config_cont
.sym 63178 soc.spimemio.config_qspi
.sym 63179 soc.spimemio.config_dummy[1]
.sym 63180 soc.spimemio.config_ddr
.sym 63253 $false
.sym 63254 $false
.sym 63255 $false
.sym 63256 $false
.sym 63259 $false
.sym 63260 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63261 soc.cpu.reg_op1[12]
.sym 63262 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[10]
.sym 63265 $false
.sym 63266 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63267 soc.cpu.reg_op1[8]
.sym 63268 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[6]
.sym 63271 $false
.sym 63272 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63273 soc.cpu.reg_op1[6]
.sym 63274 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[4]
.sym 63277 $false
.sym 63278 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63279 soc.cpu.reg_op1[5]
.sym 63280 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[3]
.sym 63283 $false
.sym 63284 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63285 soc.cpu.reg_op1[7]
.sym 63286 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[5]
.sym 63289 $false
.sym 63290 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63291 soc.cpu.reg_op1[4]
.sym 63292 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[2]
.sym 63293 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 63294 clk_16mhz$2$2
.sym 63295 $false
.sym 63296 $abc$64360$new_n4528_
.sym 63297 $abc$64360$new_n4684_
.sym 63298 $abc$64360$new_n4639_
.sym 63299 $abc$64360$new_n4678_
.sym 63302 gpio[24]
.sym 63303 gpio[31]
.sym 63332 $false
.sym 63369 $auto$alumacc.cc:474:replace_alu$7317.C[1]
.sym 63371 soc.cpu.mem_la_firstword_xfer
.sym 63372 soc.cpu.next_pc[2]
.sym 63375 $auto$alumacc.cc:474:replace_alu$7317.C[2]
.sym 63376 $false
.sym 63377 $false
.sym 63378 soc.cpu.next_pc[3]
.sym 63379 $auto$alumacc.cc:474:replace_alu$7317.C[1]
.sym 63381 $auto$alumacc.cc:474:replace_alu$7317.C[3]
.sym 63382 $false
.sym 63383 $false
.sym 63384 soc.cpu.next_pc[4]
.sym 63385 $auto$alumacc.cc:474:replace_alu$7317.C[2]
.sym 63387 $auto$alumacc.cc:474:replace_alu$7317.C[4]
.sym 63388 $false
.sym 63389 $false
.sym 63390 soc.cpu.next_pc[5]
.sym 63391 $auto$alumacc.cc:474:replace_alu$7317.C[3]
.sym 63393 $auto$alumacc.cc:474:replace_alu$7317.C[5]
.sym 63394 $false
.sym 63395 $false
.sym 63396 soc.cpu.next_pc[6]
.sym 63397 $auto$alumacc.cc:474:replace_alu$7317.C[4]
.sym 63399 $auto$alumacc.cc:474:replace_alu$7317.C[6]
.sym 63400 $false
.sym 63401 $false
.sym 63402 soc.cpu.next_pc[7]
.sym 63403 $auto$alumacc.cc:474:replace_alu$7317.C[5]
.sym 63405 $auto$alumacc.cc:474:replace_alu$7317.C[7]
.sym 63406 $false
.sym 63407 $false
.sym 63408 soc.cpu.next_pc[8]
.sym 63409 $auto$alumacc.cc:474:replace_alu$7317.C[6]
.sym 63411 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 63412 $false
.sym 63413 $false
.sym 63414 soc.cpu.next_pc[9]
.sym 63415 $auto$alumacc.cc:474:replace_alu$7317.C[7]
.sym 63419 $abc$64360$new_n4535_
.sym 63420 $abc$64360$new_n4666_
.sym 63421 $abc$64360$new_n4641_
.sym 63423 $abc$64360$new_n4340_
.sym 63424 gpio[13]
.sym 63455 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 63492 $auto$alumacc.cc:474:replace_alu$7317.C[9]
.sym 63493 $false
.sym 63494 $false
.sym 63495 soc.cpu.next_pc[10]
.sym 63496 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 63498 $auto$alumacc.cc:474:replace_alu$7317.C[10]
.sym 63499 $false
.sym 63500 $false
.sym 63501 soc.cpu.next_pc[11]
.sym 63502 $auto$alumacc.cc:474:replace_alu$7317.C[9]
.sym 63504 $auto$alumacc.cc:474:replace_alu$7317.C[11]
.sym 63505 $false
.sym 63506 $false
.sym 63507 soc.cpu.next_pc[12]
.sym 63508 $auto$alumacc.cc:474:replace_alu$7317.C[10]
.sym 63510 $auto$alumacc.cc:474:replace_alu$7317.C[12]
.sym 63511 $false
.sym 63512 $false
.sym 63513 soc.cpu.next_pc[13]
.sym 63514 $auto$alumacc.cc:474:replace_alu$7317.C[11]
.sym 63516 $auto$alumacc.cc:474:replace_alu$7317.C[13]
.sym 63517 $false
.sym 63518 $false
.sym 63519 soc.cpu.next_pc[14]
.sym 63520 $auto$alumacc.cc:474:replace_alu$7317.C[12]
.sym 63522 $auto$alumacc.cc:474:replace_alu$7317.C[14]
.sym 63523 $false
.sym 63524 $false
.sym 63525 soc.cpu.next_pc[15]
.sym 63526 $auto$alumacc.cc:474:replace_alu$7317.C[13]
.sym 63528 $auto$alumacc.cc:474:replace_alu$7317.C[15]
.sym 63529 $false
.sym 63530 $false
.sym 63531 soc.cpu.next_pc[16]
.sym 63532 $auto$alumacc.cc:474:replace_alu$7317.C[14]
.sym 63534 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 63535 $false
.sym 63536 $false
.sym 63537 soc.cpu.next_pc[17]
.sym 63538 $auto$alumacc.cc:474:replace_alu$7317.C[15]
.sym 63542 soc.cpu.mem_addr[17]
.sym 63543 soc.cpu.mem_addr[18]
.sym 63544 soc.cpu.mem_addr[23]
.sym 63545 soc.cpu.mem_addr[20]
.sym 63546 soc.cpu.mem_addr[21]
.sym 63549 soc.cpu.mem_addr[22]
.sym 63578 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 63615 $auto$alumacc.cc:474:replace_alu$7317.C[17]
.sym 63616 $false
.sym 63617 $false
.sym 63618 soc.cpu.next_pc[18]
.sym 63619 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 63621 $auto$alumacc.cc:474:replace_alu$7317.C[18]
.sym 63622 $false
.sym 63623 $false
.sym 63624 soc.cpu.next_pc[19]
.sym 63625 $auto$alumacc.cc:474:replace_alu$7317.C[17]
.sym 63627 $auto$alumacc.cc:474:replace_alu$7317.C[19]
.sym 63628 $false
.sym 63629 $false
.sym 63630 soc.cpu.next_pc[20]
.sym 63631 $auto$alumacc.cc:474:replace_alu$7317.C[18]
.sym 63633 $auto$alumacc.cc:474:replace_alu$7317.C[20]
.sym 63634 $false
.sym 63635 $false
.sym 63636 soc.cpu.next_pc[21]
.sym 63637 $auto$alumacc.cc:474:replace_alu$7317.C[19]
.sym 63639 $auto$alumacc.cc:474:replace_alu$7317.C[21]
.sym 63640 $false
.sym 63641 $false
.sym 63642 soc.cpu.next_pc[22]
.sym 63643 $auto$alumacc.cc:474:replace_alu$7317.C[20]
.sym 63645 $auto$alumacc.cc:474:replace_alu$7317.C[22]
.sym 63646 $false
.sym 63647 $false
.sym 63648 soc.cpu.next_pc[23]
.sym 63649 $auto$alumacc.cc:474:replace_alu$7317.C[21]
.sym 63651 $auto$alumacc.cc:474:replace_alu$7317.C[23]
.sym 63652 $false
.sym 63653 $false
.sym 63654 soc.cpu.next_pc[24]
.sym 63655 $auto$alumacc.cc:474:replace_alu$7317.C[22]
.sym 63657 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 63658 $false
.sym 63659 $false
.sym 63660 soc.cpu.next_pc[25]
.sym 63661 $auto$alumacc.cc:474:replace_alu$7317.C[23]
.sym 63665 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[7]_new_
.sym 63666 $abc$64360$new_n4769_
.sym 63669 $abc$64360$new_n4618_
.sym 63671 $abc$64360$new_n4559_
.sym 63672 $abc$64360$auto$wreduce.cc:454:run$7071[22]
.sym 63701 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 63738 $auto$alumacc.cc:474:replace_alu$7317.C[25]
.sym 63739 $false
.sym 63740 $false
.sym 63741 soc.cpu.next_pc[26]
.sym 63742 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 63744 $auto$alumacc.cc:474:replace_alu$7317.C[26]
.sym 63745 $false
.sym 63746 $false
.sym 63747 soc.cpu.next_pc[27]
.sym 63748 $auto$alumacc.cc:474:replace_alu$7317.C[25]
.sym 63750 $auto$alumacc.cc:474:replace_alu$7317.C[27]
.sym 63751 $false
.sym 63752 $false
.sym 63753 soc.cpu.next_pc[28]
.sym 63754 $auto$alumacc.cc:474:replace_alu$7317.C[26]
.sym 63756 $auto$alumacc.cc:474:replace_alu$7317.C[28]
.sym 63757 $false
.sym 63758 $false
.sym 63759 soc.cpu.next_pc[29]
.sym 63760 $auto$alumacc.cc:474:replace_alu$7317.C[27]
.sym 63762 $auto$alumacc.cc:474:replace_alu$7317.C[29]
.sym 63763 $false
.sym 63764 $false
.sym 63765 soc.cpu.next_pc[30]
.sym 63766 $auto$alumacc.cc:474:replace_alu$7317.C[28]
.sym 63769 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63770 soc.cpu.reg_op1[31]
.sym 63771 soc.cpu.next_pc[31]
.sym 63772 $auto$alumacc.cc:474:replace_alu$7317.C[29]
.sym 63775 $false
.sym 63776 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63777 soc.cpu.reg_op1[27]
.sym 63778 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[25]
.sym 63781 $false
.sym 63782 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 63783 soc.cpu.reg_op1[28]
.sym 63784 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[26]
.sym 63785 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 63786 clk_16mhz$2$2
.sym 63787 $false
.sym 63788 $abc$64360$new_n4580_
.sym 63789 $abc$64360$new_n4532_
.sym 63790 $abc$64360$new_n4599_
.sym 63791 $abc$64360$soc.cpu.mem_rdata[7]_new_
.sym 63792 $abc$64360$new_n4581_
.sym 63793 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16217_Y_new_inv_
.sym 63794 $abc$64360$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 63795 soc.spimemio.buffer[22]
.sym 63862 soc.ram_ready
.sym 63863 $abc$64360$new_n4331_
.sym 63864 soc.spimemio.config_dummy[1]
.sym 63865 $abc$64360$new_n4245_
.sym 63868 $abc$64360$new_n4259_
.sym 63869 $abc$64360$new_n4245_
.sym 63870 $abc$64360$new_n4264_
.sym 63871 $abc$64360$new_n4266_
.sym 63874 soc.ram_ready
.sym 63875 $abc$64360$new_n4574_
.sym 63876 soc.spimemio.config_cont
.sym 63877 $abc$64360$new_n4245_
.sym 63880 $false
.sym 63881 soc.ram_ready
.sym 63882 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 63883 $abc$64360$new_n4260_
.sym 63886 $false
.sym 63887 $false
.sym 63888 iomem_rdata[17]
.sym 63889 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 63892 soc.ram_ready
.sym 63893 $abc$64360$new_n4356_
.sym 63894 soc.spimemio.config_dummy[0]
.sym 63895 $abc$64360$new_n4245_
.sym 63898 $abc$64360$new_n4335_
.sym 63899 $abc$64360$new_n4334_
.sym 63900 $abc$64360$new_n4313_
.sym 63901 $abc$64360$new_n4330_
.sym 63904 soc.cpu.mem_wdata[16]
.sym 63905 $false
.sym 63906 $false
.sym 63907 $false
.sym 63908 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467
.sym 63909 clk_16mhz$2$2
.sym 63910 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 63911 $abc$64360$new_n8569_
.sym 63912 $abc$64360$new_n4585_
.sym 63913 $abc$64360$soc.cpu.mem_rdata[4]_new_inv_
.sym 63914 $abc$64360$new_n4584_
.sym 63915 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16226_Y_new_inv_
.sym 63916 soc.simpleuart.recv_buf_data[4]
.sym 63918 soc.simpleuart.recv_buf_data[7]
.sym 63985 soc.cpu.mem_addr[15]
.sym 63986 soc.cpu.mem_addr[14]
.sym 63987 soc.cpu.mem_addr[13]
.sym 63988 soc.cpu.mem_addr[12]
.sym 63991 $false
.sym 63992 soc.cpu.mem_wstrb[0]
.sym 63993 $abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_
.sym 63994 soc.simpleuart.send_dummy
.sym 63997 $false
.sym 63998 $false
.sym 63999 iomem_rdata[16]
.sym 64000 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 64003 $abc$64360$new_n8567_
.sym 64004 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 64005 $abc$64360$auto$wreduce.cc:454:run$7071[23]
.sym 64006 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[23]_new_
.sym 64009 $abc$64360$new_n4358_
.sym 64010 $abc$64360$new_n4357_
.sym 64011 $abc$64360$new_n4354_
.sym 64012 $abc$64360$new_n4355_
.sym 64015 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 64016 $abc$64360$new_n8536_
.sym 64017 soc.spimemio.valid
.sym 64018 $abc$64360$auto$wreduce.cc:454:run$7071[17]
.sym 64021 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 64022 iomem_rdata[23]
.sym 64023 $abc$64360$new_n4273_
.sym 64024 soc.spimemio.valid
.sym 64027 $false
.sym 64028 soc.cpu.mem_wstrb[0]
.sym 64029 $abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_
.sym 64030 $abc$64360$new_n4264_
.sym 64034 soc.cpu.mem_rdata[21]
.sym 64035 $abc$64360$new_n4602_
.sym 64036 $abc$64360$new_n4601_
.sym 64037 $abc$64360$new_n7703_
.sym 64038 $abc$64360$new_n7673_
.sym 64039 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16220_Y_new_inv_
.sym 64040 $abc$64360$auto$wreduce.cc:454:run$7071[4]
.sym 64041 $abc$64360$auto$wreduce.cc:454:run$7071[7]
.sym 64108 $false
.sym 64109 $false
.sym 64110 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_
.sym 64111 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[5]_new_
.sym 64114 soc.cpu.mem_addr[13]
.sym 64115 soc.cpu.mem_addr[15]
.sym 64116 soc.cpu.mem_addr[14]
.sym 64117 soc.cpu.mem_addr[12]
.sym 64120 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12925[4]_new_
.sym 64121 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[5]_new_
.sym 64122 soc.cpu.mem_addr[25]
.sym 64123 soc.cpu.mem_addr[24]
.sym 64126 $false
.sym 64127 $false
.sym 64128 $false
.sym 64129 soc.cpu.mem_addr[14]
.sym 64132 $false
.sym 64133 $false
.sym 64134 iomem_rdata[20]
.sym 64135 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 64144 $abc$64360$new_n4576_
.sym 64145 $abc$64360$new_n4575_
.sym 64146 $abc$64360$new_n4572_
.sym 64147 $abc$64360$new_n4573_
.sym 64150 soc.cpu.mem_addr[11]
.sym 64151 soc.cpu.mem_addr[10]
.sym 64152 soc.cpu.mem_addr[9]
.sym 64153 soc.cpu.mem_addr[8]
.sym 64157 $abc$64360$new_n7761_
.sym 64159 $abc$64360$new_n5454_
.sym 64160 $abc$64360$new_n5450_
.sym 64162 soc.spimemio.rd_addr[17]
.sym 64163 soc.spimemio.rd_addr[9]
.sym 64164 soc.spimemio.rd_addr[19]
.sym 64231 $abc$64360$new_n8536_
.sym 64232 soc.spimemio.valid
.sym 64233 soc.memory.rdata[17]
.sym 64234 soc.ram_ready
.sym 64243 $abc$64360$new_n8536_
.sym 64244 soc.spimemio.valid
.sym 64245 soc.memory.rdata[16]
.sym 64246 soc.ram_ready
.sym 64255 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 64256 $abc$64360$new_n8536_
.sym 64257 soc.spimemio.valid
.sym 64258 $abc$64360$auto$wreduce.cc:454:run$7071[20]
.sym 64281 $abc$64360$new_n5440_
.sym 64284 $abc$64360$new_n5441_
.sym 64285 soc.spimemio.rd_addr[14]
.sym 64286 soc.spimemio.rd_addr[16]
.sym 64354 $false
.sym 64355 $false
.sym 64356 soc.simpleuart.send_dummy
.sym 64357 $abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_
.sym 64384 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 64385 $false
.sym 64386 $false
.sym 64387 $false
.sym 64400 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46169
.sym 64401 clk_16mhz$2$2
.sym 64402 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 64405 $auto$alumacc.cc:474:replace_alu$7385.C[2]
.sym 64406 soc.simpleuart.send_bitcnt[3]
.sym 64407 pin_1$2
.sym 64409 soc.simpleuart.send_bitcnt[0]
.sym 64477 $false
.sym 64478 soc.simpleuart.send_bitcnt[1]
.sym 64479 $false
.sym 64480 soc.simpleuart.send_bitcnt[0]
.sym 64489 soc.simpleuart.send_bitcnt[3]
.sym 64490 soc.simpleuart.send_bitcnt[2]
.sym 64491 soc.simpleuart.send_bitcnt[1]
.sym 64492 soc.simpleuart.send_bitcnt[0]
.sym 64519 $false
.sym 64520 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 64521 $abc$64360$auto$wreduce.cc:454:run$7060[1]
.sym 64522 $abc$64360$new_n5430_
.sym 64523 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181
.sym 64524 clk_16mhz$2$2
.sym 64525 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 64599 resetn
.sym 64626 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[1]
.sym 64627 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[2]
.sym 64628 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[3]
.sym 64629 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[4]
.sym 64630 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[5]
.sym 64631 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[6]
.sym 64632 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[7]
.sym 64700 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[1]
.sym 64701 $abc$64360$new_n5963_
.sym 64702 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[1]
.sym 64703 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 64742 $false
.sym 64743 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.sym 64744 soc.cpu.compressed_instr
.sym 64745 $false
.sym 64749 flash_io2_di
.sym 64753 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[8]
.sym 64754 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[9]
.sym 64755 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[10]
.sym 64756 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[11]
.sym 64757 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[12]
.sym 64758 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[13]
.sym 64759 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[14]
.sym 64760 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[15]
.sym 64869 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[13]
.sym 64870 $abc$64360$new_n5963_
.sym 64871 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[13]
.sym 64872 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 64881 $false
.sym 64882 $abc$64360$new_n5962_
.sym 64883 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.sym 64884 $abc$64360$new_n5964_
.sym 64893 $false
.sym 64894 $abc$64360$new_n6012_
.sym 64895 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12]
.sym 64896 $abc$64360$new_n5964_
.sym 64899 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.sym 64900 $false
.sym 64901 $false
.sym 64902 $false
.sym 64909 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 64910 clk_16mhz$2$2
.sym 64911 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 64912 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[16]
.sym 64913 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[17]
.sym 64914 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[18]
.sym 64915 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[19]
.sym 64916 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[20]
.sym 64917 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[21]
.sym 64918 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[22]
.sym 64919 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[23]
.sym 64986 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[20]
.sym 64987 $abc$64360$new_n5963_
.sym 64988 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[20]
.sym 64989 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 64992 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[19]
.sym 64993 $abc$64360$new_n5963_
.sym 64994 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[19]
.sym 64995 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 65004 $false
.sym 65005 $abc$64360$new_n6036_
.sym 65006 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18]
.sym 65007 $abc$64360$new_n5964_
.sym 65010 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15]
.sym 65011 $false
.sym 65012 $false
.sym 65013 $false
.sym 65016 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10]
.sym 65017 $false
.sym 65018 $false
.sym 65019 $false
.sym 65032 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 65033 clk_16mhz$2$2
.sym 65034 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 65035 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[24]
.sym 65036 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[25]
.sym 65037 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[26]
.sym 65038 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[27]
.sym 65039 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[28]
.sym 65040 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[29]
.sym 65041 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[30]
.sym 65042 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[31]
.sym 65109 $false
.sym 65110 $false
.sym 65111 soc.cpu.reg_next_pc[0]
.sym 65112 $abc$64360$new_n5956_
.sym 65115 $false
.sym 65116 $abc$64360$new_n5063_
.sym 65117 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[4]_new_inv_
.sym 65118 soc.cpu.cpu_state[2]
.sym 65121 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[24]
.sym 65122 $abc$64360$new_n5963_
.sym 65123 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[24]
.sym 65124 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 65127 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[30]
.sym 65128 $abc$64360$new_n5963_
.sym 65129 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[30]
.sym 65130 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 65133 $false
.sym 65134 $abc$64360$new_n6040_
.sym 65135 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19]
.sym 65136 $abc$64360$new_n5964_
.sym 65139 $abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0]
.sym 65140 $false
.sym 65141 $false
.sym 65142 $false
.sym 65145 $false
.sym 65146 $abc$64360$new_n6080_
.sym 65147 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29]
.sym 65148 $abc$64360$new_n5964_
.sym 65151 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 65152 soc.cpu.decoded_imm_uj[0]
.sym 65153 $abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0]
.sym 65154 $false
.sym 65155 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 65156 clk_16mhz$2$2
.sym 65157 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 65158 $abc$64360$new_n5097_
.sym 65159 soc.cpu.decoded_imm_uj[4]
.sym 65160 soc.cpu.decoded_imm_uj[11]
.sym 65161 soc.cpu.decoded_imm_uj[8]
.sym 65162 soc.cpu.decoded_imm_uj[7]
.sym 65163 soc.cpu.decoded_imm_uj[23]
.sym 65165 soc.cpu.decoded_imm_uj[31]
.sym 65232 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[4]
.sym 65233 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65234 soc.cpu.cpu_state[4]
.sym 65235 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65238 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[1]
.sym 65239 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65240 soc.cpu.cpu_state[4]
.sym 65241 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65244 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[3]
.sym 65245 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65246 soc.cpu.cpu_state[4]
.sym 65247 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65250 soc.cpu.mem_rdata_q[27]
.sym 65251 $abc$64360$new_n4347_
.sym 65252 soc.cpu.decoded_imm_uj[7]
.sym 65253 soc.cpu.instr_jal
.sym 65256 soc.cpu.mem_rdata_q[25]
.sym 65257 $abc$64360$new_n4347_
.sym 65258 soc.cpu.decoded_imm_uj[5]
.sym 65259 soc.cpu.instr_jal
.sym 65262 $abc$64360$new_n5105_
.sym 65263 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 65264 soc.cpu.instr_jal
.sym 65265 soc.cpu.decoded_imm_uj[23]
.sym 65268 soc.cpu.mem_rdata_q[28]
.sym 65269 $abc$64360$new_n4347_
.sym 65270 soc.cpu.decoded_imm_uj[8]
.sym 65271 soc.cpu.instr_jal
.sym 65274 $abc$64360$new_n5097_
.sym 65275 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 65276 soc.cpu.instr_jal
.sym 65277 soc.cpu.decoded_imm_uj[27]
.sym 65278 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 65279 clk_16mhz$2$2
.sym 65280 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 65281 $abc$64360$new_n5101_
.sym 65282 $abc$64360$new_n5095_
.sym 65283 soc.cpu.decoded_imm[25]
.sym 65284 soc.cpu.decoded_imm[28]
.sym 65285 soc.cpu.decoded_imm[11]
.sym 65286 soc.cpu.decoded_imm[15]
.sym 65287 soc.cpu.decoded_imm[20]
.sym 65288 soc.cpu.decoded_imm[31]
.sym 65355 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[11]
.sym 65356 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65357 soc.cpu.cpu_state[4]
.sym 65358 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65361 $false
.sym 65362 $abc$64360$new_n5038_
.sym 65363 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[9]_new_inv_
.sym 65364 soc.cpu.cpu_state[2]
.sym 65367 soc.cpu.is_lui_auipc_jal
.sym 65368 soc.cpu.cpuregs_rs1[11]
.sym 65369 soc.cpu.reg_pc[11]
.sym 65370 soc.cpu.instr_lui
.sym 65373 $false
.sym 65374 $abc$64360$new_n5068_
.sym 65375 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[3]_new_inv_
.sym 65376 soc.cpu.cpu_state[2]
.sym 65379 $false
.sym 65380 $abc$64360$new_n5028_
.sym 65381 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[11]_new_inv_
.sym 65382 soc.cpu.cpu_state[2]
.sym 65385 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[9]
.sym 65386 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65387 soc.cpu.cpu_state[4]
.sym 65388 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65391 $false
.sym 65392 $abc$64360$new_n5017_
.sym 65393 soc.cpu.reg_op1[13]
.sym 65394 $abc$64360$new_n4930_
.sym 65397 $false
.sym 65398 $abc$64360$new_n5067_
.sym 65399 soc.cpu.reg_op1[3]
.sym 65400 $abc$64360$new_n4930_
.sym 65401 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 65402 clk_16mhz$2$2
.sym 65403 $false
.sym 65404 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25549_new_
.sym 65405 $abc$64360$new_n5121_
.sym 65406 $abc$64360$new_n5129_
.sym 65407 $abc$64360$new_n5111_
.sym 65408 $abc$64360$new_n5146_
.sym 65409 $abc$64360$new_n5144_
.sym 65410 $abc$64360$new_n5137_
.sym 65411 soc.cpu.decoded_imm[0]
.sym 65478 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[17]
.sym 65479 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65480 soc.cpu.cpu_state[4]
.sym 65481 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65484 $false
.sym 65485 $abc$64360$new_n5003_
.sym 65486 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[16]_new_inv_
.sym 65487 soc.cpu.cpu_state[2]
.sym 65490 $false
.sym 65491 $abc$64360$new_n4998_
.sym 65492 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[17]_new_inv_
.sym 65493 soc.cpu.cpu_state[2]
.sym 65496 $false
.sym 65497 $abc$64360$new_n5078_
.sym 65498 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[1]_new_inv_
.sym 65499 soc.cpu.cpu_state[2]
.sym 65502 $false
.sym 65503 soc.cpu.irq_state[0]
.sym 65504 soc.cpu.reg_next_pc[0]
.sym 65505 soc.cpu.latched_compr
.sym 65508 $false
.sym 65509 soc.cpu.reg_pc[1]
.sym 65510 soc.cpu.latched_compr
.sym 65511 $false
.sym 65514 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[16]
.sym 65515 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65516 soc.cpu.cpu_state[4]
.sym 65517 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65520 soc.cpu.is_lui_auipc_jal
.sym 65521 soc.cpu.cpuregs_rs1[16]
.sym 65522 soc.cpu.reg_pc[16]
.sym 65523 soc.cpu.instr_lui
.sym 65527 $abc$64360$new_n5090_
.sym 65528 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 65529 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 65530 $abc$64360$new_n5926_
.sym 65531 $abc$64360$new_n8555_
.sym 65532 soc.cpu.decoded_imm[30]
.sym 65533 soc.cpu.decoded_imm[1]
.sym 65534 soc.cpu.decoded_imm[4]
.sym 65601 $false
.sym 65602 $abc$64360$new_n4963_
.sym 65603 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[24]_new_inv_
.sym 65604 soc.cpu.cpu_state[2]
.sym 65607 $false
.sym 65608 $abc$64360$new_n6034_
.sym 65609 soc.cpu.reg_next_pc[19]
.sym 65610 $abc$64360$new_n5956_
.sym 65613 $false
.sym 65614 $abc$64360$new_n4958_
.sym 65615 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[25]_new_inv_
.sym 65616 soc.cpu.cpu_state[2]
.sym 65619 $false
.sym 65620 $abc$64360$new_n4922_
.sym 65621 $abc$64360$techmap\soc.cpu.$procmux$4170_Y[31]_new_inv_
.sym 65622 soc.cpu.cpu_state[2]
.sym 65625 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[31]
.sym 65626 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65627 soc.cpu.cpu_state[4]
.sym 65628 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65631 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[24]
.sym 65632 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65633 soc.cpu.cpu_state[4]
.sym 65634 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65637 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[25]
.sym 65638 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65639 soc.cpu.cpu_state[4]
.sym 65640 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65643 $false
.sym 65644 $abc$64360$new_n4921_
.sym 65645 soc.cpu.reg_op1[31]
.sym 65646 $abc$64360$new_n4930_
.sym 65647 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 65648 clk_16mhz$2$2
.sym 65649 $false
.sym 65650 $abc$64360$new_n4797_
.sym 65651 $abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.sym 65652 soc.cpu.decoded_imm_uj[19]
.sym 65653 soc.cpu.decoded_rd[2]
.sym 65657 soc.cpu.decoded_rd[5]
.sym 65724 soc.cpu.decoded_rs2[5]
.sym 65725 soc.cpu.decoded_rs2[4]
.sym 65726 soc.cpu.decoded_rs2[3]
.sym 65727 soc.cpu.decoded_rs2[2]
.sym 65730 $false
.sym 65731 $false
.sym 65732 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 65733 $abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 65736 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 65737 soc.cpu.decoded_rs2[0]
.sym 65738 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[0]_new_
.sym 65739 $abc$64360$new_n4797_
.sym 65742 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 65743 soc.cpu.latched_stalu
.sym 65744 soc.cpu.alu_out_q[19]
.sym 65745 soc.cpu.reg_out[19]
.sym 65754 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 65755 soc.cpu.decoded_rs2[2]
.sym 65756 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[2]_new_
.sym 65757 $abc$64360$new_n4741_
.sym 65760 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 65761 $false
.sym 65762 $false
.sym 65763 $false
.sym 65766 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 65767 $false
.sym 65768 $false
.sym 65769 $false
.sym 65770 $true
.sym 65771 clk_16mhz$2$2
.sym 65772 $false
.sym 65773 $abc$64360$new_n4919_
.sym 65774 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 65775 $abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 65776 soc.cpu.latched_rd[1]
.sym 65777 soc.cpu.latched_rd[2]
.sym 65778 soc.cpu.latched_rd[4]
.sym 65779 soc.cpu.latched_rd[0]
.sym 65780 soc.cpu.latched_rd[3]
.sym 65847 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 65848 soc.cpu.decoded_rs2[1]
.sym 65849 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[1]_new_
.sym 65850 $abc$64360$new_n4747_
.sym 65853 soc.cpu.decoded_imm[5]
.sym 65854 $abc$64360$new_n7398_
.sym 65855 soc.cpu.is_slli_srli_srai
.sym 65856 soc.cpu.decoded_rs2[5]
.sym 65859 $false
.sym 65860 soc.cpu.is_lui_auipc_jal
.sym 65861 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 65862 soc.cpu.is_slli_srli_srai
.sym 65865 $false
.sym 65866 soc.cpu.is_lui_auipc_jal
.sym 65867 soc.cpu.is_slli_srli_srai
.sym 65868 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 65871 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[0]
.sym 65872 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65873 soc.cpu.cpu_state[4]
.sym 65874 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65877 $false
.sym 65878 soc.cpu.decoded_imm[0]
.sym 65879 soc.cpu.reg_op1[0]
.sym 65880 $false
.sym 65883 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 65884 $abc$64360$new_n7396_
.sym 65885 soc.cpu.decoded_rs2[1]
.sym 65886 soc.cpu.decoded_rs2[0]
.sym 65889 $false
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 65894 clk_16mhz$2$2
.sym 65895 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 65896 $abc$64360$new_n4668_
.sym 65897 soc.cpu.mem_rdata_latched[4]
.sym 65898 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 65899 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 65900 $abc$64360$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 65901 $abc$64360$new_n4570_
.sym 65902 soc.cpu.mem_16bit_buffer[4]
.sym 65903 soc.cpu.mem_16bit_buffer[11]
.sym 65982 soc.cpu.decoded_imm[3]
.sym 65983 $abc$64360$new_n7398_
.sym 65984 soc.cpu.is_slli_srli_srai
.sym 65985 soc.cpu.decoded_rs2[3]
.sym 65988 $false
.sym 65989 soc.cpu.pcpi_mul.instr_mulhu
.sym 65990 soc.cpu.pcpi_mul.instr_mulhsu
.sym 65991 soc.cpu.pcpi_mul.instr_mulh
.sym 65994 $false
.sym 65995 $false
.sym 65996 $abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 65997 soc.cpu.pcpi_mul.instr_mul
.sym 66000 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 66001 $false
.sym 66002 $false
.sym 66003 $false
.sym 66012 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $true
.sym 66017 clk_16mhz$2$2
.sym 66018 $false
.sym 66019 $abc$64360$new_n4577_
.sym 66020 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865
.sym 66021 $abc$64360$new_n4495_
.sym 66023 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37979
.sym 66024 $abc$64360$new_n4674_
.sym 66025 $abc$64360$new_n4914_
.sym 66026 soc.cpu.latched_stalu
.sym 66093 $false
.sym 66094 $false
.sym 66095 soc.cpu.irq_state[0]
.sym 66096 soc.cpu.latched_branch
.sym 66099 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 66100 $abc$64360$new_n5957_
.sym 66101 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[0]_new_inv_
.sym 66102 soc.cpu.reg_next_pc[1]
.sym 66111 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[1]
.sym 66112 $abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 66113 soc.cpu.irq_state[0]
.sym 66114 soc.cpu.reg_next_pc[1]
.sym 66117 $false
.sym 66118 $false
.sym 66119 $abc$64360$new_n5957_
.sym 66120 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 66123 $false
.sym 66124 $false
.sym 66125 $abc$64360$new_n7295_
.sym 66126 $abc$64360$new_n7294_
.sym 66129 soc.cpu.reg_op2[4]
.sym 66130 $false
.sym 66131 $false
.sym 66132 $false
.sym 66139 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 66140 clk_16mhz$2$2
.sym 66141 $false
.sym 66142 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 66143 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 66144 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$24770_new_
.sym 66145 $abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 66147 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 66148 $abc$64360$new_n4814_
.sym 66149 soc.cpu.latched_rd[5]
.sym 66216 $false
.sym 66217 $false
.sym 66218 resetn$2
.sym 66219 soc.cpu.cpu_state[1]
.sym 66222 $false
.sym 66223 soc.cpu.instr_getq
.sym 66224 soc.cpu.instr_setq
.sym 66225 soc.cpu.instr_retirq
.sym 66228 $false
.sym 66229 $abc$64360$soc.cpu.next_pc[1]_new_
.sym 66230 soc.cpu.mem_la_secondword
.sym 66231 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 66240 $false
.sym 66241 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.sym 66242 soc.cpu.reg_out[1]
.sym 66243 soc.cpu.reg_next_pc[1]
.sym 66246 soc.cpu.irq_state[1]
.sym 66247 $abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[1]_new_
.sym 66248 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.sym 66249 $abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[0]_new_inv_
.sym 66252 $false
.sym 66253 $abc$64360$new_n5964_
.sym 66254 soc.cpu.instr_jal
.sym 66255 $abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_
.sym 66258 $false
.sym 66259 soc.cpu.cpu_state[5]
.sym 66260 soc.cpu.cpu_state[2]
.sym 66261 soc.cpu.cpu_state[3]
.sym 66265 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37919
.sym 66267 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 66268 $abc$64360$new_n4930_
.sym 66269 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 66270 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772
.sym 66271 soc.cpu.latched_is_lb
.sym 66272 soc.cpu.latched_is_lh
.sym 66339 $false
.sym 66340 $abc$64360$new_n5619_
.sym 66341 soc.cpu.latched_rd[1]
.sym 66342 soc.cpu.latched_rd[0]
.sym 66351 $false
.sym 66352 soc.cpu.latched_stalu
.sym 66353 soc.cpu.alu_out_q[1]
.sym 66354 soc.cpu.reg_out[1]
.sym 66357 $false
.sym 66358 soc.cpu.cpu_state[1]
.sym 66359 resetn$2
.sym 66360 $abc$64360$new_n5617_
.sym 66363 $false
.sym 66364 $abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_
.sym 66365 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_
.sym 66366 soc.cpu.decoder_trigger
.sym 66369 soc.cpu.latched_rd[5]
.sym 66370 soc.cpu.latched_rd[4]
.sym 66371 soc.cpu.latched_rd[3]
.sym 66372 soc.cpu.latched_rd[2]
.sym 66375 $abc$64360$auto$simplemap.cc:168:logic_reduce$18468_new_inv_
.sym 66376 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 66377 soc.cpu.latched_store
.sym 66378 soc.cpu.latched_branch
.sym 66381 $false
.sym 66382 $false
.sym 66383 soc.cpu.latched_store
.sym 66384 soc.cpu.latched_branch
.sym 66388 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37988
.sym 66389 $abc$64360$new_n4433_
.sym 66390 $abc$64360$new_n5207_
.sym 66391 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833
.sym 66392 $abc$64360$new_n4515_
.sym 66393 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_
.sym 66394 $abc$64360$new_n4516_
.sym 66395 soc.cpu.latched_store
.sym 66462 $false
.sym 66463 resetn$2
.sym 66464 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_
.sym 66465 soc.cpu.irq_state[1]
.sym 66480 $false
.sym 66481 $false
.sym 66482 soc.cpu.latched_store
.sym 66483 soc.cpu.latched_branch
.sym 66486 $false
.sym 66487 soc.cpu.decoder_trigger
.sym 66488 soc.cpu.instr_jal
.sym 66489 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_
.sym 66492 $false
.sym 66493 $false
.sym 66494 soc.cpu.irq_pending[1]
.sym 66495 soc.cpu.irq_mask[1]
.sym 66504 $abc$64360$new_n4500_
.sym 66505 soc.cpu.irq_pending[1]
.sym 66506 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_
.sym 66507 soc.cpu.irq_mask[1]
.sym 66508 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38235
.sym 66509 clk_16mhz$2$2
.sym 66510 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 66511 $abc$64360$new_n4514_
.sym 66512 $abc$64360$new_n4509_
.sym 66513 $abc$64360$new_n4513_
.sym 66514 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_
.sym 66515 $abc$64360$new_n4507_
.sym 66516 $abc$64360$new_n4512_
.sym 66517 $abc$64360$new_n4506_
.sym 66518 soc.cpu.mem_16bit_buffer[8]
.sym 66591 $false
.sym 66592 $false
.sym 66593 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_
.sym 66594 $abc$64360$techmap\soc.cpu.$procmux$3231_Y_new_
.sym 66597 $false
.sym 66598 $false
.sym 66599 soc.cpu.irq_state[1]
.sym 66600 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_
.sym 66621 $false
.sym 66622 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 66623 soc.cpu.cpu_state[4]
.sym 66624 soc.cpu.cpu_state[0]
.sym 66627 $abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_
.sym 66628 soc.cpu.irq_state[0]
.sym 66629 soc.cpu.decoder_trigger
.sym 66630 soc.cpu.do_waitirq
.sym 66634 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1516$2467_Y_new_
.sym 66635 $abc$64360$new_n4385_
.sym 66636 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.sym 66638 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38056
.sym 66639 $abc$64360$new_n4386_
.sym 66640 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 66641 soc.cpu.mem_do_rdata
.sym 66714 resetn$2
.sym 66715 soc.cpu.irq_pending[2]
.sym 66716 $abc$64360$new_n5346_
.sym 66717 soc.cpu.irq_mask[2]
.sym 66720 $false
.sym 66721 $false
.sym 66722 soc.cpu.decoder_trigger
.sym 66723 soc.cpu.decoder_pseudo_trigger
.sym 66726 $abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.sym 66727 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 66728 soc.cpu.cpu_state[1]
.sym 66729 soc.cpu.cpu_state[0]
.sym 66732 soc.cpu.cpu_state[5]
.sym 66733 $abc$64360$new_n7508_
.sym 66734 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 66735 $abc$64360$new_n7507_
.sym 66738 soc.cpu.reg_op1[0]
.sym 66739 soc.cpu.reg_op1[1]
.sym 66740 soc.cpu.mem_rdata[27]
.sym 66741 $abc$64360$soc.cpu.mem_rdata[11]_new_inv_
.sym 66744 $false
.sym 66745 $false
.sym 66746 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.sym 66747 $abc$64360$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 66750 $abc$64360$techmap\soc.cpu.$procmux$3249_Y
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 $true
.sym 66755 clk_16mhz$2$2
.sym 66756 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 66757 $abc$64360$new_n7496_
.sym 66758 $abc$64360$new_n7494_
.sym 66759 $abc$64360$techmap$techmap\soc.cpu.$procmux$5452.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[2]_new_
.sym 66760 $abc$64360$auto$simplemap.cc:309:simplemap_lut$10495_new_
.sym 66761 $abc$64360$new_n6150_
.sym 66762 $abc$64360$new_n7468_
.sym 66763 $abc$64360$soc.cpu.mem_rdata_word[2]_new_inv_
.sym 66764 soc.cpu.irq_pending[2]
.sym 66831 soc.cpu.mem_rdata[16]
.sym 66832 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 66833 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 66834 $abc$64360$soc.cpu.mem_rdata[0]_new_inv_
.sym 66837 soc.cpu.mem_rdata[23]
.sym 66838 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 66839 $abc$64360$soc.cpu.mem_rdata[7]_new_
.sym 66840 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 66843 $false
.sym 66844 $abc$64360$new_n7519_
.sym 66845 $abc$64360$soc.cpu.mem_rdata[4]_new_inv_
.sym 66846 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 66849 soc.cpu.cpu_state[5]
.sym 66850 $abc$64360$new_n7470_
.sym 66851 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 66852 $abc$64360$new_n7468_
.sym 66855 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 66856 soc.cpu.mem_rdata[27]
.sym 66857 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 66858 $abc$64360$soc.cpu.mem_rdata[11]_new_inv_
.sym 66861 soc.cpu.mem_rdata[19]
.sym 66862 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 66863 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 66864 $abc$64360$soc.cpu.mem_rdata[3]_new_inv_
.sym 66867 $false
.sym 66868 $abc$64360$new_n7533_
.sym 66869 $abc$64360$soc.cpu.mem_rdata[5]_new_inv_
.sym 66870 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 66873 $abc$64360$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 66874 $false
.sym 66875 $false
.sym 66876 $false
.sym 66877 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38047
.sym 66878 clk_16mhz$2$2
.sym 66879 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 66880 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 66881 soc.cpu.mem_rdata[24]
.sym 66882 $abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 66883 $abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[12]_new_inv_
.sym 66884 soc.cpu.mem_rdata_latched[12]
.sym 66885 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 66886 soc.cpu.mem_16bit_buffer[12]
.sym 66887 soc.cpu.mem_16bit_buffer[14]
.sym 66954 soc.cpu.reg_op1[0]
.sym 66955 soc.cpu.reg_op1[1]
.sym 66956 $abc$64360$soc.cpu.mem_rdata[12]_new_
.sym 66957 soc.cpu.mem_rdata[28]
.sym 66960 soc.cpu.reg_op1[0]
.sym 66961 soc.cpu.reg_op1[1]
.sym 66962 soc.cpu.mem_rdata[25]
.sym 66963 $abc$64360$soc.cpu.mem_rdata[9]_new_inv_
.sym 66966 $false
.sym 66967 $false
.sym 66968 soc.cpu.mem_rdata[20]
.sym 66969 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 66972 $false
.sym 66973 $abc$64360$new_n7536_
.sym 66974 $abc$64360$new_n7534_
.sym 66975 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 66978 soc.cpu.cpu_state[5]
.sym 66979 $abc$64360$new_n7483_
.sym 66980 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 66981 $abc$64360$new_n7482_
.sym 66984 soc.cpu.reg_op1[0]
.sym 66985 soc.cpu.reg_op1[1]
.sym 66986 $abc$64360$soc.cpu.mem_rdata[13]_new_
.sym 66987 soc.cpu.mem_rdata[29]
.sym 66990 $false
.sym 66991 $abc$64360$new_n7522_
.sym 66992 $abc$64360$new_n7520_
.sym 66993 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 66996 $false
.sym 66997 $false
.sym 66998 soc.cpu.mem_rdata[21]
.sym 66999 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 67003 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 67004 soc.cpu.mem_rdata[30]
.sym 67005 $abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[14]_new_inv_
.sym 67007 $abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 67008 $abc$64360$soc.cpu.mem_rdata[12]_new_
.sym 67009 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 67010 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 67077 $false
.sym 67078 soc.cpu.last_mem_valid
.sym 67079 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 67080 soc.cpu.mem_la_firstword_reg
.sym 67083 soc.cpu.mem_xfer
.sym 67084 soc.cpu.mem_rdata_q[28]
.sym 67085 $abc$64360$new_n4538_
.sym 67086 $abc$64360$new_n4535_
.sym 67095 $false
.sym 67096 $false
.sym 67097 $abc$64360$new_n4538_
.sym 67098 $abc$64360$new_n4535_
.sym 67101 $false
.sym 67102 $false
.sym 67103 $abc$64360$techmap\soc.cpu.$procmux$5484_Y
.sym 67104 soc.cpu.mem_xfer
.sym 67107 $false
.sym 67108 soc.spimemio.config_en
.sym 67109 $abc$64360$new_n4245_
.sym 67110 $abc$64360$techmap\soc.$logic_not$picosoc.v:182$1173_Y_new_
.sym 67113 $abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y
.sym 67114 $false
.sym 67115 $false
.sym 67116 $false
.sym 67119 $abc$64360$techmap\soc.cpu.$procmux$5484_Y
.sym 67120 $false
.sym 67121 $false
.sym 67122 $false
.sym 67123 $true
.sym 67124 clk_16mhz$2$2
.sym 67125 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 67126 $abc$64360$new_n4527_
.sym 67127 $abc$64360$new_n4657_
.sym 67128 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 67129 $abc$64360$new_n4733_
.sym 67130 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.sym 67131 $abc$64360$new_n4696_
.sym 67132 soc.spimemio.xfer.xfer_tag_q[0]
.sym 67133 soc.spimemio.xfer.xfer_tag_q[2]
.sym 67200 $false
.sym 67201 soc.cpu.mem_valid
.sym 67202 flash_io3_oe
.sym 67203 $abc$64360$new_n4246_
.sym 67206 soc.ram_ready
.sym 67207 $abc$64360$new_n4832_
.sym 67208 $abc$64360$new_n4830_
.sym 67209 $abc$64360$new_n4678_
.sym 67212 soc.ram_ready
.sym 67213 $abc$64360$new_n4683_
.sym 67214 $abc$64360$new_n4679_
.sym 67215 $abc$64360$new_n4678_
.sym 67218 $false
.sym 67219 soc.cpu.mem_valid
.sym 67220 flash_io1_oe
.sym 67221 $abc$64360$new_n4246_
.sym 67224 $abc$64360$new_n4685_
.sym 67225 $abc$64360$new_n4684_
.sym 67226 $abc$64360$new_n4676_
.sym 67227 $abc$64360$new_n4677_
.sym 67230 $abc$64360$new_n4528_
.sym 67231 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67232 $abc$64360$auto$wreduce.cc:454:run$7071[13]
.sym 67233 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[13]_new_
.sym 67236 $false
.sym 67237 $false
.sym 67238 $abc$64360$new_n4653_
.sym 67239 $abc$64360$new_n4650_
.sym 67242 soc.spimemio.xfer.ibuffer[1]
.sym 67243 $false
.sym 67244 $false
.sym 67245 $false
.sym 67246 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 67247 clk_16mhz$2$2
.sym 67248 $false
.sym 67249 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[30]_new_
.sym 67251 $abc$64360$new_n4663_
.sym 67252 $abc$64360$new_n4738_
.sym 67253 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 67254 $abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_
.sym 67255 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46629
.sym 67256 soc.spimemio.rd_wait
.sym 67323 soc.ram_ready
.sym 67324 $abc$64360$new_n4709_
.sym 67325 $abc$64360$new_n4704_
.sym 67326 $abc$64360$new_n4678_
.sym 67329 $abc$64360$new_n4711_
.sym 67330 $abc$64360$new_n4710_
.sym 67331 $abc$64360$new_n4702_
.sym 67332 $abc$64360$new_n4703_
.sym 67335 $false
.sym 67336 $false
.sym 67337 iomem_rdata[9]
.sym 67338 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67341 $false
.sym 67342 soc.cpu.mem_valid
.sym 67343 flash_io0_oe
.sym 67344 $abc$64360$new_n4246_
.sym 67347 soc.cpu.mem_wdata[20]
.sym 67348 $false
.sym 67349 $false
.sym 67350 $false
.sym 67353 soc.cpu.mem_wdata[21]
.sym 67354 $false
.sym 67355 $false
.sym 67356 $false
.sym 67359 soc.cpu.mem_wdata[17]
.sym 67360 $false
.sym 67361 $false
.sym 67362 $false
.sym 67365 soc.cpu.mem_wdata[22]
.sym 67366 $false
.sym 67367 $false
.sym 67368 $false
.sym 67369 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467
.sym 67370 clk_16mhz$2$2
.sym 67371 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 67373 $abc$64360$new_n4638_
.sym 67374 soc.cpu.mem_rdata[31]
.sym 67376 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[0]
.sym 67377 $abc$64360$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 67378 $abc$64360$new_n4640_
.sym 67379 soc.simpleuart.recv_buf_data[2]
.sym 67446 $false
.sym 67447 $false
.sym 67448 $abc$64360$new_n8536_
.sym 67449 soc.spimemio.valid
.sym 67452 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67453 $abc$64360$new_n8536_
.sym 67454 soc.spimemio.valid
.sym 67455 $abc$64360$auto$wreduce.cc:454:run$7071[11]
.sym 67458 soc.simpleuart.cfg_divider[31]
.sym 67459 $abc$64360$new_n4260_
.sym 67460 $abc$64360$new_n4332_
.sym 67461 soc.simpleuart.recv_buf_valid
.sym 67464 $false
.sym 67465 $false
.sym 67466 $abc$64360$new_n4332_
.sym 67467 soc.simpleuart.recv_buf_valid
.sym 67482 soc.cpu.mem_wdata[24]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 soc.cpu.mem_wdata[31]
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058
.sym 67493 clk_16mhz$2$2
.sym 67494 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 67495 $abc$64360$new_n4710_
.sym 67496 soc.cpu.mem_addr[3]
.sym 67497 soc.cpu.mem_addr[11]
.sym 67498 soc.cpu.mem_addr[10]
.sym 67499 soc.cpu.mem_addr[14]
.sym 67500 soc.cpu.mem_addr[15]
.sym 67502 soc.cpu.mem_addr[2]
.sym 67569 $abc$64360$new_n4528_
.sym 67570 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67571 $abc$64360$auto$wreduce.cc:454:run$7071[28]
.sym 67572 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[28]_new_
.sym 67575 $false
.sym 67576 $false
.sym 67577 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67578 iomem_rdata[30]
.sym 67581 $false
.sym 67582 $false
.sym 67583 iomem_rdata[31]
.sym 67584 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67593 soc.simpleuart.cfg_divider[1]
.sym 67594 $abc$64360$new_n4260_
.sym 67595 $abc$64360$new_n4332_
.sym 67596 $abc$64360$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 67599 soc.cpu.mem_wdata[13]
.sym 67600 $false
.sym 67601 $false
.sym 67602 $false
.sym 67615 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.sym 67616 clk_16mhz$2$2
.sym 67617 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 67618 $abc$64360$soc.cpu.mem_rdata[2]_new_inv_
.sym 67619 $abc$64360$new_n4568_
.sym 67620 $abc$64360$new_n4564_
.sym 67621 $abc$64360$new_n4565_
.sym 67622 $abc$64360$auto$wreduce.cc:454:run$7071[10]
.sym 67623 $abc$64360$auto$wreduce.cc:454:run$7071[26]
.sym 67624 $abc$64360$auto$wreduce.cc:454:run$7071[14]
.sym 67625 $abc$64360$auto$wreduce.cc:454:run$7071[12]
.sym 67692 $false
.sym 67693 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 67694 soc.cpu.reg_op1[17]
.sym 67695 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[15]
.sym 67698 $false
.sym 67699 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 67700 soc.cpu.reg_op1[18]
.sym 67701 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[16]
.sym 67704 $false
.sym 67705 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 67706 soc.cpu.reg_op1[23]
.sym 67707 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[21]
.sym 67710 $false
.sym 67711 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 67712 soc.cpu.reg_op1[20]
.sym 67713 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[18]
.sym 67716 $false
.sym 67717 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 67718 soc.cpu.reg_op1[21]
.sym 67719 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[19]
.sym 67734 $false
.sym 67735 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 67736 soc.cpu.reg_op1[22]
.sym 67737 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[20]
.sym 67738 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 67739 clk_16mhz$2$2
.sym 67740 $false
.sym 67742 $auto$alumacc.cc:474:replace_alu$7373.C[1]
.sym 67743 $abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 67745 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16215_Y_new_inv_
.sym 67746 soc.spimemio.buffer[12]
.sym 67747 soc.spimemio.buffer[14]
.sym 67748 soc.spimemio.buffer[10]
.sym 67815 $abc$64360$new_n4769_
.sym 67816 $abc$64360$new_n4530_
.sym 67817 soc.ram_ready
.sym 67818 soc.memory.rdata[7]
.sym 67821 soc.simpleuart.cfg_divider[7]
.sym 67822 $abc$64360$new_n4260_
.sym 67823 $abc$64360$new_n4332_
.sym 67824 soc.simpleuart.recv_buf_data[7]
.sym 67839 $false
.sym 67840 $false
.sym 67841 iomem_rdata[3]
.sym 67842 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67851 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67852 $abc$64360$new_n8536_
.sym 67853 soc.spimemio.valid
.sym 67854 $abc$64360$auto$wreduce.cc:454:run$7071[18]
.sym 67857 soc.spimemio.buffer[22]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 67862 clk_16mhz$2$2
.sym 67863 $false
.sym 67864 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46672
.sym 67868 $abc$64360$new_n4567_
.sym 67869 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_
.sym 67870 soc.spimemio.rd_addr[0]
.sym 67871 soc.spimemio.rd_addr[1]
.sym 67938 soc.ram_ready
.sym 67939 $abc$64360$new_n4581_
.sym 67940 flash_clk$2
.sym 67941 $abc$64360$new_n4245_
.sym 67944 $false
.sym 67945 $false
.sym 67946 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67947 iomem_rdata[12]
.sym 67950 soc.ram_ready
.sym 67951 $abc$64360$new_n4600_
.sym 67952 soc.spimemio.config_qspi
.sym 67953 $abc$64360$new_n4245_
.sym 67956 $abc$64360$new_n8569_
.sym 67957 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 67958 $abc$64360$auto$wreduce.cc:454:run$7071[7]
.sym 67959 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[7]_new_
.sym 67962 soc.simpleuart.cfg_divider[4]
.sym 67963 $abc$64360$new_n4260_
.sym 67964 $abc$64360$new_n4332_
.sym 67965 $abc$64360$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 67968 $false
.sym 67969 $abc$64360$new_n7673_
.sym 67970 soc.cpu.instr_rdinstr
.sym 67971 soc.cpu.count_instr[16]
.sym 67974 $false
.sym 67975 $false
.sym 67976 soc.simpleuart.recv_buf_valid
.sym 67977 soc.simpleuart.recv_buf_data[4]
.sym 67980 soc.spimemio.xfer.ibuffer[6]
.sym 67981 $false
.sym 67982 $false
.sym 67983 $false
.sym 67984 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448
.sym 67985 clk_16mhz$2$2
.sym 67986 $false
.sym 67987 $abc$64360$new_n7648_
.sym 67988 $abc$64360$auto$wreduce.cc:454:run$7071[28]
.sym 67989 $abc$64360$auto$wreduce.cc:454:run$7071[31]
.sym 67990 $abc$64360$auto$wreduce.cc:454:run$7071[8]
.sym 67991 $abc$64360$auto$wreduce.cc:454:run$7071[17]
.sym 67992 $abc$64360$auto$wreduce.cc:454:run$7071[24]
.sym 67993 $abc$64360$auto$wreduce.cc:454:run$7071[30]
.sym 67994 $abc$64360$auto$wreduce.cc:454:run$7071[2]
.sym 68061 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 68062 iomem_rdata[7]
.sym 68063 $abc$64360$new_n8536_
.sym 68064 soc.spimemio.valid
.sym 68067 $false
.sym 68068 $false
.sym 68069 iomem_rdata[4]
.sym 68070 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 68073 $abc$64360$new_n4585_
.sym 68074 $abc$64360$new_n4584_
.sym 68075 $abc$64360$new_n4579_
.sym 68076 $abc$64360$new_n4580_
.sym 68079 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 68080 $abc$64360$new_n8536_
.sym 68081 soc.spimemio.valid
.sym 68082 $abc$64360$auto$wreduce.cc:454:run$7071[4]
.sym 68085 $false
.sym 68086 $abc$64360$new_n7761_
.sym 68087 soc.cpu.instr_rdinstr
.sym 68088 soc.cpu.count_instr[25]
.sym 68091 soc.simpleuart.recv_pattern[4]
.sym 68092 $false
.sym 68093 $false
.sym 68094 $false
.sym 68103 soc.simpleuart.recv_pattern[7]
.sym 68104 $false
.sym 68105 $false
.sym 68106 $false
.sym 68107 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742
.sym 68108 clk_16mhz$2$2
.sym 68109 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 68110 $abc$64360$new_n5438_
.sym 68111 $abc$64360$new_n5447_
.sym 68112 $abc$64360$new_n5439_
.sym 68113 $abc$64360$new_n5443_
.sym 68114 $abc$64360$new_n5442_
.sym 68115 soc.spimemio.buffer[2]
.sym 68116 soc.spimemio.buffer[4]
.sym 68117 soc.spimemio.buffer[7]
.sym 68184 $abc$64360$new_n4602_
.sym 68185 $abc$64360$new_n4601_
.sym 68186 $abc$64360$new_n4598_
.sym 68187 $abc$64360$new_n4599_
.sym 68190 $false
.sym 68191 $false
.sym 68192 iomem_rdata[21]
.sym 68193 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 68196 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 68197 $abc$64360$new_n8536_
.sym 68198 soc.spimemio.valid
.sym 68199 $abc$64360$auto$wreduce.cc:454:run$7071[21]
.sym 68202 soc.cpu.count_instr[19]
.sym 68203 soc.cpu.instr_rdinstr
.sym 68204 soc.cpu.instr_rdcycleh
.sym 68205 soc.cpu.count_cycle[51]
.sym 68208 soc.cpu.count_instr[48]
.sym 68209 soc.cpu.instr_rdinstrh
.sym 68210 soc.cpu.instr_rdcycleh
.sym 68211 soc.cpu.count_cycle[48]
.sym 68214 $false
.sym 68215 $abc$64360$new_n7703_
.sym 68216 soc.cpu.instr_rdinstrh
.sym 68217 soc.cpu.count_instr[51]
.sym 68220 soc.spimemio.buffer[4]
.sym 68221 $false
.sym 68222 $false
.sym 68223 $false
.sym 68226 soc.spimemio.buffer[7]
.sym 68227 $false
.sym 68228 $false
.sym 68229 $false
.sym 68230 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 68231 clk_16mhz$2$2
.sym 68232 $false
.sym 68233 $abc$64360$new_n5448_
.sym 68234 $abc$64360$new_n5458_
.sym 68235 $abc$64360$new_n5451_
.sym 68236 $abc$64360$new_n5449_
.sym 68237 $abc$64360$new_n5453_
.sym 68238 soc.spimemio.rd_addr[7]
.sym 68239 soc.spimemio.rd_addr[8]
.sym 68240 soc.spimemio.rd_addr[21]
.sym 68307 soc.cpu.count_instr[57]
.sym 68308 soc.cpu.instr_rdinstrh
.sym 68309 soc.cpu.instr_rdcycleh
.sym 68310 soc.cpu.count_cycle[57]
.sym 68319 $abc$64360$auto$wreduce.cc:454:run$7061[19]
.sym 68320 soc.cpu.mem_addr[19]
.sym 68321 $abc$64360$auto$wreduce.cc:454:run$7061[17]
.sym 68322 soc.cpu.mem_addr[17]
.sym 68325 $abc$64360$new_n5454_
.sym 68326 $abc$64360$new_n5451_
.sym 68327 $abc$64360$auto$wreduce.cc:454:run$7061[9]
.sym 68328 soc.cpu.mem_addr[9]
.sym 68337 $false
.sym 68338 soc.spimemio.rd_inc
.sym 68339 soc.cpu.mem_addr[17]
.sym 68340 $abc$64360$auto$wreduce.cc:454:run$7061[17]
.sym 68343 $false
.sym 68344 soc.spimemio.rd_inc
.sym 68345 soc.cpu.mem_addr[9]
.sym 68346 $abc$64360$auto$wreduce.cc:454:run$7061[9]
.sym 68349 $false
.sym 68350 soc.spimemio.rd_inc
.sym 68351 soc.cpu.mem_addr[19]
.sym 68352 $abc$64360$auto$wreduce.cc:454:run$7061[19]
.sym 68353 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 68354 clk_16mhz$2$2
.sym 68355 $false
.sym 68356 $abc$64360$new_n5452_
.sym 68357 $abc$64360$new_n5456_
.sym 68358 soc.spimemio.rd_addr[11]
.sym 68359 soc.spimemio.rd_addr[18]
.sym 68360 soc.spimemio.rd_addr[22]
.sym 68361 soc.spimemio.rd_addr[13]
.sym 68362 soc.spimemio.rd_addr[12]
.sym 68363 soc.spimemio.rd_addr[20]
.sym 68436 $false
.sym 68437 $abc$64360$new_n5441_
.sym 68438 $abc$64360$auto$wreduce.cc:454:run$7061[14]
.sym 68439 soc.cpu.mem_addr[14]
.sym 68454 soc.cpu.mem_addr[12]
.sym 68455 $abc$64360$auto$wreduce.cc:454:run$7061[12]
.sym 68456 $abc$64360$auto$wreduce.cc:454:run$7061[16]
.sym 68457 soc.cpu.mem_addr[16]
.sym 68460 $false
.sym 68461 soc.spimemio.rd_inc
.sym 68462 soc.cpu.mem_addr[14]
.sym 68463 $abc$64360$auto$wreduce.cc:454:run$7061[14]
.sym 68466 $false
.sym 68467 soc.spimemio.rd_inc
.sym 68468 soc.cpu.mem_addr[16]
.sym 68469 $abc$64360$auto$wreduce.cc:454:run$7061[16]
.sym 68476 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 68477 clk_16mhz$2$2
.sym 68478 $false
.sym 68479 $abc$64360$new_n5455_
.sym 68480 $abc$64360$auto$wreduce.cc:454:run$7060[2]
.sym 68481 $abc$64360$new_n5457_
.sym 68482 $abc$64360$new_n5459_
.sym 68484 soc.simpleuart.send_bitcnt[2]
.sym 68515 $true
.sym 68552 soc.simpleuart.send_bitcnt[0]$2
.sym 68553 $false
.sym 68554 soc.simpleuart.send_bitcnt[0]
.sym 68555 $false
.sym 68556 $false
.sym 68558 $auto$alumacc.cc:474:replace_alu$7385.C[2]$2
.sym 68560 soc.simpleuart.send_bitcnt[1]
.sym 68561 $true$2
.sym 68564 $auto$alumacc.cc:474:replace_alu$7385.C[3]
.sym 68566 soc.simpleuart.send_bitcnt[2]
.sym 68567 $true$2
.sym 68568 $auto$alumacc.cc:474:replace_alu$7385.C[2]$2
.sym 68571 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 68572 soc.simpleuart.send_bitcnt[3]
.sym 68573 $abc$64360$new_n5430_
.sym 68574 $auto$alumacc.cc:474:replace_alu$7385.C[3]
.sym 68577 $false
.sym 68578 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 68579 soc.simpleuart.send_pattern[1]
.sym 68580 $abc$64360$new_n5430_
.sym 68589 $false
.sym 68590 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 68591 soc.simpleuart.send_bitcnt[0]
.sym 68592 $abc$64360$new_n5430_
.sym 68599 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181
.sym 68600 clk_16mhz$2$2
.sym 68601 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 68646 clk_16mhz$2
.sym 68676 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.sym 68677 flash_io2_do
.sym 68679 flash_io2_oe
.sym 68704 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.sym 68705 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.BB[1]
.sym 68708 soc.cpu.latched_compr
.sym 68739 $false
.sym 68776 $auto$alumacc.cc:474:replace_alu$7308.C[1]
.sym 68778 soc.cpu.decoded_imm_uj[0]
.sym 68779 $abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0]
.sym 68782 $auto$alumacc.cc:474:replace_alu$7308.C[2]
.sym 68783 $false
.sym 68784 soc.cpu.decoded_imm_uj[1]
.sym 68785 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.sym 68786 $auto$alumacc.cc:474:replace_alu$7308.C[1]
.sym 68788 $auto$alumacc.cc:474:replace_alu$7308.C[3]
.sym 68789 $false
.sym 68790 soc.cpu.decoded_imm_uj[2]
.sym 68791 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1]
.sym 68792 $auto$alumacc.cc:474:replace_alu$7308.C[2]
.sym 68794 $auto$alumacc.cc:474:replace_alu$7308.C[4]
.sym 68795 $false
.sym 68796 soc.cpu.decoded_imm_uj[3]
.sym 68797 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2]
.sym 68798 $auto$alumacc.cc:474:replace_alu$7308.C[3]
.sym 68800 $auto$alumacc.cc:474:replace_alu$7308.C[5]
.sym 68801 $false
.sym 68802 soc.cpu.decoded_imm_uj[4]
.sym 68803 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3]
.sym 68804 $auto$alumacc.cc:474:replace_alu$7308.C[4]
.sym 68806 $auto$alumacc.cc:474:replace_alu$7308.C[6]
.sym 68807 $false
.sym 68808 soc.cpu.decoded_imm_uj[5]
.sym 68809 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4]
.sym 68810 $auto$alumacc.cc:474:replace_alu$7308.C[5]
.sym 68812 $auto$alumacc.cc:474:replace_alu$7308.C[7]
.sym 68813 $false
.sym 68814 soc.cpu.decoded_imm_uj[6]
.sym 68815 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5]
.sym 68816 $auto$alumacc.cc:474:replace_alu$7308.C[6]
.sym 68818 $auto$alumacc.cc:474:replace_alu$7308.C[8]
.sym 68819 $false
.sym 68820 soc.cpu.decoded_imm_uj[7]
.sym 68821 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6]
.sym 68822 $auto$alumacc.cc:474:replace_alu$7308.C[7]
.sym 68830 soc.cpu.decoded_imm_uj[14]
.sym 68831 soc.cpu.decoded_imm_uj[12]
.sym 68833 soc.cpu.decoded_imm_uj[9]
.sym 68835 soc.cpu.decoded_imm_uj[15]
.sym 68836 soc.cpu.decoded_imm_uj[0]
.sym 68902 $auto$alumacc.cc:474:replace_alu$7308.C[8]
.sym 68939 $auto$alumacc.cc:474:replace_alu$7308.C[9]
.sym 68940 $false
.sym 68941 soc.cpu.decoded_imm_uj[8]
.sym 68942 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7]
.sym 68943 $auto$alumacc.cc:474:replace_alu$7308.C[8]
.sym 68945 $auto$alumacc.cc:474:replace_alu$7308.C[10]
.sym 68946 $false
.sym 68947 soc.cpu.decoded_imm_uj[9]
.sym 68948 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8]
.sym 68949 $auto$alumacc.cc:474:replace_alu$7308.C[9]
.sym 68951 $auto$alumacc.cc:474:replace_alu$7308.C[11]
.sym 68952 $false
.sym 68953 soc.cpu.decoded_imm_uj[10]
.sym 68954 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9]
.sym 68955 $auto$alumacc.cc:474:replace_alu$7308.C[10]
.sym 68957 $auto$alumacc.cc:474:replace_alu$7308.C[12]
.sym 68958 $false
.sym 68959 soc.cpu.decoded_imm_uj[11]
.sym 68960 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10]
.sym 68961 $auto$alumacc.cc:474:replace_alu$7308.C[11]
.sym 68963 $auto$alumacc.cc:474:replace_alu$7308.C[13]
.sym 68964 $false
.sym 68965 soc.cpu.decoded_imm_uj[12]
.sym 68966 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11]
.sym 68967 $auto$alumacc.cc:474:replace_alu$7308.C[12]
.sym 68969 $auto$alumacc.cc:474:replace_alu$7308.C[14]
.sym 68970 $false
.sym 68971 soc.cpu.decoded_imm_uj[13]
.sym 68972 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12]
.sym 68973 $auto$alumacc.cc:474:replace_alu$7308.C[13]
.sym 68975 $auto$alumacc.cc:474:replace_alu$7308.C[15]
.sym 68976 $false
.sym 68977 soc.cpu.decoded_imm_uj[14]
.sym 68978 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13]
.sym 68979 $auto$alumacc.cc:474:replace_alu$7308.C[14]
.sym 68981 $auto$alumacc.cc:474:replace_alu$7308.C[16]
.sym 68982 $false
.sym 68983 soc.cpu.decoded_imm_uj[15]
.sym 68984 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14]
.sym 68985 $auto$alumacc.cc:474:replace_alu$7308.C[15]
.sym 68989 soc.cpu.decoded_imm_uj[3]
.sym 68990 soc.cpu.decoded_imm_uj[20]
.sym 68991 soc.cpu.decoded_imm_uj[6]
.sym 68992 soc.cpu.decoded_imm_uj[21]
.sym 68993 soc.cpu.decoded_imm_uj[22]
.sym 68994 soc.cpu.decoded_imm_uj[24]
.sym 68995 soc.cpu.decoded_imm_uj[5]
.sym 68996 soc.cpu.decoded_imm_uj[30]
.sym 69025 $auto$alumacc.cc:474:replace_alu$7308.C[16]
.sym 69062 $auto$alumacc.cc:474:replace_alu$7308.C[17]
.sym 69063 $false
.sym 69064 soc.cpu.decoded_imm_uj[16]
.sym 69065 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15]
.sym 69066 $auto$alumacc.cc:474:replace_alu$7308.C[16]
.sym 69068 $auto$alumacc.cc:474:replace_alu$7308.C[18]
.sym 69069 $false
.sym 69070 soc.cpu.decoded_imm_uj[17]
.sym 69071 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16]
.sym 69072 $auto$alumacc.cc:474:replace_alu$7308.C[17]
.sym 69074 $auto$alumacc.cc:474:replace_alu$7308.C[19]
.sym 69075 $false
.sym 69076 soc.cpu.decoded_imm_uj[18]
.sym 69077 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17]
.sym 69078 $auto$alumacc.cc:474:replace_alu$7308.C[18]
.sym 69080 $auto$alumacc.cc:474:replace_alu$7308.C[20]
.sym 69081 $false
.sym 69082 soc.cpu.decoded_imm_uj[19]
.sym 69083 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18]
.sym 69084 $auto$alumacc.cc:474:replace_alu$7308.C[19]
.sym 69086 $auto$alumacc.cc:474:replace_alu$7308.C[21]
.sym 69087 $false
.sym 69088 soc.cpu.decoded_imm_uj[20]
.sym 69089 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19]
.sym 69090 $auto$alumacc.cc:474:replace_alu$7308.C[20]
.sym 69092 $auto$alumacc.cc:474:replace_alu$7308.C[22]
.sym 69093 $false
.sym 69094 soc.cpu.decoded_imm_uj[21]
.sym 69095 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20]
.sym 69096 $auto$alumacc.cc:474:replace_alu$7308.C[21]
.sym 69098 $auto$alumacc.cc:474:replace_alu$7308.C[23]
.sym 69099 $false
.sym 69100 soc.cpu.decoded_imm_uj[22]
.sym 69101 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21]
.sym 69102 $auto$alumacc.cc:474:replace_alu$7308.C[22]
.sym 69104 $auto$alumacc.cc:474:replace_alu$7308.C[24]
.sym 69105 $false
.sym 69106 soc.cpu.decoded_imm_uj[23]
.sym 69107 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22]
.sym 69108 $auto$alumacc.cc:474:replace_alu$7308.C[23]
.sym 69114 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$37964
.sym 69115 soc.cpu.decoded_imm[6]
.sym 69116 soc.cpu.decoded_imm[3]
.sym 69117 soc.cpu.decoded_imm[29]
.sym 69118 soc.cpu.decoded_imm[9]
.sym 69119 soc.cpu.decoded_imm[10]
.sym 69148 $auto$alumacc.cc:474:replace_alu$7308.C[24]
.sym 69185 $auto$alumacc.cc:474:replace_alu$7308.C[25]
.sym 69186 $false
.sym 69187 soc.cpu.decoded_imm_uj[24]
.sym 69188 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23]
.sym 69189 $auto$alumacc.cc:474:replace_alu$7308.C[24]
.sym 69191 $auto$alumacc.cc:474:replace_alu$7308.C[26]
.sym 69192 $false
.sym 69193 soc.cpu.decoded_imm_uj[25]
.sym 69194 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24]
.sym 69195 $auto$alumacc.cc:474:replace_alu$7308.C[25]
.sym 69197 $auto$alumacc.cc:474:replace_alu$7308.C[27]
.sym 69198 $false
.sym 69199 soc.cpu.decoded_imm_uj[26]
.sym 69200 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25]
.sym 69201 $auto$alumacc.cc:474:replace_alu$7308.C[26]
.sym 69203 $auto$alumacc.cc:474:replace_alu$7308.C[28]
.sym 69204 $false
.sym 69205 soc.cpu.decoded_imm_uj[27]
.sym 69206 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26]
.sym 69207 $auto$alumacc.cc:474:replace_alu$7308.C[27]
.sym 69209 $auto$alumacc.cc:474:replace_alu$7308.C[29]
.sym 69210 $false
.sym 69211 soc.cpu.decoded_imm_uj[28]
.sym 69212 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27]
.sym 69213 $auto$alumacc.cc:474:replace_alu$7308.C[28]
.sym 69215 $auto$alumacc.cc:474:replace_alu$7308.C[30]
.sym 69216 $false
.sym 69217 soc.cpu.decoded_imm_uj[29]
.sym 69218 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28]
.sym 69219 $auto$alumacc.cc:474:replace_alu$7308.C[29]
.sym 69221 $auto$alumacc.cc:474:replace_alu$7308.C[31]
.sym 69222 $false
.sym 69223 soc.cpu.decoded_imm_uj[30]
.sym 69224 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29]
.sym 69225 $auto$alumacc.cc:474:replace_alu$7308.C[30]
.sym 69228 $false
.sym 69229 soc.cpu.decoded_imm_uj[31]
.sym 69230 $abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30]
.sym 69231 $auto$alumacc.cc:474:replace_alu$7308.C[31]
.sym 69235 $abc$64360$new_n5093_
.sym 69236 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25745_new_inv_
.sym 69237 $abc$64360$new_n5125_
.sym 69238 $abc$64360$new_n4347_
.sym 69239 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25742[0]_new_
.sym 69240 $abc$64360$new_n5105_
.sym 69241 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 69242 soc.cpu.decoded_imm[13]
.sym 69309 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 69310 soc.cpu.mem_rdata_q[27]
.sym 69311 soc.cpu.instr_auipc
.sym 69312 soc.cpu.instr_lui
.sym 69315 $false
.sym 69316 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 69317 $abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 69318 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 69321 $false
.sym 69322 $false
.sym 69323 $abc$64360$new_n5926_
.sym 69324 $abc$64360$new_n4797_
.sym 69327 $false
.sym 69328 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 69329 $abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 69330 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 69333 $false
.sym 69334 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 69335 $abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 69336 soc.cpu.mem_rdata_latched[6]
.sym 69339 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 69340 $false
.sym 69341 $false
.sym 69342 $false
.sym 69351 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 69352 $false
.sym 69353 $false
.sym 69354 $false
.sym 69355 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 69356 clk_16mhz$2$2
.sym 69357 $false
.sym 69358 $abc$64360$new_n5123_
.sym 69359 $abc$64360$new_n5127_
.sym 69360 soc.cpu.decoded_imm[24]
.sym 69361 soc.cpu.decoded_imm[22]
.sym 69362 soc.cpu.decoded_imm[12]
.sym 69363 soc.cpu.decoded_imm[14]
.sym 69364 soc.cpu.decoded_imm[2]
.sym 69365 soc.cpu.decoded_imm[26]
.sym 69432 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 69433 soc.cpu.mem_rdata_q[25]
.sym 69434 soc.cpu.instr_auipc
.sym 69435 soc.cpu.instr_lui
.sym 69438 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 69439 soc.cpu.mem_rdata_q[28]
.sym 69440 soc.cpu.instr_auipc
.sym 69441 soc.cpu.instr_lui
.sym 69444 $abc$64360$new_n5101_
.sym 69445 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 69446 soc.cpu.instr_jal
.sym 69447 soc.cpu.decoded_imm_uj[25]
.sym 69450 $abc$64360$new_n5095_
.sym 69451 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 69452 soc.cpu.instr_jal
.sym 69453 soc.cpu.decoded_imm_uj[28]
.sym 69456 $abc$64360$new_n5129_
.sym 69457 soc.cpu.mem_rdata_q[31]
.sym 69458 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 69459 soc.cpu.is_sb_sh_sw
.sym 69462 $abc$64360$new_n5121_
.sym 69463 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 69464 soc.cpu.instr_jal
.sym 69465 soc.cpu.decoded_imm_uj[15]
.sym 69468 $abc$64360$new_n5111_
.sym 69469 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 69470 soc.cpu.instr_jal
.sym 69471 soc.cpu.decoded_imm_uj[20]
.sym 69474 $false
.sym 69475 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25549_new_
.sym 69476 soc.cpu.decoded_imm_uj[31]
.sym 69477 soc.cpu.instr_jal
.sym 69478 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 69479 clk_16mhz$2$2
.sym 69480 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 69481 $abc$64360$new_n5109_
.sym 69482 $abc$64360$new_n5103_
.sym 69483 $abc$64360$new_n5115_
.sym 69484 soc.cpu.decoded_imm[17]
.sym 69485 soc.cpu.decoded_imm[18]
.sym 69486 soc.cpu.decoded_imm[19]
.sym 69487 soc.cpu.decoded_imm[16]
.sym 69488 soc.cpu.decoded_imm[21]
.sym 69555 soc.cpu.mem_rdata_q[31]
.sym 69556 $abc$64360$new_n4347_
.sym 69557 soc.cpu.instr_auipc
.sym 69558 soc.cpu.instr_lui
.sym 69561 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 69562 soc.cpu.mem_rdata_q[15]
.sym 69563 soc.cpu.instr_auipc
.sym 69564 soc.cpu.instr_lui
.sym 69567 soc.cpu.decoded_imm_uj[11]
.sym 69568 soc.cpu.instr_jal
.sym 69569 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 69570 soc.cpu.mem_rdata_q[7]
.sym 69573 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 69574 soc.cpu.mem_rdata_q[20]
.sym 69575 soc.cpu.instr_auipc
.sym 69576 soc.cpu.instr_lui
.sym 69579 soc.cpu.mem_rdata_q[7]
.sym 69580 soc.cpu.is_sb_sh_sw
.sym 69581 soc.cpu.decoded_imm_uj[0]
.sym 69582 soc.cpu.instr_jal
.sym 69585 soc.cpu.mem_rdata_q[21]
.sym 69586 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 69587 soc.cpu.decoded_imm_uj[1]
.sym 69588 soc.cpu.instr_jal
.sym 69591 soc.cpu.mem_rdata_q[24]
.sym 69592 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 69593 soc.cpu.decoded_imm_uj[4]
.sym 69594 soc.cpu.instr_jal
.sym 69597 $false
.sym 69598 $abc$64360$new_n5146_
.sym 69599 soc.cpu.mem_rdata_q[20]
.sym 69600 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 69601 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 69602 clk_16mhz$2$2
.sym 69603 $false
.sym 69604 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[0]_new_inv_
.sym 69605 $abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 69606 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 69607 $abc$64360$new_n5119_
.sym 69608 $abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 69609 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y[3]_new_
.sym 69610 soc.cpu.irq_state[1]
.sym 69611 soc.cpu.irq_state[0]
.sym 69678 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 69679 soc.cpu.mem_rdata_q[30]
.sym 69680 soc.cpu.instr_auipc
.sym 69681 soc.cpu.instr_lui
.sym 69684 $abc$64360$new_n4882_
.sym 69685 $abc$64360$new_n4881_
.sym 69686 soc.cpu.decoded_rs1[1]
.sym 69687 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 69690 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 69691 $abc$64360$new_n8555_
.sym 69692 soc.cpu.mem_rdata_latched[6]
.sym 69693 $abc$64360$new_n4624_
.sym 69696 $false
.sym 69697 $false
.sym 69698 soc.cpu.mem_rdata_latched[12]
.sym 69699 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 69702 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 69703 soc.cpu.decoded_rs2[4]
.sym 69704 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 69705 $abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 69708 $abc$64360$new_n5090_
.sym 69709 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 69710 soc.cpu.instr_jal
.sym 69711 soc.cpu.decoded_imm_uj[30]
.sym 69714 $abc$64360$new_n5144_
.sym 69715 soc.cpu.mem_rdata_q[8]
.sym 69716 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 69717 soc.cpu.is_sb_sh_sw
.sym 69720 $abc$64360$new_n5137_
.sym 69721 soc.cpu.mem_rdata_q[11]
.sym 69722 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 69723 soc.cpu.is_sb_sh_sw
.sym 69724 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 69725 clk_16mhz$2$2
.sym 69726 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 69727 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 69728 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 69729 $abc$64360$new_n4878_
.sym 69730 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[0]_new_
.sym 69731 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[1]_new_
.sym 69732 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[2]_new_
.sym 69733 soc.cpu.is_lui_auipc_jal
.sym 69734 soc.cpu.mem_rdata_q[16]
.sym 69801 $false
.sym 69802 $false
.sym 69803 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 69804 $abc$64360$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 69807 $false
.sym 69808 $abc$64360$new_n4929_
.sym 69809 soc.cpu.decoded_rs1[1]
.sym 69810 soc.cpu.decoded_rs1[0]
.sym 69813 $false
.sym 69814 $false
.sym 69815 $abc$64360$new_n5926_
.sym 69816 $abc$64360$new_n4900_
.sym 69819 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 69820 $abc$64360$new_n5918_
.sym 69821 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 69822 soc.cpu.mem_rdata_latched[4]
.sym 69843 $false
.sym 69844 $false
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 69848 clk_16mhz$2$2
.sym 69849 $false
.sym 69850 $abc$64360$new_n8565_
.sym 69851 $abc$64360$new_n4817_
.sym 69852 $abc$64360$new_n4818_
.sym 69853 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38018
.sym 69854 $abc$64360$new_n4747_
.sym 69855 $abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 69856 $abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.sym 69857 soc.cpu.reg_op1[6]
.sym 69924 soc.cpu.latched_rd[0]
.sym 69925 $abc$64360$new_n4914_
.sym 69926 soc.cpu.cpu_state[1]
.sym 69927 soc.cpu.irq_state[0]
.sym 69930 $false
.sym 69931 soc.cpu.mem_xfer
.sym 69932 soc.cpu.mem_rdata[27]
.sym 69933 soc.cpu.mem_rdata_q[27]
.sym 69936 $false
.sym 69937 soc.cpu.mem_la_secondword
.sym 69938 $abc$64360$new_n4674_
.sym 69939 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 69942 soc.cpu.decoded_rd[1]
.sym 69943 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 69944 soc.cpu.latched_rd[1]
.sym 69945 $abc$64360$new_n4914_
.sym 69948 soc.cpu.decoded_rd[2]
.sym 69949 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 69950 soc.cpu.latched_rd[2]
.sym 69951 $abc$64360$new_n4914_
.sym 69954 soc.cpu.decoded_rd[4]
.sym 69955 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 69956 soc.cpu.latched_rd[4]
.sym 69957 $abc$64360$new_n4914_
.sym 69960 $false
.sym 69961 $abc$64360$new_n4919_
.sym 69962 soc.cpu.decoded_rd[0]
.sym 69963 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 69966 soc.cpu.decoded_rd[3]
.sym 69967 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 69968 soc.cpu.latched_rd[3]
.sym 69969 $abc$64360$new_n4914_
.sym 69970 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865
.sym 69971 clk_16mhz$2$2
.sym 69972 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 69973 $abc$64360$new_n4546_
.sym 69974 $abc$64360$new_n4540_
.sym 69975 $abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 69976 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 69977 soc.cpu.mem_rdata_latched[6]
.sym 69978 soc.cpu.mem_16bit_buffer[7]
.sym 69979 soc.cpu.mem_16bit_buffer[13]
.sym 69980 soc.cpu.mem_16bit_buffer[6]
.sym 70047 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 70048 soc.cpu.mem_xfer
.sym 70049 soc.cpu.mem_rdata[27]
.sym 70050 soc.cpu.mem_rdata_q[27]
.sym 70053 $abc$64360$new_n4344_
.sym 70054 soc.cpu.mem_16bit_buffer[4]
.sym 70055 $abc$64360$new_n4570_
.sym 70056 $abc$64360$new_n4577_
.sym 70059 $false
.sym 70060 soc.cpu.mem_xfer
.sym 70061 soc.cpu.mem_rdata[20]
.sym 70062 soc.cpu.mem_rdata_q[20]
.sym 70065 $abc$64360$new_n4344_
.sym 70066 soc.cpu.mem_16bit_buffer[11]
.sym 70067 $abc$64360$new_n4668_
.sym 70068 $abc$64360$new_n4674_
.sym 70071 $false
.sym 70072 soc.cpu.mem_la_secondword
.sym 70073 $abc$64360$new_n4577_
.sym 70074 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 70077 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 70078 soc.cpu.mem_xfer
.sym 70079 soc.cpu.mem_rdata[20]
.sym 70080 soc.cpu.mem_rdata_q[20]
.sym 70083 soc.cpu.mem_rdata[20]
.sym 70084 $false
.sym 70085 $false
.sym 70086 $false
.sym 70089 soc.cpu.mem_rdata[27]
.sym 70090 $false
.sym 70091 $false
.sym 70092 $false
.sym 70093 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 70094 clk_16mhz$2$2
.sym 70095 $false
.sym 70096 $abc$64360$new_n4731_
.sym 70097 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 70098 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 70099 $abc$64360$new_n4725_
.sym 70100 $abc$64360$new_n4642_
.sym 70101 $abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 70102 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 70103 soc.cpu.mem_16bit_buffer[10]
.sym 70170 soc.cpu.mem_xfer
.sym 70171 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 70172 $abc$64360$soc.cpu.mem_rdata[4]_new_inv_
.sym 70173 soc.cpu.mem_rdata_q[4]
.sym 70176 $false
.sym 70177 $false
.sym 70178 soc.cpu.cpu_state[2]
.sym 70179 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37979
.sym 70182 $false
.sym 70183 $false
.sym 70184 soc.cpu.cpu_state[3]
.sym 70185 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 70194 $false
.sym 70195 $false
.sym 70196 soc.cpu.cpu_state[3]
.sym 70197 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 70200 soc.cpu.mem_xfer
.sym 70201 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 70202 $abc$64360$soc.cpu.mem_rdata[11]_new_inv_
.sym 70203 soc.cpu.mem_rdata_q[11]
.sym 70206 $false
.sym 70207 $false
.sym 70208 soc.cpu.cpu_state[2]
.sym 70209 $abc$64360$new_n4495_
.sym 70212 $false
.sym 70213 soc.cpu.cpu_state[3]
.sym 70214 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 70215 soc.cpu.latched_stalu
.sym 70216 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37979
.sym 70217 clk_16mhz$2$2
.sym 70218 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 70219 $abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 70220 $abc$64360$new_n4820_
.sym 70221 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 70222 $abc$64360$new_n4826_
.sym 70223 $abc$64360$new_n8575_
.sym 70224 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 70225 $abc$64360$new_n4494_
.sym 70226 soc.cpu.mem_16bit_buffer[9]
.sym 70293 $false
.sym 70294 soc.cpu.mem_xfer
.sym 70295 $abc$64360$soc.cpu.mem_rdata[8]_new_inv_
.sym 70296 soc.cpu.mem_rdata_q[8]
.sym 70299 $false
.sym 70300 $false
.sym 70301 soc.cpu.cpu_state[1]
.sym 70302 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 70305 soc.cpu.cpu_state[2]
.sym 70306 soc.cpu.latched_rd[5]
.sym 70307 $abc$64360$new_n4495_
.sym 70308 soc.cpu.instr_setq
.sym 70311 $false
.sym 70312 soc.cpu.mem_la_secondword
.sym 70313 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 70314 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 70323 $false
.sym 70324 $abc$64360$new_n4814_
.sym 70325 $abc$64360$new_n4344_
.sym 70326 soc.cpu.mem_16bit_buffer[8]
.sym 70329 $abc$64360$new_n4344_
.sym 70330 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 70331 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 70332 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 70335 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$24770_new_
.sym 70336 soc.cpu.cpu_state[1]
.sym 70337 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 70338 soc.cpu.decoded_rd[5]
.sym 70339 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865
.sym 70340 clk_16mhz$2$2
.sym 70341 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 70342 $abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 70343 $abc$64360$new_n4596_
.sym 70344 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 70345 $abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14301_Y_new_
.sym 70346 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_
.sym 70347 soc.cpu.mem_rdata_latched[5]
.sym 70348 $abc$64360$new_n4587_
.sym 70349 soc.cpu.latched_branch
.sym 70416 $false
.sym 70417 $false
.sym 70418 soc.cpu.cpu_state[5]
.sym 70419 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 70428 $false
.sym 70429 $false
.sym 70430 soc.cpu.cpu_state[5]
.sym 70431 $abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 70434 soc.cpu.cpu_state[5]
.sym 70435 $abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 70436 soc.cpu.cpu_state[4]
.sym 70437 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 70440 $false
.sym 70441 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 70442 $abc$64360$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2470_Y_new_inv_
.sym 70443 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1516$2467_Y_new_
.sym 70446 $false
.sym 70447 $false
.sym 70448 soc.cpu.cpu_state[2]
.sym 70449 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.sym 70452 soc.cpu.cpu_state[5]
.sym 70453 $abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 70454 soc.cpu.instr_lb
.sym 70455 soc.cpu.latched_is_lb
.sym 70458 soc.cpu.cpu_state[5]
.sym 70459 $abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 70460 soc.cpu.instr_lh
.sym 70461 soc.cpu.latched_is_lh
.sym 70462 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37919
.sym 70463 clk_16mhz$2$2
.sym 70464 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 70465 $abc$64360$new_n5227_
.sym 70466 $abc$64360$new_n4504_
.sym 70467 $abc$64360$new_n5341_
.sym 70468 $abc$64360$new_n4492_
.sym 70469 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 70470 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1277$2390_Y
.sym 70471 soc.cpu.mem_16bit_buffer[0]
.sym 70472 soc.cpu.mem_16bit_buffer[5]
.sym 70539 $false
.sym 70540 soc.cpu.cpu_state[5]
.sym 70541 soc.cpu.cpu_state[3]
.sym 70542 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772
.sym 70545 soc.cpu.cpu_state[1]
.sym 70546 soc.cpu.decoder_trigger
.sym 70547 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_
.sym 70548 soc.cpu.instr_jal
.sym 70551 $abc$64360$new_n4490_
.sym 70552 soc.cpu.cpu_state[5]
.sym 70553 soc.cpu.cpu_state[2]
.sym 70554 soc.cpu.latched_store
.sym 70557 resetn$2
.sym 70558 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 70559 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 70560 $abc$64360$new_n4515_
.sym 70563 soc.cpu.cpu_state[1]
.sym 70564 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 70565 soc.cpu.decoder_trigger
.sym 70566 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 70569 $false
.sym 70570 $false
.sym 70571 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 70572 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 70575 $false
.sym 70576 $abc$64360$new_n4515_
.sym 70577 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 70578 soc.cpu.cpu_state[2]
.sym 70581 $abc$64360$new_n5207_
.sym 70582 $abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$and$/usr/local/bin/../share/yosys/techmap.v:434$17386_Y_new_
.sym 70583 $abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_
.sym 70584 soc.cpu.cpu_state[1]
.sym 70585 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37988
.sym 70586 clk_16mhz$2$2
.sym 70587 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 70588 $abc$64360$new_n4517_
.sym 70589 $abc$64360$new_n8682_
.sym 70590 $abc$64360$new_n8681_
.sym 70591 $abc$64360$new_n8683_
.sym 70592 $abc$64360$new_n8549_
.sym 70593 $abc$64360$new_n8550_
.sym 70594 $abc$64360$new_n4511_
.sym 70595 soc.cpu.irq_active
.sym 70662 $abc$64360$new_n4386_
.sym 70663 $abc$64360$new_n4515_
.sym 70664 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 70665 $abc$64360$new_n4491_
.sym 70668 $false
.sym 70669 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 70670 $abc$64360$new_n4505_
.sym 70671 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_
.sym 70674 $abc$64360$new_n4514_
.sym 70675 $abc$64360$new_n4516_
.sym 70676 $abc$64360$new_n4495_
.sym 70677 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_
.sym 70680 $false
.sym 70681 $false
.sym 70682 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 70683 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 70686 $abc$64360$new_n4509_
.sym 70687 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_
.sym 70688 $abc$64360$new_n4386_
.sym 70689 $abc$64360$new_n4395_
.sym 70692 resetn$2
.sym 70693 $abc$64360$new_n4513_
.sym 70694 $abc$64360$new_n4500_
.sym 70695 $abc$64360$new_n4395_
.sym 70698 $abc$64360$new_n4507_
.sym 70699 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 70700 $abc$64360$new_n4386_
.sym 70701 $abc$64360$new_n4491_
.sym 70704 soc.cpu.mem_rdata[24]
.sym 70705 $false
.sym 70706 $false
.sym 70707 $false
.sym 70708 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 70709 clk_16mhz$2$2
.sym 70710 $false
.sym 70711 $abc$64360$new_n8547_
.sym 70712 $abc$64360$new_n4505_
.sym 70713 $abc$64360$new_n4396_
.sym 70714 $abc$64360$new_n4395_
.sym 70715 $abc$64360$new_n8544_
.sym 70716 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_
.sym 70717 $abc$64360$new_n4493_
.sym 70718 $abc$64360$new_n4491_
.sym 70785 $false
.sym 70786 soc.cpu.decoder_trigger
.sym 70787 soc.cpu.irq_active
.sym 70788 soc.cpu.irq_delay
.sym 70791 $false
.sym 70792 $abc$64360$new_n4386_
.sym 70793 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 70794 $abc$64360$new_n4395_
.sym 70797 $false
.sym 70798 $false
.sym 70799 soc.cpu.irq_mask[2]
.sym 70800 soc.cpu.irq_active
.sym 70809 $false
.sym 70810 $false
.sym 70811 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.sym 70812 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 70815 $false
.sym 70816 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_
.sym 70817 $abc$64360$new_n4393_
.sym 70818 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.sym 70821 resetn$2
.sym 70822 soc.cpu.mem_do_wdata
.sym 70823 soc.cpu.mem_do_rdata
.sym 70824 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_
.sym 70827 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38056
.sym 70832 clk_16mhz$2$2
.sym 70833 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 70834 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_
.sym 70836 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[4]_new_
.sym 70837 $abc$64360$new_n8548_
.sym 70838 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 70839 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_
.sym 70840 $abc$64360$new_n4398_
.sym 70841 $abc$64360$new_n4393_
.sym 70908 $false
.sym 70909 $false
.sym 70910 soc.cpu.mem_rdata[18]
.sym 70911 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 70914 $abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.sym 70915 $abc$64360$techmap$techmap\soc.cpu.$procmux$5452.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[2]_new_
.sym 70916 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_
.sym 70917 soc.cpu.mem_rdata[26]
.sym 70920 $false
.sym 70921 $false
.sym 70922 $abc$64360$auto$simplemap.cc:309:simplemap_lut$10495_new_
.sym 70923 $abc$64360$soc.cpu.mem_rdata[10]_new_inv_
.sym 70926 $false
.sym 70927 $false
.sym 70928 soc.cpu.reg_op1[0]
.sym 70929 soc.cpu.reg_op1[1]
.sym 70932 $false
.sym 70933 $false
.sym 70934 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_
.sym 70935 $abc$64360$new_n4398_
.sym 70938 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_
.sym 70939 soc.cpu.mem_rdata[24]
.sym 70940 $abc$64360$auto$simplemap.cc:309:simplemap_lut$10495_new_
.sym 70941 $abc$64360$soc.cpu.mem_rdata[8]_new_inv_
.sym 70944 $abc$64360$new_n7496_
.sym 70945 $abc$64360$new_n7494_
.sym 70946 $abc$64360$soc.cpu.mem_rdata[2]_new_inv_
.sym 70947 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 70950 $abc$64360$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.sym 70951 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.sym 70952 $abc$64360$new_n6150_
.sym 70953 $abc$64360$new_n4393_
.sym 70954 $true
.sym 70955 clk_16mhz$2$2
.sym 70956 $false
.sym 70957 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_
.sym 70959 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 70960 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 70961 $abc$64360$new_n7483_
.sym 70962 $abc$64360$new_n7549_
.sym 70963 $abc$64360$new_n5895_
.sym 70964 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 71031 $false
.sym 71032 $abc$64360$new_n4344_
.sym 71033 soc.cpu.mem_16bit_buffer[14]
.sym 71034 $abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[14]_new_inv_
.sym 71037 $false
.sym 71038 $false
.sym 71039 $abc$64360$new_n4699_
.sym 71040 $abc$64360$new_n4696_
.sym 71043 $false
.sym 71044 soc.cpu.mem_la_secondword
.sym 71045 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 71046 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 71049 $false
.sym 71050 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 71051 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 71052 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 71055 $false
.sym 71056 $abc$64360$new_n4344_
.sym 71057 soc.cpu.mem_16bit_buffer[12]
.sym 71058 $abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[12]_new_inv_
.sym 71061 soc.cpu.mem_xfer
.sym 71062 soc.cpu.mem_rdata_q[24]
.sym 71063 $abc$64360$new_n4699_
.sym 71064 $abc$64360$new_n4696_
.sym 71067 soc.cpu.mem_rdata[28]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 soc.cpu.mem_rdata[30]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 71078 clk_16mhz$2$2
.sym 71079 $false
.sym 71080 soc.cpu.mem_la_read
.sym 71081 $abc$64360$techmap\soc.cpu.$procmux$5179_Y[0]_new_inv_
.sym 71084 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:364$1998_Y_new_inv_
.sym 71085 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:364$1997_Y_new_
.sym 71086 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_
.sym 71087 soc.cpu.mem_wstrb[3]
.sym 71154 $false
.sym 71155 $false
.sym 71156 resetn$2
.sym 71157 soc.spimemio.softreset
.sym 71160 $false
.sym 71161 $false
.sym 71162 $abc$64360$new_n4666_
.sym 71163 $abc$64360$new_n4663_
.sym 71166 $false
.sym 71167 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 71168 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 71169 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 71178 $false
.sym 71179 soc.cpu.mem_la_secondword
.sym 71180 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 71181 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 71184 $false
.sym 71185 $false
.sym 71186 $abc$64360$new_n4532_
.sym 71187 $abc$64360$new_n4527_
.sym 71190 soc.cpu.mem_xfer
.sym 71191 soc.cpu.mem_rdata_q[12]
.sym 71192 $abc$64360$new_n4532_
.sym 71193 $abc$64360$new_n4527_
.sym 71196 soc.cpu.mem_xfer
.sym 71197 soc.cpu.mem_rdata_q[30]
.sym 71198 $abc$64360$new_n4666_
.sym 71199 $abc$64360$new_n4663_
.sym 71203 $abc$64360$techmap\soc.$logic_not$picosoc.v:189$1176_Y_new_
.sym 71204 $abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y
.sym 71205 $abc$64360$soc.cpu.mem_rdata[9]_new_inv_
.sym 71206 $abc$64360$techmap\soc.cpu.$procmux$5214_Y_new_
.sym 71207 soc.cpu.mem_xfer
.sym 71208 soc.spimemio.xfer.xfer_tag[0]
.sym 71209 soc.spimemio.xfer.xfer_tag[2]
.sym 71210 soc.spimemio.xfer.xfer_tag[3]
.sym 71277 $abc$64360$new_n4528_
.sym 71278 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71279 $abc$64360$auto$wreduce.cc:454:run$7071[12]
.sym 71280 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[12]_new_
.sym 71283 $abc$64360$new_n4528_
.sym 71284 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71285 $abc$64360$auto$wreduce.cc:454:run$7071[14]
.sym 71286 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[14]_new_
.sym 71289 soc.cpu.mem_xfer
.sym 71290 soc.cpu.mem_rdata_q[14]
.sym 71291 $abc$64360$new_n4660_
.sym 71292 $abc$64360$new_n4657_
.sym 71295 $abc$64360$new_n8536_
.sym 71296 soc.spimemio.valid
.sym 71297 soc.memory.rdata[10]
.sym 71298 soc.ram_ready
.sym 71301 soc.cpu.mem_xfer
.sym 71302 soc.cpu.mem_rdata_q[13]
.sym 71303 $abc$64360$new_n4653_
.sym 71304 $abc$64360$new_n4650_
.sym 71307 $abc$64360$new_n4528_
.sym 71308 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71309 $abc$64360$auto$wreduce.cc:454:run$7071[24]
.sym 71310 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[24]_new_
.sym 71313 soc.spimemio.xfer.xfer_tag[0]
.sym 71314 $false
.sym 71315 $false
.sym 71316 $false
.sym 71319 soc.spimemio.xfer.xfer_tag[2]
.sym 71320 $false
.sym 71321 $false
.sym 71322 $false
.sym 71323 $true
.sym 71324 clk_16mhz$2$2
.sym 71325 $false
.sym 71326 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 71328 $abc$64360$new_n4268_
.sym 71329 $abc$64360$new_n4702_
.sym 71330 soc.spimemio.din_tag[0]
.sym 71331 soc.spimemio.din_tag[2]
.sym 71333 soc.spimemio.din_tag[3]
.sym 71400 $abc$64360$new_n4530_
.sym 71401 $abc$64360$new_n4665_
.sym 71402 soc.ram_ready
.sym 71403 soc.memory.rdata[30]
.sym 71412 $abc$64360$new_n4528_
.sym 71413 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71414 $abc$64360$auto$wreduce.cc:454:run$7071[30]
.sym 71415 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[30]_new_
.sym 71418 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71419 $abc$64360$new_n8536_
.sym 71420 soc.spimemio.valid
.sym 71421 $abc$64360$auto$wreduce.cc:454:run$7071[10]
.sym 71424 $false
.sym 71425 $false
.sym 71426 $abc$64360$new_n5464_
.sym 71427 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 71430 $false
.sym 71431 $false
.sym 71432 soc.spimemio.rd_wait
.sym 71433 soc.spimemio.valid
.sym 71436 $false
.sym 71437 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 71438 $abc$64360$new_n5464_
.sym 71439 soc.spimemio.valid
.sym 71442 soc.spimemio.rd_inc
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46629
.sym 71447 clk_16mhz$2$2
.sym 71448 soc.spimemio.valid
.sym 71450 $abc$64360$new_n4633_
.sym 71452 soc.spimemio.xfer.ibuffer[6]
.sym 71453 soc.spimemio.xfer.ibuffer[2]
.sym 71529 soc.ram_ready
.sym 71530 $abc$64360$new_n4639_
.sym 71531 soc.spimemio.config_en
.sym 71532 $abc$64360$new_n4245_
.sym 71535 $abc$64360$new_n4641_
.sym 71536 $abc$64360$new_n4640_
.sym 71537 $abc$64360$new_n4637_
.sym 71538 $abc$64360$new_n4638_
.sym 71547 $false
.sym 71548 soc.cpu.mem_la_firstword_xfer
.sym 71549 soc.cpu.next_pc[2]
.sym 71550 $false
.sym 71553 $false
.sym 71554 $false
.sym 71555 soc.simpleuart.recv_buf_valid
.sym 71556 soc.simpleuart.recv_buf_data[2]
.sym 71559 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71560 $abc$64360$new_n8536_
.sym 71561 soc.spimemio.valid
.sym 71562 $abc$64360$auto$wreduce.cc:454:run$7071[31]
.sym 71565 soc.simpleuart.recv_pattern[2]
.sym 71566 $false
.sym 71567 $false
.sym 71568 $false
.sym 71569 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742
.sym 71570 clk_16mhz$2$2
.sym 71571 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 71572 soc.memory.wen[0]
.sym 71573 $abc$64360$new_n4339_
.sym 71574 $abc$64360$new_n4563_
.sym 71576 $abc$64360$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 71577 soc.simpleuart.recv_pattern[3]
.sym 71578 soc.simpleuart.recv_pattern[2]
.sym 71579 soc.simpleuart.recv_pattern[1]
.sym 71646 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71647 $abc$64360$new_n8536_
.sym 71648 soc.spimemio.valid
.sym 71649 $abc$64360$auto$wreduce.cc:454:run$7071[8]
.sym 71652 $false
.sym 71653 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 71654 soc.cpu.reg_op1[3]
.sym 71655 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[1]
.sym 71658 $false
.sym 71659 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 71660 soc.cpu.reg_op1[11]
.sym 71661 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[9]
.sym 71664 $false
.sym 71665 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 71666 soc.cpu.reg_op1[10]
.sym 71667 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[8]
.sym 71670 $false
.sym 71671 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 71672 soc.cpu.reg_op1[14]
.sym 71673 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[12]
.sym 71676 $false
.sym 71677 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 71678 soc.cpu.reg_op1[15]
.sym 71679 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[13]
.sym 71688 $false
.sym 71689 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 71690 soc.cpu.reg_op1[2]
.sym 71691 $abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[0]
.sym 71692 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.sym 71693 clk_16mhz$2$2
.sym 71694 $false
.sym 71695 $abc$64360$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 71696 $abc$64360$soc.cpu.mem_rdata[1]_new_inv_
.sym 71697 $abc$64360$soc.cpu.mem_rdata[6]_new_
.sym 71699 $abc$64360$new_n4342_
.sym 71700 $abc$64360$new_n4363_
.sym 71701 $abc$64360$auto$wreduce.cc:454:run$7071[6]
.sym 71702 soc.spimem_rdata[1]
.sym 71769 $abc$64360$new_n4568_
.sym 71770 $abc$64360$new_n4567_
.sym 71771 $abc$64360$new_n4563_
.sym 71772 $abc$64360$new_n4564_
.sym 71775 $false
.sym 71776 $false
.sym 71777 iomem_rdata[2]
.sym 71778 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 71781 soc.ram_ready
.sym 71782 $abc$64360$new_n4565_
.sym 71783 flash_io2_di
.sym 71784 $abc$64360$new_n4245_
.sym 71787 soc.simpleuart.cfg_divider[2]
.sym 71788 $abc$64360$new_n4260_
.sym 71789 $abc$64360$new_n4332_
.sym 71790 $abc$64360$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 71793 soc.spimemio.buffer[10]
.sym 71794 $false
.sym 71795 $false
.sym 71796 $false
.sym 71799 soc.spimemio.xfer.ibuffer[2]
.sym 71800 $false
.sym 71801 $false
.sym 71802 $false
.sym 71805 soc.spimemio.buffer[14]
.sym 71806 $false
.sym 71807 $false
.sym 71808 $false
.sym 71811 soc.spimemio.buffer[12]
.sym 71812 $false
.sym 71813 $false
.sym 71814 $false
.sym 71815 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 71816 clk_16mhz$2$2
.sym 71817 $false
.sym 71818 $abc$64360$new_n4591_
.sym 71819 $abc$64360$new_n4543_
.sym 71820 $abc$64360$new_n4590_
.sym 71821 $abc$64360$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 71822 $abc$64360$new_n8553_
.sym 71823 $abc$64360$soc.cpu.mem_rdata[5]_new_inv_
.sym 71824 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[6]_new_
.sym 71825 $abc$64360$auto$wreduce.cc:454:run$7071[18]
.sym 71854 $true
.sym 71891 $auto$alumacc.cc:474:replace_alu$7373.C[1]$2
.sym 71893 soc.spimemio.xfer.count[1]
.sym 71894 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 71897 $auto$alumacc.cc:474:replace_alu$7373.C[2]
.sym 71899 soc.spimemio.xfer.count[2]
.sym 71900 $true$2
.sym 71901 $auto$alumacc.cc:474:replace_alu$7373.C[1]$2
.sym 71904 $false
.sym 71905 soc.spimemio.xfer.count[3]
.sym 71906 soc.spimemio.xfer.flash_clk
.sym 71907 $auto$alumacc.cc:474:replace_alu$7373.C[2]
.sym 71916 $false
.sym 71917 $abc$64360$new_n7648_
.sym 71918 soc.cpu.instr_rdinstr
.sym 71919 soc.cpu.count_instr[14]
.sym 71922 soc.spimemio.xfer.ibuffer[4]
.sym 71923 $false
.sym 71924 $false
.sym 71925 $false
.sym 71928 soc.spimemio.xfer.ibuffer[6]
.sym 71929 $false
.sym 71930 $false
.sym 71931 $false
.sym 71934 soc.spimemio.xfer.ibuffer[2]
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296
.sym 71939 clk_16mhz$2$2
.sym 71940 $false
.sym 71941 soc.spimemio.buffer[8]
.sym 71942 soc.spimemio.buffer[11]
.sym 71946 soc.spimemio.buffer[15]
.sym 72015 $false
.sym 72016 $false
.sym 72017 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 72018 soc.spimemio.rd_inc
.sym 72039 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 72040 $abc$64360$new_n8536_
.sym 72041 soc.spimemio.valid
.sym 72042 $abc$64360$auto$wreduce.cc:454:run$7071[2]
.sym 72045 soc.spimemio.rd_addr[1]
.sym 72046 soc.cpu.mem_addr[1]
.sym 72047 soc.spimemio.rd_addr[0]
.sym 72048 soc.cpu.mem_addr[0]
.sym 72051 soc.cpu.mem_addr[0]
.sym 72052 $false
.sym 72053 $false
.sym 72054 $false
.sym 72057 soc.cpu.mem_addr[1]
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46672
.sym 72062 clk_16mhz$2$2
.sym 72063 $false
.sym 72065 $abc$64360$new_n4338_
.sym 72066 $abc$64360$auto$wreduce.cc:454:run$7071[11]
.sym 72068 $abc$64360$auto$wreduce.cc:454:run$7071[27]
.sym 72069 soc.spimemio.rd_addr[2]
.sym 72070 $abc$64360$auto$wreduce.cc:454:run$7071[29]
.sym 72071 $abc$64360$auto$wreduce.cc:454:run$7071[15]
.sym 72138 soc.cpu.count_instr[46]
.sym 72139 soc.cpu.instr_rdinstrh
.sym 72140 soc.cpu.instr_rdcycleh
.sym 72141 soc.cpu.count_cycle[46]
.sym 72144 soc.spimemio.xfer.ibuffer[4]
.sym 72145 $false
.sym 72146 $false
.sym 72147 $false
.sym 72150 soc.spimemio.xfer.ibuffer[7]
.sym 72151 $false
.sym 72152 $false
.sym 72153 $false
.sym 72156 soc.spimemio.buffer[8]
.sym 72157 $false
.sym 72158 $false
.sym 72159 $false
.sym 72162 soc.spimemio.buffer[17]
.sym 72163 $false
.sym 72164 $false
.sym 72165 $false
.sym 72168 soc.spimemio.xfer.ibuffer[0]
.sym 72169 $false
.sym 72170 $false
.sym 72171 $false
.sym 72174 soc.spimemio.xfer.ibuffer[6]
.sym 72175 $false
.sym 72176 $false
.sym 72177 $false
.sym 72180 soc.spimemio.buffer[2]
.sym 72181 $false
.sym 72182 $false
.sym 72183 $false
.sym 72184 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 72185 clk_16mhz$2$2
.sym 72186 $false
.sym 72187 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_
.sym 72188 $abc$64360$auto$wreduce.cc:454:run$7061[3]
.sym 72189 $abc$64360$new_n5444_
.sym 72190 $abc$64360$new_n5446_
.sym 72191 $abc$64360$new_n5445_
.sym 72192 soc.spimemio.rd_addr[10]
.sym 72193 soc.spimemio.rd_addr[15]
.sym 72194 soc.spimemio.rd_addr[6]
.sym 72261 $abc$64360$new_n5447_
.sym 72262 $abc$64360$new_n5445_
.sym 72263 $abc$64360$new_n5442_
.sym 72264 $abc$64360$new_n5439_
.sym 72267 $false
.sym 72268 $abc$64360$new_n5448_
.sym 72269 soc.cpu.mem_addr[22]
.sym 72270 $abc$64360$auto$wreduce.cc:454:run$7061[22]
.sym 72273 $false
.sym 72274 $abc$64360$new_n5440_
.sym 72275 $abc$64360$auto$wreduce.cc:454:run$7061[15]
.sym 72276 soc.cpu.mem_addr[15]
.sym 72279 $false
.sym 72280 $abc$64360$new_n5444_
.sym 72281 $abc$64360$auto$wreduce.cc:454:run$7061[6]
.sym 72282 soc.cpu.mem_addr[6]
.sym 72285 $false
.sym 72286 $abc$64360$new_n5443_
.sym 72287 $abc$64360$auto$wreduce.cc:454:run$7061[11]
.sym 72288 soc.cpu.mem_addr[11]
.sym 72291 soc.spimemio.xfer.ibuffer[2]
.sym 72292 $false
.sym 72293 $false
.sym 72294 $false
.sym 72297 soc.spimemio.xfer.ibuffer[4]
.sym 72298 $false
.sym 72299 $false
.sym 72300 $false
.sym 72303 soc.spimemio.xfer.ibuffer[7]
.sym 72304 $false
.sym 72305 $false
.sym 72306 $false
.sym 72307 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144
.sym 72308 clk_16mhz$2$2
.sym 72309 $false
.sym 72312 $abc$64360$auto$wreduce.cc:454:run$7061[4]
.sym 72313 $abc$64360$auto$wreduce.cc:454:run$7061[5]
.sym 72314 $abc$64360$auto$wreduce.cc:454:run$7061[6]
.sym 72315 $abc$64360$auto$wreduce.cc:454:run$7061[7]
.sym 72316 $abc$64360$auto$wreduce.cc:454:run$7061[8]
.sym 72317 $abc$64360$auto$wreduce.cc:454:run$7061[9]
.sym 72384 $abc$64360$auto$wreduce.cc:454:run$7061[7]
.sym 72385 soc.cpu.mem_addr[7]
.sym 72386 soc.cpu.mem_addr[5]
.sym 72387 $abc$64360$auto$wreduce.cc:454:run$7061[5]
.sym 72390 $abc$64360$auto$wreduce.cc:454:run$7061[10]
.sym 72391 soc.cpu.mem_addr[10]
.sym 72392 soc.cpu.mem_addr[8]
.sym 72393 $abc$64360$auto$wreduce.cc:454:run$7061[8]
.sym 72396 $abc$64360$new_n5453_
.sym 72397 $abc$64360$new_n5452_
.sym 72398 $abc$64360$auto$wreduce.cc:454:run$7061[21]
.sym 72399 soc.cpu.mem_addr[21]
.sym 72402 $abc$64360$new_n5459_
.sym 72403 $abc$64360$new_n5458_
.sym 72404 $abc$64360$new_n5455_
.sym 72405 $abc$64360$new_n5450_
.sym 72408 soc.cpu.mem_addr[3]
.sym 72409 $abc$64360$auto$wreduce.cc:454:run$7061[3]
.sym 72410 $abc$64360$auto$wreduce.cc:454:run$7061[5]
.sym 72411 soc.cpu.mem_addr[5]
.sym 72414 $false
.sym 72415 soc.spimemio.rd_inc
.sym 72416 soc.cpu.mem_addr[7]
.sym 72417 $abc$64360$auto$wreduce.cc:454:run$7061[7]
.sym 72420 $false
.sym 72421 soc.spimemio.rd_inc
.sym 72422 soc.cpu.mem_addr[8]
.sym 72423 $abc$64360$auto$wreduce.cc:454:run$7061[8]
.sym 72426 $false
.sym 72427 soc.spimemio.rd_inc
.sym 72428 soc.cpu.mem_addr[21]
.sym 72429 $abc$64360$auto$wreduce.cc:454:run$7061[21]
.sym 72430 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 72431 clk_16mhz$2$2
.sym 72432 $false
.sym 72433 $abc$64360$auto$wreduce.cc:454:run$7061[10]
.sym 72434 $abc$64360$auto$wreduce.cc:454:run$7061[11]
.sym 72435 $abc$64360$auto$wreduce.cc:454:run$7061[12]
.sym 72436 $abc$64360$auto$wreduce.cc:454:run$7061[13]
.sym 72437 $abc$64360$auto$wreduce.cc:454:run$7061[14]
.sym 72438 $abc$64360$auto$wreduce.cc:454:run$7061[15]
.sym 72439 $abc$64360$auto$wreduce.cc:454:run$7061[16]
.sym 72440 $abc$64360$auto$wreduce.cc:454:run$7061[17]
.sym 72507 $abc$64360$auto$wreduce.cc:454:run$7061[13]
.sym 72508 soc.cpu.mem_addr[13]
.sym 72509 soc.cpu.mem_addr[22]
.sym 72510 $abc$64360$auto$wreduce.cc:454:run$7061[22]
.sym 72513 $abc$64360$auto$wreduce.cc:454:run$7061[18]
.sym 72514 soc.cpu.mem_addr[18]
.sym 72515 soc.cpu.mem_addr[16]
.sym 72516 $abc$64360$auto$wreduce.cc:454:run$7061[16]
.sym 72519 $false
.sym 72520 soc.spimemio.rd_inc
.sym 72521 soc.cpu.mem_addr[11]
.sym 72522 $abc$64360$auto$wreduce.cc:454:run$7061[11]
.sym 72525 $false
.sym 72526 soc.spimemio.rd_inc
.sym 72527 soc.cpu.mem_addr[18]
.sym 72528 $abc$64360$auto$wreduce.cc:454:run$7061[18]
.sym 72531 $false
.sym 72532 soc.spimemio.rd_inc
.sym 72533 soc.cpu.mem_addr[22]
.sym 72534 $abc$64360$auto$wreduce.cc:454:run$7061[22]
.sym 72537 $false
.sym 72538 soc.spimemio.rd_inc
.sym 72539 soc.cpu.mem_addr[13]
.sym 72540 $abc$64360$auto$wreduce.cc:454:run$7061[13]
.sym 72543 $false
.sym 72544 soc.spimemio.rd_inc
.sym 72545 soc.cpu.mem_addr[12]
.sym 72546 $abc$64360$auto$wreduce.cc:454:run$7061[12]
.sym 72549 $false
.sym 72550 soc.spimemio.rd_inc
.sym 72551 soc.cpu.mem_addr[20]
.sym 72552 $abc$64360$auto$wreduce.cc:454:run$7061[20]
.sym 72553 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 72554 clk_16mhz$2$2
.sym 72555 $false
.sym 72556 $abc$64360$auto$wreduce.cc:454:run$7061[18]
.sym 72557 $abc$64360$auto$wreduce.cc:454:run$7061[19]
.sym 72558 $abc$64360$auto$wreduce.cc:454:run$7061[20]
.sym 72559 $abc$64360$auto$wreduce.cc:454:run$7061[21]
.sym 72560 $abc$64360$auto$wreduce.cc:454:run$7061[22]
.sym 72561 $abc$64360$auto$wreduce.cc:454:run$7061[23]
.sym 72562 $abc$64360$auto$alumacc.cc:474:replace_alu$7382.C[22]
.sym 72563 soc.spimemio.rd_addr[23]
.sym 72630 $abc$64360$new_n5457_
.sym 72631 $abc$64360$new_n5456_
.sym 72632 soc.cpu.mem_addr[20]
.sym 72633 $abc$64360$auto$wreduce.cc:454:run$7061[20]
.sym 72636 $false
.sym 72637 soc.simpleuart.send_bitcnt[2]
.sym 72638 $false
.sym 72639 $auto$alumacc.cc:474:replace_alu$7385.C[2]
.sym 72642 $false
.sym 72643 $abc$64360$auto$alumacc.cc:474:replace_alu$7382.C[22]
.sym 72644 soc.cpu.mem_addr[12]
.sym 72645 $abc$64360$auto$wreduce.cc:454:run$7061[12]
.sym 72648 $abc$64360$auto$wreduce.cc:454:run$7061[23]
.sym 72649 soc.cpu.mem_addr[23]
.sym 72650 $abc$64360$auto$wreduce.cc:454:run$7061[20]
.sym 72651 soc.cpu.mem_addr[20]
.sym 72660 $false
.sym 72661 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 72662 $abc$64360$auto$wreduce.cc:454:run$7060[2]
.sym 72663 $abc$64360$new_n5430_
.sym 72676 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181
.sym 72677 clk_16mhz$2$2
.sym 72678 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 72723 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833
.sym 72865 $false
.sym 72866 $false
.sym 72867 $false
.sym 72868 resetn$2
.sym 72871 $false
.sym 72872 $false
.sym 72873 $false
.sym 72874 soc.cpu.compressed_instr
.sym 72889 soc.cpu.compressed_instr
.sym 72890 $false
.sym 72891 $false
.sym 72892 $false
.sym 72899 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$37964
.sym 72900 clk_16mhz$2$2
.sym 72901 $false
.sym 72908 soc.cpu.decoded_imm_uj[13]
.sym 73016 $false
.sym 73017 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 73018 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 73019 soc.cpu.mem_rdata_latched[12]
.sym 73022 soc.cpu.mem_rdata_latched[12]
.sym 73023 $false
.sym 73024 $false
.sym 73025 $false
.sym 73034 $false
.sym 73035 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 73036 $abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 73037 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 73046 $false
.sym 73047 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 73048 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 73049 soc.cpu.mem_rdata_latched[12]
.sym 73052 $false
.sym 73053 $false
.sym 73054 $false
.sym 73055 $false
.sym 73062 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 73063 clk_16mhz$2$2
.sym 73064 $false
.sym 73065 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[1]_new_inv_
.sym 73066 $abc$64360$new_n5612_
.sym 73067 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.sym 73068 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[2]_new_inv_
.sym 73070 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 73071 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[4]_new_inv_
.sym 73072 soc.cpu.reg_op1[4]
.sym 73139 $false
.sym 73140 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 73141 $abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 73142 soc.cpu.mem_rdata_latched[5]
.sym 73145 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 73146 $false
.sym 73147 $false
.sym 73148 $false
.sym 73151 $false
.sym 73152 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 73153 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 73154 $abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.sym 73157 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 73158 $false
.sym 73159 $false
.sym 73160 $false
.sym 73163 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 73164 $false
.sym 73165 $false
.sym 73166 $false
.sym 73169 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 73170 $false
.sym 73171 $false
.sym 73172 $false
.sym 73175 $false
.sym 73176 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 73177 $abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 73178 soc.cpu.mem_rdata_latched[2]
.sym 73181 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 73182 $false
.sym 73183 $false
.sym 73184 $false
.sym 73185 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 73186 clk_16mhz$2$2
.sym 73187 $false
.sym 73188 $abc$64360$new_n4851_
.sym 73189 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19551[1]_new_inv_
.sym 73190 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_
.sym 73191 soc.cpu.instr_jal
.sym 73192 soc.cpu.decoded_imm_uj[10]
.sym 73193 soc.cpu.decoded_imm_uj[29]
.sym 73194 soc.cpu.decoded_imm_uj[28]
.sym 73195 soc.cpu.decoded_imm_uj[26]
.sym 73274 $false
.sym 73275 $false
.sym 73276 resetn$2
.sym 73277 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 73280 soc.cpu.mem_rdata_q[26]
.sym 73281 $abc$64360$new_n4347_
.sym 73282 soc.cpu.decoded_imm_uj[6]
.sym 73283 soc.cpu.instr_jal
.sym 73286 $false
.sym 73287 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25745_new_inv_
.sym 73288 soc.cpu.decoded_imm_uj[3]
.sym 73289 soc.cpu.instr_jal
.sym 73292 $abc$64360$new_n5093_
.sym 73293 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73294 soc.cpu.instr_jal
.sym 73295 soc.cpu.decoded_imm_uj[29]
.sym 73298 soc.cpu.mem_rdata_q[29]
.sym 73299 $abc$64360$new_n4347_
.sym 73300 soc.cpu.decoded_imm_uj[9]
.sym 73301 soc.cpu.instr_jal
.sym 73304 soc.cpu.mem_rdata_q[30]
.sym 73305 $abc$64360$new_n4347_
.sym 73306 soc.cpu.decoded_imm_uj[10]
.sym 73307 soc.cpu.instr_jal
.sym 73308 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 73309 clk_16mhz$2$2
.sym 73310 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 73311 soc.cpu.decoded_imm_uj[1]
.sym 73312 soc.cpu.instr_auipc
.sym 73313 soc.cpu.decoded_imm_uj[18]
.sym 73314 soc.cpu.decoded_imm_uj[27]
.sym 73315 soc.cpu.decoded_imm_uj[16]
.sym 73316 soc.cpu.decoded_imm_uj[2]
.sym 73317 soc.cpu.decoded_imm_uj[25]
.sym 73318 soc.cpu.decoded_imm_uj[17]
.sym 73385 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73386 soc.cpu.mem_rdata_q[29]
.sym 73387 soc.cpu.instr_auipc
.sym 73388 soc.cpu.instr_lui
.sym 73391 $false
.sym 73392 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25742[0]_new_
.sym 73393 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 73394 soc.cpu.mem_rdata_q[23]
.sym 73397 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73398 soc.cpu.mem_rdata_q[13]
.sym 73399 soc.cpu.instr_auipc
.sym 73400 soc.cpu.instr_lui
.sym 73403 $false
.sym 73404 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 73405 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 73406 soc.cpu.is_sb_sh_sw
.sym 73409 $false
.sym 73410 soc.cpu.mem_rdata_q[10]
.sym 73411 soc.cpu.is_sb_sh_sw
.sym 73412 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 73415 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73416 soc.cpu.mem_rdata_q[23]
.sym 73417 soc.cpu.instr_auipc
.sym 73418 soc.cpu.instr_lui
.sym 73421 $false
.sym 73422 $false
.sym 73423 soc.cpu.mem_rdata_q[31]
.sym 73424 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 73427 $abc$64360$new_n5125_
.sym 73428 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73429 soc.cpu.instr_jal
.sym 73430 soc.cpu.decoded_imm_uj[13]
.sym 73431 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 73432 clk_16mhz$2$2
.sym 73433 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 73434 $abc$64360$new_n4892_
.sym 73435 $abc$64360$new_n4882_
.sym 73436 $abc$64360$new_n5142_
.sym 73437 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73438 $abc$64360$new_n5099_
.sym 73439 $abc$64360$new_n5107_
.sym 73440 soc.cpu.reg_op1[17]
.sym 73441 soc.cpu.reg_op1[11]
.sym 73508 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73509 soc.cpu.mem_rdata_q[14]
.sym 73510 soc.cpu.instr_auipc
.sym 73511 soc.cpu.instr_lui
.sym 73514 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73515 soc.cpu.mem_rdata_q[12]
.sym 73516 soc.cpu.instr_auipc
.sym 73517 soc.cpu.instr_lui
.sym 73520 $abc$64360$new_n5103_
.sym 73521 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73522 soc.cpu.instr_jal
.sym 73523 soc.cpu.decoded_imm_uj[24]
.sym 73526 $abc$64360$new_n5107_
.sym 73527 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73528 soc.cpu.instr_jal
.sym 73529 soc.cpu.decoded_imm_uj[22]
.sym 73532 $abc$64360$new_n5127_
.sym 73533 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73534 soc.cpu.instr_jal
.sym 73535 soc.cpu.decoded_imm_uj[12]
.sym 73538 $abc$64360$new_n5123_
.sym 73539 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73540 soc.cpu.instr_jal
.sym 73541 soc.cpu.decoded_imm_uj[14]
.sym 73544 $abc$64360$new_n5142_
.sym 73545 soc.cpu.mem_rdata_q[9]
.sym 73546 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 73547 soc.cpu.is_sb_sh_sw
.sym 73550 $abc$64360$new_n5099_
.sym 73551 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73552 soc.cpu.instr_jal
.sym 73553 soc.cpu.decoded_imm_uj[26]
.sym 73554 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 73555 clk_16mhz$2$2
.sym 73556 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 73557 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[4]_new_inv_
.sym 73558 $abc$64360$new_n4721_
.sym 73559 $abc$64360$new_n4884_
.sym 73560 $abc$64360$new_n4755_
.sym 73561 $abc$64360$new_n5117_
.sym 73562 $abc$64360$new_n4754_
.sym 73563 $abc$64360$new_n4883_
.sym 73564 soc.cpu.compressed_instr
.sym 73631 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73632 soc.cpu.mem_rdata_q[21]
.sym 73633 soc.cpu.instr_auipc
.sym 73634 soc.cpu.instr_lui
.sym 73637 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73638 soc.cpu.mem_rdata_q[24]
.sym 73639 soc.cpu.instr_auipc
.sym 73640 soc.cpu.instr_lui
.sym 73643 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73644 soc.cpu.mem_rdata_q[18]
.sym 73645 soc.cpu.instr_auipc
.sym 73646 soc.cpu.instr_lui
.sym 73649 $abc$64360$new_n5117_
.sym 73650 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73651 soc.cpu.instr_jal
.sym 73652 soc.cpu.decoded_imm_uj[17]
.sym 73655 $abc$64360$new_n5115_
.sym 73656 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73657 soc.cpu.instr_jal
.sym 73658 soc.cpu.decoded_imm_uj[18]
.sym 73661 $abc$64360$new_n5113_
.sym 73662 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73663 soc.cpu.instr_jal
.sym 73664 soc.cpu.decoded_imm_uj[19]
.sym 73667 $abc$64360$new_n5119_
.sym 73668 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73669 soc.cpu.instr_jal
.sym 73670 soc.cpu.decoded_imm_uj[16]
.sym 73673 $abc$64360$new_n5109_
.sym 73674 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.sym 73675 soc.cpu.instr_jal
.sym 73676 soc.cpu.decoded_imm_uj[21]
.sym 73677 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 73678 clk_16mhz$2$2
.sym 73679 $abc$64360$auto$rtlil.cc:1981:NotGate$63112
.sym 73680 $abc$64360$new_n4840_
.sym 73681 $abc$64360$new_n5113_
.sym 73682 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[2]_new_inv_
.sym 73683 $abc$64360$techmap\soc.cpu.$procmux$4377_Y
.sym 73684 $abc$64360$new_n4839_
.sym 73685 $abc$64360$new_n4841_
.sym 73686 $abc$64360$new_n4856_
.sym 73687 soc.cpu.instr_waitirq
.sym 73754 $false
.sym 73755 soc.cpu.mem_xfer
.sym 73756 $abc$64360$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 73757 soc.cpu.mem_rdata_q[20]
.sym 73760 $false
.sym 73761 soc.cpu.instr_auipc
.sym 73762 soc.cpu.instr_lui
.sym 73763 soc.cpu.instr_jal
.sym 73766 $false
.sym 73767 $false
.sym 73768 $abc$64360$new_n4347_
.sym 73769 $abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 73772 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 73773 soc.cpu.mem_rdata_q[16]
.sym 73774 soc.cpu.instr_auipc
.sym 73775 soc.cpu.instr_lui
.sym 73778 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 73779 soc.cpu.decoded_rs2[3]
.sym 73780 $abc$64360$new_n4754_
.sym 73781 $abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y[3]_new_
.sym 73784 $false
.sym 73785 soc.cpu.mem_rdata_latched[5]
.sym 73786 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 73787 $abc$64360$new_n4715_
.sym 73790 $false
.sym 73791 $false
.sym 73792 soc.cpu.irq_state[0]
.sym 73793 soc.cpu.irq_state[1]
.sym 73796 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 73797 $false
.sym 73798 $false
.sym 73799 $false
.sym 73800 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38018
.sym 73801 clk_16mhz$2$2
.sym 73802 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 73803 $abc$64360$new_n4871_
.sym 73804 $abc$64360$new_n4869_
.sym 73805 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 73807 $abc$64360$new_n5838_
.sym 73808 $abc$64360$techmap\soc.cpu.$procmux$5323_Y[1]_new_inv_
.sym 73809 soc.cpu.decoded_rd[3]
.sym 73810 soc.cpu.decoded_rd[1]
.sym 73877 $false
.sym 73878 $false
.sym 73879 soc.cpu.irq_state[0]
.sym 73880 soc.cpu.irq_state[1]
.sym 73883 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 73884 soc.cpu.decoded_rs1[0]
.sym 73885 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[0]_new_
.sym 73886 $abc$64360$new_n4878_
.sym 73889 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 73890 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 73891 $abc$64360$techmap\soc.cpu.$procmux$4377_Y
.sym 73892 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 73895 $false
.sym 73896 soc.cpu.mem_rdata_latched[2]
.sym 73897 $abc$64360$new_n4721_
.sym 73898 $abc$64360$new_n4715_
.sym 73901 $false
.sym 73902 soc.cpu.mem_rdata_latched[3]
.sym 73903 $abc$64360$new_n4721_
.sym 73904 $abc$64360$new_n4715_
.sym 73907 $false
.sym 73908 soc.cpu.mem_rdata_latched[4]
.sym 73909 $abc$64360$new_n4721_
.sym 73910 $abc$64360$new_n4715_
.sym 73913 $abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 73914 $false
.sym 73915 $false
.sym 73916 $false
.sym 73919 $false
.sym 73920 $abc$64360$new_n5828_
.sym 73921 soc.cpu.mem_rdata_latched[6]
.sym 73922 $abc$64360$techmap\soc.cpu.$procmux$5323_Y[1]_new_inv_
.sym 73923 $true
.sym 73924 clk_16mhz$2$2
.sym 73925 $false
.sym 73926 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 73927 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 73928 $abc$64360$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 73929 $abc$64360$new_n4900_
.sym 73930 $abc$64360$new_n5841_
.sym 73931 $abc$64360$new_n5843_
.sym 73932 $abc$64360$new_n4899_
.sym 73933 soc.cpu.instr_retirq
.sym 74000 soc.cpu.mem_xfer
.sym 74001 soc.cpu.mem_la_secondword
.sym 74002 $abc$64360$soc.cpu.mem_rdata[7]_new_
.sym 74003 soc.cpu.mem_rdata_q[7]
.sym 74006 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74007 soc.cpu.mem_xfer
.sym 74008 soc.cpu.mem_rdata[23]
.sym 74009 soc.cpu.mem_rdata_q[23]
.sym 74012 soc.cpu.mem_xfer
.sym 74013 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74014 $abc$64360$soc.cpu.mem_rdata[7]_new_
.sym 74015 soc.cpu.mem_rdata_q[7]
.sym 74018 $false
.sym 74019 $false
.sym 74020 resetn$2
.sym 74021 $abc$64360$new_n4494_
.sym 74024 $false
.sym 74025 $false
.sym 74026 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 74027 $abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 74030 $abc$64360$new_n8565_
.sym 74031 soc.cpu.mem_la_secondword
.sym 74032 soc.cpu.mem_rdata[23]
.sym 74033 soc.cpu.mem_rdata_q[23]
.sym 74036 $abc$64360$new_n4344_
.sym 74037 soc.cpu.mem_16bit_buffer[7]
.sym 74038 $abc$64360$new_n4817_
.sym 74039 $abc$64360$new_n4818_
.sym 74042 $false
.sym 74043 $abc$64360$new_n5052_
.sym 74044 soc.cpu.reg_op1[6]
.sym 74045 $abc$64360$new_n4930_
.sym 74046 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 74047 clk_16mhz$2$2
.sym 74048 $false
.sym 74049 soc.cpu.mem_rdata_latched[2]
.sym 74050 $abc$64360$new_n4554_
.sym 74051 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 74052 $abc$64360$new_n4242_
.sym 74053 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 74054 $abc$64360$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 74055 soc.cpu.mem_16bit_buffer[1]
.sym 74056 soc.cpu.mem_16bit_buffer[2]
.sym 74123 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74124 soc.cpu.mem_xfer
.sym 74125 soc.cpu.mem_rdata[22]
.sym 74126 soc.cpu.mem_rdata_q[22]
.sym 74129 soc.cpu.mem_xfer
.sym 74130 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74131 $abc$64360$soc.cpu.mem_rdata[6]_new_
.sym 74132 soc.cpu.mem_rdata_q[6]
.sym 74135 $false
.sym 74136 soc.cpu.mem_la_secondword
.sym 74137 $abc$64360$new_n4540_
.sym 74138 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 74141 $false
.sym 74142 soc.cpu.mem_xfer
.sym 74143 soc.cpu.mem_rdata[22]
.sym 74144 soc.cpu.mem_rdata_q[22]
.sym 74147 $abc$64360$new_n4344_
.sym 74148 soc.cpu.mem_16bit_buffer[6]
.sym 74149 $abc$64360$new_n4540_
.sym 74150 $abc$64360$new_n4546_
.sym 74153 soc.cpu.mem_rdata[23]
.sym 74154 $false
.sym 74155 $false
.sym 74156 $false
.sym 74159 soc.cpu.mem_rdata[29]
.sym 74160 $false
.sym 74161 $false
.sym 74162 $false
.sym 74165 soc.cpu.mem_rdata[22]
.sym 74166 $false
.sym 74167 $false
.sym 74168 $false
.sym 74169 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 74170 clk_16mhz$2$2
.sym 74171 $false
.sym 74172 soc.cpu.mem_rdata_latched[3]
.sym 74173 $abc$64360$new_n4561_
.sym 74174 $abc$64360$new_n4611_
.sym 74175 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 74176 $abc$64360$new_n4336_
.sym 74177 $abc$64360$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 74178 $abc$64360$new_n4604_
.sym 74179 soc.cpu.mem_16bit_buffer[3]
.sym 74246 soc.cpu.mem_xfer
.sym 74247 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74248 $abc$64360$soc.cpu.mem_rdata[10]_new_inv_
.sym 74249 soc.cpu.mem_rdata_q[10]
.sym 74252 $false
.sym 74253 soc.cpu.mem_la_secondword
.sym 74254 $abc$64360$new_n4731_
.sym 74255 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 74258 $false
.sym 74259 soc.cpu.mem_xfer
.sym 74260 soc.cpu.mem_rdata[26]
.sym 74261 soc.cpu.mem_rdata_q[26]
.sym 74264 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74265 soc.cpu.mem_xfer
.sym 74266 soc.cpu.mem_rdata[26]
.sym 74267 soc.cpu.mem_rdata_q[26]
.sym 74270 $abc$64360$new_n4344_
.sym 74271 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74272 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 74273 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.sym 74276 $false
.sym 74277 soc.cpu.mem_la_secondword
.sym 74278 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 74279 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.sym 74282 $abc$64360$new_n4344_
.sym 74283 soc.cpu.mem_16bit_buffer[10]
.sym 74284 $abc$64360$new_n4725_
.sym 74285 $abc$64360$new_n4731_
.sym 74288 soc.cpu.mem_rdata[26]
.sym 74289 $false
.sym 74290 $false
.sym 74291 $false
.sym 74292 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 74293 clk_16mhz$2$2
.sym 74294 $false
.sym 74295 $abc$64360$new_n5631_
.sym 74297 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_
.sym 74298 soc.cpu.instr_maskirq
.sym 74299 soc.cpu.instr_timer
.sym 74300 soc.cpu.instr_getq
.sym 74302 soc.cpu.instr_setq
.sym 74369 $abc$64360$new_n8575_
.sym 74370 soc.cpu.mem_la_secondword
.sym 74371 soc.cpu.mem_rdata[25]
.sym 74372 soc.cpu.mem_rdata_q[25]
.sym 74375 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74376 soc.cpu.mem_xfer
.sym 74377 soc.cpu.mem_rdata[25]
.sym 74378 soc.cpu.mem_rdata_q[25]
.sym 74381 $false
.sym 74382 soc.cpu.mem_xfer
.sym 74383 soc.cpu.mem_rdata[29]
.sym 74384 soc.cpu.mem_rdata_q[29]
.sym 74387 soc.cpu.mem_xfer
.sym 74388 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74389 $abc$64360$soc.cpu.mem_rdata[9]_new_inv_
.sym 74390 soc.cpu.mem_rdata_q[9]
.sym 74393 soc.cpu.mem_xfer
.sym 74394 soc.cpu.mem_la_secondword
.sym 74395 $abc$64360$soc.cpu.mem_rdata[9]_new_inv_
.sym 74396 soc.cpu.mem_rdata_q[9]
.sym 74399 $abc$64360$new_n4344_
.sym 74400 soc.cpu.mem_16bit_buffer[9]
.sym 74401 $abc$64360$new_n4820_
.sym 74402 $abc$64360$new_n4826_
.sym 74405 $false
.sym 74406 $false
.sym 74407 soc.cpu.cpu_state[1]
.sym 74408 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 74411 soc.cpu.mem_rdata[25]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 74416 clk_16mhz$2$2
.sym 74417 $false
.sym 74418 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 74419 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 74420 $abc$64360$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 74422 $abc$64360$new_n4359_
.sym 74423 $abc$64360$new_n4352_
.sym 74425 soc.cpu.decoder_trigger
.sym 74492 $false
.sym 74493 soc.cpu.mem_la_secondword
.sym 74494 $abc$64360$new_n4587_
.sym 74495 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 74498 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74499 soc.cpu.mem_xfer
.sym 74500 soc.cpu.mem_rdata[21]
.sym 74501 soc.cpu.mem_rdata_q[21]
.sym 74504 $false
.sym 74505 soc.cpu.mem_xfer
.sym 74506 soc.cpu.mem_rdata[21]
.sym 74507 soc.cpu.mem_rdata_q[21]
.sym 74510 $false
.sym 74511 soc.cpu.cpu_state[2]
.sym 74512 soc.cpu.latched_branch
.sym 74513 soc.cpu.instr_retirq
.sym 74516 $false
.sym 74517 soc.cpu.mem_do_rinst
.sym 74518 soc.cpu.reg_pc[0]
.sym 74519 resetn$2
.sym 74522 $abc$64360$new_n4344_
.sym 74523 soc.cpu.mem_16bit_buffer[5]
.sym 74524 $abc$64360$new_n4587_
.sym 74525 $abc$64360$new_n4596_
.sym 74528 soc.cpu.mem_xfer
.sym 74529 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 74530 $abc$64360$soc.cpu.mem_rdata[5]_new_inv_
.sym 74531 soc.cpu.mem_rdata_q[5]
.sym 74534 $abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.sym 74535 $abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14301_Y_new_
.sym 74536 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 74537 soc.cpu.cpu_state[1]
.sym 74538 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865
.sym 74539 clk_16mhz$2$2
.sym 74540 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 74541 $abc$64360$new_n5338_
.sym 74542 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38187
.sym 74543 $abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$and$/usr/local/bin/../share/yosys/techmap.v:434$17386_Y_new_
.sym 74544 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38212
.sym 74545 $abc$64360$new_n4490_
.sym 74546 $abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.sym 74547 $abc$64360$techmap\soc.cpu.$procmux$3249_Y
.sym 74548 soc.cpu.mem_do_prefetch
.sym 74615 $false
.sym 74616 $false
.sym 74617 soc.cpu.cpu_state[2]
.sym 74618 soc.cpu.instr_retirq
.sym 74621 $false
.sym 74622 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 74623 soc.cpu.instr_jal
.sym 74624 soc.cpu.decoder_trigger
.sym 74627 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.sym 74628 resetn$2
.sym 74629 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 74630 $abc$64360$new_n4504_
.sym 74633 $false
.sym 74634 $abc$64360$new_n4493_
.sym 74635 $abc$64360$new_n4494_
.sym 74636 $abc$64360$new_n4495_
.sym 74639 $false
.sym 74640 soc.cpu.instr_waitirq
.sym 74641 soc.cpu.decoder_trigger
.sym 74642 soc.cpu.do_waitirq
.sym 74645 $false
.sym 74646 resetn$2
.sym 74647 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.sym 74648 soc.cpu.latched_branch
.sym 74651 soc.cpu.mem_rdata[16]
.sym 74652 $false
.sym 74653 $false
.sym 74654 $false
.sym 74657 soc.cpu.mem_rdata[21]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 74662 clk_16mhz$2$2
.sym 74663 $false
.sym 74664 $abc$64360$new_n4431_
.sym 74665 $abc$64360$techmap$techmap\soc.cpu.$procmux$3909.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 74666 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27467[1]_new_
.sym 74667 $abc$64360$new_n8540_
.sym 74668 $abc$64360$new_n8542_
.sym 74669 $abc$64360$new_n6133_
.sym 74670 soc.cpu.cpu_state[1]
.sym 74671 soc.cpu.cpu_state[3]
.sym 74738 $abc$64360$new_n4398_
.sym 74739 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 74740 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.sym 74741 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 74744 soc.cpu.cpu_state[1]
.sym 74745 $abc$64360$new_n4517_
.sym 74746 $abc$64360$new_n4506_
.sym 74747 $abc$64360$new_n8681_
.sym 74750 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.sym 74751 $abc$64360$new_n4504_
.sym 74752 $abc$64360$new_n4398_
.sym 74753 $abc$64360$new_n4505_
.sym 74756 $abc$64360$new_n8550_
.sym 74757 $abc$64360$new_n4512_
.sym 74758 $abc$64360$new_n8682_
.sym 74759 $abc$64360$new_n4511_
.sym 74762 $abc$64360$new_n4492_
.sym 74763 $abc$64360$new_n4490_
.sym 74764 $abc$64360$new_n4491_
.sym 74765 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 74768 $abc$64360$new_n8549_
.sym 74769 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.sym 74770 $abc$64360$new_n8548_
.sym 74771 $abc$64360$new_n4485_
.sym 74774 $abc$64360$new_n4505_
.sym 74775 $abc$64360$new_n4490_
.sym 74776 $abc$64360$new_n4398_
.sym 74777 $abc$64360$new_n4495_
.sym 74780 soc.cpu.cpu_state[1]
.sym 74781 soc.cpu.irq_active
.sym 74782 $abc$64360$new_n5227_
.sym 74783 soc.cpu.irq_state[0]
.sym 74784 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772
.sym 74785 clk_16mhz$2$2
.sym 74786 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 74787 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.sym 74788 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38067[2]
.sym 74789 $abc$64360$new_n4485_
.sym 74790 $abc$64360$new_n4430_
.sym 74791 $abc$64360$new_n4384_
.sym 74792 $abc$64360$new_n6130_
.sym 74793 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38091
.sym 74794 soc.cpu.mem_do_rinst
.sym 74861 $abc$64360$new_n8683_
.sym 74862 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 74863 $abc$64360$new_n8544_
.sym 74864 $abc$64360$new_n4398_
.sym 74867 $false
.sym 74868 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_
.sym 74869 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 74870 $abc$64360$new_n4396_
.sym 74873 $false
.sym 74874 $false
.sym 74875 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.sym 74876 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_
.sym 74879 $false
.sym 74880 $abc$64360$new_n4396_
.sym 74881 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 74882 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_
.sym 74885 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 74886 $abc$64360$new_n4500_
.sym 74887 soc.cpu.cpu_state[1]
.sym 74888 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 74891 $false
.sym 74892 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_
.sym 74893 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 74894 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_
.sym 74897 $abc$64360$new_n4491_
.sym 74898 $abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.sym 74899 $abc$64360$new_n4393_
.sym 74900 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.sym 74903 $false
.sym 74904 $false
.sym 74905 $abc$64360$new_n4396_
.sym 74906 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 74915 $abc$64360$new_n4500_
.sym 74916 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 74917 soc.cpu.trap
.sym 74984 $false
.sym 74985 $false
.sym 74986 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[4]_new_
.sym 74987 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_
.sym 74996 soc.cpu.mem_wordsize[1]
.sym 74997 soc.cpu.mem_wordsize[0]
.sym 74998 soc.cpu.reg_op1[0]
.sym 74999 soc.cpu.reg_op1[1]
.sym 75002 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_
.sym 75003 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_
.sym 75004 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.sym 75005 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_
.sym 75008 $false
.sym 75009 $false
.sym 75010 soc.cpu.mem_wordsize[1]
.sym 75011 soc.cpu.mem_wordsize[0]
.sym 75014 $false
.sym 75015 soc.cpu.reg_op1[0]
.sym 75016 soc.cpu.mem_wordsize[0]
.sym 75017 soc.cpu.mem_wordsize[1]
.sym 75020 $false
.sym 75021 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.sym 75022 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[4]_new_
.sym 75023 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 75026 $false
.sym 75027 $false
.sym 75028 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_
.sym 75029 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 75033 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 75034 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 75035 $abc$64360$new_n5892_
.sym 75036 $abc$64360$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 75037 $abc$64360$new_n4344_
.sym 75038 $abc$64360$soc.cpu.mem_la_wstrb[1]_new_inv_
.sym 75039 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34132[2]_new_
.sym 75040 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[0]_new_inv_
.sym 75107 $false
.sym 75108 $false
.sym 75109 soc.cpu.reg_op1[1]
.sym 75110 soc.cpu.reg_op1[0]
.sym 75119 soc.cpu.reg_op1[1]
.sym 75120 soc.cpu.mem_wordsize[1]
.sym 75121 soc.cpu.mem_wordsize[0]
.sym 75122 soc.cpu.reg_op1[0]
.sym 75125 $false
.sym 75126 soc.cpu.reg_op1[1]
.sym 75127 soc.cpu.mem_wordsize[0]
.sym 75128 soc.cpu.mem_wordsize[1]
.sym 75131 soc.cpu.mem_rdata[17]
.sym 75132 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 75133 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 75134 $abc$64360$soc.cpu.mem_rdata[1]_new_inv_
.sym 75137 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 75138 $abc$64360$soc.cpu.mem_rdata[6]_new_
.sym 75139 soc.cpu.mem_rdata[22]
.sym 75140 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.sym 75143 $abc$64360$new_n5315_
.sym 75144 $abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 75145 $abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.sym 75146 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_
.sym 75149 $false
.sym 75150 $false
.sym 75151 soc.cpu.mem_wordsize[1]
.sym 75152 soc.cpu.mem_wordsize[0]
.sym 75156 $abc$64360$new_n8578_
.sym 75157 $abc$64360$new_n5168_
.sym 75158 $abc$64360$new_n8577_
.sym 75159 $abc$64360$techmap\soc.cpu.$procmux$5179_Y[1]_new_inv_
.sym 75160 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35602
.sym 75161 $abc$64360$techmap\soc.cpu.$procmux$5164_Y[0]_new_inv_
.sym 75162 soc.cpu.mem_state[0]
.sym 75163 soc.cpu.mem_state[1]
.sym 75230 $false
.sym 75231 $false
.sym 75232 resetn$2
.sym 75233 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:364$1998_Y_new_inv_
.sym 75236 $abc$64360$new_n5315_
.sym 75237 $abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.sym 75238 soc.cpu.mem_wstrb[0]
.sym 75239 soc.cpu.mem_la_read
.sym 75254 $false
.sym 75255 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:364$1997_Y_new_
.sym 75256 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_
.sym 75257 $abc$64360$new_n5154_
.sym 75260 $false
.sym 75261 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 75262 soc.cpu.mem_la_firstword_xfer
.sym 75263 soc.cpu.mem_la_secondword
.sym 75266 $false
.sym 75267 $false
.sym 75268 $abc$64360$new_n5315_
.sym 75269 soc.cpu.mem_la_read
.sym 75272 $abc$64360$new_n5154_
.sym 75273 $abc$64360$new_n5895_
.sym 75274 soc.cpu.mem_wstrb[3]
.sym 75275 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_
.sym 75276 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 75277 clk_16mhz$2$2
.sym 75278 $false
.sym 75279 $abc$64360$new_n5156_
.sym 75280 $abc$64360$new_n4676_
.sym 75281 $abc$64360$techmap\soc.cpu.$procmux$5226_Y_new_inv_
.sym 75282 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36886
.sym 75283 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$36870[0]_new_inv_
.sym 75284 $abc$64360$new_n5154_
.sym 75285 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:363$1988_Y_new_inv_
.sym 75286 soc.cpu.mem_valid
.sym 75353 $false
.sym 75354 $false
.sym 75355 $abc$64360$new_n4244_
.sym 75356 $abc$64360$new_n4268_
.sym 75359 $false
.sym 75360 $false
.sym 75361 soc.cpu.mem_valid
.sym 75362 $abc$64360$techmap\soc.$logic_not$picosoc.v:189$1176_Y_new_
.sym 75365 $abc$64360$new_n4834_
.sym 75366 $abc$64360$new_n4833_
.sym 75367 $abc$64360$new_n4828_
.sym 75368 $abc$64360$new_n4829_
.sym 75371 $false
.sym 75372 $false
.sym 75373 $abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y
.sym 75374 $abc$64360$new_n4303_
.sym 75377 $abc$64360$new_n4303_
.sym 75378 soc.cpu.mem_valid
.sym 75379 $abc$64360$new_n4244_
.sym 75380 $abc$64360$new_n4268_
.sym 75383 soc.spimemio.din_tag[0]
.sym 75384 $false
.sym 75385 $false
.sym 75386 $false
.sym 75389 soc.spimemio.din_tag[2]
.sym 75390 $false
.sym 75391 $false
.sym 75392 $false
.sym 75395 soc.spimemio.din_tag[3]
.sym 75396 $false
.sym 75397 $false
.sym 75398 $false
.sym 75399 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 75400 clk_16mhz$2$2
.sym 75401 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 75402 $abc$64360$new_n5293_
.sym 75404 soc.cpu.mem_wstrb[1]
.sym 75405 soc.cpu.mem_wstrb[2]
.sym 75406 soc.cpu.mem_wstrb[0]
.sym 75476 $false
.sym 75477 $false
.sym 75478 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 75479 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_
.sym 75488 $false
.sym 75489 $false
.sym 75490 $abc$64360$new_n4273_
.sym 75491 soc.spimemio.valid
.sym 75494 $abc$64360$new_n8536_
.sym 75495 soc.spimemio.valid
.sym 75496 soc.memory.rdata[8]
.sym 75497 soc.ram_ready
.sym 75500 $false
.sym 75501 $abc$64360$new_n5302_
.sym 75502 soc.spimemio.din_tag[0]
.sym 75503 $abc$64360$new_n5293_
.sym 75506 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_
.sym 75507 $abc$64360$new_n5253_
.sym 75508 soc.spimemio.din_tag[2]
.sym 75509 $abc$64360$new_n5298_
.sym 75518 $false
.sym 75519 $false
.sym 75520 soc.spimemio.din_tag[3]
.sym 75521 $abc$64360$new_n5293_
.sym 75522 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615
.sym 75523 clk_16mhz$2$2
.sym 75524 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 75525 $abc$64360$new_n4637_
.sym 75526 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33274_new_inv_
.sym 75527 $abc$64360$new_n4833_
.sym 75529 $abc$64360$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][6]_new_inv_
.sym 75530 $abc$64360$new_n5298_
.sym 75531 $abc$64360$auto$wreduce.cc:454:run$7071[13]
.sym 75532 $abc$64360$auto$wreduce.cc:454:run$7071[9]
.sym 75605 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 75606 soc.spimemio.valid
.sym 75607 $abc$64360$new_n4273_
.sym 75608 $abc$64360$auto$wreduce.cc:454:run$7071[15]
.sym 75617 $abc$64360$new_n6733_
.sym 75618 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_
.sym 75619 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 75620 soc.spimemio.xfer.ibuffer[6]
.sym 75623 soc.spimemio.xfer.ibuffer[2]
.sym 75624 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 75625 $abc$64360$new_n6713_
.sym 75626 $abc$64360$new_n6716_
.sym 75645 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203
.sym 75646 clk_16mhz$2$2
.sym 75647 $false
.sym 75648 $abc$64360$new_n6714_
.sym 75649 $abc$64360$new_n6715_
.sym 75650 $abc$64360$new_n6733_
.sym 75651 $abc$64360$new_n4614_
.sym 75652 $abc$64360$new_n6713_
.sym 75653 $abc$64360$soc.cpu.mem_rdata[3]_new_inv_
.sym 75654 soc.simpleuart.recv_buf_data[1]
.sym 75655 soc.simpleuart.recv_buf_data[3]
.sym 75722 $false
.sym 75723 $false
.sym 75724 soc.cpu.mem_wstrb[0]
.sym 75725 $abc$64360$techmap\soc.$0\ram_ready[0:0]
.sym 75728 soc.ram_ready
.sym 75729 $abc$64360$new_n4340_
.sym 75730 flash_io1_di
.sym 75731 $abc$64360$new_n4245_
.sym 75734 $abc$64360$new_n8536_
.sym 75735 soc.spimemio.valid
.sym 75736 soc.memory.rdata[2]
.sym 75737 soc.ram_ready
.sym 75746 $false
.sym 75747 $false
.sym 75748 soc.simpleuart.recv_buf_valid
.sym 75749 soc.simpleuart.recv_buf_data[3]
.sym 75752 soc.simpleuart.recv_pattern[4]
.sym 75753 $false
.sym 75754 $false
.sym 75755 $false
.sym 75758 soc.simpleuart.recv_pattern[3]
.sym 75759 $false
.sym 75760 $false
.sym 75761 $false
.sym 75764 soc.simpleuart.recv_pattern[2]
.sym 75765 $false
.sym 75766 $false
.sym 75767 $false
.sym 75768 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942
.sym 75769 clk_16mhz$2$2
.sym 75770 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 75771 $abc$64360$new_n4366_
.sym 75772 $abc$64360$new_n6721_
.sym 75773 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_
.sym 75774 $abc$64360$new_n4617_
.sym 75775 $abc$64360$soc.cpu.mem_rdata[0]_new_inv_
.sym 75776 $abc$64360$new_n4362_
.sym 75777 $abc$64360$new_n6720_
.sym 75778 soc.spimemio.buffer[13]
.sym 75845 $false
.sym 75846 $false
.sym 75847 soc.simpleuart.recv_buf_valid
.sym 75848 soc.simpleuart.recv_buf_data[0]
.sym 75851 $abc$64360$new_n4343_
.sym 75852 $abc$64360$new_n4342_
.sym 75853 $abc$64360$new_n4338_
.sym 75854 $abc$64360$new_n4339_
.sym 75857 $abc$64360$new_n8553_
.sym 75858 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 75859 $abc$64360$auto$wreduce.cc:454:run$7071[6]
.sym 75860 $abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[6]_new_
.sym 75869 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 75870 $abc$64360$new_n8536_
.sym 75871 soc.spimemio.valid
.sym 75872 soc.spimem_rdata[1]
.sym 75875 soc.simpleuart.cfg_divider[0]
.sym 75876 $abc$64360$new_n4260_
.sym 75877 $abc$64360$new_n4332_
.sym 75878 $abc$64360$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 75881 soc.spimemio.buffer[6]
.sym 75882 $false
.sym 75883 $false
.sym 75884 $false
.sym 75887 soc.spimemio.buffer[1]
.sym 75888 $false
.sym 75889 $false
.sym 75890 $false
.sym 75891 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 75892 clk_16mhz$2$2
.sym 75893 $false
.sym 75895 $abc$64360$new_n6719_
.sym 75897 $abc$64360$new_n6728_
.sym 75898 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_
.sym 75899 $abc$64360$new_n4365_
.sym 75900 soc.spimemio.xfer.ibuffer[3]
.sym 75901 soc.spimemio.xfer.ibuffer[5]
.sym 75968 soc.simpleuart.cfg_divider[5]
.sym 75969 $abc$64360$new_n4260_
.sym 75970 $abc$64360$new_n4332_
.sym 75971 $abc$64360$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 75974 soc.simpleuart.cfg_divider[6]
.sym 75975 $abc$64360$new_n4260_
.sym 75976 $abc$64360$new_n4332_
.sym 75977 soc.simpleuart.recv_buf_data[6]
.sym 75980 soc.ram_ready
.sym 75981 $abc$64360$new_n4591_
.sym 75982 flash_csb$2
.sym 75983 $abc$64360$new_n4245_
.sym 75986 $false
.sym 75987 $false
.sym 75988 soc.simpleuart.recv_buf_valid
.sym 75989 soc.simpleuart.recv_buf_data[5]
.sym 75992 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 75993 iomem_rdata[6]
.sym 75994 $abc$64360$new_n4273_
.sym 75995 soc.spimemio.valid
.sym 75998 $abc$64360$new_n4595_
.sym 75999 $abc$64360$new_n4594_
.sym 76000 $abc$64360$new_n4589_
.sym 76001 $abc$64360$new_n4590_
.sym 76004 $abc$64360$new_n4543_
.sym 76005 $abc$64360$new_n4530_
.sym 76006 soc.ram_ready
.sym 76007 soc.memory.rdata[6]
.sym 76010 soc.spimemio.buffer[18]
.sym 76011 $false
.sym 76012 $false
.sym 76013 $false
.sym 76014 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 76015 clk_16mhz$2$2
.sym 76016 $false
.sym 76017 $abc$64360$new_n5284_
.sym 76018 $abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$114_Y[2]
.sym 76019 $abc$64360$new_n4609_
.sym 76020 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16224_Y_new_inv_
.sym 76021 $abc$64360$new_n6738_
.sym 76022 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32381[0]_new_inv_
.sym 76023 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_
.sym 76024 soc.spimemio.xfer.ibuffer[7]
.sym 76091 soc.spimemio.xfer.ibuffer[0]
.sym 76092 $false
.sym 76093 $false
.sym 76094 $false
.sym 76097 soc.spimemio.xfer.ibuffer[3]
.sym 76098 $false
.sym 76099 $false
.sym 76100 $false
.sym 76121 soc.spimemio.xfer.ibuffer[7]
.sym 76122 $false
.sym 76123 $false
.sym 76124 $false
.sym 76137 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296
.sym 76138 clk_16mhz$2$2
.sym 76139 $false
.sym 76140 $abc$64360$new_n4361_
.sym 76142 $abc$64360$new_n4589_
.sym 76143 $abc$64360$new_n4594_
.sym 76144 $abc$64360$new_n4357_
.sym 76145 soc.spimem_rdata[0]
.sym 76146 $abc$64360$auto$wreduce.cc:454:run$7071[23]
.sym 76147 $abc$64360$auto$wreduce.cc:454:run$7071[5]
.sym 76220 $abc$64360$new_n8536_
.sym 76221 soc.spimemio.valid
.sym 76222 soc.memory.rdata[1]
.sym 76223 soc.ram_ready
.sym 76226 soc.spimemio.buffer[11]
.sym 76227 $false
.sym 76228 $false
.sym 76229 $false
.sym 76238 soc.spimemio.xfer.ibuffer[3]
.sym 76239 $false
.sym 76240 $false
.sym 76241 $false
.sym 76244 $false
.sym 76245 soc.spimemio.rd_inc
.sym 76246 soc.cpu.mem_addr[2]
.sym 76247 soc.spimemio.rd_addr[2]
.sym 76250 soc.spimemio.xfer.ibuffer[5]
.sym 76251 $false
.sym 76252 $false
.sym 76253 $false
.sym 76256 soc.spimemio.buffer[15]
.sym 76257 $false
.sym 76258 $false
.sym 76259 $false
.sym 76260 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 76261 clk_16mhz$2$2
.sym 76262 $false
.sym 76263 $abc$64360$new_n4274_
.sym 76264 $abc$64360$new_n4284_
.sym 76265 $abc$64360$new_n4275_
.sym 76266 $abc$64360$new_n4327_
.sym 76267 $abc$64360$new_n7741_
.sym 76268 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[6]_new_inv_
.sym 76269 soc.spimemio.buffer[0]
.sym 76337 $false
.sym 76338 $false
.sym 76339 soc.spimemio.rd_addr[2]
.sym 76340 soc.cpu.mem_addr[2]
.sym 76343 $false
.sym 76344 $false
.sym 76345 soc.spimemio.rd_addr[3]
.sym 76346 soc.spimemio.rd_addr[2]
.sym 76349 soc.cpu.mem_addr[4]
.sym 76350 $abc$64360$auto$wreduce.cc:454:run$7061[4]
.sym 76351 $abc$64360$auto$wreduce.cc:454:run$7061[8]
.sym 76352 soc.cpu.mem_addr[8]
.sym 76355 $abc$64360$auto$wreduce.cc:454:run$7061[3]
.sym 76356 soc.cpu.mem_addr[3]
.sym 76357 $abc$64360$auto$wreduce.cc:454:run$7061[4]
.sym 76358 soc.cpu.mem_addr[4]
.sym 76361 $false
.sym 76362 $abc$64360$new_n5446_
.sym 76363 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_
.sym 76364 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_
.sym 76367 $false
.sym 76368 soc.spimemio.rd_inc
.sym 76369 soc.cpu.mem_addr[10]
.sym 76370 $abc$64360$auto$wreduce.cc:454:run$7061[10]
.sym 76373 $false
.sym 76374 soc.spimemio.rd_inc
.sym 76375 soc.cpu.mem_addr[15]
.sym 76376 $abc$64360$auto$wreduce.cc:454:run$7061[15]
.sym 76379 $false
.sym 76380 soc.spimemio.rd_inc
.sym 76381 soc.cpu.mem_addr[6]
.sym 76382 $abc$64360$auto$wreduce.cc:454:run$7061[6]
.sym 76383 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 76384 clk_16mhz$2$2
.sym 76385 $false
.sym 76386 $abc$64360$new_n4280_
.sym 76387 $abc$64360$new_n4278_
.sym 76388 $abc$64360$new_n8536_
.sym 76389 $abc$64360$new_n4320_
.sym 76390 $abc$64360$new_n4281_
.sym 76391 $abc$64360$new_n4321_
.sym 76392 $abc$64360$new_n4277_
.sym 76393 $abc$64360$new_n4273_
.sym 76422 $true
.sym 76459 soc.spimemio.rd_addr[2]$2
.sym 76460 $false
.sym 76461 soc.spimemio.rd_addr[2]
.sym 76462 $false
.sym 76463 $false
.sym 76465 $auto$alumacc.cc:474:replace_alu$7382.C[2]
.sym 76467 $false
.sym 76468 soc.spimemio.rd_addr[3]
.sym 76471 $auto$alumacc.cc:474:replace_alu$7382.C[3]
.sym 76472 $false
.sym 76473 $false
.sym 76474 soc.spimemio.rd_addr[4]
.sym 76475 $auto$alumacc.cc:474:replace_alu$7382.C[2]
.sym 76477 $auto$alumacc.cc:474:replace_alu$7382.C[4]
.sym 76478 $false
.sym 76479 $false
.sym 76480 soc.spimemio.rd_addr[5]
.sym 76481 $auto$alumacc.cc:474:replace_alu$7382.C[3]
.sym 76483 $auto$alumacc.cc:474:replace_alu$7382.C[5]
.sym 76484 $false
.sym 76485 $false
.sym 76486 soc.spimemio.rd_addr[6]
.sym 76487 $auto$alumacc.cc:474:replace_alu$7382.C[4]
.sym 76489 $auto$alumacc.cc:474:replace_alu$7382.C[6]
.sym 76490 $false
.sym 76491 $false
.sym 76492 soc.spimemio.rd_addr[7]
.sym 76493 $auto$alumacc.cc:474:replace_alu$7382.C[5]
.sym 76495 $auto$alumacc.cc:474:replace_alu$7382.C[7]
.sym 76496 $false
.sym 76497 $false
.sym 76498 soc.spimemio.rd_addr[8]
.sym 76499 $auto$alumacc.cc:474:replace_alu$7382.C[6]
.sym 76501 $auto$alumacc.cc:474:replace_alu$7382.C[8]
.sym 76502 $false
.sym 76503 $false
.sym 76504 soc.spimemio.rd_addr[9]
.sym 76505 $auto$alumacc.cc:474:replace_alu$7382.C[7]
.sym 76509 $abc$64360$new_n4323_
.sym 76510 $abc$64360$new_n4324_
.sym 76511 $abc$64360$new_n4301_
.sym 76512 $abc$64360$new_n4322_
.sym 76513 $abc$64360$new_n4302_
.sym 76514 $abc$64360$new_n4325_
.sym 76515 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[9]_new_
.sym 76516 $abc$64360$new_n4300_
.sym 76545 $auto$alumacc.cc:474:replace_alu$7382.C[8]
.sym 76582 $auto$alumacc.cc:474:replace_alu$7382.C[9]
.sym 76583 $false
.sym 76584 $false
.sym 76585 soc.spimemio.rd_addr[10]
.sym 76586 $auto$alumacc.cc:474:replace_alu$7382.C[8]
.sym 76588 $auto$alumacc.cc:474:replace_alu$7382.C[10]
.sym 76589 $false
.sym 76590 $false
.sym 76591 soc.spimemio.rd_addr[11]
.sym 76592 $auto$alumacc.cc:474:replace_alu$7382.C[9]
.sym 76594 $auto$alumacc.cc:474:replace_alu$7382.C[11]
.sym 76595 $false
.sym 76596 $false
.sym 76597 soc.spimemio.rd_addr[12]
.sym 76598 $auto$alumacc.cc:474:replace_alu$7382.C[10]
.sym 76600 $auto$alumacc.cc:474:replace_alu$7382.C[12]
.sym 76601 $false
.sym 76602 $false
.sym 76603 soc.spimemio.rd_addr[13]
.sym 76604 $auto$alumacc.cc:474:replace_alu$7382.C[11]
.sym 76606 $auto$alumacc.cc:474:replace_alu$7382.C[13]
.sym 76607 $false
.sym 76608 $false
.sym 76609 soc.spimemio.rd_addr[14]
.sym 76610 $auto$alumacc.cc:474:replace_alu$7382.C[12]
.sym 76612 $auto$alumacc.cc:474:replace_alu$7382.C[14]
.sym 76613 $false
.sym 76614 $false
.sym 76615 soc.spimemio.rd_addr[15]
.sym 76616 $auto$alumacc.cc:474:replace_alu$7382.C[13]
.sym 76618 $auto$alumacc.cc:474:replace_alu$7382.C[15]
.sym 76619 $false
.sym 76620 $false
.sym 76621 soc.spimemio.rd_addr[16]
.sym 76622 $auto$alumacc.cc:474:replace_alu$7382.C[14]
.sym 76624 $auto$alumacc.cc:474:replace_alu$7382.C[16]
.sym 76625 $false
.sym 76626 $false
.sym 76627 soc.spimemio.rd_addr[17]
.sym 76628 $auto$alumacc.cc:474:replace_alu$7382.C[15]
.sym 76632 $abc$64360$new_n4299_
.sym 76633 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[23]_new_
.sym 76634 $abc$64360$new_n4326_
.sym 76637 $abc$64360$new_n4298_
.sym 76638 $abc$64360$new_n4295_
.sym 76668 $auto$alumacc.cc:474:replace_alu$7382.C[16]
.sym 76705 $auto$alumacc.cc:474:replace_alu$7382.C[17]
.sym 76706 $false
.sym 76707 $false
.sym 76708 soc.spimemio.rd_addr[18]
.sym 76709 $auto$alumacc.cc:474:replace_alu$7382.C[16]
.sym 76711 $auto$alumacc.cc:474:replace_alu$7382.C[18]
.sym 76712 $false
.sym 76713 $false
.sym 76714 soc.spimemio.rd_addr[19]
.sym 76715 $auto$alumacc.cc:474:replace_alu$7382.C[17]
.sym 76717 $auto$alumacc.cc:474:replace_alu$7382.C[19]
.sym 76718 $false
.sym 76719 $false
.sym 76720 soc.spimemio.rd_addr[20]
.sym 76721 $auto$alumacc.cc:474:replace_alu$7382.C[18]
.sym 76723 $auto$alumacc.cc:474:replace_alu$7382.C[20]
.sym 76724 $false
.sym 76725 $false
.sym 76726 soc.spimemio.rd_addr[21]
.sym 76727 $auto$alumacc.cc:474:replace_alu$7382.C[19]
.sym 76729 $auto$alumacc.cc:474:replace_alu$7382.C[21]
.sym 76730 $false
.sym 76731 $false
.sym 76732 soc.spimemio.rd_addr[22]
.sym 76733 $auto$alumacc.cc:474:replace_alu$7382.C[20]
.sym 76735 $abc$64360$auto$alumacc.cc:474:replace_alu$7382.C[22]$2
.sym 76736 $false
.sym 76737 $false
.sym 76738 soc.spimemio.rd_addr[23]
.sym 76739 $auto$alumacc.cc:474:replace_alu$7382.C[21]
.sym 76745 $abc$64360$auto$alumacc.cc:474:replace_alu$7382.C[22]$2
.sym 76748 $false
.sym 76749 soc.spimemio.rd_inc
.sym 76750 soc.cpu.mem_addr[23]
.sym 76751 $abc$64360$auto$wreduce.cc:454:run$7061[23]
.sym 76752 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 76753 clk_16mhz$2$2
.sym 76754 $false
.sym 76987 $abc$64360$techmap$techmap\soc.cpu.$procmux$5421.$and$/usr/local/bin/../share/yosys/techmap.v:434$14070_Y[0]_new_inv_
.sym 77105 $false
.sym 77106 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77107 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 77108 soc.cpu.mem_rdata_latched[12]
.sym 77139 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 77140 clk_16mhz$2$2
.sym 77141 $false
.sym 77142 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_
.sym 77143 $abc$64360$techmap\soc.cpu.$procmux$5234_Y_new_inv_
.sym 77144 $abc$64360$new_n5781_
.sym 77145 $abc$64360$new_n5780_
.sym 77146 $abc$64360$new_n5729_
.sym 77147 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_
.sym 77148 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6950_new_inv_
.sym 77149 $abc$64360$new_n5737_
.sym 77216 $false
.sym 77217 soc.cpu.mem_xfer
.sym 77218 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 77219 soc.cpu.mem_rdata_q[26]
.sym 77222 $false
.sym 77223 $false
.sym 77224 soc.cpu.mem_rdata_latched[2]
.sym 77225 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77228 $false
.sym 77229 soc.cpu.mem_xfer
.sym 77230 $abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 77231 soc.cpu.mem_rdata_q[25]
.sym 77234 $false
.sym 77235 soc.cpu.mem_xfer
.sym 77236 $abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 77237 soc.cpu.mem_rdata_q[27]
.sym 77246 $false
.sym 77247 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77248 $abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 77249 soc.cpu.mem_rdata_latched[12]
.sym 77252 $false
.sym 77253 soc.cpu.mem_xfer
.sym 77254 $abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 77255 soc.cpu.mem_rdata_q[29]
.sym 77258 $false
.sym 77259 $abc$64360$new_n5062_
.sym 77260 soc.cpu.reg_op1[4]
.sym 77261 $abc$64360$new_n4930_
.sym 77262 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 77263 clk_16mhz$2$2
.sym 77264 $false
.sym 77265 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_
.sym 77266 $abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_
.sym 77267 $abc$64360$new_n4893_
.sym 77268 $abc$64360$new_n5912_
.sym 77269 $abc$64360$new_n4897_
.sym 77270 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_
.sym 77271 $abc$64360$new_n4888_
.sym 77272 soc.cpu.reg_op1[19]
.sym 77339 $abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 77340 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19551[1]_new_inv_
.sym 77341 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.sym 77342 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77345 $false
.sym 77346 $false
.sym 77347 soc.cpu.mem_rdata_latched[3]
.sym 77348 soc.cpu.mem_rdata_latched[2]
.sym 77351 $false
.sym 77352 $false
.sym 77353 $abc$64360$new_n5612_
.sym 77354 soc.cpu.mem_rdata_latched[3]
.sym 77357 $abc$64360$new_n5780_
.sym 77358 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_
.sym 77359 $abc$64360$new_n5612_
.sym 77360 soc.cpu.mem_rdata_latched[3]
.sym 77363 $false
.sym 77364 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77365 $abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 77366 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 77369 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 77370 $false
.sym 77371 $false
.sym 77372 $false
.sym 77375 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 77376 $false
.sym 77377 $false
.sym 77378 $false
.sym 77381 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 77382 $false
.sym 77383 $false
.sym 77384 $false
.sym 77385 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 77386 clk_16mhz$2$2
.sym 77387 $false
.sym 77388 $abc$64360$new_n5907_
.sym 77389 $abc$64360$new_n8637_
.sym 77390 $abc$64360$new_n8636_
.sym 77391 $abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 77392 $abc$64360$new_n5900_
.sym 77393 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:851$2103_Y_new_
.sym 77394 soc.cpu.instr_jalr
.sym 77395 soc.cpu.instr_lui
.sym 77462 $false
.sym 77463 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77464 $abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 77465 soc.cpu.mem_rdata_latched[3]
.sym 77468 $false
.sym 77469 soc.cpu.mem_rdata_latched[4]
.sym 77470 $abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_
.sym 77471 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_
.sym 77474 $false
.sym 77475 $false
.sym 77476 $abc$64360$new_n5926_
.sym 77477 $abc$64360$new_n4856_
.sym 77480 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 77481 $false
.sym 77482 $false
.sym 77483 $false
.sym 77486 $false
.sym 77487 $false
.sym 77488 $abc$64360$new_n5926_
.sym 77489 $abc$64360$new_n4884_
.sym 77492 $false
.sym 77493 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77494 $abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 77495 soc.cpu.mem_rdata_latched[4]
.sym 77498 $abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 77499 $false
.sym 77500 $false
.sym 77501 $false
.sym 77504 $false
.sym 77505 $false
.sym 77506 $abc$64360$new_n5926_
.sym 77507 $abc$64360$new_n4871_
.sym 77508 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 77509 clk_16mhz$2$2
.sym 77510 $false
.sym 77511 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20829[1]_new_
.sym 77512 $abc$64360$new_n5918_
.sym 77513 $abc$64360$new_n5916_
.sym 77514 $abc$64360$new_n5910_
.sym 77515 $abc$64360$new_n5850_
.sym 77516 $abc$64360$new_n4715_
.sym 77517 soc.cpu.decoded_rd[0]
.sym 77518 soc.cpu.decoded_rd[4]
.sym 77585 $false
.sym 77586 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 77587 $abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_
.sym 77588 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 77591 $abc$64360$new_n4893_
.sym 77592 $abc$64360$new_n4892_
.sym 77593 $abc$64360$new_n4888_
.sym 77594 $abc$64360$new_n4883_
.sym 77597 soc.cpu.mem_rdata_q[22]
.sym 77598 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 77599 soc.cpu.decoded_imm_uj[2]
.sym 77600 soc.cpu.instr_jal
.sym 77603 $false
.sym 77604 soc.cpu.mem_rdata_q[31]
.sym 77605 soc.cpu.is_sb_sh_sw
.sym 77606 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 77609 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 77610 soc.cpu.mem_rdata_q[26]
.sym 77611 soc.cpu.instr_auipc
.sym 77612 soc.cpu.instr_lui
.sym 77615 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 77616 soc.cpu.mem_rdata_q[22]
.sym 77617 soc.cpu.instr_auipc
.sym 77618 soc.cpu.instr_lui
.sym 77621 $false
.sym 77622 $abc$64360$new_n4997_
.sym 77623 soc.cpu.reg_op1[17]
.sym 77624 $abc$64360$new_n4930_
.sym 77627 $false
.sym 77628 $abc$64360$new_n5027_
.sym 77629 soc.cpu.reg_op1[11]
.sym 77630 $abc$64360$new_n4930_
.sym 77631 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 77632 clk_16mhz$2$2
.sym 77633 $false
.sym 77634 $abc$64360$new_n4895_
.sym 77635 $abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_
.sym 77636 $abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.sym 77637 $abc$64360$new_n4722_
.sym 77638 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_
.sym 77639 $abc$64360$new_n4864_
.sym 77640 $abc$64360$new_n4756_
.sym 77641 $abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_
.sym 77708 $false
.sym 77709 soc.cpu.mem_xfer
.sym 77710 $abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 77711 soc.cpu.mem_rdata_q[24]
.sym 77714 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 77715 $abc$64360$new_n4740_
.sym 77716 $abc$64360$new_n4722_
.sym 77717 soc.cpu.mem_rdata_latched[12]
.sym 77720 $false
.sym 77721 $false
.sym 77722 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77723 $abc$64360$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 77726 $false
.sym 77727 $false
.sym 77728 $abc$64360$new_n4722_
.sym 77729 soc.cpu.mem_rdata_latched[12]
.sym 77732 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 77733 soc.cpu.mem_rdata_q[17]
.sym 77734 soc.cpu.instr_auipc
.sym 77735 soc.cpu.instr_lui
.sym 77738 $abc$64360$new_n4756_
.sym 77739 $abc$64360$new_n4755_
.sym 77740 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 77741 soc.cpu.mem_rdata_latched[5]
.sym 77744 $abc$64360$new_n4884_
.sym 77745 $abc$64360$new_n4851_
.sym 77746 $abc$64360$new_n4840_
.sym 77747 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 77750 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 77755 clk_16mhz$2$2
.sym 77756 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 77757 $abc$64360$new_n4868_
.sym 77758 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[1]_new_inv_
.sym 77759 $abc$64360$new_n4881_
.sym 77760 $abc$64360$new_n5911_
.sym 77761 $abc$64360$new_n4836_
.sym 77762 $abc$64360$new_n4809_
.sym 77763 $abc$64360$new_n4863_
.sym 77764 soc.cpu.reg_op1[24]
.sym 77831 $false
.sym 77832 $false
.sym 77833 $abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 77834 $abc$64360$new_n4841_
.sym 77837 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.sym 77838 soc.cpu.mem_rdata_q[19]
.sym 77839 soc.cpu.instr_auipc
.sym 77840 soc.cpu.instr_lui
.sym 77843 $false
.sym 77844 soc.cpu.mem_xfer
.sym 77845 $abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 77846 soc.cpu.mem_rdata_q[22]
.sym 77849 $false
.sym 77850 $false
.sym 77851 $abc$64360$new_n4851_
.sym 77852 $abc$64360$new_n4840_
.sym 77855 $abc$64360$new_n4856_
.sym 77856 $abc$64360$new_n4851_
.sym 77857 $abc$64360$new_n4840_
.sym 77858 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 77861 $abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 77862 $abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 77863 $abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 77864 $abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 77867 $false
.sym 77868 $false
.sym 77869 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77870 $abc$64360$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 77873 $abc$64360$new_n4851_
.sym 77874 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 77875 $abc$64360$new_n4841_
.sym 77876 $abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 77877 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 77878 clk_16mhz$2$2
.sym 77879 $false
.sym 77880 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[2]_new_
.sym 77881 $abc$64360$new_n4929_
.sym 77882 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 77883 $abc$64360$new_n4808_
.sym 77884 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[0]_new_
.sym 77885 soc.cpu.mem_rdata_q[17]
.sym 77886 soc.cpu.decoded_rs1[3]
.sym 77887 soc.cpu.decoded_rs1[2]
.sym 77954 $false
.sym 77955 $false
.sym 77956 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 77957 $abc$64360$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 77960 $false
.sym 77961 $abc$64360$new_n4871_
.sym 77962 $abc$64360$techmap\soc.cpu.$procmux$4377_Y
.sym 77963 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 77966 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 77967 soc.cpu.decoded_rs1[2]
.sym 77968 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[2]_new_
.sym 77969 $abc$64360$new_n4869_
.sym 77978 soc.cpu.mem_xfer
.sym 77979 $abc$64360$new_n5828_
.sym 77980 $abc$64360$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 77981 soc.cpu.mem_rdata_q[17]
.sym 77984 $false
.sym 77985 soc.cpu.mem_xfer
.sym 77986 $abc$64360$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 77987 soc.cpu.mem_rdata_q[16]
.sym 77990 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 77991 $abc$64360$new_n5918_
.sym 77992 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 77993 $abc$64360$new_n5911_
.sym 77996 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 77997 $abc$64360$new_n5918_
.sym 77998 soc.cpu.mem_rdata_latched[3]
.sym 77999 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 78000 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 78001 clk_16mhz$2$2
.sym 78002 $false
.sym 78003 $abc$64360$new_n4910_
.sym 78004 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 78005 $abc$64360$new_n4907_
.sym 78006 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 78007 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 78008 soc.cpu.mem_rdata_q[19]
.sym 78009 soc.cpu.decoded_rs1[4]
.sym 78010 soc.cpu.mem_rdata_q[18]
.sym 78077 $false
.sym 78078 $abc$64360$new_n4642_
.sym 78079 $abc$64360$new_n4344_
.sym 78080 soc.cpu.mem_16bit_buffer[13]
.sym 78083 $false
.sym 78084 soc.cpu.mem_xfer
.sym 78085 soc.cpu.mem_rdata[17]
.sym 78086 soc.cpu.mem_rdata_q[17]
.sym 78089 $false
.sym 78090 soc.cpu.mem_la_secondword
.sym 78091 $abc$64360$new_n4336_
.sym 78092 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 78095 $false
.sym 78096 $false
.sym 78097 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 78098 $abc$64360$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 78101 soc.cpu.mem_xfer
.sym 78102 $abc$64360$new_n5828_
.sym 78103 $abc$64360$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 78104 soc.cpu.mem_rdata_q[18]
.sym 78107 soc.cpu.mem_xfer
.sym 78108 $abc$64360$new_n5828_
.sym 78109 $abc$64360$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 78110 soc.cpu.mem_rdata_q[19]
.sym 78113 $false
.sym 78114 $abc$64360$new_n4900_
.sym 78115 $abc$64360$techmap\soc.cpu.$procmux$4377_Y
.sym 78116 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 78119 $false
.sym 78120 $false
.sym 78121 $abc$64360$techmap\soc.cpu.$procmux$4377_Y
.sym 78122 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.sym 78123 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 78124 clk_16mhz$2$2
.sym 78125 $false
.sym 78126 $abc$64360$new_n5647_
.sym 78127 $abc$64360$techmap\soc.cpu.$procmux$5323_Y[0]_new_inv_
.sym 78129 soc.cpu.mem_rdata_q[15]
.sym 78200 $abc$64360$new_n4344_
.sym 78201 soc.cpu.mem_16bit_buffer[2]
.sym 78202 $abc$64360$new_n4554_
.sym 78203 $abc$64360$new_n4561_
.sym 78206 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78207 soc.cpu.mem_xfer
.sym 78208 soc.cpu.mem_rdata[18]
.sym 78209 soc.cpu.mem_rdata_q[18]
.sym 78212 $abc$64360$new_n4344_
.sym 78213 soc.cpu.mem_16bit_buffer[1]
.sym 78214 $abc$64360$new_n4242_
.sym 78215 $abc$64360$new_n4336_
.sym 78218 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78219 soc.cpu.mem_xfer
.sym 78220 soc.cpu.mem_rdata[17]
.sym 78221 soc.cpu.mem_rdata_q[17]
.sym 78224 $false
.sym 78225 soc.cpu.mem_xfer
.sym 78226 soc.cpu.mem_rdata[18]
.sym 78227 soc.cpu.mem_rdata_q[18]
.sym 78230 $false
.sym 78231 soc.cpu.mem_la_secondword
.sym 78232 $abc$64360$new_n4561_
.sym 78233 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 78236 soc.cpu.mem_rdata[17]
.sym 78237 $false
.sym 78238 $false
.sym 78239 $false
.sym 78242 soc.cpu.mem_rdata[18]
.sym 78243 $false
.sym 78244 $false
.sym 78245 $false
.sym 78246 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 78247 clk_16mhz$2$2
.sym 78248 $false
.sym 78249 $abc$64360$auto$simplemap.cc:168:logic_reduce$18905[1]_new_inv_
.sym 78250 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18844[0]_new_inv_
.sym 78251 $abc$64360$new_n5650_
.sym 78252 $abc$64360$new_n5651_
.sym 78253 $abc$64360$new_n5632_
.sym 78254 $abc$64360$new_n5633_
.sym 78256 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 78323 $abc$64360$new_n4344_
.sym 78324 soc.cpu.mem_16bit_buffer[3]
.sym 78325 $abc$64360$new_n4604_
.sym 78326 $abc$64360$new_n4611_
.sym 78329 soc.cpu.mem_xfer
.sym 78330 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78331 $abc$64360$soc.cpu.mem_rdata[2]_new_inv_
.sym 78332 soc.cpu.mem_rdata_q[2]
.sym 78335 soc.cpu.mem_xfer
.sym 78336 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78337 $abc$64360$soc.cpu.mem_rdata[3]_new_inv_
.sym 78338 soc.cpu.mem_rdata_q[3]
.sym 78341 $false
.sym 78342 soc.cpu.mem_xfer
.sym 78343 soc.cpu.mem_rdata[19]
.sym 78344 soc.cpu.mem_rdata_q[19]
.sym 78347 soc.cpu.mem_xfer
.sym 78348 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78349 $abc$64360$soc.cpu.mem_rdata[1]_new_inv_
.sym 78350 soc.cpu.mem_rdata_q[1]
.sym 78353 $false
.sym 78354 soc.cpu.mem_la_secondword
.sym 78355 $abc$64360$new_n4611_
.sym 78356 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 78359 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78360 soc.cpu.mem_xfer
.sym 78361 soc.cpu.mem_rdata[19]
.sym 78362 soc.cpu.mem_rdata_q[19]
.sym 78365 soc.cpu.mem_rdata[19]
.sym 78366 $false
.sym 78367 $false
.sym 78368 $false
.sym 78369 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 78370 clk_16mhz$2$2
.sym 78371 $false
.sym 78372 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_
.sym 78373 $abc$64360$new_n4909_
.sym 78374 $abc$64360$new_n5743_
.sym 78375 $abc$64360$new_n4378_
.sym 78376 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_
.sym 78377 $abc$64360$new_n4908_
.sym 78378 $abc$64360$new_n5767_
.sym 78379 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 78446 $false
.sym 78447 soc.cpu.mem_rdata_q[25]
.sym 78448 $abc$64360$new_n5632_
.sym 78449 soc.cpu.mem_rdata_q[28]
.sym 78458 $false
.sym 78459 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_
.sym 78460 soc.cpu.mem_rdata_q[25]
.sym 78461 soc.cpu.mem_rdata_q[28]
.sym 78464 $false
.sym 78465 $abc$64360$new_n5631_
.sym 78466 soc.cpu.mem_rdata_q[26]
.sym 78467 soc.cpu.mem_rdata_q[27]
.sym 78470 $false
.sym 78471 soc.cpu.mem_rdata_q[27]
.sym 78472 $abc$64360$new_n5631_
.sym 78473 soc.cpu.mem_rdata_q[26]
.sym 78476 $false
.sym 78477 $false
.sym 78478 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_
.sym 78479 $abc$64360$new_n5632_
.sym 78488 $false
.sym 78489 $false
.sym 78490 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_
.sym 78491 $abc$64360$new_n5631_
.sym 78492 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 78493 clk_16mhz$2$2
.sym 78494 $false
.sym 78495 $abc$64360$new_n4629_
.sym 78496 $abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 78497 $abc$64360$new_n4635_
.sym 78499 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.sym 78500 $abc$64360$new_n5225_
.sym 78501 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 78502 soc.cpu.mem_16bit_buffer[15]
.sym 78569 $abc$64360$new_n4344_
.sym 78570 soc.cpu.mem_16bit_buffer[0]
.sym 78571 $abc$64360$new_n4352_
.sym 78572 $abc$64360$new_n4359_
.sym 78575 $false
.sym 78576 soc.cpu.mem_xfer
.sym 78577 soc.cpu.mem_rdata[16]
.sym 78578 soc.cpu.mem_rdata_q[16]
.sym 78581 $false
.sym 78582 soc.cpu.mem_la_secondword
.sym 78583 $abc$64360$new_n4359_
.sym 78584 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 78593 soc.cpu.mem_xfer
.sym 78594 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78595 $abc$64360$soc.cpu.mem_rdata[0]_new_inv_
.sym 78596 soc.cpu.mem_rdata_q[0]
.sym 78599 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 78600 soc.cpu.mem_xfer
.sym 78601 soc.cpu.mem_rdata[16]
.sym 78602 soc.cpu.mem_rdata_q[16]
.sym 78611 $abc$64360$techmap\soc.cpu.$procmux$3249_Y
.sym 78612 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 78613 soc.cpu.cpu_state[3]
.sym 78614 $abc$64360$new_n5338_
.sym 78615 $true
.sym 78616 clk_16mhz$2$2
.sym 78617 $false
.sym 78618 $abc$64360$new_n5221_
.sym 78619 $abc$64360$new_n5222_
.sym 78620 $abc$64360$new_n5224_
.sym 78621 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 78624 soc.cpu.mem_wordsize[0]
.sym 78625 soc.cpu.mem_wordsize[1]
.sym 78692 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 78693 soc.cpu.cpu_state[4]
.sym 78694 soc.cpu.cpu_state[5]
.sym 78695 $abc$64360$soc.cpu.alu_out_0_new_inv_
.sym 78698 $false
.sym 78699 $false
.sym 78700 $abc$64360$new_n5341_
.sym 78701 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.sym 78704 $false
.sym 78705 soc.cpu.cpu_state[3]
.sym 78706 $abc$64360$soc.cpu.alu_out_0_new_inv_
.sym 78707 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 78710 resetn$2
.sym 78711 soc.cpu.cpu_state[5]
.sym 78712 soc.cpu.cpu_state[1]
.sym 78713 soc.cpu.cpu_state[4]
.sym 78716 $false
.sym 78717 soc.cpu.cpu_state[2]
.sym 78718 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 78719 $abc$64360$new_n4486_
.sym 78722 $false
.sym 78723 $abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$and$/usr/local/bin/../share/yosys/techmap.v:434$17386_Y_new_
.sym 78724 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 78725 soc.cpu.instr_jalr
.sym 78728 $abc$64360$new_n4378_
.sym 78729 soc.cpu.mem_do_prefetch
.sym 78730 soc.cpu.cpu_state[5]
.sym 78731 soc.cpu.cpu_state[4]
.sym 78734 $false
.sym 78735 $false
.sym 78736 soc.cpu.instr_retirq
.sym 78737 soc.cpu.instr_jalr
.sym 78738 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38187
.sym 78739 clk_16mhz$2$2
.sym 78740 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.sym 78741 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_
.sym 78742 $abc$64360$new_n4377_
.sym 78743 $abc$64360$new_n8539_
.sym 78744 $abc$64360$new_n4418_
.sym 78745 $abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_
.sym 78746 $abc$64360$new_n4428_
.sym 78747 soc.cpu.cpu_state[5]
.sym 78748 soc.cpu.cpu_state[4]
.sym 78815 $false
.sym 78816 $false
.sym 78817 soc.cpu.cpu_state[3]
.sym 78818 $abc$64360$new_n4398_
.sym 78821 soc.cpu.cpu_state[2]
.sym 78822 $abc$64360$new_n6133_
.sym 78823 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_
.sym 78824 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27467[1]_new_
.sym 78827 $false
.sym 78828 $abc$64360$new_n4428_
.sym 78829 $abc$64360$new_n4486_
.sym 78830 soc.cpu.mem_do_rinst
.sym 78833 $abc$64360$new_n4378_
.sym 78834 $abc$64360$new_n4430_
.sym 78835 $abc$64360$new_n4431_
.sym 78836 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 78839 $abc$64360$new_n4431_
.sym 78840 $abc$64360$new_n4378_
.sym 78841 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 78842 $abc$64360$new_n4430_
.sym 78845 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 78846 $abc$64360$new_n4428_
.sym 78847 soc.cpu.mem_do_prefetch
.sym 78848 soc.cpu.is_sb_sh_sw
.sym 78851 $abc$64360$new_n8542_
.sym 78852 $abc$64360$new_n8547_
.sym 78853 $abc$64360$new_n4384_
.sym 78854 $abc$64360$techmap\soc.cpu.$procmux$3249_Y
.sym 78857 $abc$64360$new_n8540_
.sym 78858 $abc$64360$new_n8539_
.sym 78859 soc.cpu.cpu_state[2]
.sym 78860 $abc$64360$new_n4384_
.sym 78861 $true
.sym 78862 clk_16mhz$2$2
.sym 78863 $false
.sym 78864 $abc$64360$new_n4802_
.sym 78865 $abc$64360$new_n4486_
.sym 78867 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 78868 $abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 78869 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 78870 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11034[4]_new_
.sym 78871 soc.cpu.irq_delay
.sym 78938 $false
.sym 78939 $false
.sym 78940 resetn$2
.sym 78941 $abc$64360$new_n4378_
.sym 78944 $false
.sym 78945 $abc$64360$new_n5338_
.sym 78946 soc.cpu.cpu_state[0]
.sym 78947 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772
.sym 78950 $false
.sym 78951 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.sym 78952 $abc$64360$new_n4486_
.sym 78953 $abc$64360$new_n4487_
.sym 78956 $false
.sym 78957 soc.cpu.cpu_state[3]
.sym 78958 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 78959 $abc$64360$new_n4385_
.sym 78962 $false
.sym 78963 $false
.sym 78964 $abc$64360$new_n4385_
.sym 78965 $abc$64360$new_n4398_
.sym 78968 $false
.sym 78969 $abc$64360$techmap$techmap\soc.cpu.$procmux$3909.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 78970 $abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.sym 78971 soc.cpu.cpu_state[1]
.sym 78974 $false
.sym 78975 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772
.sym 78976 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38067[2]
.sym 78977 $abc$64360$new_n4378_
.sym 78980 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.sym 78981 $abc$64360$new_n6130_
.sym 78982 soc.cpu.cpu_state[1]
.sym 78983 $abc$64360$new_n6134_
.sym 78984 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38091
.sym 78985 clk_16mhz$2$2
.sym 78986 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$38067[2]
.sym 78987 $abc$64360$techmap\soc.cpu.$procmux$4275_Y
.sym 78988 $abc$64360$new_n4487_
.sym 78989 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45429
.sym 78990 $abc$64360$new_n4522_
.sym 78991 $abc$64360$new_n4475_
.sym 78992 soc.cpu.cpu_state[0]
.sym 78993 soc.cpu.cpu_state[2]
.sym 79091 $false
.sym 79092 $false
.sym 79093 soc.cpu.cpu_state[2]
.sym 79094 $abc$64360$new_n4487_
.sym 79097 $false
.sym 79098 resetn$2
.sym 79099 soc.cpu.mem_do_rdata
.sym 79100 soc.cpu.mem_do_wdata
.sym 79103 soc.cpu.cpu_state[0]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $true
.sym 79108 clk_16mhz$2$2
.sym 79109 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 79110 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 79111 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_
.sym 79112 $abc$64360$new_n5311_
.sym 79113 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34061[1]_new_inv_
.sym 79114 $abc$64360$new_n5304_
.sym 79115 $abc$64360$new_n4303_
.sym 79116 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35552
.sym 79117 soc.cpu.prefetched_high_word
.sym 79184 $false
.sym 79185 $false
.sym 79186 resetn$2
.sym 79187 soc.cpu.trap
.sym 79190 $false
.sym 79191 $false
.sym 79192 $abc$64360$new_n5315_
.sym 79193 soc.cpu.trap
.sym 79196 $false
.sym 79197 $false
.sym 79198 $abc$64360$new_n5315_
.sym 79199 $abc$64360$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 79202 soc.cpu.mem_wordsize[1]
.sym 79203 soc.cpu.mem_wordsize[0]
.sym 79204 soc.cpu.reg_op1[1]
.sym 79205 soc.cpu.reg_op1[0]
.sym 79208 $false
.sym 79209 $false
.sym 79210 soc.cpu.mem_la_secondword
.sym 79211 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_
.sym 79214 soc.cpu.mem_wordsize[1]
.sym 79215 soc.cpu.mem_wordsize[0]
.sym 79216 soc.cpu.reg_op1[1]
.sym 79217 soc.cpu.reg_op1[0]
.sym 79220 $false
.sym 79221 $false
.sym 79222 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_
.sym 79223 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 79226 $false
.sym 79227 soc.cpu.mem_la_secondword
.sym 79228 $abc$64360$soc.cpu.mem_rdata[0]_new_inv_
.sym 79229 $abc$64360$soc.cpu.mem_rdata[1]_new_inv_
.sym 79233 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.sym 79234 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_
.sym 79236 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_
.sym 79237 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35580
.sym 79238 $abc$64360$new_n8537_
.sym 79239 $abc$64360$new_n5315_
.sym 79240 soc.cpu.mem_la_secondword
.sym 79307 soc.cpu.mem_state[0]
.sym 79308 soc.cpu.mem_do_wdata
.sym 79309 soc.cpu.mem_la_read
.sym 79310 soc.cpu.mem_do_rdata
.sym 79313 $abc$64360$new_n5154_
.sym 79314 soc.cpu.mem_do_wdata
.sym 79315 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$36870[0]_new_inv_
.sym 79316 soc.cpu.mem_do_rinst
.sym 79319 soc.cpu.mem_state[0]
.sym 79320 soc.cpu.mem_xfer
.sym 79321 soc.cpu.mem_state[1]
.sym 79322 soc.cpu.mem_do_rinst
.sym 79325 $abc$64360$new_n5315_
.sym 79326 $abc$64360$soc.cpu.mem_la_wstrb[1]_new_inv_
.sym 79327 soc.cpu.mem_wstrb[1]
.sym 79328 soc.cpu.mem_la_read
.sym 79331 $false
.sym 79332 $false
.sym 79333 soc.cpu.trap
.sym 79334 resetn$2
.sym 79337 soc.cpu.mem_la_read
.sym 79338 soc.cpu.mem_state[0]
.sym 79339 soc.cpu.mem_do_rinst
.sym 79340 soc.cpu.mem_do_rdata
.sym 79343 $abc$64360$new_n5168_
.sym 79344 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_
.sym 79345 $abc$64360$techmap\soc.cpu.$procmux$5164_Y[0]_new_inv_
.sym 79346 soc.cpu.mem_xfer
.sym 79349 $false
.sym 79350 $abc$64360$new_n8577_
.sym 79351 soc.cpu.mem_state[1]
.sym 79352 $abc$64360$new_n8578_
.sym 79353 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35602
.sym 79354 clk_16mhz$2$2
.sym 79355 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.sym 79356 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431
.sym 79357 $abc$64360$new_n4828_
.sym 79358 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377
.sym 79361 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_
.sym 79363 soc.spimemio.xfer.xfer_tag_q[3]
.sym 79430 soc.cpu.mem_state[1]
.sym 79431 soc.cpu.mem_state[0]
.sym 79432 $abc$64360$techmap\soc.cpu.$procmux$5214_Y_new_
.sym 79433 $abc$64360$techmap\soc.cpu.$procmux$5226_Y_new_inv_
.sym 79436 $abc$64360$new_n8536_
.sym 79437 soc.spimemio.valid
.sym 79438 soc.memory.rdata[11]
.sym 79439 soc.ram_ready
.sym 79442 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:363$1988_Y_new_inv_
.sym 79443 soc.cpu.mem_do_wdata
.sym 79444 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_
.sym 79445 soc.cpu.mem_valid
.sym 79448 resetn$2
.sym 79449 soc.cpu.trap
.sym 79450 $abc$64360$techmap\soc.$logic_not$picosoc.v:189$1176_Y_new_
.sym 79451 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$36870[0]_new_inv_
.sym 79454 $false
.sym 79455 $false
.sym 79456 soc.cpu.mem_state[0]
.sym 79457 soc.cpu.mem_state[1]
.sym 79460 $false
.sym 79461 soc.cpu.mem_state[0]
.sym 79462 soc.cpu.mem_state[1]
.sym 79463 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:363$1988_Y_new_inv_
.sym 79466 $false
.sym 79467 $false
.sym 79468 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 79469 soc.cpu.mem_do_rdata
.sym 79472 $abc$64360$new_n5156_
.sym 79473 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_
.sym 79474 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_
.sym 79475 $abc$64360$techmap\soc.cpu.$procmux$5214_Y_new_
.sym 79476 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36886
.sym 79477 clk_16mhz$2$2
.sym 79478 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.sym 79479 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144
.sym 79480 $abc$64360$new_n5475_
.sym 79481 $abc$64360$new_n5473_
.sym 79482 $abc$64360$new_n5464_
.sym 79483 $abc$64360$new_n5465_
.sym 79484 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448
.sym 79485 soc.spimemio.buffer[6]
.sym 79486 soc.spimemio.buffer[1]
.sym 79553 $false
.sym 79554 $abc$64360$new_n5253_
.sym 79555 $abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_
.sym 79556 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_
.sym 79565 $false
.sym 79566 $false
.sym 79567 $abc$64360$new_n5154_
.sym 79568 $abc$64360$techmap\soc.cpu.$procmux$5179_Y[1]_new_inv_
.sym 79571 $abc$64360$new_n5154_
.sym 79572 $abc$64360$new_n5892_
.sym 79573 soc.cpu.mem_wstrb[2]
.sym 79574 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_
.sym 79577 $false
.sym 79578 $false
.sym 79579 $abc$64360$new_n5154_
.sym 79580 $abc$64360$techmap\soc.cpu.$procmux$5179_Y[0]_new_inv_
.sym 79599 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 79600 clk_16mhz$2$2
.sym 79601 $false
.sym 79602 $abc$64360$new_n5302_
.sym 79603 $abc$64360$new_n6281_
.sym 79604 $abc$64360$new_n6267_
.sym 79605 $abc$64360$new_n6268_
.sym 79606 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296
.sym 79607 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32606[0]_new_inv_
.sym 79608 $abc$64360$new_n8641_
.sym 79609 soc.spimemio.buffer[9]
.sym 79676 $abc$64360$new_n8536_
.sym 79677 soc.spimemio.valid
.sym 79678 soc.memory.rdata[31]
.sym 79679 soc.ram_ready
.sym 79682 soc.spimemio.xfer.xfer_qspi
.sym 79683 soc.spimemio.xfer.xfer_ddr
.sym 79684 $abc$64360$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][6]_new_inv_
.sym 79685 soc.spimemio.xfer.ibuffer[2]
.sym 79688 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 79689 $abc$64360$new_n8536_
.sym 79690 soc.spimemio.valid
.sym 79691 $abc$64360$auto$wreduce.cc:454:run$7071[9]
.sym 79700 $false
.sym 79701 soc.spimemio.xfer.flash_clk
.sym 79702 soc.spimemio.xfer.ibuffer[6]
.sym 79703 soc.spimemio.xfer.ibuffer[2]
.sym 79706 $false
.sym 79707 $false
.sym 79708 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_
.sym 79709 $abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_
.sym 79712 soc.spimemio.buffer[13]
.sym 79713 $false
.sym 79714 $false
.sym 79715 $false
.sym 79718 soc.spimemio.buffer[9]
.sym 79719 $false
.sym 79720 $false
.sym 79721 $false
.sym 79722 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 79723 clk_16mhz$2$2
.sym 79724 $false
.sym 79725 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46633
.sym 79726 $abc$64360$new_n6278_
.sym 79727 $abc$64360$new_n8642_
.sym 79728 $abc$64360$new_n4613_
.sym 79729 soc.spimemio.state[1]
.sym 79730 soc.spimemio.state[2]
.sym 79731 soc.spimemio.state[3]
.sym 79732 soc.spimemio.state[0]
.sym 79799 $abc$64360$new_n6715_
.sym 79800 soc.spimemio.xfer.ibuffer[1]
.sym 79801 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 79802 soc.spimemio.xfer.flash_clk
.sym 79805 flash_io2_di
.sym 79806 soc.spimemio.xfer.xfer_qspi
.sym 79807 soc.spimemio.xfer.flash_clk
.sym 79808 soc.spimemio.xfer.xfer_ddr
.sym 79811 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33274_new_inv_
.sym 79812 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 79813 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 79814 soc.spimemio.xfer.ibuffer[4]
.sym 79817 soc.ram_ready
.sym 79818 $abc$64360$new_n4615_
.sym 79819 flash_io3_di
.sym 79820 $abc$64360$new_n4245_
.sym 79823 $false
.sym 79824 $abc$64360$new_n6714_
.sym 79825 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 79826 soc.spimemio.xfer.ibuffer[0]
.sym 79829 $abc$64360$new_n4618_
.sym 79830 $abc$64360$new_n4617_
.sym 79831 $abc$64360$new_n4613_
.sym 79832 $abc$64360$new_n4614_
.sym 79835 soc.simpleuart.recv_pattern[1]
.sym 79836 $false
.sym 79837 $false
.sym 79838 $false
.sym 79841 soc.simpleuart.recv_pattern[3]
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742
.sym 79846 clk_16mhz$2$2
.sym 79847 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 79848 $abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_
.sym 79849 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_
.sym 79850 $abc$64360$new_n5258_
.sym 79851 $abc$64360$new_n5249_
.sym 79852 $abc$64360$new_n8639_
.sym 79853 $abc$64360$new_n8640_
.sym 79854 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 79855 $abc$64360$techmap\soc.spimemio.$procmux$6289_Y
.sym 79922 $false
.sym 79923 $false
.sym 79924 iomem_rdata[0]
.sym 79925 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 79928 flash_io3_di
.sym 79929 soc.spimemio.xfer.xfer_qspi
.sym 79930 soc.spimemio.xfer.flash_clk
.sym 79931 soc.spimemio.xfer.xfer_ddr
.sym 79934 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 79935 soc.spimemio.xfer.flash_clk
.sym 79936 soc.spimemio.xfer.ibuffer[6]
.sym 79937 soc.spimemio.xfer.ibuffer[5]
.sym 79940 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 79941 $abc$64360$new_n8536_
.sym 79942 soc.spimemio.valid
.sym 79943 $abc$64360$auto$wreduce.cc:454:run$7071[3]
.sym 79946 $abc$64360$new_n4366_
.sym 79947 $abc$64360$new_n4365_
.sym 79948 $abc$64360$new_n4361_
.sym 79949 $abc$64360$new_n4362_
.sym 79952 soc.ram_ready
.sym 79953 $abc$64360$new_n4363_
.sym 79954 flash_io0_di
.sym 79955 $abc$64360$new_n4245_
.sym 79958 $abc$64360$new_n6721_
.sym 79959 soc.spimemio.xfer.ibuffer[2]
.sym 79960 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 79961 soc.spimemio.xfer.flash_clk
.sym 79964 soc.spimemio.xfer.ibuffer[5]
.sym 79965 $false
.sym 79966 $false
.sym 79967 $false
.sym 79968 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296
.sym 79969 clk_16mhz$2$2
.sym 79970 $false
.sym 79971 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46607
.sym 79972 $abc$64360$new_n5253_
.sym 79973 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_
.sym 79974 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 79975 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 79976 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33270_new_inv_
.sym 79977 $abc$64360$new_n6716_
.sym 79978 soc.spimemio.rd_valid
.sym 80051 $false
.sym 80052 $abc$64360$new_n6720_
.sym 80053 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 80054 soc.spimemio.xfer.ibuffer[1]
.sym 80063 $false
.sym 80064 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_
.sym 80065 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 80066 soc.spimemio.xfer.ibuffer[3]
.sym 80069 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 80070 soc.spimemio.xfer.flash_clk
.sym 80071 soc.spimemio.xfer.ibuffer[5]
.sym 80072 soc.spimemio.xfer.ibuffer[4]
.sym 80075 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 80076 $abc$64360$new_n8536_
.sym 80077 soc.spimemio.valid
.sym 80078 soc.spimem_rdata[0]
.sym 80081 soc.spimemio.xfer.ibuffer[3]
.sym 80082 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 80083 $abc$64360$new_n6719_
.sym 80084 $abc$64360$new_n6716_
.sym 80087 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 80088 soc.spimemio.xfer.ibuffer[5]
.sym 80089 $abc$64360$new_n6728_
.sym 80090 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33270_new_inv_
.sym 80091 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203
.sym 80092 clk_16mhz$2$2
.sym 80093 $false
.sym 80094 $abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_
.sym 80095 soc.spimemio.jump
.sym 80096 $abc$64360$new_n5283_
.sym 80097 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33278_new_inv_
.sym 80098 $abc$64360$new_n5291_
.sym 80099 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_
.sym 80100 $abc$64360$new_n5280_
.sym 80101 soc.spimemio.rd_inc
.sym 80168 $false
.sym 80169 soc.spimemio.config_dummy[1]
.sym 80170 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 80171 $abc$64360$new_n5231_
.sym 80174 $false
.sym 80175 soc.spimemio.xfer.count[2]
.sym 80176 $false
.sym 80177 $auto$alumacc.cc:474:replace_alu$7373.C[1]
.sym 80180 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 80181 $abc$64360$new_n8536_
.sym 80182 soc.spimemio.valid
.sym 80183 $abc$64360$auto$wreduce.cc:454:run$7071[19]
.sym 80186 $false
.sym 80187 $abc$64360$new_n7741_
.sym 80188 soc.cpu.instr_rdinstr
.sym 80189 soc.cpu.count_instr[23]
.sym 80192 $false
.sym 80193 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_
.sym 80194 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 80195 soc.spimemio.xfer.ibuffer[5]
.sym 80198 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 80199 $abc$64360$new_n5231_
.sym 80200 soc.spimemio.config_dummy[3]
.sym 80201 soc.spimemio.config_cont
.sym 80204 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 80205 soc.spimemio.xfer.flash_clk
.sym 80206 soc.spimemio.xfer.ibuffer[7]
.sym 80207 soc.spimemio.xfer.ibuffer[6]
.sym 80210 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 80211 soc.spimemio.xfer.ibuffer[7]
.sym 80212 $abc$64360$new_n6738_
.sym 80213 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33278_new_inv_
.sym 80214 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203
.sym 80215 clk_16mhz$2$2
.sym 80216 $false
.sym 80217 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16209_Y_new_inv_
.sym 80218 $abc$64360$new_n6795_
.sym 80219 $abc$64360$new_n6794_
.sym 80220 $abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16212_Y_new_inv_
.sym 80221 $abc$64360$new_n7615_
.sym 80222 $abc$64360$new_n7581_
.sym 80223 soc.spimemio.buffer[23]
.sym 80224 soc.spimemio.buffer[17]
.sym 80291 $abc$64360$new_n8536_
.sym 80292 soc.spimemio.valid
.sym 80293 soc.memory.rdata[0]
.sym 80294 soc.ram_ready
.sym 80303 $abc$64360$new_n8536_
.sym 80304 soc.spimemio.valid
.sym 80305 soc.memory.rdata[5]
.sym 80306 soc.ram_ready
.sym 80309 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 80310 $abc$64360$new_n8536_
.sym 80311 soc.spimemio.valid
.sym 80312 $abc$64360$auto$wreduce.cc:454:run$7071[5]
.sym 80315 $abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.sym 80316 $abc$64360$new_n8536_
.sym 80317 soc.spimemio.valid
.sym 80318 $abc$64360$auto$wreduce.cc:454:run$7071[16]
.sym 80321 soc.spimemio.buffer[0]
.sym 80322 $false
.sym 80323 $false
.sym 80324 $false
.sym 80327 soc.spimemio.buffer[23]
.sym 80328 $false
.sym 80329 $false
.sym 80330 $false
.sym 80333 soc.spimemio.buffer[5]
.sym 80334 $false
.sym 80335 $false
.sym 80336 $false
.sym 80337 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 80338 clk_16mhz$2$2
.sym 80339 $false
.sym 80340 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[17]_new_
.sym 80341 $abc$64360$new_n4294_
.sym 80342 $abc$64360$new_n4329_
.sym 80343 $abc$64360$new_n4292_
.sym 80344 $abc$64360$new_n4328_
.sym 80345 $abc$64360$new_n4579_
.sym 80346 soc.simpleuart.recv_pattern[6]
.sym 80414 $false
.sym 80415 $abc$64360$new_n4275_
.sym 80416 soc.spimemio.rd_addr[19]
.sym 80417 soc.cpu.mem_addr[19]
.sym 80420 soc.spimemio.rd_addr[10]
.sym 80421 soc.cpu.mem_addr[10]
.sym 80422 soc.cpu.mem_addr[15]
.sym 80423 soc.spimemio.rd_addr[15]
.sym 80426 $false
.sym 80427 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_
.sym 80428 soc.spimemio.rd_addr[14]
.sym 80429 soc.cpu.mem_addr[14]
.sym 80432 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_
.sym 80433 $abc$64360$new_n4328_
.sym 80434 soc.spimemio.rd_addr[10]
.sym 80435 soc.cpu.mem_addr[10]
.sym 80438 soc.cpu.count_instr[55]
.sym 80439 soc.cpu.instr_rdinstrh
.sym 80440 soc.cpu.instr_rdcycleh
.sym 80441 soc.cpu.count_cycle[55]
.sym 80444 $false
.sym 80445 $false
.sym 80446 soc.spimemio.rd_addr[6]
.sym 80447 soc.cpu.mem_addr[6]
.sym 80450 soc.spimemio.xfer.ibuffer[0]
.sym 80451 $false
.sym 80452 $false
.sym 80453 $false
.sym 80460 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144
.sym 80461 clk_16mhz$2$2
.sym 80462 $false
.sym 80464 $auto$alumacc.cc:474:replace_alu$7379.C[1]
.sym 80465 $auto$alumacc.cc:474:replace_alu$7379.C[2]
.sym 80466 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 80467 soc.spimemio.rd_addr[4]
.sym 80468 $abc$64360$auto$wreduce.cc:454:run$7071[20]
.sym 80469 soc.spimemio.rd_addr[5]
.sym 80470 soc.spimemio.rd_addr[3]
.sym 80537 soc.cpu.mem_addr[4]
.sym 80538 soc.spimemio.rd_addr[4]
.sym 80539 soc.spimemio.rd_addr[8]
.sym 80540 soc.cpu.mem_addr[8]
.sym 80543 $false
.sym 80544 $false
.sym 80545 $abc$64360$new_n4280_
.sym 80546 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[6]_new_inv_
.sym 80549 $abc$64360$new_n4327_
.sym 80550 $abc$64360$new_n4323_
.sym 80551 $abc$64360$new_n4320_
.sym 80552 $abc$64360$new_n8535_
.sym 80555 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_
.sym 80556 $abc$64360$new_n4321_
.sym 80557 soc.spimemio.rd_addr[7]
.sym 80558 soc.cpu.mem_addr[7]
.sym 80561 $false
.sym 80562 $abc$64360$new_n4322_
.sym 80563 soc.spimemio.rd_addr[21]
.sym 80564 soc.cpu.mem_addr[21]
.sym 80567 $abc$64360$new_n4322_
.sym 80568 $abc$64360$new_n4299_
.sym 80569 soc.spimemio.rd_addr[21]
.sym 80570 soc.cpu.mem_addr[21]
.sym 80573 $abc$64360$new_n4284_
.sym 80574 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_
.sym 80575 $abc$64360$new_n4281_
.sym 80576 $abc$64360$new_n4278_
.sym 80579 $abc$64360$new_n4300_
.sym 80580 $abc$64360$new_n4285_
.sym 80581 $abc$64360$new_n4277_
.sym 80582 $abc$64360$new_n4274_
.sym 80586 $abc$64360$new_n4791_
.sym 80587 $abc$64360$new_n8534_
.sym 80588 $abc$64360$new_n8533_
.sym 80589 $abc$64360$new_n4288_
.sym 80590 $abc$64360$new_n8535_
.sym 80591 $abc$64360$new_n4318_
.sym 80592 $abc$64360$new_n4285_
.sym 80593 $abc$64360$new_n4289_
.sym 80660 $false
.sym 80661 $abc$64360$new_n4325_
.sym 80662 $abc$64360$new_n4324_
.sym 80663 $abc$64360$new_n4278_
.sym 80666 $false
.sym 80667 soc.spimemio.rd_addr[11]
.sym 80668 soc.cpu.mem_addr[11]
.sym 80669 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[9]_new_
.sym 80672 $false
.sym 80673 soc.spimemio.rd_valid
.sym 80674 soc.cpu.mem_addr[16]
.sym 80675 soc.spimemio.rd_addr[16]
.sym 80678 soc.spimemio.rd_addr[13]
.sym 80679 soc.cpu.mem_addr[13]
.sym 80680 soc.cpu.mem_addr[22]
.sym 80681 soc.spimemio.rd_addr[22]
.sym 80684 soc.spimemio.rd_addr[11]
.sym 80685 soc.cpu.mem_addr[11]
.sym 80686 soc.spimemio.rd_addr[7]
.sym 80687 soc.cpu.mem_addr[7]
.sym 80690 $false
.sym 80691 $abc$64360$new_n4326_
.sym 80692 soc.spimemio.rd_addr[14]
.sym 80693 soc.cpu.mem_addr[14]
.sym 80696 $false
.sym 80697 $false
.sym 80698 soc.spimemio.rd_addr[9]
.sym 80699 soc.cpu.mem_addr[9]
.sym 80702 $abc$64360$new_n4302_
.sym 80703 $abc$64360$new_n4301_
.sym 80704 soc.spimemio.rd_addr[18]
.sym 80705 soc.cpu.mem_addr[18]
.sym 80712 $abc$64360$new_n4290_
.sym 80714 $abc$64360$new_n4286_
.sym 80715 $abc$64360$new_n4287_
.sym 80783 soc.cpu.mem_addr[8]
.sym 80784 soc.spimemio.rd_addr[8]
.sym 80785 soc.spimemio.rd_addr[12]
.sym 80786 soc.cpu.mem_addr[12]
.sym 80789 $false
.sym 80790 $false
.sym 80791 soc.spimemio.rd_addr[23]
.sym 80792 soc.cpu.mem_addr[23]
.sym 80795 soc.spimemio.rd_addr[23]
.sym 80796 soc.cpu.mem_addr[23]
.sym 80797 soc.spimemio.rd_addr[20]
.sym 80798 soc.cpu.mem_addr[20]
.sym 80813 soc.cpu.mem_addr[10]
.sym 80814 soc.spimemio.rd_addr[10]
.sym 80815 soc.spimemio.rd_addr[20]
.sym 80816 soc.cpu.mem_addr[20]
.sym 80819 $abc$64360$new_n4299_
.sym 80820 $abc$64360$new_n4298_
.sym 80821 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[23]_new_
.sym 80822 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[9]_new_
.sym 81060 $abc$64360$new_n5735_
.sym 81061 $abc$64360$new_n8624_
.sym 81062 $abc$64360$new_n5741_
.sym 81063 $abc$64360$techmap$techmap\soc.cpu.$procmux$5423.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_
.sym 81064 $abc$64360$techmap$techmap\soc.cpu.$procmux$5408.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_inv_
.sym 81065 $abc$64360$new_n5734_
.sym 81066 $abc$64360$new_n5739_
.sym 81067 soc.cpu.mem_rdata_q[25]
.sym 81194 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 81195 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6950_new_inv_
.sym 81196 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.sym 81197 soc.cpu.mem_rdata_latched[12]
.sym 81219 $abc$64360$new_n5764_
.sym 81220 $abc$64360$new_n8622_
.sym 81221 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 81222 $abc$64360$new_n5736_
.sym 81223 $abc$64360$new_n5839_
.sym 81224 $abc$64360$techmap$techmap\soc.cpu.$procmux$5307.$and$/usr/local/bin/../share/yosys/techmap.v:434$14256_Y[3]_new_
.sym 81225 $abc$64360$new_n5880_
.sym 81226 soc.cpu.mem_rdata_q[31]
.sym 81293 $false
.sym 81294 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 81295 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81296 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 81299 $false
.sym 81300 soc.cpu.mem_xfer
.sym 81301 $abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 81302 soc.cpu.mem_rdata_q[31]
.sym 81305 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81306 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81307 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 81308 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 81311 $false
.sym 81312 $false
.sym 81313 $abc$64360$new_n5781_
.sym 81314 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_
.sym 81317 $false
.sym 81318 $false
.sym 81319 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_
.sym 81320 $abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_
.sym 81323 $false
.sym 81324 $false
.sym 81325 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 81326 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81329 $false
.sym 81330 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 81331 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 81332 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81335 $false
.sym 81336 $false
.sym 81337 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_
.sym 81338 $abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_
.sym 81342 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_
.sym 81343 $abc$64360$new_n4812_
.sym 81344 $abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_
.sym 81345 $abc$64360$new_n4815_
.sym 81346 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_
.sym 81347 $abc$64360$new_n5742_
.sym 81348 $abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_
.sym 81349 $abc$64360$new_n5817_
.sym 81416 $false
.sym 81417 $false
.sym 81418 soc.cpu.mem_rdata_latched[3]
.sym 81419 soc.cpu.mem_rdata_latched[2]
.sym 81422 $false
.sym 81423 $false
.sym 81424 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.sym 81425 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_
.sym 81428 $abc$64360$new_n4895_
.sym 81429 $abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_
.sym 81430 $abc$64360$new_n4897_
.sym 81431 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6950_new_inv_
.sym 81434 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81435 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 81436 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_
.sym 81437 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_
.sym 81440 $false
.sym 81441 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 81442 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81443 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 81446 $false
.sym 81447 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.sym 81448 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_
.sym 81449 soc.cpu.mem_rdata_latched[12]
.sym 81452 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81453 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_
.sym 81454 $abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_
.sym 81455 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_
.sym 81458 $false
.sym 81459 $abc$64360$new_n4987_
.sym 81460 soc.cpu.reg_op1[19]
.sym 81461 $abc$64360$new_n4930_
.sym 81462 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 81463 clk_16mhz$2$2
.sym 81464 $false
.sym 81465 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_
.sym 81466 $abc$64360$new_n5942_
.sym 81467 $abc$64360$new_n4811_
.sym 81468 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[1]_new_inv_
.sym 81469 $abc$64360$new_n4835_
.sym 81470 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19439[2]_new_inv_
.sym 81471 $abc$64360$new_n4740_
.sym 81472 soc.cpu.is_sb_sh_sw
.sym 81539 $false
.sym 81540 $false
.sym 81541 $abc$64360$new_n4835_
.sym 81542 $abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_
.sym 81545 $abc$64360$new_n8636_
.sym 81546 $abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.sym 81547 $abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_
.sym 81548 $abc$64360$new_n5910_
.sym 81551 $false
.sym 81552 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_
.sym 81553 $abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 81554 $abc$64360$new_n5907_
.sym 81557 $false
.sym 81558 $false
.sym 81559 $abc$64360$new_n4835_
.sym 81560 $abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_
.sym 81563 $false
.sym 81564 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81565 $abc$64360$new_n5729_
.sym 81566 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_
.sym 81569 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_
.sym 81570 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_
.sym 81571 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20829[1]_new_
.sym 81572 soc.cpu.mem_rdata_latched[12]
.sym 81575 $false
.sym 81576 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:851$2103_Y_new_
.sym 81577 $abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_
.sym 81578 $abc$64360$new_n5907_
.sym 81581 $false
.sym 81582 $abc$64360$new_n5900_
.sym 81583 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[1]_new_inv_
.sym 81584 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_
.sym 81585 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 81586 clk_16mhz$2$2
.sym 81587 $false
.sym 81588 $abc$64360$new_n5871_
.sym 81589 $abc$64360$new_n5845_
.sym 81590 $abc$64360$new_n4906_
.sym 81591 $abc$64360$new_n5846_
.sym 81592 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[3]_new_inv_
.sym 81593 $abc$64360$new_n8634_
.sym 81594 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14255_Y[4]_new_
.sym 81595 soc.cpu.is_alu_reg_imm
.sym 81662 $false
.sym 81663 $false
.sym 81664 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81665 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 81668 $false
.sym 81669 $false
.sym 81670 $abc$64360$new_n5910_
.sym 81671 $abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 81674 $false
.sym 81675 $false
.sym 81676 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 81677 $abc$64360$new_n5781_
.sym 81680 $false
.sym 81681 $abc$64360$new_n5913_
.sym 81682 $abc$64360$new_n5912_
.sym 81683 $abc$64360$new_n5911_
.sym 81686 $false
.sym 81687 $false
.sym 81688 $abc$64360$new_n5781_
.sym 81689 $abc$64360$new_n4722_
.sym 81692 $false
.sym 81693 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 81694 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20829[1]_new_
.sym 81695 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_
.sym 81698 $abc$64360$new_n8637_
.sym 81699 $abc$64360$new_n5916_
.sym 81700 soc.cpu.mem_rdata_latched[2]
.sym 81701 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 81704 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 81705 $abc$64360$new_n5913_
.sym 81706 $abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 81707 $abc$64360$new_n5912_
.sym 81708 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 81709 clk_16mhz$2$2
.sym 81710 $false
.sym 81711 $abc$64360$new_n4686_
.sym 81712 $abc$64360$new_n4624_
.sym 81713 $abc$64360$new_n5759_
.sym 81714 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 81715 $abc$64360$new_n4625_
.sym 81716 $abc$64360$new_n5938_
.sym 81717 soc.cpu.mem_rdata_q[23]
.sym 81718 soc.cpu.mem_rdata_q[24]
.sym 81785 $false
.sym 81786 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 81787 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 81788 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81791 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 81792 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81793 soc.cpu.mem_rdata_latched[12]
.sym 81794 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_
.sym 81797 $false
.sym 81798 soc.cpu.is_alu_reg_imm
.sym 81799 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 81800 soc.cpu.instr_jalr
.sym 81803 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81804 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 81805 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81806 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_
.sym 81809 $false
.sym 81810 $false
.sym 81811 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 81812 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 81815 $false
.sym 81816 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81817 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 81818 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81821 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 81822 $abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_
.sym 81823 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 81824 $abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 81827 $false
.sym 81828 $false
.sym 81829 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 81830 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 81834 $abc$64360$new_n5797_
.sym 81835 $abc$64360$techmap\soc.cpu.$procmux$5391_Y[0]_new_inv_
.sym 81836 soc.cpu.mem_rdata_q[21]
.sym 81837 soc.cpu.mem_rdata_q[22]
.sym 81838 soc.cpu.mem_rdata_q[8]
.sym 81839 soc.cpu.mem_rdata_q[11]
.sym 81840 soc.cpu.mem_rdata_q[20]
.sym 81841 soc.cpu.mem_rdata_q[10]
.sym 81908 $abc$64360$new_n4864_
.sym 81909 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81910 $abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_
.sym 81911 $abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_
.sym 81914 $false
.sym 81915 soc.cpu.mem_xfer
.sym 81916 $abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 81917 soc.cpu.mem_rdata_q[21]
.sym 81920 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 81921 $abc$64360$new_n4811_
.sym 81922 $abc$64360$new_n4863_
.sym 81923 $abc$64360$new_n4809_
.sym 81926 $false
.sym 81927 $false
.sym 81928 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81929 $abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_
.sym 81932 $false
.sym 81933 $abc$64360$new_n4863_
.sym 81934 $abc$64360$new_n4839_
.sym 81935 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 81938 $false
.sym 81939 $false
.sym 81940 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81941 $abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_
.sym 81944 $false
.sym 81945 $abc$64360$new_n4864_
.sym 81946 $abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_
.sym 81947 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 81950 $false
.sym 81951 $abc$64360$new_n4962_
.sym 81952 soc.cpu.reg_op1[24]
.sym 81953 $abc$64360$new_n4930_
.sym 81954 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 81955 clk_16mhz$2$2
.sym 81956 $false
.sym 81957 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12667
.sym 81959 soc.cpu.decoded_rs1[5]
.sym 82031 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 82032 $abc$64360$new_n4811_
.sym 82033 $abc$64360$new_n4868_
.sym 82034 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 82037 soc.cpu.decoded_rs1[5]
.sym 82038 soc.cpu.decoded_rs1[4]
.sym 82039 soc.cpu.decoded_rs1[3]
.sym 82040 soc.cpu.decoded_rs1[2]
.sym 82043 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 82044 soc.cpu.decoded_rs1[3]
.sym 82045 $abc$64360$new_n4836_
.sym 82046 $abc$64360$new_n4808_
.sym 82049 $false
.sym 82050 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 82051 $abc$64360$new_n4809_
.sym 82052 $abc$64360$new_n4811_
.sym 82055 $abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.sym 82056 $abc$64360$new_n4811_
.sym 82057 $abc$64360$new_n4868_
.sym 82058 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 82061 $false
.sym 82062 $abc$64360$new_n5838_
.sym 82063 $abc$64360$new_n5743_
.sym 82064 $abc$64360$new_n5839_
.sym 82067 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 82068 $false
.sym 82069 $false
.sym 82070 $false
.sym 82073 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 82074 $false
.sym 82075 $false
.sym 82076 $false
.sym 82077 $true
.sym 82078 clk_16mhz$2$2
.sym 82079 $false
.sym 82080 $abc$64360$new_n5706_
.sym 82081 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[4]_new_inv_
.sym 82082 $abc$64360$new_n5652_
.sym 82083 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[3]_new_inv_
.sym 82084 $abc$64360$new_n5709_
.sym 82085 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[5]_new_inv_
.sym 82086 soc.cpu.mem_rdata_q[2]
.sym 82087 soc.cpu.mem_rdata_q[6]
.sym 82154 $false
.sym 82155 $false
.sym 82156 soc.cpu.decoded_rs1[4]
.sym 82157 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 82160 $abc$64360$new_n4642_
.sym 82161 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 82162 $abc$64360$new_n4344_
.sym 82163 soc.cpu.mem_16bit_buffer[13]
.sym 82166 $false
.sym 82167 $abc$64360$new_n4908_
.sym 82168 $abc$64360$new_n4809_
.sym 82169 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 82172 $abc$64360$new_n4910_
.sym 82173 $abc$64360$new_n4907_
.sym 82174 $abc$64360$new_n4899_
.sym 82175 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14255_Y[4]_new_
.sym 82178 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 82179 $abc$64360$new_n4642_
.sym 82180 $abc$64360$new_n4344_
.sym 82181 soc.cpu.mem_16bit_buffer[13]
.sym 82184 $false
.sym 82185 $abc$64360$new_n5843_
.sym 82186 $abc$64360$new_n5743_
.sym 82187 $abc$64360$new_n5839_
.sym 82190 $abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 82191 $false
.sym 82192 $false
.sym 82193 $false
.sym 82196 $false
.sym 82197 $abc$64360$new_n5841_
.sym 82198 $abc$64360$new_n5743_
.sym 82199 $abc$64360$new_n5839_
.sym 82200 $true
.sym 82201 clk_16mhz$2$2
.sym 82202 $false
.sym 82203 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_
.sym 82205 soc.cpu.pcpi_mul.instr_mulhu
.sym 82206 soc.cpu.pcpi_mul.instr_mulh
.sym 82208 soc.cpu.pcpi_mul.instr_mulhsu
.sym 82209 soc.cpu.pcpi_mul.instr_mul
.sym 82277 $false
.sym 82278 soc.cpu.mem_rdata_q[19]
.sym 82279 soc.cpu.mem_rdata_q[18]
.sym 82280 soc.cpu.mem_rdata_q[17]
.sym 82283 $false
.sym 82284 soc.cpu.mem_xfer
.sym 82285 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 82286 soc.cpu.mem_rdata_q[15]
.sym 82295 $false
.sym 82296 $abc$64360$new_n5828_
.sym 82297 soc.cpu.mem_rdata_latched[5]
.sym 82298 $abc$64360$techmap\soc.cpu.$procmux$5323_Y[0]_new_inv_
.sym 82323 $true
.sym 82324 clk_16mhz$2$2
.sym 82325 $false
.sym 82326 $abc$64360$new_n5649_
.sym 82327 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19250[0]_new_inv_
.sym 82328 $abc$64360$new_n5648_
.sym 82329 $abc$64360$new_n5641_
.sym 82330 $abc$64360$new_n5640_
.sym 82331 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1060$2263_Y_new_
.sym 82332 soc.cpu.mem_rdata_q[3]
.sym 82333 soc.cpu.mem_rdata_q[1]
.sym 82400 $false
.sym 82401 $abc$64360$new_n5647_
.sym 82402 soc.cpu.mem_rdata_q[16]
.sym 82403 soc.cpu.mem_rdata_q[15]
.sym 82406 soc.cpu.mem_rdata_q[1]
.sym 82407 soc.cpu.mem_rdata_q[3]
.sym 82408 soc.cpu.mem_rdata_q[0]
.sym 82409 soc.cpu.mem_rdata_q[2]
.sym 82412 $abc$64360$new_n5651_
.sym 82413 soc.cpu.mem_rdata_q[5]
.sym 82414 soc.cpu.mem_rdata_q[4]
.sym 82415 soc.cpu.mem_rdata_q[6]
.sym 82418 soc.cpu.mem_rdata_q[1]
.sym 82419 soc.cpu.mem_rdata_q[15]
.sym 82420 soc.cpu.mem_rdata_q[14]
.sym 82421 soc.cpu.mem_rdata_q[11]
.sym 82424 $abc$64360$new_n5633_
.sym 82425 soc.cpu.mem_rdata_q[5]
.sym 82426 soc.cpu.mem_rdata_q[4]
.sym 82427 soc.cpu.mem_rdata_q[6]
.sym 82430 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18844[0]_new_inv_
.sym 82431 soc.cpu.mem_rdata_q[30]
.sym 82432 soc.cpu.mem_rdata_q[31]
.sym 82433 soc.cpu.mem_rdata_q[29]
.sym 82442 $false
.sym 82443 soc.cpu.instr_jalr
.sym 82444 soc.cpu.is_alu_reg_imm
.sym 82445 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 82446 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 82447 clk_16mhz$2$2
.sym 82448 $false
.sym 82449 $abc$64360$new_n5654_
.sym 82450 $abc$64360$new_n5660_
.sym 82451 $abc$64360$new_n5656_
.sym 82452 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_
.sym 82453 $abc$64360$new_n5655_
.sym 82454 $abc$64360$new_n5639_
.sym 82455 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18963[3]_new_inv_
.sym 82456 soc.cpu.alu_out_q[31]
.sym 82523 $false
.sym 82524 $false
.sym 82525 soc.cpu.mem_rdata_q[27]
.sym 82526 soc.cpu.mem_rdata_q[26]
.sym 82529 $false
.sym 82530 $false
.sym 82531 resetn$2
.sym 82532 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_
.sym 82535 $false
.sym 82536 $false
.sym 82537 $abc$64360$new_n4378_
.sym 82538 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 82541 $false
.sym 82542 resetn$2
.sym 82543 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_
.sym 82544 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_
.sym 82547 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 82548 soc.cpu.mem_xfer
.sym 82549 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 82550 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 82553 $false
.sym 82554 soc.cpu.mem_do_rinst
.sym 82555 $abc$64360$new_n4909_
.sym 82556 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_
.sym 82559 $false
.sym 82560 $abc$64360$new_n4909_
.sym 82561 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.sym 82562 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_
.sym 82565 soc.cpu.mem_do_rinst
.sym 82566 resetn$2
.sym 82567 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_
.sym 82568 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_
.sym 82572 soc.cpu.instr_rdinstrh
.sym 82573 soc.cpu.instr_lb
.sym 82574 soc.cpu.instr_rdcycleh
.sym 82575 soc.cpu.instr_sw
.sym 82576 soc.cpu.instr_rdcycle
.sym 82577 soc.cpu.instr_ecall_ebreak
.sym 82578 soc.cpu.instr_lhu
.sym 82579 soc.cpu.instr_rdinstr
.sym 82646 soc.cpu.mem_xfer
.sym 82647 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 82648 $abc$64360$soc.cpu.mem_rdata[15]_new_
.sym 82649 soc.cpu.mem_rdata_q[15]
.sym 82652 $false
.sym 82653 soc.cpu.mem_la_secondword
.sym 82654 $abc$64360$new_n4629_
.sym 82655 $abc$64360$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.sym 82658 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 82659 soc.cpu.mem_xfer
.sym 82660 soc.cpu.mem_rdata[31]
.sym 82661 soc.cpu.mem_rdata_q[31]
.sym 82670 $false
.sym 82671 soc.cpu.mem_xfer
.sym 82672 soc.cpu.mem_rdata[31]
.sym 82673 soc.cpu.mem_rdata_q[31]
.sym 82676 soc.cpu.cpu_state[4]
.sym 82677 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 82678 soc.cpu.instr_sh
.sym 82679 soc.cpu.instr_sw
.sym 82682 $abc$64360$new_n4344_
.sym 82683 soc.cpu.mem_16bit_buffer[15]
.sym 82684 $abc$64360$new_n4629_
.sym 82685 $abc$64360$new_n4635_
.sym 82688 soc.cpu.mem_rdata[31]
.sym 82689 $false
.sym 82690 $false
.sym 82691 $false
.sym 82692 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.sym 82693 clk_16mhz$2$2
.sym 82694 $false
.sym 82695 $abc$64360$new_n7064_
.sym 82696 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][19]_new_inv_
.sym 82697 $abc$64360$techmap$techmap\soc.cpu.$procmux$4005.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17352_Y[1]_new_
.sym 82698 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[11]_new_
.sym 82699 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_
.sym 82700 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[3]_new_inv_
.sym 82701 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][27]_new_
.sym 82702 soc.cpu.alu_out_q[27]
.sym 82769 $abc$64360$new_n5222_
.sym 82770 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 82771 soc.cpu.instr_lh
.sym 82772 soc.cpu.instr_lhu
.sym 82775 $false
.sym 82776 soc.cpu.instr_sh
.sym 82777 soc.cpu.cpu_state[4]
.sym 82778 $abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 82781 $false
.sym 82782 $false
.sym 82783 $abc$64360$techmap$techmap\soc.cpu.$procmux$4005.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17352_Y[1]_new_
.sym 82784 $abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 82787 $false
.sym 82788 $false
.sym 82789 soc.cpu.mem_rdata_q[12]
.sym 82790 soc.cpu.mem_rdata_q[13]
.sym 82805 $false
.sym 82806 $abc$64360$new_n5221_
.sym 82807 soc.cpu.mem_wordsize[0]
.sym 82808 $abc$64360$new_n4930_
.sym 82811 $abc$64360$new_n5224_
.sym 82812 $abc$64360$new_n5225_
.sym 82813 $abc$64360$new_n4930_
.sym 82814 soc.cpu.mem_wordsize[1]
.sym 82815 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38212
.sym 82816 clk_16mhz$2$2
.sym 82817 $false
.sym 82818 $abc$64360$new_n6958_
.sym 82819 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][15]_new_inv_
.sym 82820 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][29]_new_inv_
.sym 82821 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][27]_new_inv_
.sym 82822 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][19]_new_
.sym 82823 $abc$64360$new_n6895_
.sym 82824 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][29]_new_
.sym 82825 soc.cpu.mem_wdata[6]
.sym 82892 $false
.sym 82893 $false
.sym 82894 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 82895 $abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_
.sym 82898 soc.cpu.cpu_state[4]
.sym 82899 $abc$64360$new_n4384_
.sym 82900 $abc$64360$new_n4378_
.sym 82901 soc.cpu.mem_do_prefetch
.sym 82904 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 82905 $abc$64360$new_n4428_
.sym 82906 soc.cpu.is_sb_sh_sw
.sym 82907 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 82910 soc.cpu.cpu_state[2]
.sym 82911 soc.cpu.is_sb_sh_sw
.sym 82912 $abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.sym 82913 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 82916 $false
.sym 82917 $false
.sym 82918 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 82919 $abc$64360$new_n4401_
.sym 82922 $false
.sym 82923 $false
.sym 82924 $abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.sym 82925 $abc$64360$new_n4401_
.sym 82928 $abc$64360$new_n4802_
.sym 82929 soc.cpu.cpu_state[2]
.sym 82930 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_
.sym 82931 $abc$64360$new_n4384_
.sym 82934 $abc$64360$new_n4377_
.sym 82935 $abc$64360$new_n4418_
.sym 82936 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_
.sym 82937 $abc$64360$new_n4384_
.sym 82938 $true
.sym 82939 clk_16mhz$2$2
.sym 82940 $false
.sym 82941 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][25]_new_inv_
.sym 82942 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][25]_new_inv_
.sym 82943 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][23]_new_inv_
.sym 82944 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][27]_new_inv_
.sym 82945 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_
.sym 82947 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][11]_new_inv_
.sym 82948 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][23]_new_inv_
.sym 83015 soc.cpu.cpu_state[5]
.sym 83016 $abc$64360$new_n4384_
.sym 83017 $abc$64360$new_n4378_
.sym 83018 soc.cpu.mem_do_prefetch
.sym 83021 $false
.sym 83022 $false
.sym 83023 $abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_
.sym 83024 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_
.sym 83033 $false
.sym 83034 $false
.sym 83035 soc.cpu.mem_do_rinst
.sym 83036 soc.cpu.mem_do_prefetch
.sym 83039 $false
.sym 83040 soc.cpu.mem_do_rdata
.sym 83041 $abc$64360$new_n4378_
.sym 83042 soc.cpu.mem_do_prefetch
.sym 83045 $false
.sym 83046 soc.cpu.mem_do_wdata
.sym 83047 $abc$64360$new_n4378_
.sym 83048 soc.cpu.mem_do_prefetch
.sym 83051 $false
.sym 83052 $false
.sym 83053 soc.cpu.irq_mask[1]
.sym 83054 soc.cpu.irq_active
.sym 83057 soc.cpu.irq_active
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 83062 clk_16mhz$2$2
.sym 83063 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 83064 $abc$64360$new_n6948_
.sym 83065 $abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_
.sym 83066 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][3]_new_inv_
.sym 83070 soc.cpu.pcpi_valid
.sym 83138 $false
.sym 83139 $false
.sym 83140 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_
.sym 83141 $abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_
.sym 83144 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11034[4]_new_
.sym 83145 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_
.sym 83146 $abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_
.sym 83147 $abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_
.sym 83150 $false
.sym 83151 $false
.sym 83152 resetn$2
.sym 83153 $abc$64360$new_n4475_
.sym 83156 $abc$64360$new_n4475_
.sym 83157 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_
.sym 83158 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$11034[4]_new_
.sym 83159 $abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_
.sym 83162 $false
.sym 83163 $false
.sym 83164 soc.cpu.cpu_state[2]
.sym 83165 $abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_
.sym 83168 $abc$64360$new_n4384_
.sym 83169 resetn$2
.sym 83170 soc.cpu.cpu_state[0]
.sym 83171 $abc$64360$new_n4522_
.sym 83174 $abc$64360$new_n4384_
.sym 83175 $abc$64360$new_n4433_
.sym 83176 $abc$64360$techmap\soc.cpu.$procmux$4275_Y
.sym 83177 $abc$64360$new_n4475_
.sym 83184 $true
.sym 83185 clk_16mhz$2$2
.sym 83186 $false
.sym 83187 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][5]_new_inv_
.sym 83188 $abc$64360$new_n8650_
.sym 83189 soc.cpu.clear_prefetched_high_word
.sym 83190 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][7]_new_inv_
.sym 83191 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][7]_new_inv_
.sym 83192 $abc$64360$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 83193 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][5]_new_inv_
.sym 83194 soc.cpu.clear_prefetched_high_word_q
.sym 83261 $false
.sym 83262 $abc$64360$new_n5304_
.sym 83263 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_
.sym 83264 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_
.sym 83267 $false
.sym 83268 soc.cpu.prefetched_high_word
.sym 83269 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 83270 soc.cpu.clear_prefetched_high_word
.sym 83273 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 83274 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_
.sym 83275 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34061[1]_new_inv_
.sym 83276 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_
.sym 83279 $false
.sym 83280 $false
.sym 83281 soc.cpu.mem_xfer
.sym 83282 soc.cpu.mem_do_rdata
.sym 83285 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34132[2]_new_
.sym 83286 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_
.sym 83287 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$34061[1]_new_inv_
.sym 83288 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[0]_new_inv_
.sym 83291 soc.cpu.prefetched_high_word
.sym 83292 soc.cpu.mem_do_rinst
.sym 83293 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.sym 83294 soc.cpu.clear_prefetched_high_word
.sym 83297 $false
.sym 83298 $false
.sym 83299 soc.cpu.clear_prefetched_high_word
.sym 83300 $abc$64360$new_n5311_
.sym 83303 $false
.sym 83304 $false
.sym 83305 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 83306 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[0]_new_inv_
.sym 83307 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35552
.sym 83308 clk_16mhz$2$2
.sym 83309 soc.cpu.clear_prefetched_high_word
.sym 83384 $false
.sym 83385 $false
.sym 83386 $false
.sym 83387 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 83390 soc.cpu.mem_state[0]
.sym 83391 soc.cpu.mem_state[1]
.sym 83392 $abc$64360$new_n8537_
.sym 83393 soc.cpu.mem_do_rinst
.sym 83402 $false
.sym 83403 $false
.sym 83404 soc.cpu.mem_xfer
.sym 83405 soc.cpu.mem_la_read
.sym 83408 $false
.sym 83409 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.sym 83410 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_
.sym 83411 soc.cpu.mem_xfer
.sym 83414 soc.cpu.mem_xfer
.sym 83415 soc.cpu.mem_do_rdata
.sym 83416 soc.cpu.mem_do_wdata
.sym 83417 soc.cpu.mem_do_rinst
.sym 83420 soc.cpu.mem_do_wdata
.sym 83421 resetn$2
.sym 83422 soc.cpu.mem_state[0]
.sym 83423 soc.cpu.mem_state[1]
.sym 83426 soc.cpu.mem_la_read
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35580
.sym 83431 clk_16mhz$2$2
.sym 83432 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.sym 83434 flash_io3_oe
.sym 83435 flash_io2_oe
.sym 83436 soc.spimemio.config_oe[3]
.sym 83439 soc.spimemio.config_oe[2]
.sym 83507 $false
.sym 83508 resetn$2
.sym 83509 soc.cpu.mem_wstrb[1]
.sym 83510 $abc$64360$new_n4245_
.sym 83513 $abc$64360$new_n8536_
.sym 83514 soc.spimemio.valid
.sym 83515 soc.memory.rdata[9]
.sym 83516 soc.ram_ready
.sym 83519 $false
.sym 83520 resetn$2
.sym 83521 soc.cpu.mem_wstrb[0]
.sym 83522 $abc$64360$new_n4245_
.sym 83537 $false
.sym 83538 $false
.sym 83539 soc.cpu.mem_state[0]
.sym 83540 soc.cpu.mem_state[1]
.sym 83549 soc.spimemio.xfer.xfer_tag[3]
.sym 83550 $false
.sym 83551 $false
.sym 83552 $false
.sym 83553 $true
.sym 83554 clk_16mhz$2$2
.sym 83555 $false
.sym 83563 soc.spimemio.din_tag[1]
.sym 83630 $false
.sym 83631 soc.spimemio.xfer.xfer_tag_q[0]
.sym 83632 $abc$64360$new_n5473_
.sym 83633 $abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_
.sym 83636 soc.spimemio.xfer.xfer_tag_q[1]
.sym 83637 soc.spimemio.xfer.xfer_tag_q[3]
.sym 83638 soc.spimemio.xfer.xfer_tag_q[2]
.sym 83639 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 83642 soc.spimemio.xfer.xfer_tag_q[3]
.sym 83643 soc.spimemio.xfer.xfer_tag_q[2]
.sym 83644 soc.spimemio.xfer.xfer_tag_q[1]
.sym 83645 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 83648 $abc$64360$new_n5465_
.sym 83649 soc.spimemio.xfer.xfer_tag_q[2]
.sym 83650 soc.spimemio.xfer.xfer_tag_q[3]
.sym 83651 soc.spimemio.xfer.xfer_tag_q[1]
.sym 83654 $false
.sym 83655 $false
.sym 83656 $abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_
.sym 83657 soc.spimemio.xfer.xfer_tag_q[0]
.sym 83660 $false
.sym 83661 soc.spimemio.xfer.xfer_tag_q[0]
.sym 83662 $abc$64360$new_n5475_
.sym 83663 $abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_
.sym 83666 soc.spimemio.xfer.ibuffer[6]
.sym 83667 $false
.sym 83668 $false
.sym 83669 $false
.sym 83672 soc.spimemio.xfer.ibuffer[1]
.sym 83673 $false
.sym 83674 $false
.sym 83675 $false
.sym 83676 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144
.sym 83677 clk_16mhz$2$2
.sym 83678 $false
.sym 83679 $abc$64360$new_n5296_
.sym 83680 $abc$64360$new_n6275_
.sym 83681 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21373_Y[3]_new_
.sym 83682 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_
.sym 83683 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32590[0]_new_inv_
.sym 83684 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615
.sym 83685 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_
.sym 83686 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21375_Y[3]_new_
.sym 83753 $false
.sym 83754 soc.spimemio.state[3]
.sym 83755 soc.spimemio.state[0]
.sym 83756 soc.spimemio.state[2]
.sym 83759 $false
.sym 83760 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32590[0]_new_inv_
.sym 83761 $abc$64360$new_n5231_
.sym 83762 $abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_
.sym 83765 $false
.sym 83766 $abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_
.sym 83767 soc.spimemio.config_ddr
.sym 83768 soc.spimemio.config_qspi
.sym 83771 soc.spimemio.state[0]
.sym 83772 soc.spimemio.state[3]
.sym 83773 soc.spimemio.state[2]
.sym 83774 $abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_
.sym 83777 $false
.sym 83778 $false
.sym 83779 $abc$64360$new_n5475_
.sym 83780 $abc$64360$new_n5465_
.sym 83783 $abc$64360$new_n5231_
.sym 83784 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21373_Y[3]_new_
.sym 83785 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_
.sym 83786 $abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_
.sym 83789 soc.spimemio.state[0]
.sym 83790 $abc$64360$new_n6267_
.sym 83791 $abc$64360$new_n5298_
.sym 83792 $abc$64360$new_n5296_
.sym 83795 soc.spimemio.xfer.ibuffer[1]
.sym 83796 $false
.sym 83797 $false
.sym 83798 $false
.sym 83799 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296
.sym 83800 clk_16mhz$2$2
.sym 83801 $false
.sym 83802 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_
.sym 83803 $abc$64360$new_n6272_
.sym 83804 $abc$64360$new_n6261_
.sym 83805 $abc$64360$new_n6274_
.sym 83806 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47611
.sym 83807 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46539
.sym 83808 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 83809 soc.spimemio.din_rd
.sym 83876 $false
.sym 83877 $false
.sym 83878 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_
.sym 83879 $abc$64360$new_n5464_
.sym 83882 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32606[0]_new_inv_
.sym 83883 $abc$64360$new_n5249_
.sym 83884 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_
.sym 83885 $abc$64360$new_n5231_
.sym 83888 $abc$64360$new_n8641_
.sym 83889 $abc$64360$new_n5231_
.sym 83890 soc.spimemio.state[0]
.sym 83891 $abc$64360$new_n8640_
.sym 83894 $abc$64360$new_n8536_
.sym 83895 soc.spimemio.valid
.sym 83896 soc.memory.rdata[3]
.sym 83897 soc.ram_ready
.sym 83900 soc.spimemio.jump
.sym 83901 $abc$64360$new_n6272_
.sym 83902 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_
.sym 83903 $abc$64360$new_n6268_
.sym 83906 $abc$64360$new_n6278_
.sym 83907 soc.spimemio.jump
.sym 83908 $abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_
.sym 83909 soc.spimemio.state[1]
.sym 83912 $false
.sym 83913 soc.spimemio.jump
.sym 83914 $abc$64360$new_n6281_
.sym 83915 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 83918 $abc$64360$new_n6261_
.sym 83919 $abc$64360$new_n8642_
.sym 83920 $abc$64360$new_n6268_
.sym 83921 soc.spimemio.jump
.sym 83922 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46539
.sym 83923 clk_16mhz$2$2
.sym 83924 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 83925 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[0]_new_
.sym 83926 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_
.sym 83927 $abc$64360$new_n6703_
.sym 83928 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13946_Y[0]_new_inv_
.sym 83929 $abc$64360$new_n6709_
.sym 83930 $abc$64360$new_n6704_
.sym 83931 soc.spimemio.xfer.ibuffer[0]
.sym 83932 soc.spimemio.xfer.ibuffer[1]
.sym 83999 $false
.sym 84000 $false
.sym 84001 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_
.sym 84002 $abc$64360$new_n5249_
.sym 84005 $false
.sym 84006 $false
.sym 84007 soc.spimemio.state[1]
.sym 84008 soc.spimemio.state[0]
.sym 84011 $abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_
.sym 84012 soc.spimemio.state[0]
.sym 84013 $abc$64360$new_n5249_
.sym 84014 soc.spimemio.state[1]
.sym 84017 $false
.sym 84018 $false
.sym 84019 soc.spimemio.state[2]
.sym 84020 soc.spimemio.state[3]
.sym 84023 $abc$64360$new_n5231_
.sym 84024 soc.spimemio.state[3]
.sym 84025 soc.spimemio.state[2]
.sym 84026 soc.spimemio.state[1]
.sym 84029 $abc$64360$new_n8639_
.sym 84030 $abc$64360$new_n5231_
.sym 84031 $abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_
.sym 84032 $abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_
.sym 84035 $false
.sym 84036 $false
.sym 84037 $abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_
.sym 84038 $abc$64360$new_n5231_
.sym 84041 $false
.sym 84042 $false
.sym 84043 $false
.sym 84044 soc.spimemio.jump
.sym 84048 $abc$64360$new_n5229_
.sym 84049 $abc$64360$new_n5247_
.sym 84050 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_
.sym 84051 $abc$64360$new_n5266_
.sym 84052 $abc$64360$new_n5267_
.sym 84053 $abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_
.sym 84054 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_
.sym 84055 soc.spimemio.din_data[5]
.sym 84122 $false
.sym 84123 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 84124 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46633
.sym 84125 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 84128 $abc$64360$new_n5249_
.sym 84129 soc.spimemio.state[0]
.sym 84130 soc.spimemio.state[1]
.sym 84131 $abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_
.sym 84134 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 84135 soc.spimemio.xfer.flash_clk
.sym 84136 soc.spimemio.xfer.ibuffer[5]
.sym 84137 soc.spimemio.xfer.ibuffer[1]
.sym 84140 $false
.sym 84141 soc.spimemio.state[1]
.sym 84142 $abc$64360$new_n5249_
.sym 84143 soc.spimemio.state[0]
.sym 84146 $false
.sym 84147 $abc$64360$new_n5249_
.sym 84148 soc.spimemio.state[1]
.sym 84149 soc.spimemio.state[0]
.sym 84152 $false
.sym 84153 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_
.sym 84154 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 84155 soc.spimemio.xfer.ibuffer[1]
.sym 84158 $false
.sym 84159 $false
.sym 84160 soc.spimemio.xfer.flash_clk
.sym 84161 $abc$64360$new_n6717_
.sym 84164 $abc$64360$techmap\soc.spimemio.$procmux$6289_Y
.sym 84165 $false
.sym 84166 $false
.sym 84167 $false
.sym 84168 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46633
.sym 84169 clk_16mhz$2$2
.sym 84170 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 84171 $abc$64360$new_n5287_
.sym 84172 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21128_Y[2]_new_
.sym 84173 $abc$64360$new_n5289_
.sym 84174 $abc$64360$new_n5278_
.sym 84175 $abc$64360$new_n5286_
.sym 84176 $abc$64360$new_n5290_
.sym 84177 $abc$64360$new_n8587_
.sym 84178 soc.spimemio.din_data[0]
.sym 84245 $false
.sym 84246 $false
.sym 84247 soc.spimemio.valid
.sym 84248 $abc$64360$new_n8536_
.sym 84251 soc.spimemio.rd_valid
.sym 84252 $abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_
.sym 84253 $abc$64360$new_n5438_
.sym 84254 $abc$64360$new_n5449_
.sym 84257 $false
.sym 84258 $abc$64360$new_n5284_
.sym 84259 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 84260 soc.cpu.mem_addr[1]
.sym 84263 $false
.sym 84264 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_
.sym 84265 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 84266 soc.spimemio.xfer.ibuffer[3]
.sym 84269 soc.cpu.mem_addr[16]
.sym 84270 $abc$64360$new_n5258_
.sym 84271 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 84272 soc.cpu.mem_addr[0]
.sym 84275 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 84276 soc.spimemio.xfer.flash_clk
.sym 84277 soc.spimemio.xfer.ibuffer[7]
.sym 84278 soc.spimemio.xfer.ibuffer[3]
.sym 84281 soc.cpu.mem_addr[10]
.sym 84282 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 84283 soc.spimemio.config_dummy[2]
.sym 84284 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 84287 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 84288 $false
.sym 84289 $false
.sym 84290 $false
.sym 84291 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46607
.sym 84292 clk_16mhz$2$2
.sym 84293 soc.spimemio.jump
.sym 84294 $abc$64360$new_n6786_
.sym 84295 $abc$64360$new_n6791_
.sym 84296 $abc$64360$new_n6789_
.sym 84297 $abc$64360$new_n6787_
.sym 84298 $abc$64360$new_n8644_
.sym 84299 $abc$64360$new_n6788_
.sym 84300 soc.spimemio.xfer.count[3]
.sym 84301 soc.spimemio.xfer.count[2]
.sym 84368 $false
.sym 84369 $abc$64360$new_n7581_
.sym 84370 soc.cpu.instr_rdinstrh
.sym 84371 soc.cpu.count_instr[40]
.sym 84374 $false
.sym 84375 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 84376 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 84377 soc.spimemio.xfer.flash_clk
.sym 84380 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 84381 $abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 84382 $abc$64360$new_n6795_
.sym 84383 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 84386 $false
.sym 84387 $abc$64360$new_n7615_
.sym 84388 soc.cpu.instr_rdinstrh
.sym 84389 soc.cpu.count_instr[43]
.sym 84392 soc.cpu.count_instr[11]
.sym 84393 soc.cpu.instr_rdinstr
.sym 84394 soc.cpu.instr_rdcycleh
.sym 84395 soc.cpu.count_cycle[43]
.sym 84398 soc.cpu.count_instr[8]
.sym 84399 soc.cpu.instr_rdinstr
.sym 84400 soc.cpu.instr_rdcycleh
.sym 84401 soc.cpu.count_cycle[40]
.sym 84404 soc.spimemio.xfer.ibuffer[7]
.sym 84405 $false
.sym 84406 $false
.sym 84407 $false
.sym 84410 soc.spimemio.xfer.ibuffer[1]
.sym 84411 $false
.sym 84412 $false
.sym 84413 $false
.sym 84414 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448
.sym 84415 clk_16mhz$2$2
.sym 84416 $false
.sym 84417 $abc$64360$new_n5235_
.sym 84419 $abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$95_Y[1]
.sym 84420 $abc$64360$auto$alumacc.cc:474:replace_alu$7376.lcu.g[0]_new_inv_
.sym 84422 soc.spimemio.buffer[21]
.sym 84423 soc.spimemio.buffer[16]
.sym 84424 soc.spimemio.buffer[20]
.sym 84491 $false
.sym 84492 $false
.sym 84493 soc.spimemio.rd_addr[17]
.sym 84494 soc.cpu.mem_addr[17]
.sym 84497 $false
.sym 84498 $false
.sym 84499 soc.spimemio.rd_addr[15]
.sym 84500 soc.cpu.mem_addr[15]
.sym 84503 soc.spimemio.rd_addr[15]
.sym 84504 soc.cpu.mem_addr[15]
.sym 84505 soc.spimemio.rd_addr[5]
.sym 84506 soc.cpu.mem_addr[5]
.sym 84509 soc.spimemio.rd_addr[5]
.sym 84510 soc.cpu.mem_addr[5]
.sym 84511 $abc$64360$new_n4294_
.sym 84512 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[17]_new_
.sym 84515 $abc$64360$new_n4329_
.sym 84516 soc.spimemio.rd_addr[19]
.sym 84517 soc.cpu.mem_addr[19]
.sym 84518 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[17]_new_
.sym 84521 $abc$64360$new_n8536_
.sym 84522 soc.spimemio.valid
.sym 84523 soc.memory.rdata[4]
.sym 84524 soc.ram_ready
.sym 84527 soc.simpleuart.recv_pattern[7]
.sym 84528 $false
.sym 84529 $false
.sym 84530 $false
.sym 84537 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942
.sym 84538 clk_16mhz$2$2
.sym 84539 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 84541 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 84545 soc.spimemio.buffer[5]
.sym 84546 soc.spimemio.buffer[3]
.sym 84576 $true
.sym 84613 $auto$alumacc.cc:474:replace_alu$7379.C[1]$2
.sym 84615 soc.spimemio.xfer.count[0]
.sym 84616 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 84619 $auto$alumacc.cc:474:replace_alu$7379.C[2]$2
.sym 84621 soc.spimemio.xfer.count[1]
.sym 84622 $true$2
.sym 84623 $auto$alumacc.cc:474:replace_alu$7379.C[1]$2
.sym 84625 $auto$alumacc.cc:474:replace_alu$7379.C[3]
.sym 84627 soc.spimemio.xfer.count[2]
.sym 84628 $true$2
.sym 84629 $auto$alumacc.cc:474:replace_alu$7379.C[2]$2
.sym 84632 $false
.sym 84633 soc.spimemio.xfer.count[3]
.sym 84634 soc.spimemio.xfer.flash_clk
.sym 84635 $auto$alumacc.cc:474:replace_alu$7379.C[3]
.sym 84638 $false
.sym 84639 soc.spimemio.rd_inc
.sym 84640 soc.cpu.mem_addr[4]
.sym 84641 $abc$64360$auto$wreduce.cc:454:run$7061[4]
.sym 84644 soc.spimemio.buffer[20]
.sym 84645 $false
.sym 84646 $false
.sym 84647 $false
.sym 84650 $false
.sym 84651 soc.spimemio.rd_inc
.sym 84652 soc.cpu.mem_addr[5]
.sym 84653 $abc$64360$auto$wreduce.cc:454:run$7061[5]
.sym 84656 $false
.sym 84657 soc.spimemio.rd_inc
.sym 84658 soc.cpu.mem_addr[3]
.sym 84659 $abc$64360$auto$wreduce.cc:454:run$7061[3]
.sym 84660 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 84661 clk_16mhz$2$2
.sym 84662 $false
.sym 84663 soc.simpleuart.send_pattern[5]
.sym 84664 soc.simpleuart.send_pattern[7]
.sym 84665 soc.simpleuart.send_pattern[4]
.sym 84666 soc.simpleuart.send_pattern[1]
.sym 84667 soc.simpleuart.send_pattern[8]
.sym 84668 soc.simpleuart.send_pattern[6]
.sym 84669 soc.simpleuart.send_pattern[2]
.sym 84670 soc.simpleuart.send_pattern[3]
.sym 84737 soc.spimemio.rd_addr[13]
.sym 84738 soc.cpu.mem_addr[13]
.sym 84739 soc.spimemio.rd_addr[16]
.sym 84740 soc.cpu.mem_addr[16]
.sym 84743 soc.spimemio.rd_addr[18]
.sym 84744 soc.cpu.mem_addr[18]
.sym 84745 soc.spimemio.rd_addr[22]
.sym 84746 soc.cpu.mem_addr[22]
.sym 84749 soc.spimemio.rd_addr[16]
.sym 84750 soc.cpu.mem_addr[16]
.sym 84751 soc.cpu.mem_addr[12]
.sym 84752 soc.spimemio.rd_addr[12]
.sym 84755 $false
.sym 84756 $false
.sym 84757 soc.spimemio.rd_addr[4]
.sym 84758 soc.cpu.mem_addr[4]
.sym 84761 $abc$64360$new_n4318_
.sym 84762 $abc$64360$new_n4290_
.sym 84763 $abc$64360$new_n8534_
.sym 84764 $abc$64360$new_n8533_
.sym 84767 soc.spimemio.rd_valid
.sym 84768 $abc$64360$new_n4288_
.sym 84769 soc.cpu.mem_addr[3]
.sym 84770 soc.spimemio.rd_addr[3]
.sym 84773 $abc$64360$new_n4295_
.sym 84774 $abc$64360$new_n4292_
.sym 84775 $abc$64360$new_n4289_
.sym 84776 $abc$64360$new_n4286_
.sym 84779 $abc$64360$new_n4791_
.sym 84780 $abc$64360$new_n4290_
.sym 84781 soc.cpu.mem_addr[22]
.sym 84782 soc.spimemio.rd_addr[22]
.sym 84789 soc.simpleuart.send_pattern[9]
.sym 84878 soc.spimemio.rd_addr[3]
.sym 84879 soc.cpu.mem_addr[3]
.sym 84880 soc.cpu.mem_addr[20]
.sym 84881 soc.spimemio.rd_addr[20]
.sym 84890 $abc$64360$new_n4288_
.sym 84891 $abc$64360$new_n4287_
.sym 84892 soc.cpu.mem_addr[3]
.sym 84893 soc.spimemio.rd_addr[3]
.sym 84896 $false
.sym 84897 $false
.sym 84898 soc.cpu.mem_addr[12]
.sym 84899 soc.spimemio.rd_addr[12]
.sym 85137 $abc$64360$new_n5747_
.sym 85138 $abc$64360$new_n5746_
.sym 85139 $abc$64360$new_n5754_
.sym 85140 $abc$64360$new_n5753_
.sym 85143 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_
.sym 85247 $false
.sym 85248 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 85249 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.sym 85250 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 85253 $false
.sym 85254 $false
.sym 85255 $abc$64360$new_n5746_
.sym 85256 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.sym 85259 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_
.sym 85260 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 85261 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.sym 85262 $abc$64360$new_n5742_
.sym 85265 $abc$64360$new_n8622_
.sym 85266 $abc$64360$new_n5731_
.sym 85267 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.sym 85268 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 85271 soc.cpu.mem_rdata_latched[12]
.sym 85272 $abc$64360$new_n5741_
.sym 85273 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.sym 85274 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 85277 $false
.sym 85278 $abc$64360$new_n5735_
.sym 85279 soc.cpu.mem_rdata_latched[12]
.sym 85280 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 85283 $abc$64360$new_n5743_
.sym 85284 $abc$64360$techmap$techmap\soc.cpu.$procmux$5421.$and$/usr/local/bin/../share/yosys/techmap.v:434$14070_Y[0]_new_inv_
.sym 85285 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 85286 $abc$64360$techmap$techmap\soc.cpu.$procmux$5408.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_inv_
.sym 85289 $abc$64360$new_n8624_
.sym 85290 $abc$64360$new_n5739_
.sym 85291 $abc$64360$techmap$techmap\soc.cpu.$procmux$5423.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_
.sym 85292 $abc$64360$new_n5747_
.sym 85293 $true
.sym 85294 clk_16mhz$2$2
.sym 85295 $false
.sym 85296 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[3]_new_inv_
.sym 85297 $abc$64360$new_n5773_
.sym 85298 $abc$64360$new_n5766_
.sym 85299 $abc$64360$new_n5750_
.sym 85300 $abc$64360$new_n5749_
.sym 85301 soc.cpu.mem_rdata_q[27]
.sym 85302 soc.cpu.mem_rdata_q[28]
.sym 85303 soc.cpu.mem_rdata_q[26]
.sym 85370 soc.cpu.mem_rdata_latched[5]
.sym 85371 $abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 85372 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 85373 $abc$64360$new_n5736_
.sym 85376 $abc$64360$new_n5734_
.sym 85377 $abc$64360$techmap$techmap\soc.cpu.$procmux$5307.$and$/usr/local/bin/../share/yosys/techmap.v:434$14256_Y[3]_new_
.sym 85378 soc.cpu.mem_rdata_latched[2]
.sym 85379 $abc$64360$new_n5736_
.sym 85382 $false
.sym 85383 $false
.sym 85384 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 85385 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_
.sym 85388 $false
.sym 85389 $false
.sym 85390 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_
.sym 85391 $abc$64360$new_n5737_
.sym 85394 $false
.sym 85395 $false
.sym 85396 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 85397 $abc$64360$techmap$techmap\soc.cpu.$procmux$5307.$and$/usr/local/bin/../share/yosys/techmap.v:434$14256_Y[3]_new_
.sym 85400 $false
.sym 85401 $false
.sym 85402 soc.cpu.mem_rdata_latched[12]
.sym 85403 $abc$64360$new_n5729_
.sym 85406 $abc$64360$new_n5747_
.sym 85407 soc.cpu.mem_rdata_latched[12]
.sym 85408 $abc$64360$new_n5759_
.sym 85409 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 85412 $false
.sym 85413 $abc$64360$new_n5880_
.sym 85414 $abc$64360$techmap\soc.cpu.$procmux$5234_Y_new_inv_
.sym 85415 $abc$64360$new_n5766_
.sym 85416 $true
.sym 85417 clk_16mhz$2$2
.sym 85418 $false
.sym 85419 $abc$64360$new_n5757_
.sym 85420 $abc$64360$new_n5768_
.sym 85421 $abc$64360$new_n8631_
.sym 85422 $abc$64360$new_n8629_
.sym 85423 $abc$64360$new_n8630_
.sym 85424 $abc$64360$new_n5756_
.sym 85425 $abc$64360$new_n5775_
.sym 85426 $abc$64360$new_n5758_
.sym 85493 $false
.sym 85494 $false
.sym 85495 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_
.sym 85496 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 85499 $abc$64360$new_n4815_
.sym 85500 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 85501 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.sym 85502 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_
.sym 85505 $false
.sym 85506 $false
.sym 85507 $abc$64360$new_n4815_
.sym 85508 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 85511 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 85512 $abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.sym 85513 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 85514 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 85517 $false
.sym 85518 soc.cpu.mem_rdata_latched[12]
.sym 85519 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_
.sym 85520 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.sym 85523 $false
.sym 85524 $false
.sym 85525 $abc$64360$new_n4812_
.sym 85526 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_
.sym 85529 $false
.sym 85530 $false
.sym 85531 $abc$64360$new_n4815_
.sym 85532 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 85535 $false
.sym 85536 $abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 85537 $abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_
.sym 85538 soc.cpu.mem_rdata_latched[2]
.sym 85542 $abc$64360$new_n5769_
.sym 85543 $abc$64360$new_n5940_
.sym 85544 $abc$64360$new_n5933_
.sym 85545 $abc$64360$new_n5875_
.sym 85546 $abc$64360$new_n5760_
.sym 85547 $abc$64360$new_n5828_
.sym 85548 $abc$64360$new_n5939_
.sym 85549 $abc$64360$new_n5770_
.sym 85616 $false
.sym 85617 $false
.sym 85618 soc.cpu.mem_rdata_latched[6]
.sym 85619 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19439[2]_new_inv_
.sym 85622 $false
.sym 85623 $abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 85624 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_
.sym 85625 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[1]_new_inv_
.sym 85628 $abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.sym 85629 $abc$64360$new_n4835_
.sym 85630 $abc$64360$new_n4812_
.sym 85631 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_
.sym 85634 $false
.sym 85635 soc.cpu.mem_rdata_latched[5]
.sym 85636 soc.cpu.mem_rdata_latched[4]
.sym 85637 soc.cpu.mem_rdata_latched[6]
.sym 85640 $false
.sym 85641 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 85642 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 85643 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 85646 $false
.sym 85647 $false
.sym 85648 soc.cpu.mem_rdata_latched[5]
.sym 85649 soc.cpu.mem_rdata_latched[4]
.sym 85652 $false
.sym 85653 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 85654 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 85655 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 85658 $abc$64360$new_n4740_
.sym 85659 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_
.sym 85660 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19439[2]_new_inv_
.sym 85661 soc.cpu.mem_rdata_latched[6]
.sym 85662 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 85663 clk_16mhz$2$2
.sym 85664 $false
.sym 85665 $abc$64360$new_n5848_
.sym 85666 $abc$64360$new_n5847_
.sym 85667 $abc$64360$new_n5776_
.sym 85668 $abc$64360$new_n5913_
.sym 85669 $abc$64360$new_n5874_
.sym 85670 $abc$64360$new_n4905_
.sym 85671 $abc$64360$new_n5796_
.sym 85672 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_
.sym 85739 $abc$64360$new_n5746_
.sym 85740 $abc$64360$new_n5850_
.sym 85741 $abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 85742 $abc$64360$new_n5847_
.sym 85745 $false
.sym 85746 $false
.sym 85747 $abc$64360$new_n5746_
.sym 85748 $abc$64360$new_n5846_
.sym 85751 $false
.sym 85752 $false
.sym 85753 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 85754 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 85757 $abc$64360$new_n5850_
.sym 85758 $abc$64360$new_n5753_
.sym 85759 $abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.sym 85760 $abc$64360$new_n5847_
.sym 85763 $false
.sym 85764 soc.cpu.mem_xfer
.sym 85765 $abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 85766 soc.cpu.mem_rdata_q[23]
.sym 85769 $abc$64360$new_n5743_
.sym 85770 $abc$64360$new_n5871_
.sym 85771 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[3]_new_inv_
.sym 85772 $abc$64360$new_n5753_
.sym 85775 $abc$64360$new_n4906_
.sym 85776 $abc$64360$new_n4905_
.sym 85777 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 85778 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_
.sym 85781 $false
.sym 85782 $abc$64360$new_n5939_
.sym 85783 $abc$64360$new_n4888_
.sym 85784 $abc$64360$new_n5938_
.sym 85785 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 85786 clk_16mhz$2$2
.sym 85787 $false
.sym 85788 $abc$64360$techmap$techmap\soc.cpu.$procmux$4594.$and$/usr/local/bin/../share/yosys/techmap.v:434$14288_Y_new_
.sym 85789 $abc$64360$new_n5873_
.sym 85790 $abc$64360$new_n8632_
.sym 85791 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 85792 $abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.sym 85793 $abc$64360$new_n5854_
.sym 85794 $abc$64360$new_n8633_
.sym 85795 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 85862 $false
.sym 85863 $abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.sym 85864 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 85865 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 85868 $false
.sym 85869 $abc$64360$new_n4686_
.sym 85870 $abc$64360$new_n4625_
.sym 85871 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 85874 $false
.sym 85875 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 85876 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 85877 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_
.sym 85880 $false
.sym 85881 $false
.sym 85882 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 85883 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.sym 85886 $false
.sym 85887 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 85888 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 85889 soc.cpu.mem_rdata_latched[12]
.sym 85892 $false
.sym 85893 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 85894 $abc$64360$new_n4625_
.sym 85895 $abc$64360$new_n5759_
.sym 85898 $abc$64360$new_n5743_
.sym 85899 $abc$64360$new_n8634_
.sym 85900 $abc$64360$new_n8633_
.sym 85901 $abc$64360$new_n5839_
.sym 85904 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[4]_new_inv_
.sym 85905 $abc$64360$new_n5845_
.sym 85906 $abc$64360$new_n5743_
.sym 85907 $abc$64360$new_n5873_
.sym 85908 $true
.sym 85909 clk_16mhz$2$2
.sym 85910 $false
.sym 85911 $abc$64360$new_n5860_
.sym 85912 $abc$64360$new_n5861_
.sym 85913 $abc$64360$new_n5777_
.sym 85914 $abc$64360$new_n5857_
.sym 85915 $abc$64360$techmap\soc.cpu.$procmux$5276_Y_new_inv_
.sym 85916 $abc$64360$new_n5853_
.sym 85917 $abc$64360$new_n5862_
.sym 85918 soc.cpu.mem_rdata_q[7]
.sym 85985 $false
.sym 85986 soc.cpu.mem_rdata_latched[3]
.sym 85987 $abc$64360$new_n4864_
.sym 85988 $abc$64360$new_n5743_
.sym 85991 $false
.sym 85992 soc.cpu.mem_xfer
.sym 85993 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 85994 soc.cpu.mem_rdata_q[8]
.sym 85997 $false
.sym 85998 $abc$64360$new_n5857_
.sym 85999 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[1]_new_inv_
.sym 86000 $abc$64360$new_n5845_
.sym 86003 $false
.sym 86004 $abc$64360$new_n5860_
.sym 86005 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[2]_new_inv_
.sym 86006 $abc$64360$new_n5845_
.sym 86009 $false
.sym 86010 $abc$64360$new_n5797_
.sym 86011 $abc$64360$techmap\soc.cpu.$procmux$5391_Y[0]_new_inv_
.sym 86012 $abc$64360$new_n5795_
.sym 86015 soc.cpu.mem_xfer
.sym 86016 $abc$64360$new_n5795_
.sym 86017 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 86018 soc.cpu.mem_rdata_q[11]
.sym 86021 $false
.sym 86022 $abc$64360$new_n5853_
.sym 86023 $abc$64360$techmap\soc.cpu.$procmux$5291_Y[0]_new_inv_
.sym 86024 $abc$64360$new_n5845_
.sym 86027 soc.cpu.mem_xfer
.sym 86028 $abc$64360$new_n5795_
.sym 86029 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 86030 soc.cpu.mem_rdata_q[10]
.sym 86031 $true
.sym 86032 clk_16mhz$2$2
.sym 86033 $false
.sym 86034 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[19]_new_
.sym 86035 $abc$64360$new_n7229_
.sym 86036 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[26]_new_
.sym 86037 soc.cpu.alu_out_q[30]
.sym 86040 soc.cpu.alu_out_q[26]
.sym 86041 soc.cpu.alu_out_q[19]
.sym 86108 $false
.sym 86109 $false
.sym 86110 $false
.sym 86111 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 86120 $abc$64360$techmap\soc.cpu.$procmux$4377_Y
.sym 86121 $false
.sym 86122 $false
.sym 86123 $false
.sym 86154 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 86155 clk_16mhz$2$2
.sym 86156 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12667
.sym 86157 $abc$64360$new_n5714_
.sym 86158 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27655[1]_new_inv_
.sym 86159 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[0]_new_inv_
.sym 86160 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[1]_new_inv_
.sym 86161 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[2]_new_inv_
.sym 86162 $abc$64360$new_n7152_
.sym 86163 $abc$64360$new_n5711_
.sym 86164 $abc$64360$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1063_Y_new_inv_
.sym 86231 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[5]_new_inv_
.sym 86232 $abc$64360$new_n5709_
.sym 86233 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[3]_new_inv_
.sym 86234 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[4]_new_inv_
.sym 86237 soc.cpu.reg_op2[12]
.sym 86238 soc.cpu.reg_op2[13]
.sym 86239 soc.cpu.reg_op2[14]
.sym 86240 soc.cpu.reg_op2[15]
.sym 86243 $false
.sym 86244 soc.cpu.mem_rdata_q[9]
.sym 86245 soc.cpu.mem_rdata_q[8]
.sym 86246 soc.cpu.mem_rdata_q[7]
.sym 86249 soc.cpu.reg_op2[16]
.sym 86250 soc.cpu.reg_op2[17]
.sym 86251 soc.cpu.reg_op2[18]
.sym 86252 soc.cpu.reg_op2[19]
.sym 86255 soc.cpu.reg_op2[0]
.sym 86256 soc.cpu.reg_op2[5]
.sym 86257 soc.cpu.reg_op2[6]
.sym 86258 soc.cpu.reg_op2[7]
.sym 86261 soc.cpu.reg_op2[8]
.sym 86262 soc.cpu.reg_op2[9]
.sym 86263 soc.cpu.reg_op2[10]
.sym 86264 soc.cpu.reg_op2[11]
.sym 86267 soc.cpu.mem_rdata_latched[2]
.sym 86268 $false
.sym 86269 $false
.sym 86270 $false
.sym 86273 soc.cpu.mem_rdata_latched[6]
.sym 86274 $false
.sym 86275 $false
.sym 86276 $false
.sym 86277 soc.cpu.mem_xfer
.sym 86278 clk_16mhz$2$2
.sym 86279 $false
.sym 86280 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][26]_new_
.sym 86281 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][22]_new_
.sym 86282 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][30]_new_inv_
.sym 86283 $abc$64360$new_n7123_
.sym 86284 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][30]_new_
.sym 86285 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][30]_new_
.sym 86286 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][18]_new_inv_
.sym 86287 soc.cpu.pcpi_insn[12]
.sym 86354 $false
.sym 86355 $false
.sym 86356 soc.cpu.mem_rdata_q[23]
.sym 86357 soc.cpu.mem_rdata_q[22]
.sym 86366 $false
.sym 86367 soc.cpu.pcpi_insn[12]
.sym 86368 soc.cpu.pcpi_insn[13]
.sym 86369 soc.cpu.pcpi_insn[14]
.sym 86372 $false
.sym 86373 soc.cpu.pcpi_insn[12]
.sym 86374 soc.cpu.pcpi_insn[14]
.sym 86375 soc.cpu.pcpi_insn[13]
.sym 86384 $false
.sym 86385 soc.cpu.pcpi_insn[13]
.sym 86386 soc.cpu.pcpi_insn[14]
.sym 86387 soc.cpu.pcpi_insn[12]
.sym 86390 $false
.sym 86391 soc.cpu.pcpi_insn[14]
.sym 86392 soc.cpu.pcpi_insn[13]
.sym 86393 soc.cpu.pcpi_insn[12]
.sym 86400 $true
.sym 86401 clk_16mhz$2$2
.sym 86402 $abc$64360$auto$rtlil.cc:1981:NotGate$64172
.sym 86404 $abc$64360$new_n4374_
.sym 86405 $abc$64360$new_n5713_
.sym 86406 soc.cpu.pcpi_insn[3]
.sym 86407 soc.cpu.pcpi_insn[25]
.sym 86409 soc.cpu.pcpi_insn[6]
.sym 86410 soc.cpu.pcpi_insn[2]
.sym 86477 $false
.sym 86478 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 86479 soc.cpu.mem_rdata_q[10]
.sym 86480 soc.cpu.mem_rdata_q[0]
.sym 86483 soc.cpu.mem_rdata_q[1]
.sym 86484 soc.cpu.mem_rdata_q[0]
.sym 86485 soc.cpu.mem_rdata_q[3]
.sym 86486 soc.cpu.mem_rdata_q[2]
.sym 86489 $false
.sym 86490 $abc$64360$new_n5649_
.sym 86491 soc.cpu.mem_rdata_q[3]
.sym 86492 soc.cpu.mem_rdata_q[2]
.sym 86495 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 86496 soc.cpu.mem_rdata_q[24]
.sym 86497 soc.cpu.mem_rdata_q[11]
.sym 86498 soc.cpu.mem_rdata_q[10]
.sym 86501 $false
.sym 86502 $abc$64360$new_n5641_
.sym 86503 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_
.sym 86504 soc.cpu.mem_rdata_q[21]
.sym 86507 soc.cpu.mem_rdata_q[5]
.sym 86508 soc.cpu.mem_rdata_q[4]
.sym 86509 soc.cpu.mem_rdata_q[6]
.sym 86510 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19250[0]_new_inv_
.sym 86513 soc.cpu.mem_rdata_latched[3]
.sym 86514 $false
.sym 86515 $false
.sym 86516 $false
.sym 86519 $false
.sym 86520 $false
.sym 86521 $false
.sym 86522 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 86523 soc.cpu.mem_xfer
.sym 86524 clk_16mhz$2$2
.sym 86525 $false
.sym 86526 $abc$64360$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 86527 $abc$64360$new_n5667_
.sym 86528 $abc$64360$new_n7155_
.sym 86529 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_
.sym 86530 $abc$64360$new_n5623_
.sym 86531 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1046$2216_Y_new_
.sym 86532 soc.cpu.instr_lbu
.sym 86533 soc.cpu.is_slli_srli_srai
.sym 86600 $false
.sym 86601 $false
.sym 86602 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18963[3]_new_inv_
.sym 86603 $abc$64360$new_n5655_
.sym 86606 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_
.sym 86607 $abc$64360$new_n5655_
.sym 86608 soc.cpu.mem_rdata_q[25]
.sym 86609 soc.cpu.mem_rdata_q[24]
.sym 86612 soc.cpu.mem_rdata_q[31]
.sym 86613 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_
.sym 86614 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_
.sym 86615 soc.cpu.mem_rdata_q[28]
.sym 86618 $false
.sym 86619 $false
.sym 86620 soc.cpu.mem_rdata_q[30]
.sym 86621 soc.cpu.mem_rdata_q[29]
.sym 86624 $false
.sym 86625 $abc$64360$new_n5656_
.sym 86626 $abc$64360$auto$simplemap.cc:168:logic_reduce$18905[1]_new_inv_
.sym 86627 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1060$2263_Y_new_
.sym 86630 $abc$64360$auto$simplemap.cc:168:logic_reduce$18905[1]_new_inv_
.sym 86631 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1060$2263_Y_new_
.sym 86632 $abc$64360$new_n5640_
.sym 86633 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_
.sym 86636 soc.cpu.mem_rdata_q[27]
.sym 86637 soc.cpu.mem_rdata_q[25]
.sym 86638 soc.cpu.mem_rdata_q[24]
.sym 86639 soc.cpu.mem_rdata_q[26]
.sym 86642 $false
.sym 86643 $false
.sym 86644 $abc$64360$new_n7278_
.sym 86645 $abc$64360$new_n7283_
.sym 86646 $true
.sym 86647 clk_16mhz$2$2
.sym 86648 $false
.sym 86649 $abc$64360$new_n4409_
.sym 86650 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[13]_new_
.sym 86651 $abc$64360$new_n4408_
.sym 86652 soc.cpu.alu_out_q[29]
.sym 86653 soc.cpu.alu_out_q[1]
.sym 86654 soc.cpu.alu_out_q[11]
.sym 86655 soc.cpu.alu_out_q[3]
.sym 86656 soc.cpu.alu_out_q[21]
.sym 86723 soc.cpu.mem_rdata_q[21]
.sym 86724 $abc$64360$new_n5654_
.sym 86725 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_
.sym 86726 soc.cpu.mem_rdata_q[20]
.sym 86729 $false
.sym 86730 $false
.sym 86731 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 86732 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 86735 $false
.sym 86736 $abc$64360$new_n5654_
.sym 86737 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_
.sym 86738 soc.cpu.mem_rdata_q[21]
.sym 86741 $false
.sym 86742 $false
.sym 86743 soc.cpu.is_sb_sh_sw
.sym 86744 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_
.sym 86747 $false
.sym 86748 $abc$64360$new_n5660_
.sym 86749 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_
.sym 86750 soc.cpu.mem_rdata_q[21]
.sym 86753 $abc$64360$new_n5652_
.sym 86754 $abc$64360$new_n5639_
.sym 86755 $abc$64360$new_n5650_
.sym 86756 $abc$64360$new_n5648_
.sym 86759 $false
.sym 86760 soc.cpu.mem_rdata_q[14]
.sym 86761 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 86762 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 86765 soc.cpu.mem_rdata_q[21]
.sym 86766 $abc$64360$new_n5660_
.sym 86767 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_
.sym 86768 soc.cpu.mem_rdata_q[20]
.sym 86769 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 86770 clk_16mhz$2$2
.sym 86771 $false
.sym 86772 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[1]_new_
.sym 86773 $abc$64360$new_n6916_
.sym 86774 $abc$64360$new_n6915_
.sym 86775 $abc$64360$new_n6914_
.sym 86776 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[9]_new_
.sym 86777 $abc$64360$new_n7134_
.sym 86778 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[5]_new_
.sym 86779 soc.cpu.alu_out_q[17]
.sym 86846 soc.cpu.reg_op2[3]
.sym 86847 soc.cpu.reg_op2[4]
.sym 86848 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][11]_new_inv_
.sym 86849 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][3]_new_inv_
.sym 86852 $false
.sym 86853 soc.cpu.reg_op2[3]
.sym 86854 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][11]_new_inv_
.sym 86855 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][19]_new_
.sym 86858 $false
.sym 86859 soc.cpu.instr_lh
.sym 86860 soc.cpu.instr_lhu
.sym 86861 soc.cpu.instr_lw
.sym 86864 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 86865 $abc$64360$new_n7064_
.sym 86866 soc.cpu.reg_op2[4]
.sym 86867 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][27]_new_
.sym 86870 $false
.sym 86871 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 86872 $abc$64360$new_n6958_
.sym 86873 soc.cpu.reg_op2[2]
.sym 86876 soc.cpu.reg_op2[4]
.sym 86877 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 86878 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][19]_new_inv_
.sym 86879 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][3]_new_inv_
.sym 86882 $false
.sym 86883 soc.cpu.reg_op2[3]
.sym 86884 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][19]_new_
.sym 86885 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 86888 $abc$64360$new_n7239_
.sym 86889 $abc$64360$new_n7123_
.sym 86890 soc.cpu.reg_op2[4]
.sym 86891 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][27]_new_
.sym 86892 $true
.sym 86893 clk_16mhz$2$2
.sym 86894 $false
.sym 86895 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][29]_new_
.sym 86896 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][21]_new_inv_
.sym 86897 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][25]_new_
.sym 86898 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][17]_new_inv_
.sym 86899 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][21]_new_
.sym 86900 $abc$64360$new_n7088_
.sym 86901 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][17]_new_inv_
.sym 86902 $abc$64360$new_n7283_
.sym 86969 $false
.sym 86970 $false
.sym 86971 $abc$64360$new_n6895_
.sym 86972 soc.cpu.reg_op2[1]
.sym 86975 $false
.sym 86976 soc.cpu.reg_op2[2]
.sym 86977 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][23]_new_inv_
.sym 86978 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][27]_new_inv_
.sym 86981 $false
.sym 86982 soc.cpu.reg_op2[0]
.sym 86983 soc.cpu.reg_op1[30]
.sym 86984 soc.cpu.reg_op1[29]
.sym 86987 $false
.sym 86988 soc.cpu.reg_op2[1]
.sym 86989 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][27]_new_inv_
.sym 86990 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][29]_new_inv_
.sym 86993 soc.cpu.reg_op2[2]
.sym 86994 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][27]_new_inv_
.sym 86995 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 86996 $abc$64360$new_n6958_
.sym 86999 $false
.sym 87000 $false
.sym 87001 soc.cpu.reg_op1[31]
.sym 87002 soc.cpu.reg_op2[0]
.sym 87005 soc.cpu.reg_op2[1]
.sym 87006 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][29]_new_inv_
.sym 87007 $abc$64360$new_n6895_
.sym 87008 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 87011 soc.cpu.reg_op2[6]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 87016 clk_16mhz$2$2
.sym 87017 $false
.sym 87018 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][5]_new_
.sym 87019 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][5]_new_inv_
.sym 87020 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][9]_new_inv_
.sym 87021 $abc$64360$new_n6912_
.sym 87022 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][13]_new_inv_
.sym 87023 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][9]_new_
.sym 87024 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][1]_new_
.sym 87025 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][21]_new_inv_
.sym 87092 $false
.sym 87093 soc.cpu.reg_op2[0]
.sym 87094 soc.cpu.reg_op1[26]
.sym 87095 soc.cpu.reg_op1[25]
.sym 87098 $false
.sym 87099 soc.cpu.reg_op2[1]
.sym 87100 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][25]_new_inv_
.sym 87101 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][27]_new_inv_
.sym 87104 $false
.sym 87105 soc.cpu.reg_op2[0]
.sym 87106 soc.cpu.reg_op1[24]
.sym 87107 soc.cpu.reg_op1[23]
.sym 87110 $false
.sym 87111 soc.cpu.reg_op2[0]
.sym 87112 soc.cpu.reg_op1[28]
.sym 87113 soc.cpu.reg_op1[27]
.sym 87116 $false
.sym 87117 soc.cpu.mem_rdata_q[13]
.sym 87118 soc.cpu.mem_rdata_q[12]
.sym 87119 soc.cpu.mem_rdata_q[14]
.sym 87128 $false
.sym 87129 soc.cpu.reg_op2[2]
.sym 87130 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][19]_new_inv_
.sym 87131 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][23]_new_inv_
.sym 87134 $false
.sym 87135 soc.cpu.reg_op2[1]
.sym 87136 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][23]_new_inv_
.sym 87137 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][25]_new_inv_
.sym 87141 $abc$64360$new_n6906_
.sym 87142 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][5]_new_inv_
.sym 87144 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][1]_new_inv_
.sym 87145 $abc$64360$new_n7285_
.sym 87146 $abc$64360$new_n6910_
.sym 87147 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][31]_new_inv_
.sym 87148 $abc$64360$new_n7286_
.sym 87215 $abc$64360$new_n5713_
.sym 87216 soc.cpu.reg_op2[0]
.sym 87217 soc.cpu.reg_op1[4]
.sym 87218 soc.cpu.reg_op1[3]
.sym 87221 $false
.sym 87222 $false
.sym 87223 soc.cpu.instr_ecall_ebreak
.sym 87224 soc.cpu.pcpi_timeout
.sym 87227 soc.cpu.reg_op2[3]
.sym 87228 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][3]_new_inv_
.sym 87229 $abc$64360$new_n8650_
.sym 87230 $abc$64360$new_n6948_
.sym 87251 $abc$64360$techmap\soc.cpu.$procmux$4275_Y
.sym 87252 $false
.sym 87253 $false
.sym 87254 $false
.sym 87261 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45429
.sym 87262 clk_16mhz$2$2
.sym 87263 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 87264 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][9]_new_inv_
.sym 87265 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][3]_new_inv_
.sym 87266 $abc$64360$new_n7019_
.sym 87267 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][13]_new_inv_
.sym 87268 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][13]_new_inv_
.sym 87269 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][15]_new_inv_
.sym 87270 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][11]_new_inv_
.sym 87271 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][11]_new_inv_
.sym 87338 $false
.sym 87339 soc.cpu.reg_op2[1]
.sym 87340 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][5]_new_inv_
.sym 87341 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][7]_new_inv_
.sym 87344 soc.cpu.reg_op2[2]
.sym 87345 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][7]_new_inv_
.sym 87346 soc.cpu.reg_op2[1]
.sym 87347 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][5]_new_inv_
.sym 87350 $false
.sym 87351 $false
.sym 87352 $abc$64360$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 87353 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1277$2390_Y
.sym 87356 $false
.sym 87357 soc.cpu.reg_op2[1]
.sym 87358 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][9]_new_inv_
.sym 87359 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][7]_new_inv_
.sym 87362 $false
.sym 87363 soc.cpu.reg_op2[0]
.sym 87364 soc.cpu.reg_op1[8]
.sym 87365 soc.cpu.reg_op1[7]
.sym 87368 $false
.sym 87369 $false
.sym 87370 soc.cpu.clear_prefetched_high_word_q
.sym 87371 soc.cpu.prefetched_high_word
.sym 87374 $false
.sym 87375 soc.cpu.reg_op2[0]
.sym 87376 soc.cpu.reg_op1[6]
.sym 87377 soc.cpu.reg_op1[5]
.sym 87380 $abc$64360$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 87381 $false
.sym 87382 $false
.sym 87383 $false
.sym 87384 $true
.sym 87385 clk_16mhz$2$2
.sym 87386 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1277$2390_Y
.sym 87512 flash_io0_oe
.sym 87513 flash_io1_oe
.sym 87514 soc.spimemio.config_oe[1]
.sym 87517 soc.spimemio.config_oe[0]
.sym 87590 $false
.sym 87591 $abc$64360$new_n4681_
.sym 87592 soc.spimemio.config_oe[3]
.sym 87593 soc.spimemio.config_en
.sym 87596 $false
.sym 87597 $abc$64360$new_n4681_
.sym 87598 soc.spimemio.config_oe[2]
.sym 87599 soc.spimemio.config_en
.sym 87602 soc.cpu.mem_wdata[11]
.sym 87603 $false
.sym 87604 $false
.sym 87605 $false
.sym 87620 soc.cpu.mem_wdata[10]
.sym 87621 $false
.sym 87622 $false
.sym 87623 $false
.sym 87630 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431
.sym 87631 clk_16mhz$2$2
.sym 87632 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 87633 $abc$64360$new_n4681_
.sym 87634 $abc$64360$new_n4706_
.sym 87636 $abc$64360$new_n4708_
.sym 87639 gpio[9]
.sym 87749 $false
.sym 87750 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_
.sym 87751 soc.spimemio.din_tag[1]
.sym 87752 $abc$64360$new_n5293_
.sym 87753 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615
.sym 87754 clk_16mhz$2$2
.sym 87755 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 87756 $abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_
.sym 87758 $abc$64360$new_n5231_
.sym 87759 $abc$64360$auto$opt_reduce.cc:132:opt_mux$7014_new_
.sym 87761 soc.spimemio.din_valid
.sym 87762 soc.spimemio.xfer_resetn
.sym 87830 $false
.sym 87831 $false
.sym 87832 soc.spimemio.state[3]
.sym 87833 soc.spimemio.state[2]
.sym 87836 $abc$64360$new_n5231_
.sym 87837 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21373_Y[3]_new_
.sym 87838 $abc$64360$new_n5258_
.sym 87839 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21375_Y[3]_new_
.sym 87842 $false
.sym 87843 $false
.sym 87844 soc.spimemio.state[0]
.sym 87845 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_
.sym 87848 $false
.sym 87849 $abc$64360$new_n5296_
.sym 87850 soc.spimemio.state[1]
.sym 87851 soc.spimemio.state[0]
.sym 87854 $false
.sym 87855 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_
.sym 87856 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21375_Y[3]_new_
.sym 87857 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_
.sym 87860 $false
.sym 87861 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32590[0]_new_inv_
.sym 87862 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 87863 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 87866 $false
.sym 87867 soc.spimemio.state[3]
.sym 87868 soc.spimemio.state[1]
.sym 87869 soc.spimemio.state[2]
.sym 87872 $false
.sym 87873 $false
.sym 87874 $abc$64360$new_n5302_
.sym 87875 soc.spimemio.state[1]
.sym 87879 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 87881 $abc$64360$new_n6723_
.sym 87882 $abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_
.sym 87883 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 87884 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_
.sym 87885 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33266_new_inv_
.sym 87886 soc.spimemio.xfer.ibuffer[4]
.sym 87953 $false
.sym 87954 $false
.sym 87955 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 87956 soc.spimemio.jump
.sym 87959 $abc$64360$new_n6274_
.sym 87960 $abc$64360$new_n6275_
.sym 87961 $abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_
.sym 87962 soc.spimemio.state[1]
.sym 87965 $false
.sym 87966 $false
.sym 87967 soc.spimemio.jump
.sym 87968 soc.spimemio.config_cont
.sym 87971 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 87972 soc.spimemio.state[1]
.sym 87973 soc.spimemio.state[0]
.sym 87974 $abc$64360$new_n5296_
.sym 87977 $false
.sym 87978 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_
.sym 87979 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 87980 $abc$64360$new_n5231_
.sym 87983 $abc$64360$new_n5296_
.sym 87984 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_
.sym 87985 soc.spimemio.state[0]
.sym 87986 soc.spimemio.state[1]
.sym 87989 soc.spimemio.state[3]
.sym 87990 soc.spimemio.state[2]
.sym 87991 soc.spimemio.state[1]
.sym 87992 soc.spimemio.state[0]
.sym 87995 $abc$64360$techmap\soc.spimemio.$procmux$6289_Y
.sym 87996 $false
.sym 87997 $false
.sym 87998 $false
.sym 87999 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47611
.sym 88000 clk_16mhz$2$2
.sym 88001 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 88002 $abc$64360$new_n6710_
.sym 88005 $abc$64360$new_n6711_
.sym 88006 $abc$64360$new_n5252_
.sym 88007 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_
.sym 88008 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203
.sym 88009 soc.spimemio.din_data[7]
.sym 88076 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 88077 soc.spimemio.xfer.flash_clk
.sym 88078 soc.spimemio.xfer.ibuffer[0]
.sym 88079 flash_io1_di
.sym 88082 $false
.sym 88083 soc.spimemio.state[3]
.sym 88084 soc.spimemio.state[2]
.sym 88085 soc.spimemio.state[0]
.sym 88088 soc.spimemio.xfer.flash_clk
.sym 88089 $abc$64360$new_n6704_
.sym 88090 soc.spimemio.xfer.ibuffer[0]
.sym 88091 flash_io0_di
.sym 88094 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[0]_new_
.sym 88095 $abc$64360$new_n6703_
.sym 88096 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 88097 flash_io0_di
.sym 88100 flash_io1_di
.sym 88101 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 88102 soc.spimemio.xfer.flash_clk
.sym 88103 $abc$64360$new_n6704_
.sym 88106 $false
.sym 88107 $false
.sym 88108 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 88109 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 88112 $false
.sym 88113 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 88114 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13946_Y[0]_new_inv_
.sym 88115 soc.spimemio.xfer.ibuffer[0]
.sym 88118 $false
.sym 88119 $abc$64360$new_n6710_
.sym 88120 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 88121 $abc$64360$new_n6709_
.sym 88122 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55082
.sym 88123 clk_16mhz$2$2
.sym 88124 $false
.sym 88125 $abc$64360$new_n5269_
.sym 88126 $abc$64360$new_n5270_
.sym 88127 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55082
.sym 88128 $abc$64360$new_n6717_
.sym 88129 $abc$64360$new_n5555_
.sym 88130 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 88131 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[4]_new_inv_
.sym 88132 soc.spimemio.din_data[4]
.sym 88199 $abc$64360$new_n5247_
.sym 88200 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_
.sym 88201 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 88202 soc.cpu.mem_addr[15]
.sym 88205 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_
.sym 88206 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 88207 soc.spimemio.config_ddr
.sym 88208 soc.spimemio.config_qspi
.sym 88211 $false
.sym 88212 $false
.sym 88213 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 88214 $abc$64360$new_n5231_
.sym 88217 $abc$64360$new_n5247_
.sym 88218 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_
.sym 88219 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 88220 soc.cpu.mem_addr[13]
.sym 88223 soc.spimemio.din_data[5]
.sym 88224 $abc$64360$new_n5253_
.sym 88225 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 88226 soc.cpu.mem_addr[5]
.sym 88229 $false
.sym 88230 $false
.sym 88231 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_
.sym 88232 soc.spimemio.state[1]
.sym 88235 $false
.sym 88236 $false
.sym 88237 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_
.sym 88238 soc.spimemio.config_cont
.sym 88241 $abc$64360$new_n5267_
.sym 88242 $abc$64360$new_n5266_
.sym 88243 $abc$64360$new_n5258_
.sym 88244 soc.cpu.mem_addr[21]
.sym 88245 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 88246 clk_16mhz$2$2
.sym 88247 $false
.sym 88248 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[2]_new_inv_
.sym 88249 $abc$64360$new_n6751_
.sym 88250 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[1]_new_inv_
.sym 88251 $abc$64360$new_n5262_
.sym 88252 $abc$64360$new_n5260_
.sym 88253 soc.spimemio.din_data[2]
.sym 88254 soc.spimemio.din_data[1]
.sym 88322 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_
.sym 88323 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 88324 soc.spimemio.config_ddr
.sym 88325 soc.spimemio.config_qspi
.sym 88328 $false
.sym 88329 soc.spimemio.config_ddr
.sym 88330 soc.spimemio.config_qspi
.sym 88331 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 88334 $abc$64360$new_n5290_
.sym 88335 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_
.sym 88336 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 88337 soc.cpu.mem_addr[8]
.sym 88340 $abc$64360$new_n5280_
.sym 88341 $abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_
.sym 88342 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21128_Y[2]_new_
.sym 88343 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_
.sym 88346 $false
.sym 88347 $abc$64360$new_n5287_
.sym 88348 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 88349 soc.cpu.mem_addr[9]
.sym 88352 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 88353 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_
.sym 88354 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.sym 88355 soc.spimemio.config_dummy[0]
.sym 88358 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32381[0]_new_inv_
.sym 88359 $abc$64360$new_n5247_
.sym 88360 soc.cpu.mem_addr[11]
.sym 88361 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 88364 $abc$64360$new_n5291_
.sym 88365 $abc$64360$new_n5289_
.sym 88366 $abc$64360$new_n5253_
.sym 88367 soc.spimemio.din_data[0]
.sym 88368 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 88369 clk_16mhz$2$2
.sym 88370 $false
.sym 88371 $abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 88372 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y_new_inv_
.sym 88373 $abc$64360$new_n8582_
.sym 88374 $abc$64360$new_n5245_
.sym 88375 $abc$64360$new_n6783_
.sym 88376 $abc$64360$techmap\soc.spimemio.xfer.$procmux$6029_Y_new_
.sym 88377 $abc$64360$new_n8583_
.sym 88378 soc.spimemio.xfer.count[1]
.sym 88445 $abc$64360$new_n6787_
.sym 88446 $abc$64360$new_n6788_
.sym 88447 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 88448 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 88451 $false
.sym 88452 soc.spimemio.xfer.xfer_qspi
.sym 88453 soc.spimemio.xfer.flash_clk
.sym 88454 soc.spimemio.xfer.xfer_ddr
.sym 88457 $false
.sym 88458 $false
.sym 88459 $abc$64360$new_n6791_
.sym 88460 $abc$64360$auto$alumacc.cc:474:replace_alu$7376.lcu.g[0]_new_inv_
.sym 88463 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 88464 soc.spimemio.xfer.flash_clk
.sym 88465 soc.spimemio.xfer.count[2]
.sym 88466 $abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$114_Y[2]
.sym 88469 soc.spimemio.xfer.count[3]
.sym 88470 $abc$64360$new_n6791_
.sym 88471 $abc$64360$auto$alumacc.cc:474:replace_alu$7376.lcu.g[0]_new_inv_
.sym 88472 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 88475 $false
.sym 88476 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 88477 soc.spimemio.xfer.count[2]
.sym 88478 soc.spimemio.xfer.flash_clk
.sym 88481 $abc$64360$new_n8644_
.sym 88482 $abc$64360$new_n5231_
.sym 88483 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 88484 $abc$64360$new_n6794_
.sym 88487 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 88488 soc.spimemio.xfer.count[2]
.sym 88489 $abc$64360$new_n6786_
.sym 88490 $abc$64360$new_n6789_
.sym 88491 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930
.sym 88492 clk_16mhz$2$2
.sym 88493 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 88494 $abc$64360$new_n6784_
.sym 88495 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[6]_new_inv_
.sym 88497 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 88498 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$and$/usr/local/bin/../share/yosys/techmap.v:434$14302_Y_new_
.sym 88499 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[3]_new_inv_
.sym 88501 soc.spimemio.xfer.count[0]
.sym 88568 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 88569 soc.spimemio.xfer.flash_clk
.sym 88570 soc.spimemio.xfer.count[1]
.sym 88571 $abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$95_Y[1]
.sym 88580 $false
.sym 88581 soc.spimemio.xfer.count[1]
.sym 88582 $false
.sym 88583 $auto$alumacc.cc:474:replace_alu$7379.C[1]
.sym 88586 soc.spimemio.xfer.count[2]
.sym 88587 soc.spimemio.xfer.count[1]
.sym 88588 soc.spimemio.xfer.count[3]
.sym 88589 soc.spimemio.xfer.count[0]
.sym 88598 soc.spimemio.xfer.ibuffer[5]
.sym 88599 $false
.sym 88600 $false
.sym 88601 $false
.sym 88604 soc.spimemio.xfer.ibuffer[0]
.sym 88605 $false
.sym 88606 $false
.sym 88607 $false
.sym 88610 soc.spimemio.xfer.ibuffer[4]
.sym 88611 $false
.sym 88612 $false
.sym 88613 $false
.sym 88614 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448
.sym 88615 clk_16mhz$2$2
.sym 88616 $false
.sym 88620 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 88622 soc.spimemio.din_data[6]
.sym 88623 soc.spimemio.din_data[3]
.sym 88697 soc.spimemio.xfer.flash_clk
.sym 88698 soc.spimemio.xfer.count[2]
.sym 88699 $false
.sym 88700 $auto$alumacc.cc:474:replace_alu$7379.C[2]
.sym 88721 soc.spimemio.xfer.ibuffer[5]
.sym 88722 $false
.sym 88723 $false
.sym 88724 $false
.sym 88727 soc.spimemio.xfer.ibuffer[3]
.sym 88728 $false
.sym 88729 $false
.sym 88730 $false
.sym 88737 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144
.sym 88738 clk_16mhz$2$2
.sym 88739 $false
.sym 88814 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88815 $abc$64360$new_n5430_
.sym 88816 soc.cpu.mem_wdata[4]
.sym 88817 soc.simpleuart.send_pattern[6]
.sym 88820 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88821 $abc$64360$new_n5430_
.sym 88822 soc.cpu.mem_wdata[6]
.sym 88823 soc.simpleuart.send_pattern[8]
.sym 88826 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88827 $abc$64360$new_n5430_
.sym 88828 soc.cpu.mem_wdata[3]
.sym 88829 soc.simpleuart.send_pattern[5]
.sym 88832 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88833 $abc$64360$new_n5430_
.sym 88834 soc.cpu.mem_wdata[0]
.sym 88835 soc.simpleuart.send_pattern[2]
.sym 88838 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88839 $abc$64360$new_n5430_
.sym 88840 soc.cpu.mem_wdata[7]
.sym 88841 soc.simpleuart.send_pattern[9]
.sym 88844 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88845 $abc$64360$new_n5430_
.sym 88846 soc.cpu.mem_wdata[5]
.sym 88847 soc.simpleuart.send_pattern[7]
.sym 88850 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88851 $abc$64360$new_n5430_
.sym 88852 soc.cpu.mem_wdata[1]
.sym 88853 soc.simpleuart.send_pattern[3]
.sym 88856 $abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.sym 88857 $abc$64360$new_n5430_
.sym 88858 soc.cpu.mem_wdata[2]
.sym 88859 soc.simpleuart.send_pattern[4]
.sym 88860 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181
.sym 88861 clk_16mhz$2$2
.sym 88862 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 88955 $true$2
.sym 88956 $false
.sym 88957 $false
.sym 88958 $false
.sym 88983 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181
.sym 88984 clk_16mhz$2$2
.sym 88985 $false
.sym 89215 $abc$64360$new_n5786_
.sym 89216 $abc$64360$new_n5785_
.sym 89217 $abc$64360$new_n5731_
.sym 89218 $abc$64360$new_n5784_
.sym 89219 $abc$64360$new_n5732_
.sym 89221 $abc$64360$new_n5752_
.sym 89324 $false
.sym 89325 $false
.sym 89326 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89327 $abc$64360$new_n5743_
.sym 89330 $false
.sym 89331 $false
.sym 89332 $abc$64360$new_n5743_
.sym 89333 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 89336 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89337 $abc$64360$new_n5731_
.sym 89338 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 89339 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 89342 $false
.sym 89343 $false
.sym 89344 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 89345 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 89360 $false
.sym 89361 $false
.sym 89362 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 89363 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 89373 $abc$64360$new_n5791_
.sym 89374 $abc$64360$new_n5783_
.sym 89375 $abc$64360$new_n5779_
.sym 89376 $abc$64360$techmap\soc.cpu.$procmux$5432_Y[5]_new_inv_
.sym 89377 $abc$64360$new_n5789_
.sym 89378 $abc$64360$new_n5782_
.sym 89379 soc.cpu.mem_rdata_q[30]
.sym 89380 soc.cpu.mem_rdata_q[29]
.sym 89447 $false
.sym 89448 soc.cpu.mem_xfer
.sym 89449 $abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 89450 soc.cpu.mem_rdata_q[28]
.sym 89453 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[3]_new_inv_
.sym 89454 $abc$64360$new_n5750_
.sym 89455 $abc$64360$new_n5746_
.sym 89456 $abc$64360$new_n5754_
.sym 89459 $abc$64360$new_n5750_
.sym 89460 $abc$64360$new_n5767_
.sym 89461 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 89462 $abc$64360$new_n5754_
.sym 89465 $false
.sym 89466 $abc$64360$new_n5751_
.sym 89467 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_
.sym 89468 $abc$64360$new_n5753_
.sym 89471 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[1]_new_inv_
.sym 89472 $abc$64360$new_n5750_
.sym 89473 $abc$64360$new_n5746_
.sym 89474 $abc$64360$new_n5754_
.sym 89477 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[2]_new_inv_
.sym 89478 $abc$64360$new_n5766_
.sym 89479 $abc$64360$new_n5743_
.sym 89480 $abc$64360$new_n5768_
.sym 89483 $false
.sym 89484 $abc$64360$new_n5776_
.sym 89485 $abc$64360$new_n5775_
.sym 89486 $abc$64360$new_n5773_
.sym 89489 $abc$64360$new_n5749_
.sym 89490 $abc$64360$new_n5743_
.sym 89491 $abc$64360$new_n5756_
.sym 89492 $abc$64360$new_n5764_
.sym 89493 $true
.sym 89494 clk_16mhz$2$2
.sym 89495 $false
.sym 89496 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[5]_new_inv_
.sym 89497 $abc$64360$new_n5823_
.sym 89498 $abc$64360$techmap\soc.cpu.$procmux$5340_Y[1]_new_inv_
.sym 89499 $abc$64360$new_n5824_
.sym 89500 $abc$64360$new_n5816_
.sym 89501 $abc$64360$new_n5822_
.sym 89502 $abc$64360$new_n5751_
.sym 89503 soc.cpu.mem_rdata_q[13]
.sym 89570 $false
.sym 89571 $false
.sym 89572 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89573 $abc$64360$new_n5758_
.sym 89576 $abc$64360$new_n5769_
.sym 89577 $abc$64360$new_n5757_
.sym 89578 $abc$64360$new_n4864_
.sym 89579 soc.cpu.mem_rdata_latched[6]
.sym 89582 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_
.sym 89583 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 89584 $abc$64360$new_n8630_
.sym 89585 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89588 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 89589 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 89590 soc.cpu.mem_rdata_latched[6]
.sym 89591 soc.cpu.mem_rdata_latched[12]
.sym 89594 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 89595 $abc$64360$new_n8629_
.sym 89596 $abc$64360$new_n5729_
.sym 89597 soc.cpu.mem_rdata_latched[3]
.sym 89600 $abc$64360$new_n5760_
.sym 89601 $abc$64360$new_n5757_
.sym 89602 $abc$64360$new_n4895_
.sym 89603 soc.cpu.mem_rdata_latched[2]
.sym 89606 $abc$64360$new_n5747_
.sym 89607 $abc$64360$new_n5758_
.sym 89608 soc.cpu.mem_rdata_latched[4]
.sym 89609 $abc$64360$new_n5737_
.sym 89612 $false
.sym 89613 soc.cpu.mem_rdata_latched[12]
.sym 89614 $abc$64360$new_n5759_
.sym 89615 $abc$64360$new_n5729_
.sym 89619 $abc$64360$new_n5831_
.sym 89620 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.sym 89621 $abc$64360$new_n5830_
.sym 89622 $abc$64360$new_n5829_
.sym 89623 $abc$64360$new_n5827_
.sym 89624 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_
.sym 89625 $abc$64360$techmap\soc.cpu.$procmux$5340_Y[2]_new_inv_
.sym 89626 soc.cpu.mem_rdata_q[14]
.sym 89693 $abc$64360$new_n5770_
.sym 89694 $abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.sym 89695 $abc$64360$new_n5762_
.sym 89696 $abc$64360$new_n5761_
.sym 89699 $abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.sym 89700 $abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_
.sym 89701 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_
.sym 89702 soc.cpu.mem_rdata_latched[4]
.sym 89705 $abc$64360$new_n4895_
.sym 89706 $abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_
.sym 89707 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.sym 89708 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_
.sym 89711 $abc$64360$new_n4895_
.sym 89712 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89713 $abc$64360$new_n5759_
.sym 89714 $abc$64360$new_n5737_
.sym 89717 $false
.sym 89718 $abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.sym 89719 $abc$64360$new_n5761_
.sym 89720 $abc$64360$new_n5762_
.sym 89723 $false
.sym 89724 $false
.sym 89725 $abc$64360$new_n5729_
.sym 89726 $abc$64360$new_n5747_
.sym 89729 $abc$64360$new_n5940_
.sym 89730 $abc$64360$new_n5762_
.sym 89731 $abc$64360$new_n5792_
.sym 89732 $abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_
.sym 89735 soc.cpu.mem_rdata_latched[3]
.sym 89736 $abc$64360$new_n4895_
.sym 89737 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89738 $abc$64360$new_n5737_
.sym 89742 $abc$64360$techmap\soc.cpu.$procmux$5391_Y[1]_new_inv_
.sym 89743 $abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_
.sym 89744 $abc$64360$techmap$techmap\soc.cpu.$procmux$5395.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14125_Y_new_inv_
.sym 89745 $abc$64360$new_n5802_
.sym 89746 $abc$64360$new_n5795_
.sym 89747 $abc$64360$new_n5761_
.sym 89748 $abc$64360$new_n5801_
.sym 89749 soc.cpu.mem_rdata_q[9]
.sym 89816 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 89817 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_
.sym 89818 soc.cpu.mem_rdata_latched[12]
.sym 89819 $abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_
.sym 89822 $false
.sym 89823 $false
.sym 89824 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 89825 $abc$64360$new_n5848_
.sym 89828 $abc$64360$new_n5777_
.sym 89829 $abc$64360$new_n5743_
.sym 89830 $abc$64360$new_n5762_
.sym 89831 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 89834 $false
.sym 89835 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 89836 $abc$64360$new_n4895_
.sym 89837 $abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.sym 89840 soc.cpu.mem_rdata_latched[6]
.sym 89841 $abc$64360$new_n5875_
.sym 89842 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 89843 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 89846 $false
.sym 89847 $false
.sym 89848 $abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_
.sym 89849 soc.cpu.mem_rdata_latched[12]
.sym 89852 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 89853 $abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_
.sym 89854 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89855 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_
.sym 89858 $false
.sym 89859 $false
.sym 89860 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 89861 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 89865 $abc$64360$new_n5762_
.sym 89866 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 89869 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 89870 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89871 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 89872 soc.cpu.reg_op1[22]
.sym 89939 $false
.sym 89940 $false
.sym 89941 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 89942 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_
.sym 89945 $false
.sym 89946 $false
.sym 89947 $abc$64360$new_n5874_
.sym 89948 $abc$64360$new_n5839_
.sym 89951 $abc$64360$new_n5854_
.sym 89952 $abc$64360$new_n5762_
.sym 89953 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 89954 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_
.sym 89957 $false
.sym 89958 $false
.sym 89959 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 89960 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 89963 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 89964 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 89965 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 89966 soc.cpu.mem_rdata_latched[12]
.sym 89969 $false
.sym 89970 $false
.sym 89971 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 89972 $abc$64360$new_n5759_
.sym 89975 $abc$64360$new_n8632_
.sym 89976 soc.cpu.mem_rdata_latched[5]
.sym 89977 $abc$64360$techmap$techmap\soc.cpu.$procmux$4594.$and$/usr/local/bin/../share/yosys/techmap.v:434$14288_Y_new_
.sym 89978 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 89981 $false
.sym 89982 $false
.sym 89983 $abc$64360$new_n5933_
.sym 89984 $abc$64360$techmap$techmap\soc.cpu.$procmux$4594.$and$/usr/local/bin/../share/yosys/techmap.v:434$14288_Y_new_
.sym 89985 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 89986 clk_16mhz$2$2
.sym 89987 $false
.sym 89988 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[2]_new_
.sym 89989 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[10]_new_
.sym 89990 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[2]_new_
.sym 89991 $abc$64360$new_n7147_
.sym 89992 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26415[1]_new_inv_
.sym 89993 $abc$64360$new_n6935_
.sym 89994 $abc$64360$new_n7230_
.sym 89995 soc.cpu.alu_out_q[10]
.sym 90062 $abc$64360$new_n5743_
.sym 90063 $abc$64360$new_n5839_
.sym 90064 $abc$64360$new_n5861_
.sym 90065 $abc$64360$new_n5862_
.sym 90068 $false
.sym 90069 soc.cpu.mem_rdata_latched[4]
.sym 90070 $abc$64360$new_n5854_
.sym 90071 $abc$64360$new_n4895_
.sym 90074 $false
.sym 90075 soc.cpu.mem_rdata_latched[12]
.sym 90076 $abc$64360$new_n4864_
.sym 90077 $abc$64360$new_n5743_
.sym 90080 $abc$64360$new_n5743_
.sym 90081 $abc$64360$new_n5839_
.sym 90082 soc.cpu.mem_rdata_latched[3]
.sym 90083 $abc$64360$new_n5854_
.sym 90086 $false
.sym 90087 soc.cpu.mem_xfer
.sym 90088 $abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.sym 90089 soc.cpu.mem_rdata_q[7]
.sym 90092 $abc$64360$new_n5743_
.sym 90093 $abc$64360$new_n5839_
.sym 90094 soc.cpu.mem_rdata_latched[2]
.sym 90095 $abc$64360$new_n5854_
.sym 90098 $false
.sym 90099 $false
.sym 90100 soc.cpu.mem_rdata_latched[6]
.sym 90101 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 90104 $false
.sym 90105 $abc$64360$new_n5777_
.sym 90106 $abc$64360$techmap\soc.cpu.$procmux$5276_Y_new_inv_
.sym 90107 $abc$64360$new_n5795_
.sym 90108 $true
.sym 90109 clk_16mhz$2$2
.sym 90110 $false
.sym 90111 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[18]_new_
.sym 90112 $abc$64360$new_n5178_
.sym 90113 $abc$64360$new_n7279_
.sym 90115 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27759[1]_new_inv_
.sym 90116 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_
.sym 90117 $abc$64360$new_n5180_
.sym 90118 soc.cpu.mem_rdata_q[4]
.sym 90185 $false
.sym 90186 $false
.sym 90187 soc.cpu.reg_op1[19]
.sym 90188 soc.cpu.reg_op2[19]
.sym 90191 $abc$64360$new_n7230_
.sym 90192 soc.cpu.reg_op1[26]
.sym 90193 soc.cpu.reg_op2[26]
.sym 90194 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 90197 $false
.sym 90198 $abc$64360$new_n7123_
.sym 90199 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][26]_new_
.sym 90200 soc.cpu.reg_op2[4]
.sym 90203 $abc$64360$new_n7268_
.sym 90204 $abc$64360$new_n7123_
.sym 90205 soc.cpu.reg_op2[4]
.sym 90206 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][30]_new_
.sym 90221 $false
.sym 90222 $abc$64360$new_n7231_
.sym 90223 $abc$64360$new_n7229_
.sym 90224 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[26]_new_
.sym 90227 $false
.sym 90228 $abc$64360$new_n7155_
.sym 90229 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[19]_new_
.sym 90230 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 90231 $true
.sym 90232 clk_16mhz$2$2
.sym 90233 $false
.sym 90234 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[18]_new_
.sym 90235 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16158_Y[14]_new_
.sym 90236 $abc$64360$new_n7221_
.sym 90237 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[14]_new_
.sym 90238 soc.cpu.alu_out_q[2]
.sym 90239 soc.cpu.alu_out_q[18]
.sym 90240 soc.cpu.alu_out_q[14]
.sym 90241 soc.cpu.alu_out_q[25]
.sym 90308 $false
.sym 90309 $false
.sym 90310 soc.cpu.reg_op2[3]
.sym 90311 soc.cpu.reg_op2[4]
.sym 90314 soc.cpu.reg_op1[18]
.sym 90315 soc.cpu.reg_op2[18]
.sym 90316 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 90317 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 90320 soc.cpu.reg_op2[28]
.sym 90321 soc.cpu.reg_op2[29]
.sym 90322 soc.cpu.reg_op2[30]
.sym 90323 soc.cpu.reg_op2[31]
.sym 90326 soc.cpu.reg_op2[24]
.sym 90327 soc.cpu.reg_op2[25]
.sym 90328 soc.cpu.reg_op2[26]
.sym 90329 soc.cpu.reg_op2[27]
.sym 90332 soc.cpu.reg_op2[20]
.sym 90333 soc.cpu.reg_op2[21]
.sym 90334 soc.cpu.reg_op2[22]
.sym 90335 soc.cpu.reg_op2[23]
.sym 90338 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27655[1]_new_inv_
.sym 90339 soc.cpu.reg_op1[18]
.sym 90340 soc.cpu.reg_op2[18]
.sym 90341 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 90344 $false
.sym 90345 $abc$64360$new_n5714_
.sym 90346 $abc$64360$new_n5713_
.sym 90347 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[0]_new_inv_
.sym 90350 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[1]_new_inv_
.sym 90351 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[2]_new_inv_
.sym 90352 $abc$64360$new_n5711_
.sym 90353 $abc$64360$new_n5706_
.sym 90357 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][14]_new_inv_
.sym 90358 $abc$64360$new_n7100_
.sym 90359 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][2]_new_inv_
.sym 90360 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][18]_new_inv_
.sym 90361 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][22]_new_inv_
.sym 90362 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[2]_new_
.sym 90363 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[10]_new_
.sym 90364 $abc$64360$new_n7053_
.sym 90431 $false
.sym 90432 soc.cpu.reg_op2[3]
.sym 90433 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][18]_new_inv_
.sym 90434 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 90437 $false
.sym 90438 soc.cpu.reg_op2[2]
.sym 90439 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][30]_new_
.sym 90440 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 90443 $false
.sym 90444 soc.cpu.reg_op2[0]
.sym 90445 soc.cpu.reg_op1[31]
.sym 90446 soc.cpu.reg_op1[30]
.sym 90449 $false
.sym 90450 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 90451 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 90452 soc.cpu.reg_op2[4]
.sym 90455 $false
.sym 90456 soc.cpu.reg_op2[1]
.sym 90457 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][30]_new_inv_
.sym 90458 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 90461 $false
.sym 90462 soc.cpu.reg_op2[3]
.sym 90463 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][22]_new_
.sym 90464 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 90467 $false
.sym 90468 soc.cpu.reg_op2[2]
.sym 90469 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][26]_new_inv_
.sym 90470 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][30]_new_
.sym 90473 soc.cpu.mem_rdata_q[12]
.sym 90474 $false
.sym 90475 $false
.sym 90476 $false
.sym 90477 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 90478 clk_16mhz$2$2
.sym 90479 $false
.sym 90481 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][10]_new_inv_
.sym 90482 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][22]_new_inv_
.sym 90483 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27631[1]_new_inv_
.sym 90484 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][22]_new_inv_
.sym 90485 $abc$64360$new_n7116_
.sym 90487 $abc$64360$new_n7138_
.sym 90560 soc.cpu.pcpi_insn[25]
.sym 90561 soc.cpu.pcpi_insn[6]
.sym 90562 soc.cpu.pcpi_insn[3]
.sym 90563 soc.cpu.pcpi_insn[2]
.sym 90566 $false
.sym 90567 $false
.sym 90568 soc.cpu.reg_op2[1]
.sym 90569 soc.cpu.reg_op2[2]
.sym 90572 soc.cpu.mem_rdata_q[3]
.sym 90573 $false
.sym 90574 $false
.sym 90575 $false
.sym 90578 soc.cpu.mem_rdata_q[25]
.sym 90579 $false
.sym 90580 $false
.sym 90581 $false
.sym 90590 soc.cpu.mem_rdata_q[6]
.sym 90591 $false
.sym 90592 $false
.sym 90593 $false
.sym 90596 soc.cpu.mem_rdata_q[2]
.sym 90597 $false
.sym 90598 $false
.sym 90599 $false
.sym 90600 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 90601 clk_16mhz$2$2
.sym 90602 $false
.sym 90603 $abc$64360$new_n7119_
.sym 90604 $abc$64360$new_n7118_
.sym 90605 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][31]_new_inv_
.sym 90606 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[31]_new_
.sym 90607 $abc$64360$new_n7278_
.sym 90608 $abc$64360$new_n5664_
.sym 90609 $abc$64360$new_n7110_
.sym 90610 soc.cpu.alu_out_q[15]
.sym 90677 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_
.sym 90678 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_
.sym 90679 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1046$2216_Y_new_
.sym 90680 soc.cpu.mem_rdata_q[31]
.sym 90683 soc.cpu.is_alu_reg_reg
.sym 90684 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_
.sym 90685 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_
.sym 90686 soc.cpu.mem_rdata_q[31]
.sym 90689 $abc$64360$new_n7156_
.sym 90690 $abc$64360$new_n7123_
.sym 90691 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][19]_new_inv_
.sym 90692 soc.cpu.reg_op2[4]
.sym 90695 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_
.sym 90696 soc.cpu.mem_rdata_q[30]
.sym 90697 soc.cpu.mem_rdata_q[31]
.sym 90698 soc.cpu.mem_rdata_q[29]
.sym 90701 $false
.sym 90702 $false
.sym 90703 soc.cpu.is_alu_reg_imm
.sym 90704 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_
.sym 90707 $false
.sym 90708 soc.cpu.mem_rdata_q[14]
.sym 90709 soc.cpu.is_alu_reg_imm
.sym 90710 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 90713 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 90714 soc.cpu.mem_rdata_q[14]
.sym 90715 soc.cpu.mem_rdata_q[12]
.sym 90716 soc.cpu.mem_rdata_q[13]
.sym 90719 $false
.sym 90720 $abc$64360$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 90721 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 90722 $abc$64360$new_n5623_
.sym 90723 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 90724 clk_16mhz$2$2
.sym 90725 $false
.sym 90726 $abc$64360$new_n7239_
.sym 90727 $abc$64360$new_n7243_
.sym 90728 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[3]_new_
.sym 90729 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26740[1]_new_inv_
.sym 90730 $abc$64360$new_n6965_
.sym 90731 $abc$64360$new_n7071_
.sym 90732 $abc$64360$new_n6964_
.sym 90733 soc.cpu.mem_rdata_q[0]
.sym 90800 soc.cpu.instr_beq
.sym 90801 soc.cpu.instr_lb
.sym 90802 soc.cpu.instr_lbu
.sym 90803 soc.cpu.instr_sb
.sym 90806 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 90807 $abc$64360$new_n7088_
.sym 90808 soc.cpu.reg_op2[4]
.sym 90809 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][29]_new_
.sym 90812 $abc$64360$techmap$techmap\soc.cpu.$procmux$4005.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17352_Y[1]_new_
.sym 90813 $abc$64360$new_n4410_
.sym 90814 $abc$64360$new_n4409_
.sym 90815 $abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 90818 $abc$64360$new_n8672_
.sym 90819 $abc$64360$new_n7123_
.sym 90820 soc.cpu.reg_op2[4]
.sym 90821 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][29]_new_
.sym 90824 $false
.sym 90825 $abc$64360$new_n6914_
.sym 90826 $abc$64360$new_n6913_
.sym 90827 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[1]_new_
.sym 90830 $false
.sym 90831 $false
.sym 90832 $abc$64360$new_n7065_
.sym 90833 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[11]_new_
.sym 90836 $abc$64360$new_n6964_
.sym 90837 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[3]_new_inv_
.sym 90838 $abc$64360$new_n6963_
.sym 90839 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[3]_new_
.sym 90842 $abc$64360$new_n7175_
.sym 90843 $abc$64360$new_n7123_
.sym 90844 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][21]_new_inv_
.sym 90845 soc.cpu.reg_op2[4]
.sym 90846 $true
.sym 90847 clk_16mhz$2$2
.sym 90848 $false
.sym 90849 $abc$64360$new_n8663_
.sym 90850 $abc$64360$new_n8664_
.sym 90851 $abc$64360$new_n7139_
.sym 90852 $abc$64360$new_n7120_
.sym 90853 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][23]_new_inv_
.sym 90854 $abc$64360$new_n7135_
.sym 90855 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[9]_new_
.sym 90856 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_
.sym 90923 soc.cpu.reg_op2[4]
.sym 90924 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 90925 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][17]_new_inv_
.sym 90926 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][1]_new_
.sym 90929 soc.cpu.reg_op2[1]
.sym 90930 soc.cpu.reg_op1[1]
.sym 90931 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 90932 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 90935 $abc$64360$new_n6916_
.sym 90936 soc.cpu.reg_op2[1]
.sym 90937 soc.cpu.reg_op1[1]
.sym 90938 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 90941 $abc$64360$new_n6915_
.sym 90942 $abc$64360$new_n6877_
.sym 90943 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_
.sym 90944 soc.cpu.reg_op2[3]
.sym 90947 soc.cpu.reg_op2[4]
.sym 90948 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 90949 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][25]_new_
.sym 90950 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][9]_new_
.sym 90953 $abc$64360$new_n7135_
.sym 90954 $abc$64360$new_n7123_
.sym 90955 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][17]_new_inv_
.sym 90956 soc.cpu.reg_op2[4]
.sym 90959 soc.cpu.reg_op2[4]
.sym 90960 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 90961 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][21]_new_inv_
.sym 90962 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][5]_new_
.sym 90965 $false
.sym 90966 $abc$64360$new_n7134_
.sym 90967 $abc$64360$new_n7143_
.sym 90968 $abc$64360$new_n7139_
.sym 90969 $true
.sym 90970 clk_16mhz$2$2
.sym 90971 $false
.sym 90972 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][5]_new_inv_
.sym 90973 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][5]_new_inv_
.sym 90974 $abc$64360$new_n8659_
.sym 90975 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_
.sym 90976 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_
.sym 90977 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_
.sym 90978 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][3]_new_inv_
.sym 90979 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][3]_new_inv_
.sym 91046 $false
.sym 91047 soc.cpu.reg_op2[3]
.sym 91048 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][21]_new_
.sym 91049 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 91052 $false
.sym 91053 soc.cpu.reg_op2[3]
.sym 91054 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][13]_new_inv_
.sym 91055 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][21]_new_
.sym 91058 $false
.sym 91059 soc.cpu.reg_op2[3]
.sym 91060 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][17]_new_inv_
.sym 91061 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 91064 $false
.sym 91065 soc.cpu.reg_op2[3]
.sym 91066 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][9]_new_inv_
.sym 91067 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][17]_new_inv_
.sym 91070 $false
.sym 91071 soc.cpu.reg_op2[2]
.sym 91072 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][29]_new_
.sym 91073 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 91076 soc.cpu.reg_op2[3]
.sym 91077 soc.cpu.reg_op2[4]
.sym 91078 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][13]_new_inv_
.sym 91079 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][5]_new_inv_
.sym 91082 $false
.sym 91083 soc.cpu.reg_op2[2]
.sym 91084 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][25]_new_inv_
.sym 91085 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][29]_new_
.sym 91088 $abc$64360$new_n6877_
.sym 91089 soc.cpu.reg_op2[3]
.sym 91090 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][23]_new_inv_
.sym 91091 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][31]_new_inv_
.sym 91095 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][11]_new_inv_
.sym 91096 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][15]_new_inv_
.sym 91097 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][7]_new_inv_
.sym 91098 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][9]_new_inv_
.sym 91099 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][11]_new_inv_
.sym 91100 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][9]_new_inv_
.sym 91101 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][7]_new_inv_
.sym 91102 soc.cpu.pcpi_div.pcpi_wr
.sym 91169 $false
.sym 91170 soc.cpu.reg_op2[3]
.sym 91171 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][5]_new_inv_
.sym 91172 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][5]_new_inv_
.sym 91175 $false
.sym 91176 soc.cpu.reg_op2[2]
.sym 91177 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][17]_new_inv_
.sym 91178 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][13]_new_inv_
.sym 91181 $false
.sym 91182 soc.cpu.reg_op2[2]
.sym 91183 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][17]_new_inv_
.sym 91184 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][21]_new_inv_
.sym 91187 $abc$64360$new_n5713_
.sym 91188 soc.cpu.reg_op2[0]
.sym 91189 soc.cpu.reg_op1[1]
.sym 91190 soc.cpu.reg_op1[2]
.sym 91193 $false
.sym 91194 soc.cpu.reg_op2[2]
.sym 91195 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][21]_new_inv_
.sym 91196 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][25]_new_inv_
.sym 91199 $false
.sym 91200 soc.cpu.reg_op2[3]
.sym 91201 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][9]_new_inv_
.sym 91202 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][1]_new_inv_
.sym 91205 soc.cpu.reg_op2[3]
.sym 91206 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][1]_new_inv_
.sym 91207 $abc$64360$new_n6906_
.sym 91208 $abc$64360$new_n6912_
.sym 91211 $false
.sym 91212 soc.cpu.reg_op2[1]
.sym 91213 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][21]_new_inv_
.sym 91214 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][23]_new_inv_
.sym 91218 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][19]_new_inv_
.sym 91219 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][19]_new_inv_
.sym 91220 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][17]_new_inv_
.sym 91221 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][15]_new_inv_
.sym 91222 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][17]_new_inv_
.sym 91223 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][15]_new_inv_
.sym 91224 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][23]_new_inv_
.sym 91225 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][27]_new_inv_
.sym 91292 $false
.sym 91293 $abc$64360$new_n6910_
.sym 91294 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][5]_new_inv_
.sym 91295 soc.cpu.reg_op2[2]
.sym 91298 $false
.sym 91299 soc.cpu.reg_op2[2]
.sym 91300 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][9]_new_inv_
.sym 91301 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][5]_new_inv_
.sym 91310 $false
.sym 91311 soc.cpu.reg_op2[2]
.sym 91312 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][9]_new_inv_
.sym 91313 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][13]_new_inv_
.sym 91316 $abc$64360$new_n6911_
.sym 91317 soc.cpu.reg_op2[0]
.sym 91318 soc.cpu.reg_op1[28]
.sym 91319 soc.cpu.reg_op1[29]
.sym 91322 $abc$64360$new_n6911_
.sym 91323 soc.cpu.reg_op2[0]
.sym 91324 soc.cpu.reg_op1[4]
.sym 91325 soc.cpu.reg_op1[3]
.sym 91328 $abc$64360$new_n7285_
.sym 91329 $abc$64360$new_n7286_
.sym 91330 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][27]_new_inv_
.sym 91331 soc.cpu.reg_op2[2]
.sym 91334 $abc$64360$new_n5713_
.sym 91335 soc.cpu.reg_op2[0]
.sym 91336 soc.cpu.reg_op1[30]
.sym 91337 soc.cpu.reg_op1[31]
.sym 91341 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][17]_new_inv_
.sym 91342 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][19]_new_inv_
.sym 91344 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][19]_new_inv_
.sym 91345 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][15]_new_inv_
.sym 91346 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][17]_new_inv_
.sym 91348 soc.cpu.mem_wdata[2]
.sym 91415 $false
.sym 91416 soc.cpu.reg_op2[1]
.sym 91417 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][9]_new_inv_
.sym 91418 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][11]_new_inv_
.sym 91421 $false
.sym 91422 soc.cpu.reg_op2[2]
.sym 91423 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][11]_new_inv_
.sym 91424 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][15]_new_inv_
.sym 91427 soc.cpu.reg_op2[2]
.sym 91428 soc.cpu.reg_op2[3]
.sym 91429 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][11]_new_inv_
.sym 91430 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][7]_new_inv_
.sym 91433 $false
.sym 91434 soc.cpu.reg_op2[0]
.sym 91435 soc.cpu.reg_op1[14]
.sym 91436 soc.cpu.reg_op1[13]
.sym 91439 $false
.sym 91440 soc.cpu.reg_op2[1]
.sym 91441 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][13]_new_inv_
.sym 91442 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][15]_new_inv_
.sym 91445 $false
.sym 91446 soc.cpu.reg_op2[0]
.sym 91447 soc.cpu.reg_op1[16]
.sym 91448 soc.cpu.reg_op1[15]
.sym 91451 $false
.sym 91452 soc.cpu.reg_op2[1]
.sym 91453 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][11]_new_inv_
.sym 91454 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][13]_new_inv_
.sym 91457 $false
.sym 91458 soc.cpu.reg_op2[0]
.sym 91459 soc.cpu.reg_op1[12]
.sym 91460 soc.cpu.reg_op1[11]
.sym 91673 soc.spimemio.config_en
.sym 91674 $abc$64360$new_n4706_
.sym 91675 $abc$64360$new_n4708_
.sym 91676 soc.spimemio.config_oe[0]
.sym 91679 $false
.sym 91680 $abc$64360$new_n4706_
.sym 91681 soc.spimemio.config_oe[1]
.sym 91682 soc.spimemio.config_en
.sym 91685 soc.cpu.mem_wdata[9]
.sym 91686 $false
.sym 91687 $false
.sym 91688 $false
.sym 91703 soc.cpu.mem_wdata[8]
.sym 91704 $false
.sym 91705 $false
.sym 91706 $false
.sym 91707 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431
.sym 91708 clk_16mhz$2$2
.sym 91709 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 91710 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 91714 soc.spimemio.xfer.xfer_rd
.sym 91784 soc.spimemio.xfer.xfer_qspi
.sym 91785 soc.spimemio.config_en
.sym 91786 soc.spimemio.xfer.xfer_rd
.sym 91787 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 91790 soc.spimemio.config_en
.sym 91791 soc.spimemio.xfer.xfer_rd
.sym 91792 $abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_
.sym 91793 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 91802 $false
.sym 91803 $abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_
.sym 91804 soc.spimemio.xfer.xfer_ddr
.sym 91805 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 91820 soc.cpu.mem_wdata[9]
.sym 91821 $false
.sym 91822 $false
.sym 91823 $false
.sym 91830 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.sym 91831 clk_16mhz$2$2
.sym 91832 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 91836 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 91837 soc.spimemio.din_ddr
.sym 91840 soc.spimemio.din_qspi
.sym 91907 soc.spimemio.state[0]
.sym 91908 $abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_
.sym 91909 soc.spimemio.state[3]
.sym 91910 soc.spimemio.state[2]
.sym 91919 soc.spimemio.din_valid
.sym 91920 soc.spimemio.xfer_resetn
.sym 91921 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 91922 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y_new_inv_
.sym 91925 soc.spimemio.state[3]
.sym 91926 soc.spimemio.state[2]
.sym 91927 soc.spimemio.state[0]
.sym 91928 soc.spimemio.state[1]
.sym 91937 $abc$64360$new_n5231_
.sym 91938 $abc$64360$new_n5258_
.sym 91939 $abc$64360$new_n5298_
.sym 91940 $abc$64360$auto$opt_reduce.cc:132:opt_mux$7014_new_
.sym 91943 $false
.sym 91944 $false
.sym 91945 soc.spimemio.jump
.sym 91946 $abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_
.sym 91953 $true
.sym 91954 clk_16mhz$2$2
.sym 91955 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 91956 $abc$64360$new_n6765_
.sym 91957 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33210_new_inv_
.sym 91958 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_
.sym 91959 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_
.sym 91960 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_
.sym 91961 $abc$64360$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 91962 $abc$64360$new_n6777_
.sym 91963 soc.simpleuart.recv_pattern[0]
.sym 92030 $false
.sym 92031 $false
.sym 92032 $abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_
.sym 92033 soc.spimemio.xfer.xfer_ddr
.sym 92042 $false
.sym 92043 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_
.sym 92044 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 92045 soc.spimemio.xfer.ibuffer[2]
.sym 92048 $false
.sym 92049 $false
.sym 92050 soc.spimemio.xfer.xfer_qspi
.sym 92051 soc.spimemio.xfer.xfer_dspi
.sym 92054 soc.spimemio.state[2]
.sym 92055 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 92056 soc.spimemio.state[0]
.sym 92057 soc.spimemio.state[3]
.sym 92060 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 92061 soc.spimemio.xfer.flash_clk
.sym 92062 soc.spimemio.xfer.ibuffer[4]
.sym 92063 soc.spimemio.xfer.ibuffer[0]
.sym 92066 $false
.sym 92067 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_
.sym 92068 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 92069 soc.spimemio.xfer.ibuffer[0]
.sym 92072 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 92073 soc.spimemio.xfer.ibuffer[4]
.sym 92074 $abc$64360$new_n6723_
.sym 92075 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33266_new_inv_
.sym 92076 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203
.sym 92077 clk_16mhz$2$2
.sym 92078 $false
.sym 92079 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_
.sym 92080 $abc$64360$new_n6771_
.sym 92081 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_
.sym 92082 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33202_new_inv_
.sym 92083 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33206_new_inv_
.sym 92084 $abc$64360$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 92085 soc.spimemio.xfer.obuffer[7]
.sym 92086 soc.spimemio.xfer.obuffer[6]
.sym 92153 $abc$64360$new_n6711_
.sym 92154 soc.spimemio.xfer.ibuffer[0]
.sym 92155 $abc$64360$new_n4708_
.sym 92156 soc.spimemio.xfer.flash_clk
.sym 92171 soc.spimemio.xfer.ibuffer[1]
.sym 92172 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 92173 soc.spimemio.xfer.flash_clk
.sym 92174 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 92177 soc.spimemio.din_data[7]
.sym 92178 $abc$64360$new_n5253_
.sym 92179 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 92180 soc.cpu.mem_addr[7]
.sym 92183 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 92184 soc.spimemio.xfer.flash_clk
.sym 92185 soc.spimemio.xfer.ibuffer[4]
.sym 92186 soc.spimemio.xfer.ibuffer[3]
.sym 92189 $false
.sym 92190 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55082
.sym 92191 soc.spimemio.xfer.flash_clk
.sym 92192 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 92195 $abc$64360$new_n5252_
.sym 92196 $abc$64360$new_n5229_
.sym 92197 $abc$64360$new_n5258_
.sym 92198 soc.cpu.mem_addr[23]
.sym 92199 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 92200 clk_16mhz$2$2
.sym 92201 $false
.sym 92202 $abc$64360$soc.spimemio.xfer.next_obuffer[3]_new_inv_
.sym 92203 $abc$64360$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 92204 $abc$64360$new_n6755_
.sym 92205 $abc$64360$new_n6756_
.sym 92206 soc.spimemio.xfer.obuffer[4]
.sym 92207 soc.spimemio.xfer.obuffer[3]
.sym 92208 soc.spimemio.xfer.obuffer[2]
.sym 92209 soc.spimemio.xfer.obuffer[5]
.sym 92276 $abc$64360$new_n5270_
.sym 92277 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_
.sym 92278 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 92279 soc.cpu.mem_addr[12]
.sym 92282 $abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_
.sym 92283 soc.spimemio.config_ddr
.sym 92284 soc.spimemio.config_qspi
.sym 92285 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 92288 $false
.sym 92289 $abc$64360$new_n5555_
.sym 92290 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_
.sym 92291 soc.spimemio.xfer.xfer_dspi
.sym 92294 $false
.sym 92295 soc.spimemio.xfer.xfer_ddr
.sym 92296 soc.spimemio.xfer.xfer_dspi
.sym 92297 soc.spimemio.xfer.xfer_qspi
.sym 92300 $false
.sym 92301 soc.spimemio.xfer_resetn
.sym 92302 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 92303 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 92306 $false
.sym 92307 $false
.sym 92308 soc.spimemio.xfer.xfer_qspi
.sym 92309 soc.spimemio.xfer.xfer_ddr
.sym 92312 soc.cpu.mem_addr[20]
.sym 92313 $abc$64360$new_n5258_
.sym 92314 soc.spimemio.din_data[4]
.sym 92315 $abc$64360$new_n5253_
.sym 92318 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[4]_new_inv_
.sym 92319 $abc$64360$new_n5269_
.sym 92320 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 92321 soc.cpu.mem_addr[4]
.sym 92322 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 92323 clk_16mhz$2$2
.sym 92324 $false
.sym 92325 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55623
.sym 92326 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760
.sym 92327 $abc$64360$new_n6749_
.sym 92328 $abc$64360$new_n6752_
.sym 92329 $abc$64360$new_n6750_
.sym 92330 soc.simpleuart.recv_buf_data[5]
.sym 92331 soc.simpleuart.recv_buf_data[0]
.sym 92332 soc.simpleuart.recv_buf_data[6]
.sym 92399 soc.cpu.mem_addr[18]
.sym 92400 $abc$64360$new_n5258_
.sym 92401 soc.spimemio.din_data[2]
.sym 92402 $abc$64360$new_n5253_
.sym 92405 $false
.sym 92406 $false
.sym 92407 soc.spimemio.xfer.xfer_qspi
.sym 92408 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 92411 soc.cpu.mem_addr[17]
.sym 92412 $abc$64360$new_n5258_
.sym 92413 soc.spimemio.din_data[1]
.sym 92414 $abc$64360$new_n5253_
.sym 92417 $false
.sym 92418 $abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_
.sym 92419 $abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.sym 92420 soc.spimemio.config_qspi
.sym 92423 $abc$64360$new_n5262_
.sym 92424 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_
.sym 92425 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.sym 92426 soc.cpu.mem_addr[14]
.sym 92429 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[2]_new_inv_
.sym 92430 $abc$64360$new_n5278_
.sym 92431 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 92432 soc.cpu.mem_addr[2]
.sym 92435 $abc$64360$new_n5286_
.sym 92436 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[1]_new_inv_
.sym 92437 $abc$64360$new_n5283_
.sym 92438 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_
.sym 92445 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 92446 clk_16mhz$2$2
.sym 92447 $false
.sym 92448 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$55625[1]_new_inv_
.sym 92449 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788
.sym 92450 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54853
.sym 92451 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54879
.sym 92452 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_
.sym 92453 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930
.sym 92454 soc.spimemio.buffer[19]
.sym 92455 soc.spimemio.buffer[18]
.sym 92522 soc.spimemio.xfer.flash_clk
.sym 92523 soc.spimemio.xfer.count[1]
.sym 92524 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 92525 $false
.sym 92528 soc.spimemio.xfer.xfer_qspi
.sym 92529 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$and$/usr/local/bin/../share/yosys/techmap.v:434$14302_Y_new_
.sym 92530 $abc$64360$new_n8583_
.sym 92531 $abc$64360$techmap\soc.spimemio.xfer.$procmux$6029_Y_new_
.sym 92534 soc.spimemio.xfer.count[0]
.sym 92535 soc.spimemio.xfer.count[2]
.sym 92536 soc.spimemio.xfer.xfer_ddr
.sym 92537 soc.spimemio.xfer.flash_clk
.sym 92540 soc.spimemio.xfer.flash_clk
.sym 92541 soc.spimemio.xfer.count[0]
.sym 92542 soc.spimemio.xfer.count[2]
.sym 92543 $abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$114_Y[2]
.sym 92546 $false
.sym 92547 $false
.sym 92548 $abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 92549 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 92552 $abc$64360$new_n5245_
.sym 92553 $abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 92554 $abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 92555 soc.spimemio.xfer.xfer_dspi
.sym 92558 $false
.sym 92559 $abc$64360$new_n8582_
.sym 92560 soc.spimemio.xfer.count[1]
.sym 92561 soc.spimemio.xfer.count[3]
.sym 92564 $abc$64360$new_n6751_
.sym 92565 $abc$64360$new_n6784_
.sym 92566 $abc$64360$new_n6783_
.sym 92567 soc.spimemio.xfer.count[1]
.sym 92568 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930
.sym 92569 clk_16mhz$2$2
.sym 92570 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 92571 $abc$64360$auto$wreduce.cc:454:run$7071[16]
.sym 92574 $abc$64360$auto$wreduce.cc:454:run$7071[19]
.sym 92577 $abc$64360$auto$wreduce.cc:454:run$7071[3]
.sym 92578 $abc$64360$auto$wreduce.cc:454:run$7071[21]
.sym 92645 $abc$64360$new_n4708_
.sym 92646 soc.spimemio.xfer.flash_clk
.sym 92647 soc.spimemio.xfer.count[1]
.sym 92648 $abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$95_Y[1]
.sym 92651 soc.cpu.mem_addr[22]
.sym 92652 $abc$64360$new_n5258_
.sym 92653 soc.spimemio.din_data[6]
.sym 92654 $abc$64360$new_n5253_
.sym 92663 soc.spimemio.xfer.flash_clk
.sym 92664 soc.spimemio.xfer.count[0]
.sym 92665 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 92666 $false
.sym 92669 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 92670 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 92671 $abc$64360$new_n5235_
.sym 92672 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 92675 soc.cpu.mem_addr[19]
.sym 92676 $abc$64360$new_n5258_
.sym 92677 soc.spimemio.din_data[3]
.sym 92678 $abc$64360$new_n5253_
.sym 92687 $abc$64360$new_n4708_
.sym 92688 $abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 92689 soc.spimemio.xfer.count[0]
.sym 92690 $abc$64360$new_n6751_
.sym 92691 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54879
.sym 92692 clk_16mhz$2$2
.sym 92693 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 92694 $abc$64360$auto$alumacc.cc:474:replace_alu$7370.BB[0]
.sym 92695 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 92697 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[0]
.sym 92698 soc.spimemio.xfer.dummy_count[3]
.sym 92699 soc.spimemio.xfer.dummy_count[0]
.sym 92700 soc.spimemio.xfer.dummy_count[1]
.sym 92701 soc.spimemio.xfer.dummy_count[2]
.sym 92786 soc.spimemio.xfer.count[0]
.sym 92787 soc.spimemio.xfer.count[1]
.sym 92788 soc.spimemio.xfer.count[2]
.sym 92789 soc.spimemio.xfer.count[3]
.sym 92798 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[6]_new_inv_
.sym 92799 $abc$64360$new_n5260_
.sym 92800 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 92801 soc.cpu.mem_addr[6]
.sym 92804 $abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[3]_new_inv_
.sym 92805 $abc$64360$new_n8587_
.sym 92806 soc.cpu.mem_addr[3]
.sym 92807 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.sym 92814 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.sym 92815 clk_16mhz$2$2
.sym 92816 $false
.sym 92818 $auto$alumacc.cc:474:replace_alu$7370.C[1]
.sym 92819 $auto$alumacc.cc:474:replace_alu$7370.C[2]
.sym 92820 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[3]
.sym 92824 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[2]
.sym 93407 soc.cpu.mem_rdata_latched[12]
.sym 93408 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 93409 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 93410 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 93413 $false
.sym 93414 $false
.sym 93415 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 93416 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 93419 $false
.sym 93420 $false
.sym 93421 $abc$64360$new_n5732_
.sym 93422 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 93425 $false
.sym 93426 $false
.sym 93427 $abc$64360$new_n5732_
.sym 93428 $abc$64360$new_n5785_
.sym 93431 $false
.sym 93432 $false
.sym 93433 soc.cpu.mem_rdata_latched[12]
.sym 93434 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 93443 $false
.sym 93444 $false
.sym 93445 soc.cpu.mem_rdata_latched[12]
.sym 93446 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 93450 soc.cpu.pcpi_insn[31]
.sym 93453 soc.cpu.pcpi_insn[29]
.sym 93524 $false
.sym 93525 $false
.sym 93526 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 93527 $abc$64360$new_n5792_
.sym 93530 $abc$64360$new_n5786_
.sym 93531 $abc$64360$new_n5784_
.sym 93532 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[4]_new_inv_
.sym 93533 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 93536 $false
.sym 93537 $abc$64360$new_n5750_
.sym 93538 $abc$64360$new_n5746_
.sym 93539 $abc$64360$new_n5780_
.sym 93542 $abc$64360$new_n5791_
.sym 93543 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 93544 $abc$64360$new_n5732_
.sym 93545 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[5]_new_inv_
.sym 93548 $abc$64360$new_n5743_
.sym 93549 $abc$64360$new_n5786_
.sym 93550 $abc$64360$new_n5785_
.sym 93551 $abc$64360$techmap\soc.cpu.$procmux$5432_Y[5]_new_inv_
.sym 93554 $abc$64360$new_n5743_
.sym 93555 $abc$64360$new_n5783_
.sym 93556 $abc$64360$new_n5762_
.sym 93557 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 93560 $false
.sym 93561 $abc$64360$new_n5789_
.sym 93562 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[5]_new_inv_
.sym 93563 $abc$64360$new_n5779_
.sym 93566 $false
.sym 93567 $abc$64360$new_n5782_
.sym 93568 $abc$64360$techmap\soc.cpu.$procmux$5406_Y[4]_new_inv_
.sym 93569 $abc$64360$new_n5779_
.sym 93570 $true
.sym 93571 clk_16mhz$2$2
.sym 93572 $false
.sym 93573 $abc$64360$techmap\soc.cpu.$procmux$5340_Y[0]_new_inv_
.sym 93574 $abc$64360$new_n8627_
.sym 93575 $abc$64360$new_n8628_
.sym 93577 $abc$64360$new_n8626_
.sym 93578 $abc$64360$new_n5813_
.sym 93579 soc.cpu.mem_rdata_q[12]
.sym 93647 $false
.sym 93648 soc.cpu.mem_xfer
.sym 93649 $abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 93650 soc.cpu.mem_rdata_q[30]
.sym 93653 $abc$64360$new_n5743_
.sym 93654 $abc$64360$auto$rtlil.cc:1981:NotGate$63174
.sym 93655 $abc$64360$new_n5824_
.sym 93656 $abc$64360$new_n5780_
.sym 93659 $false
.sym 93660 soc.cpu.mem_xfer
.sym 93661 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 93662 soc.cpu.mem_rdata_q[13]
.sym 93665 $false
.sym 93666 $false
.sym 93667 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 93668 $abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_
.sym 93671 $abc$64360$new_n5747_
.sym 93672 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 93673 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 93674 $abc$64360$new_n5817_
.sym 93677 $abc$64360$techmap\soc.cpu.$procmux$5340_Y[1]_new_inv_
.sym 93678 $abc$64360$new_n5823_
.sym 93679 $abc$64360$new_n5784_
.sym 93680 $abc$64360$new_n5751_
.sym 93683 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 93684 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.sym 93685 $abc$64360$new_n5752_
.sym 93686 $abc$64360$new_n4812_
.sym 93689 $false
.sym 93690 $abc$64360$new_n5822_
.sym 93691 $abc$64360$new_n5743_
.sym 93692 $abc$64360$new_n8631_
.sym 93693 $true
.sym 93694 clk_16mhz$2$2
.sym 93695 $false
.sym 93698 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12586_new_
.sym 93699 $abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_
.sym 93700 $abc$64360$new_n5792_
.sym 93703 soc.cpu.is_alu_reg_reg
.sym 93770 $false
.sym 93771 $false
.sym 93772 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.sym 93773 $abc$64360$new_n5752_
.sym 93776 $false
.sym 93777 soc.cpu.mem_rdata_latched[5]
.sym 93778 soc.cpu.mem_rdata_latched[4]
.sym 93779 soc.cpu.mem_rdata_latched[6]
.sym 93782 $false
.sym 93783 $abc$64360$new_n5785_
.sym 93784 $abc$64360$new_n5743_
.sym 93785 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_
.sym 93788 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.sym 93789 $abc$64360$new_n5747_
.sym 93790 $abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_
.sym 93791 soc.cpu.mem_rdata_latched[12]
.sym 93794 $abc$64360$new_n5829_
.sym 93795 $abc$64360$new_n5830_
.sym 93796 $abc$64360$new_n5828_
.sym 93797 soc.cpu.mem_rdata_latched[4]
.sym 93800 $false
.sym 93801 $false
.sym 93802 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.sym 93803 $abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.sym 93806 $false
.sym 93807 soc.cpu.mem_xfer
.sym 93808 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 93809 soc.cpu.mem_rdata_q[14]
.sym 93812 $abc$64360$new_n5827_
.sym 93813 $abc$64360$techmap\soc.cpu.$procmux$5340_Y[2]_new_inv_
.sym 93814 $abc$64360$new_n5779_
.sym 93815 $abc$64360$new_n5831_
.sym 93816 $true
.sym 93817 clk_16mhz$2$2
.sym 93818 $false
.sym 93821 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.sym 93823 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][14]_new_inv_
.sym 93893 $false
.sym 93894 soc.cpu.mem_xfer
.sym 93895 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 93896 soc.cpu.mem_rdata_q[9]
.sym 93899 $false
.sym 93900 $false
.sym 93901 $abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.sym 93902 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 93905 $false
.sym 93906 $abc$64360$new_n5801_
.sym 93907 $abc$64360$new_n5796_
.sym 93908 $abc$64360$techmap\soc.cpu.$procmux$5391_Y[1]_new_inv_
.sym 93911 $abc$64360$new_n5761_
.sym 93912 $abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.sym 93913 $abc$64360$new_n4864_
.sym 93914 soc.cpu.mem_rdata_latched[4]
.sym 93917 $false
.sym 93918 $false
.sym 93919 $abc$64360$new_n5796_
.sym 93920 $abc$64360$new_n5746_
.sym 93923 $false
.sym 93924 $false
.sym 93925 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 93926 $abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_
.sym 93929 $abc$64360$new_n5802_
.sym 93930 $abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.sym 93931 $abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_
.sym 93932 soc.cpu.mem_rdata_latched[6]
.sym 93935 $abc$64360$new_n5743_
.sym 93936 $abc$64360$techmap$techmap\soc.cpu.$procmux$5395.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14125_Y_new_inv_
.sym 93937 $abc$64360$techmap\soc.cpu.$procmux$5391_Y[1]_new_inv_
.sym 93938 $abc$64360$new_n5746_
.sym 93939 $true
.sym 93940 clk_16mhz$2$2
.sym 93941 $false
.sym 93944 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][16]_new_inv_
.sym 93946 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_
.sym 94016 $false
.sym 94017 $false
.sym 94018 $abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 94019 $abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.sym 94022 $false
.sym 94023 $false
.sym 94024 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 94025 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 94040 $false
.sym 94041 $false
.sym 94042 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 94043 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 94046 $false
.sym 94047 $false
.sym 94048 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 94049 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 94052 $false
.sym 94053 $false
.sym 94054 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 94055 $abc$64360$auto$rtlil.cc:1981:NotGate$63110
.sym 94058 $false
.sym 94059 $abc$64360$new_n4972_
.sym 94060 soc.cpu.reg_op1[22]
.sym 94061 $abc$64360$new_n4930_
.sym 94062 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 94063 clk_16mhz$2$2
.sym 94064 $false
.sym 94065 $abc$64360$new_n7237_
.sym 94066 $abc$64360$new_n5186_
.sym 94067 $abc$64360$new_n7231_
.sym 94068 $abc$64360$new_n5184_
.sym 94069 $abc$64360$new_n7083_
.sym 94070 $abc$64360$new_n7077_
.sym 94071 $abc$64360$new_n7255_
.sym 94072 $abc$64360$new_n7219_
.sym 94139 $false
.sym 94140 $false
.sym 94141 soc.cpu.reg_op1[2]
.sym 94142 soc.cpu.reg_op2[2]
.sym 94145 $abc$64360$new_n6877_
.sym 94146 soc.cpu.reg_op2[3]
.sym 94147 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_
.sym 94148 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_
.sym 94151 $false
.sym 94152 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_
.sym 94153 $abc$64360$new_n6877_
.sym 94154 soc.cpu.reg_op2[3]
.sym 94157 soc.cpu.reg_op2[4]
.sym 94158 soc.cpu.reg_op2[3]
.sym 94159 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_
.sym 94160 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_
.sym 94163 soc.cpu.reg_op1[2]
.sym 94164 soc.cpu.reg_op2[2]
.sym 94165 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 94166 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 94169 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26415[1]_new_inv_
.sym 94170 $abc$64360$new_n6936_
.sym 94171 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[2]_new_
.sym 94172 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 94175 $abc$64360$new_n7138_
.sym 94176 soc.cpu.reg_op2[3]
.sym 94177 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_
.sym 94178 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_
.sym 94181 $false
.sym 94182 $abc$64360$new_n7054_
.sym 94183 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[10]_new_
.sym 94184 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[10]_new_
.sym 94185 $true
.sym 94186 clk_16mhz$2$2
.sym 94187 $false
.sym 94188 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[9]_new_
.sym 94189 $abc$64360$new_n5174_
.sym 94190 $abc$64360$new_n5196_
.sym 94191 $abc$64360$new_n5194_
.sym 94192 $abc$64360$new_n5197_
.sym 94193 soc.cpu.alu_out_q[20]
.sym 94194 soc.cpu.alu_out_q[4]
.sym 94195 soc.cpu.alu_out_q[12]
.sym 94262 $abc$64360$new_n7147_
.sym 94263 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 94264 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][18]_new_inv_
.sym 94265 $abc$64360$new_n5714_
.sym 94268 $abc$64360$new_n5180_
.sym 94269 soc.cpu.reg_op1[6]
.sym 94270 soc.cpu.reg_op2[6]
.sym 94271 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[19]_new_
.sym 94274 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27759[1]_new_inv_
.sym 94275 $abc$64360$new_n7280_
.sym 94276 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_
.sym 94277 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 94286 soc.cpu.reg_op1[31]
.sym 94287 soc.cpu.reg_op2[31]
.sym 94288 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 94289 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 94292 $false
.sym 94293 $false
.sym 94294 soc.cpu.reg_op1[31]
.sym 94295 soc.cpu.reg_op2[31]
.sym 94298 soc.cpu.reg_op2[17]
.sym 94299 soc.cpu.reg_op1[17]
.sym 94300 soc.cpu.reg_op1[21]
.sym 94301 soc.cpu.reg_op2[21]
.sym 94304 soc.cpu.mem_rdata_latched[4]
.sym 94305 $false
.sym 94306 $false
.sym 94307 $false
.sym 94308 soc.cpu.mem_xfer
.sym 94309 clk_16mhz$2$2
.sym 94310 $false
.sym 94311 $abc$64360$new_n7240_
.sym 94312 $abc$64360$new_n5175_
.sym 94313 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[22]_new_
.sym 94314 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1064_Y_new_
.sym 94315 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[6]_new_
.sym 94316 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[27]_new_
.sym 94317 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27727[1]_new_inv_
.sym 94318 $abc$64360$new_n5177_
.sym 94385 $false
.sym 94386 $abc$64360$new_n7123_
.sym 94387 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][18]_new_inv_
.sym 94388 soc.cpu.reg_op2[4]
.sym 94391 $false
.sym 94392 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 94393 soc.cpu.reg_op2[14]
.sym 94394 soc.cpu.reg_op1[14]
.sym 94397 soc.cpu.reg_op1[25]
.sym 94398 soc.cpu.reg_op2[25]
.sym 94399 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 94400 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 94403 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 94404 $abc$64360$new_n7100_
.sym 94405 soc.cpu.reg_op2[4]
.sym 94406 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][30]_new_
.sym 94409 $false
.sym 94410 $abc$64360$new_n6935_
.sym 94411 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[2]_new_
.sym 94412 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[2]_new_
.sym 94415 $abc$64360$new_n7152_
.sym 94416 $abc$64360$new_n7151_
.sym 94417 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[18]_new_
.sym 94418 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[18]_new_
.sym 94421 $false
.sym 94422 $abc$64360$new_n7101_
.sym 94423 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16158_Y[14]_new_
.sym 94424 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[14]_new_
.sym 94427 $abc$64360$new_n8664_
.sym 94428 $abc$64360$new_n7221_
.sym 94429 $abc$64360$new_n7219_
.sym 94430 $abc$64360$new_n7223_
.sym 94431 $true
.sym 94432 clk_16mhz$2$2
.sym 94433 $false
.sym 94434 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][8]_new_
.sym 94435 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][26]_new_inv_
.sym 94436 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][6]_new_inv_
.sym 94437 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][24]_new_inv_
.sym 94438 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][28]_new_inv_
.sym 94439 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][2]_new_inv_
.sym 94440 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][26]_new_inv_
.sym 94441 soc.cpu.pcpi_div.instr_div
.sym 94508 $false
.sym 94509 soc.cpu.reg_op2[2]
.sym 94510 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][22]_new_inv_
.sym 94511 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][26]_new_inv_
.sym 94514 soc.cpu.reg_op2[3]
.sym 94515 soc.cpu.reg_op2[4]
.sym 94516 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][14]_new_inv_
.sym 94517 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][6]_new_inv_
.sym 94520 $false
.sym 94521 soc.cpu.reg_op2[3]
.sym 94522 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][2]_new_inv_
.sym 94523 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][2]_new_inv_
.sym 94526 $false
.sym 94527 soc.cpu.reg_op2[3]
.sym 94528 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][10]_new_inv_
.sym 94529 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][18]_new_inv_
.sym 94532 $false
.sym 94533 soc.cpu.reg_op2[3]
.sym 94534 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][14]_new_inv_
.sym 94535 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][22]_new_
.sym 94538 soc.cpu.reg_op2[4]
.sym 94539 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 94540 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][18]_new_inv_
.sym 94541 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][2]_new_inv_
.sym 94544 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 94545 $abc$64360$new_n7053_
.sym 94546 soc.cpu.reg_op2[4]
.sym 94547 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][26]_new_
.sym 94550 soc.cpu.reg_op2[3]
.sym 94551 soc.cpu.reg_op2[4]
.sym 94552 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][10]_new_inv_
.sym 94553 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][2]_new_inv_
.sym 94557 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][20]_new_inv_
.sym 94558 $abc$64360$auto$rtlil.cc:1981:NotGate$64160
.sym 94559 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][16]_new_inv_
.sym 94560 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][24]_new_inv_
.sym 94561 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][6]_new_inv_
.sym 94562 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][18]_new_inv_
.sym 94563 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][2]_new_inv_
.sym 94564 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][18]_new_inv_
.sym 94637 $false
.sym 94638 soc.cpu.reg_op2[2]
.sym 94639 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][18]_new_inv_
.sym 94640 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][22]_new_inv_
.sym 94643 $false
.sym 94644 soc.cpu.reg_op2[1]
.sym 94645 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][22]_new_inv_
.sym 94646 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][24]_new_inv_
.sym 94649 soc.cpu.reg_op1[15]
.sym 94650 soc.cpu.reg_op2[15]
.sym 94651 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 94652 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 94655 $false
.sym 94656 soc.cpu.reg_op2[0]
.sym 94657 soc.cpu.reg_op1[23]
.sym 94658 soc.cpu.reg_op1[22]
.sym 94661 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27631[1]_new_inv_
.sym 94662 soc.cpu.reg_op1[15]
.sym 94663 soc.cpu.reg_op2[15]
.sym 94664 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 94673 $false
.sym 94674 $false
.sym 94675 soc.cpu.reg_op2[4]
.sym 94676 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 94680 $abc$64360$new_n7156_
.sym 94681 $abc$64360$new_n8658_
.sym 94683 $abc$64360$new_n7048_
.sym 94684 $abc$64360$new_n6871_
.sym 94685 $abc$64360$new_n7199_
.sym 94686 $abc$64360$new_n7161_
.sym 94687 soc.cpu.alu_out_q[5]
.sym 94754 $false
.sym 94755 $false
.sym 94756 soc.cpu.reg_op2[3]
.sym 94757 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 94760 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 94761 soc.cpu.reg_op2[4]
.sym 94762 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_
.sym 94763 $abc$64360$new_n7119_
.sym 94766 $false
.sym 94767 soc.cpu.reg_op2[3]
.sym 94768 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_
.sym 94769 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][15]_new_inv_
.sym 94772 $false
.sym 94773 $abc$64360$new_n7123_
.sym 94774 $abc$64360$new_n7119_
.sym 94775 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_
.sym 94778 $abc$64360$new_n7279_
.sym 94779 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[31]_new_
.sym 94780 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][31]_new_inv_
.sym 94781 $abc$64360$new_n7138_
.sym 94784 $false
.sym 94785 $false
.sym 94786 soc.cpu.is_alu_reg_reg
.sym 94787 $abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_
.sym 94790 $abc$64360$new_n7116_
.sym 94791 $abc$64360$new_n7115_
.sym 94792 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][31]_new_inv_
.sym 94793 $abc$64360$new_n6877_
.sym 94796 $false
.sym 94797 $abc$64360$new_n7110_
.sym 94798 $abc$64360$new_n7118_
.sym 94799 $abc$64360$new_n7120_
.sym 94800 $true
.sym 94801 clk_16mhz$2$2
.sym 94802 $false
.sym 94803 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[5]_new_
.sym 94804 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 94805 $abc$64360$new_n7065_
.sym 94806 $abc$64360$new_n4413_
.sym 94807 $abc$64360$new_n7175_
.sym 94808 $abc$64360$new_n7180_
.sym 94809 $abc$64360$new_n7157_
.sym 94810 soc.cpu.alu_out_q[7]
.sym 94877 $abc$64360$new_n7240_
.sym 94878 $abc$64360$new_n7243_
.sym 94879 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][27]_new_inv_
.sym 94880 $abc$64360$new_n7138_
.sym 94883 $abc$64360$new_n6877_
.sym 94884 soc.cpu.reg_op2[3]
.sym 94885 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][19]_new_inv_
.sym 94886 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][27]_new_inv_
.sym 94889 $false
.sym 94890 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_
.sym 94891 $abc$64360$new_n6877_
.sym 94892 soc.cpu.reg_op2[3]
.sym 94895 soc.cpu.reg_op1[11]
.sym 94896 soc.cpu.reg_op2[11]
.sym 94897 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 94898 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 94901 soc.cpu.reg_op1[3]
.sym 94902 soc.cpu.reg_op2[3]
.sym 94903 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 94904 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 94907 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26740[1]_new_inv_
.sym 94908 soc.cpu.reg_op1[11]
.sym 94909 soc.cpu.reg_op2[11]
.sym 94910 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 94913 $abc$64360$new_n6965_
.sym 94914 soc.cpu.reg_op1[3]
.sym 94915 soc.cpu.reg_op2[3]
.sym 94916 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 94919 $false
.sym 94920 $false
.sym 94921 $false
.sym 94922 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.sym 94923 soc.cpu.mem_xfer
.sym 94924 clk_16mhz$2$2
.sym 94925 $false
.sym 94926 $abc$64360$soc.cpu.alu_shr[7]_new_inv_
.sym 94927 $abc$64360$new_n7136_
.sym 94928 $abc$64360$new_n8661_
.sym 94929 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 94930 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 94931 soc.cpu.alu_out_q[23]
.sym 94932 soc.cpu.alu_out_q[0]
.sym 94933 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 95000 soc.cpu.reg_op2[3]
.sym 95001 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 95002 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_
.sym 95003 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_
.sym 95006 $abc$64360$new_n7123_
.sym 95007 soc.cpu.reg_op2[4]
.sym 95008 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][25]_new_
.sym 95009 $abc$64360$new_n8663_
.sym 95012 $abc$64360$new_n6877_
.sym 95013 soc.cpu.reg_op2[3]
.sym 95014 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_
.sym 95015 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][17]_new_inv_
.sym 95018 soc.cpu.reg_op2[3]
.sym 95019 soc.cpu.reg_op2[4]
.sym 95020 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][15]_new_inv_
.sym 95021 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][7]_new_inv_
.sym 95024 $false
.sym 95025 soc.cpu.reg_op2[3]
.sym 95026 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_
.sym 95027 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][15]_new_inv_
.sym 95030 $abc$64360$new_n7136_
.sym 95031 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_
.sym 95032 $abc$64360$new_n7138_
.sym 95033 soc.cpu.reg_op2[3]
.sym 95036 $abc$64360$new_n6877_
.sym 95037 soc.cpu.reg_op2[3]
.sym 95038 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_
.sym 95039 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_
.sym 95042 $false
.sym 95043 $false
.sym 95044 soc.cpu.reg_op2[2]
.sym 95045 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][3]_new_inv_
.sym 95049 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[23]_new_inv_
.sym 95050 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_
.sym 95051 $abc$64360$new_n7223_
.sym 95052 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][13]_new_inv_
.sym 95053 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_
.sym 95054 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][29]_new_inv_
.sym 95055 $abc$64360$new_n7176_
.sym 95056 soc.cpu.instr_slli
.sym 95123 $false
.sym 95124 soc.cpu.reg_op2[0]
.sym 95125 soc.cpu.reg_op1[4]
.sym 95126 soc.cpu.reg_op1[5]
.sym 95129 $false
.sym 95130 soc.cpu.reg_op2[1]
.sym 95131 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][3]_new_inv_
.sym 95132 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][5]_new_inv_
.sym 95135 soc.cpu.reg_op2[3]
.sym 95136 soc.cpu.reg_op2[4]
.sym 95137 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][23]_new_inv_
.sym 95138 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][15]_new_inv_
.sym 95141 $false
.sym 95142 soc.cpu.reg_op2[2]
.sym 95143 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][5]_new_inv_
.sym 95144 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][9]_new_inv_
.sym 95147 $false
.sym 95148 $false
.sym 95149 $abc$64360$new_n5713_
.sym 95150 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_
.sym 95153 $false
.sym 95154 soc.cpu.reg_op2[2]
.sym 95155 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][3]_new_inv_
.sym 95156 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][7]_new_inv_
.sym 95159 $false
.sym 95160 soc.cpu.reg_op2[1]
.sym 95161 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_
.sym 95162 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][3]_new_inv_
.sym 95165 $false
.sym 95166 soc.cpu.reg_op2[0]
.sym 95167 soc.cpu.reg_op1[2]
.sym 95168 soc.cpu.reg_op1[3]
.sym 95172 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][29]_new_inv_
.sym 95173 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][13]_new_inv_
.sym 95174 $abc$64360$new_n7262_
.sym 95175 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][21]_new_inv_
.sym 95176 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][17]_new_inv_
.sym 95177 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 95178 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 95179 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 95246 $false
.sym 95247 soc.cpu.reg_op2[2]
.sym 95248 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][7]_new_inv_
.sym 95249 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][11]_new_inv_
.sym 95252 $false
.sym 95253 soc.cpu.reg_op2[2]
.sym 95254 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][11]_new_inv_
.sym 95255 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][15]_new_inv_
.sym 95258 $false
.sym 95259 soc.cpu.reg_op2[1]
.sym 95260 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][5]_new_inv_
.sym 95261 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][7]_new_inv_
.sym 95264 $false
.sym 95265 soc.cpu.reg_op2[0]
.sym 95266 soc.cpu.reg_op1[8]
.sym 95267 soc.cpu.reg_op1[9]
.sym 95270 $false
.sym 95271 soc.cpu.reg_op2[1]
.sym 95272 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][9]_new_inv_
.sym 95273 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][11]_new_inv_
.sym 95276 $false
.sym 95277 soc.cpu.reg_op2[1]
.sym 95278 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][7]_new_inv_
.sym 95279 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][9]_new_inv_
.sym 95282 $false
.sym 95283 soc.cpu.reg_op2[0]
.sym 95284 soc.cpu.reg_op1[6]
.sym 95285 soc.cpu.reg_op1[7]
.sym 95288 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5538_Y
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $true
.sym 95293 clk_16mhz$2$2
.sym 95294 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 95295 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][21]_new_inv_
.sym 95296 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][27]_new_inv_
.sym 95297 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][25]_new_inv_
.sym 95298 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][27]_new_inv_
.sym 95299 $abc$64360$new_n8669_
.sym 95300 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][25]_new_inv_
.sym 95301 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][25]_new_inv_
.sym 95302 soc.cpu.pcpi_div.quotient_msk[19]
.sym 95369 $false
.sym 95370 soc.cpu.reg_op2[1]
.sym 95371 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][17]_new_inv_
.sym 95372 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][19]_new_inv_
.sym 95375 $false
.sym 95376 soc.cpu.reg_op2[2]
.sym 95377 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][15]_new_inv_
.sym 95378 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][19]_new_inv_
.sym 95381 $false
.sym 95382 soc.cpu.reg_op2[1]
.sym 95383 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][15]_new_inv_
.sym 95384 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][17]_new_inv_
.sym 95387 $false
.sym 95388 soc.cpu.reg_op2[1]
.sym 95389 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][13]_new_inv_
.sym 95390 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][15]_new_inv_
.sym 95393 $false
.sym 95394 soc.cpu.reg_op2[0]
.sym 95395 soc.cpu.reg_op1[16]
.sym 95396 soc.cpu.reg_op1[17]
.sym 95399 $false
.sym 95400 soc.cpu.reg_op2[0]
.sym 95401 soc.cpu.reg_op1[14]
.sym 95402 soc.cpu.reg_op1[15]
.sym 95405 $false
.sym 95406 soc.cpu.reg_op2[2]
.sym 95407 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][19]_new_inv_
.sym 95408 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][23]_new_inv_
.sym 95411 $false
.sym 95412 soc.cpu.reg_op2[2]
.sym 95413 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][23]_new_inv_
.sym 95414 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][27]_new_inv_
.sym 95418 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][19]_new_inv_
.sym 95419 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][23]_new_inv_
.sym 95421 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][7]_new_inv_
.sym 95422 soc.cpu.is_compare
.sym 95492 $false
.sym 95493 soc.cpu.reg_op2[0]
.sym 95494 soc.cpu.reg_op1[18]
.sym 95495 soc.cpu.reg_op1[17]
.sym 95498 $false
.sym 95499 soc.cpu.reg_op2[0]
.sym 95500 soc.cpu.reg_op1[20]
.sym 95501 soc.cpu.reg_op1[19]
.sym 95510 $false
.sym 95511 soc.cpu.reg_op2[1]
.sym 95512 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][19]_new_inv_
.sym 95513 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][21]_new_inv_
.sym 95516 $false
.sym 95517 soc.cpu.reg_op2[1]
.sym 95518 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][17]_new_inv_
.sym 95519 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][15]_new_inv_
.sym 95522 $false
.sym 95523 soc.cpu.reg_op2[1]
.sym 95524 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][17]_new_inv_
.sym 95525 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][19]_new_inv_
.sym 95534 soc.cpu.reg_op2[2]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 95539 clk_16mhz$2$2
.sym 95540 $false
.sym 95541 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 95542 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 95664 soc.spimemio.config_clk
.sym 95788 $abc$64360$new_n5468_
.sym 95789 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[15]_new_inv_
.sym 95792 $abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_
.sym 95793 soc.spimemio.xfer.last_fetch
.sym 95794 soc.spimemio.xfer.fetch
.sym 95861 $false
.sym 95862 $false
.sym 95863 $false
.sym 95864 soc.spimemio.xfer_resetn
.sym 95885 soc.spimemio.din_rd
.sym 95886 $false
.sym 95887 $false
.sym 95888 $false
.sym 95907 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 95908 clk_16mhz$2$2
.sym 95909 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 95910 $abc$64360$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 95916 soc.spimemio.xfer.next_fetch
.sym 95917 flash_clk$2
.sym 96002 $false
.sym 96003 $false
.sym 96004 soc.spimemio.xfer_resetn
.sym 96005 $abc$64360$new_n5231_
.sym 96008 $abc$64360$new_n5258_
.sym 96009 $abc$64360$new_n6261_
.sym 96010 soc.spimemio.config_ddr
.sym 96011 soc.spimemio.din_ddr
.sym 96026 $abc$64360$new_n5258_
.sym 96027 $abc$64360$new_n6261_
.sym 96028 soc.spimemio.config_qspi
.sym 96029 soc.spimemio.din_qspi
.sym 96030 $true
.sym 96031 clk_16mhz$2$2
.sym 96032 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.sym 96035 $abc$64360$new_n6317_
.sym 96037 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 96038 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[24]
.sym 96039 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 96040 soc.spimemio.xfer.flash_clk
.sym 96107 $false
.sym 96108 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_
.sym 96109 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 96110 soc.spimemio.xfer.obuffer[3]
.sym 96113 $false
.sym 96114 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_
.sym 96115 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 96116 soc.spimemio.xfer.obuffer[3]
.sym 96119 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 96120 soc.spimemio.xfer.flash_clk
.sym 96121 soc.spimemio.xfer.obuffer[3]
.sym 96122 soc.spimemio.xfer.obuffer[7]
.sym 96125 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 96126 soc.spimemio.xfer.flash_clk
.sym 96127 soc.spimemio.xfer.obuffer[6]
.sym 96128 soc.spimemio.xfer.obuffer[7]
.sym 96131 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 96132 soc.spimemio.xfer.flash_clk
.sym 96133 soc.spimemio.xfer.obuffer[4]
.sym 96134 soc.spimemio.xfer.obuffer[5]
.sym 96137 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96138 soc.spimemio.xfer.obuffer[7]
.sym 96139 $abc$64360$new_n6777_
.sym 96140 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33210_new_inv_
.sym 96143 $false
.sym 96144 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_
.sym 96145 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 96146 soc.spimemio.xfer.obuffer[5]
.sym 96149 soc.simpleuart.recv_pattern[1]
.sym 96150 $false
.sym 96151 $false
.sym 96152 $false
.sym 96153 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942
.sym 96154 clk_16mhz$2$2
.sym 96155 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 96156 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28926_new_inv_
.sym 96157 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28918_new_inv_
.sym 96158 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28914_new_inv_
.sym 96159 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28930_new_inv_
.sym 96160 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28922_new_inv_
.sym 96161 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[6]_new_
.sym 96162 soc.cpu.count_instr[1]
.sym 96163 soc.cpu.count_instr[0]
.sym 96230 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 96231 soc.spimemio.xfer.flash_clk
.sym 96232 soc.spimemio.xfer.obuffer[5]
.sym 96233 soc.spimemio.xfer.obuffer[6]
.sym 96236 $false
.sym 96237 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_
.sym 96238 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 96239 soc.spimemio.xfer.obuffer[4]
.sym 96242 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 96243 soc.spimemio.xfer.flash_clk
.sym 96244 soc.spimemio.xfer.obuffer[1]
.sym 96245 soc.spimemio.xfer.obuffer[5]
.sym 96248 $false
.sym 96249 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_
.sym 96250 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 96251 soc.spimemio.xfer.obuffer[1]
.sym 96254 $false
.sym 96255 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[6]_new_
.sym 96256 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 96257 soc.spimemio.xfer.obuffer[2]
.sym 96260 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96261 soc.spimemio.xfer.obuffer[6]
.sym 96262 $abc$64360$new_n6771_
.sym 96263 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33206_new_inv_
.sym 96266 $false
.sym 96267 $abc$64360$new_n5231_
.sym 96268 soc.spimemio.din_data[7]
.sym 96269 $abc$64360$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 96272 $false
.sym 96273 $abc$64360$new_n5231_
.sym 96274 soc.spimemio.din_data[6]
.sym 96275 $abc$64360$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 96276 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760
.sym 96277 clk_16mhz$2$2
.sym 96278 $false
.sym 96279 $abc$64360$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 96280 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28882_new_inv_
.sym 96281 $abc$64360$new_n6759_
.sym 96282 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33198_new_inv_
.sym 96283 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_
.sym 96284 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_
.sym 96285 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28810_new_inv_
.sym 96286 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[8]
.sym 96353 $abc$64360$new_n6755_
.sym 96354 soc.spimemio.xfer.obuffer[1]
.sym 96355 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 96356 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96359 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96360 soc.spimemio.xfer.obuffer[5]
.sym 96361 $abc$64360$new_n6765_
.sym 96362 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33202_new_inv_
.sym 96365 $abc$64360$new_n6756_
.sym 96366 soc.spimemio.xfer.flash_clk
.sym 96367 $abc$64360$new_n4708_
.sym 96368 soc.spimemio.xfer.obuffer[2]
.sym 96371 soc.spimemio.xfer.obuffer[3]
.sym 96372 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96373 $abc$64360$new_n6717_
.sym 96374 soc.spimemio.xfer.flash_clk
.sym 96377 $false
.sym 96378 $abc$64360$new_n5231_
.sym 96379 soc.spimemio.din_data[4]
.sym 96380 $abc$64360$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 96383 $false
.sym 96384 $abc$64360$new_n5231_
.sym 96385 soc.spimemio.din_data[3]
.sym 96386 $abc$64360$soc.spimemio.xfer.next_obuffer[3]_new_inv_
.sym 96389 $abc$64360$new_n5231_
.sym 96390 soc.spimemio.din_data[2]
.sym 96391 $abc$64360$new_n6750_
.sym 96392 $abc$64360$new_n6749_
.sym 96395 $false
.sym 96396 $abc$64360$new_n5231_
.sym 96397 soc.spimemio.din_data[5]
.sym 96398 $abc$64360$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 96399 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760
.sym 96400 clk_16mhz$2$2
.sym 96401 $false
.sym 96402 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28858_new_inv_
.sym 96403 $abc$64360$new_n6747_
.sym 96404 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[23]
.sym 96405 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28870_new_inv_
.sym 96406 $abc$64360$new_n6744_
.sym 96407 $abc$64360$new_n6746_
.sym 96408 soc.spimemio.xfer.obuffer[1]
.sym 96409 soc.spimemio.xfer.obuffer[0]
.sym 96476 $false
.sym 96477 $false
.sym 96478 soc.spimemio.xfer_resetn
.sym 96479 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930
.sym 96482 $false
.sym 96483 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55623
.sym 96484 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_
.sym 96485 soc.spimemio.xfer.flash_clk
.sym 96488 $false
.sym 96489 soc.spimemio.xfer.obuffer[1]
.sym 96490 soc.spimemio.xfer.flash_clk
.sym 96491 $abc$64360$new_n4708_
.sym 96494 soc.spimemio.xfer.obuffer[2]
.sym 96495 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96496 $abc$64360$new_n6717_
.sym 96497 soc.spimemio.xfer.flash_clk
.sym 96500 $abc$64360$new_n6752_
.sym 96501 soc.spimemio.xfer.obuffer[0]
.sym 96502 $abc$64360$new_n6751_
.sym 96503 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 96506 soc.simpleuart.recv_pattern[5]
.sym 96507 $false
.sym 96508 $false
.sym 96509 $false
.sym 96512 soc.simpleuart.recv_pattern[0]
.sym 96513 $false
.sym 96514 $false
.sym 96515 $false
.sym 96518 soc.simpleuart.recv_pattern[6]
.sym 96519 $false
.sym 96520 $false
.sym 96521 $false
.sym 96522 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742
.sym 96523 clk_16mhz$2$2
.sym 96524 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 96525 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28866_new_inv_
.sym 96526 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28850_new_inv_
.sym 96527 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[29]
.sym 96529 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28842_new_inv_
.sym 96531 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[25]_new_inv_
.sym 96599 $false
.sym 96600 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 96601 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96602 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 96605 $false
.sym 96606 $false
.sym 96607 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 96608 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 96611 $false
.sym 96612 $false
.sym 96613 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 96614 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788
.sym 96617 $false
.sym 96618 $false
.sym 96619 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$55625[1]_new_inv_
.sym 96620 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_
.sym 96623 $false
.sym 96624 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 96625 $abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.sym 96626 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788
.sym 96629 $false
.sym 96630 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$55625[1]_new_inv_
.sym 96631 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_
.sym 96632 soc.spimemio.xfer.xfer_dspi
.sym 96635 soc.spimemio.xfer.ibuffer[3]
.sym 96636 $false
.sym 96637 $false
.sym 96638 $false
.sym 96641 soc.spimemio.xfer.ibuffer[2]
.sym 96642 $false
.sym 96643 $false
.sym 96644 $false
.sym 96645 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448
.sym 96646 clk_16mhz$2$2
.sym 96647 $false
.sym 96651 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28854_new_inv_
.sym 96722 soc.spimemio.buffer[16]
.sym 96723 $false
.sym 96724 $false
.sym 96725 $false
.sym 96740 soc.spimemio.buffer[19]
.sym 96741 $false
.sym 96742 $false
.sym 96743 $false
.sym 96758 soc.spimemio.buffer[3]
.sym 96759 $false
.sym 96760 $false
.sym 96761 $false
.sym 96764 soc.spimemio.buffer[21]
.sym 96765 $false
.sym 96766 $false
.sym 96767 $false
.sym 96768 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.sym 96769 clk_16mhz$2$2
.sym 96770 $false
.sym 96772 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28826_new_inv_
.sym 96777 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28830_new_inv_
.sym 96845 $false
.sym 96846 $false
.sym 96847 $false
.sym 96848 soc.spimemio.xfer.flash_clk
.sym 96851 soc.spimemio.xfer.dummy_count[3]
.sym 96852 soc.spimemio.xfer.dummy_count[2]
.sym 96853 soc.spimemio.xfer.dummy_count[1]
.sym 96854 soc.spimemio.xfer.dummy_count[0]
.sym 96863 $false
.sym 96864 soc.spimemio.xfer.dummy_count[0]
.sym 96865 $abc$64360$auto$alumacc.cc:474:replace_alu$7370.BB[0]
.sym 96866 $false
.sym 96869 $abc$64360$new_n5231_
.sym 96870 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[3]
.sym 96871 soc.spimemio.din_rd
.sym 96872 soc.spimemio.din_data[3]
.sym 96875 $abc$64360$new_n5231_
.sym 96876 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[0]
.sym 96877 soc.spimemio.din_rd
.sym 96878 soc.spimemio.din_data[0]
.sym 96881 $abc$64360$new_n5231_
.sym 96882 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[1]
.sym 96883 soc.spimemio.din_rd
.sym 96884 soc.spimemio.din_data[1]
.sym 96887 $abc$64360$new_n5231_
.sym 96888 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[2]
.sym 96889 soc.spimemio.din_rd
.sym 96890 soc.spimemio.din_data[2]
.sym 96891 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788
.sym 96892 clk_16mhz$2$2
.sym 96893 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 96930 $true
.sym 96967 $auto$alumacc.cc:474:replace_alu$7370.C[1]$2
.sym 96969 soc.spimemio.xfer.dummy_count[0]
.sym 96970 $abc$64360$auto$alumacc.cc:474:replace_alu$7370.BB[0]
.sym 96973 $auto$alumacc.cc:474:replace_alu$7370.C[2]$2
.sym 96975 soc.spimemio.xfer.dummy_count[1]
.sym 96976 $true$2
.sym 96977 $auto$alumacc.cc:474:replace_alu$7370.C[1]$2
.sym 96979 $auto$alumacc.cc:474:replace_alu$7370.C[3]
.sym 96981 soc.spimemio.xfer.dummy_count[2]
.sym 96982 $true$2
.sym 96983 $auto$alumacc.cc:474:replace_alu$7370.C[2]$2
.sym 96986 $false
.sym 96987 soc.spimemio.xfer.dummy_count[3]
.sym 96988 $false
.sym 96989 $auto$alumacc.cc:474:replace_alu$7370.C[3]
.sym 97010 $false
.sym 97011 soc.spimemio.xfer.dummy_count[2]
.sym 97012 $false
.sym 97013 $auto$alumacc.cc:474:replace_alu$7370.C[2]
.sym 97601 soc.cpu.mem_rdata_q[31]
.sym 97602 $false
.sym 97603 $false
.sym 97604 $false
.sym 97619 soc.cpu.mem_rdata_q[29]
.sym 97620 $false
.sym 97621 $false
.sym 97622 $false
.sym 97647 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 97648 clk_16mhz$2$2
.sym 97649 $false
.sym 97724 $false
.sym 97725 soc.cpu.mem_xfer
.sym 97726 soc.cpu.mem_rdata_latched[12]
.sym 97727 soc.cpu.mem_rdata_q[12]
.sym 97730 $abc$64360$new_n5813_
.sym 97731 $abc$64360$new_n5785_
.sym 97732 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_
.sym 97733 $abc$64360$new_n8626_
.sym 97736 $false
.sym 97737 $false
.sym 97738 $abc$64360$new_n5743_
.sym 97739 $abc$64360$new_n8627_
.sym 97748 soc.cpu.mem_rdata_latched[12]
.sym 97749 $abc$64360$techmap\soc.cpu.$procmux$5340_Y[0]_new_inv_
.sym 97750 soc.cpu.mem_rdata_latched[6]
.sym 97751 soc.cpu.mem_rdata_latched[5]
.sym 97754 $false
.sym 97755 $false
.sym 97756 $abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.sym 97757 $abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_
.sym 97760 $abc$64360$new_n8628_
.sym 97761 $abc$64360$new_n5816_
.sym 97762 $abc$64360$new_n5779_
.sym 97763 $abc$64360$techmap\soc.cpu.$procmux$5340_Y[0]_new_inv_
.sym 97770 $true
.sym 97771 clk_16mhz$2$2
.sym 97772 $false
.sym 97859 $false
.sym 97860 $false
.sym 97861 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_
.sym 97862 soc.cpu.mem_rdata_latched[12]
.sym 97865 $false
.sym 97866 $false
.sym 97867 soc.cpu.mem_rdata_latched[5]
.sym 97868 soc.cpu.mem_rdata_latched[6]
.sym 97871 $false
.sym 97872 $false
.sym 97873 $abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_
.sym 97874 soc.cpu.mem_rdata_latched[12]
.sym 97889 $false
.sym 97890 $abc$64360$new_n5942_
.sym 97891 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12586_new_
.sym 97892 $abc$64360$new_n5785_
.sym 97893 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 97894 clk_16mhz$2$2
.sym 97895 $false
.sym 97982 $false
.sym 97983 $false
.sym 97984 $false
.sym 97985 soc.cpu.reg_op2[17]
.sym 97994 $false
.sym 97995 soc.cpu.reg_op2[0]
.sym 97996 soc.cpu.reg_op1[13]
.sym 97997 soc.cpu.reg_op1[14]
.sym 98105 $false
.sym 98106 soc.cpu.reg_op2[0]
.sym 98107 soc.cpu.reg_op1[15]
.sym 98108 soc.cpu.reg_op1[16]
.sym 98117 $false
.sym 98118 $false
.sym 98119 soc.cpu.reg_op2[2]
.sym 98120 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][2]_new_inv_
.sym 98216 soc.cpu.reg_op1[26]
.sym 98217 soc.cpu.reg_op2[26]
.sym 98218 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 98219 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 98222 soc.cpu.reg_op1[28]
.sym 98223 soc.cpu.reg_op2[28]
.sym 98224 soc.cpu.reg_op2[0]
.sym 98225 soc.cpu.reg_op1[0]
.sym 98228 $abc$64360$new_n7237_
.sym 98229 $abc$64360$new_n7236_
.sym 98230 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][26]_new_inv_
.sym 98231 $abc$64360$new_n6877_
.sym 98234 $abc$64360$new_n5186_
.sym 98235 soc.cpu.reg_op1[12]
.sym 98236 soc.cpu.reg_op2[12]
.sym 98237 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[2]_new_
.sym 98240 soc.cpu.reg_op1[12]
.sym 98241 soc.cpu.reg_op2[12]
.sym 98242 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 98243 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 98246 $abc$64360$new_n7083_
.sym 98247 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[12]_new_
.sym 98248 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][28]_new_inv_
.sym 98249 $abc$64360$new_n6877_
.sym 98252 $abc$64360$new_n5713_
.sym 98253 soc.cpu.reg_op2[0]
.sym 98254 soc.cpu.reg_op1[27]
.sym 98255 soc.cpu.reg_op1[28]
.sym 98258 $abc$64360$new_n7220_
.sym 98259 soc.cpu.reg_op1[25]
.sym 98260 soc.cpu.reg_op2[25]
.sym 98261 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 98339 $false
.sym 98340 $false
.sym 98341 soc.cpu.reg_op1[9]
.sym 98342 soc.cpu.reg_op2[9]
.sym 98345 $abc$64360$new_n5184_
.sym 98346 $abc$64360$new_n5181_
.sym 98347 $abc$64360$new_n5178_
.sym 98348 $abc$64360$new_n5175_
.sym 98351 soc.cpu.reg_op2[18]
.sym 98352 soc.cpu.reg_op1[18]
.sym 98353 soc.cpu.reg_op1[24]
.sym 98354 soc.cpu.reg_op2[24]
.sym 98357 $abc$64360$new_n5196_
.sym 98358 soc.cpu.reg_op1[26]
.sym 98359 soc.cpu.reg_op2[26]
.sym 98360 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_
.sym 98363 $abc$64360$new_n5199_
.sym 98364 soc.cpu.reg_op1[7]
.sym 98365 soc.cpu.reg_op2[7]
.sym 98366 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[9]_new_
.sym 98369 $false
.sym 98370 $abc$64360$new_n7165_
.sym 98371 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[20]_new_
.sym 98372 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 98375 $false
.sym 98376 $abc$64360$new_n6974_
.sym 98377 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[4]_new_
.sym 98378 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[4]_new_
.sym 98381 $false
.sym 98382 $abc$64360$new_n7077_
.sym 98383 $abc$64360$new_n7084_
.sym 98384 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[12]_new_
.sym 98385 $true
.sym 98386 clk_16mhz$2$2
.sym 98387 $false
.sym 98462 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27727[1]_new_inv_
.sym 98463 $abc$64360$new_n7241_
.sym 98464 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[27]_new_
.sym 98465 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 98468 $abc$64360$new_n5177_
.sym 98469 soc.cpu.reg_op1[30]
.sym 98470 soc.cpu.reg_op2[30]
.sym 98471 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[22]_new_
.sym 98474 $false
.sym 98475 $false
.sym 98476 soc.cpu.reg_op1[22]
.sym 98477 soc.cpu.reg_op2[22]
.sym 98480 $false
.sym 98481 soc.cpu.pcpi_div.instr_div
.sym 98482 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_
.sym 98483 $abc$64360$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1063_Y_new_inv_
.sym 98486 soc.cpu.reg_op2[4]
.sym 98487 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 98488 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][22]_new_inv_
.sym 98489 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][6]_new_inv_
.sym 98492 $false
.sym 98493 $false
.sym 98494 soc.cpu.reg_op1[27]
.sym 98495 soc.cpu.reg_op2[27]
.sym 98498 soc.cpu.reg_op1[27]
.sym 98499 soc.cpu.reg_op2[27]
.sym 98500 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 98501 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 98504 soc.cpu.reg_op2[3]
.sym 98505 soc.cpu.reg_op1[3]
.sym 98506 soc.cpu.reg_op1[23]
.sym 98507 soc.cpu.reg_op2[23]
.sym 98585 $false
.sym 98586 soc.cpu.reg_op2[3]
.sym 98587 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][8]_new_inv_
.sym 98588 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][0]_new_inv_
.sym 98591 $false
.sym 98592 soc.cpu.reg_op2[1]
.sym 98593 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][26]_new_inv_
.sym 98594 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][28]_new_inv_
.sym 98597 $false
.sym 98598 $abc$64360$new_n7003_
.sym 98599 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][6]_new_inv_
.sym 98600 soc.cpu.reg_op2[3]
.sym 98603 $false
.sym 98604 soc.cpu.reg_op2[1]
.sym 98605 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][24]_new_inv_
.sym 98606 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][26]_new_inv_
.sym 98609 $false
.sym 98610 soc.cpu.reg_op2[1]
.sym 98611 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][28]_new_inv_
.sym 98612 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][30]_new_inv_
.sym 98615 $false
.sym 98616 soc.cpu.reg_op2[0]
.sym 98617 soc.cpu.reg_op1[3]
.sym 98618 soc.cpu.reg_op1[2]
.sym 98621 $false
.sym 98622 soc.cpu.reg_op2[0]
.sym 98623 soc.cpu.reg_op1[27]
.sym 98624 soc.cpu.reg_op1[26]
.sym 98627 $false
.sym 98628 soc.cpu.pcpi_insn[14]
.sym 98629 soc.cpu.pcpi_insn[13]
.sym 98630 soc.cpu.pcpi_insn[12]
.sym 98631 $true
.sym 98632 clk_16mhz$2$2
.sym 98633 $abc$64360$auto$rtlil.cc:1981:NotGate$64160
.sym 98708 $false
.sym 98709 soc.cpu.reg_op2[1]
.sym 98710 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][20]_new_inv_
.sym 98711 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][22]_new_inv_
.sym 98714 $false
.sym 98715 $false
.sym 98716 soc.cpu.pcpi_div.pcpi_wr
.sym 98717 $abc$64360$auto$rtlil.cc:1981:NotGate$64172
.sym 98720 $false
.sym 98721 soc.cpu.reg_op2[1]
.sym 98722 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][16]_new_inv_
.sym 98723 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][18]_new_inv_
.sym 98726 $false
.sym 98727 soc.cpu.reg_op2[0]
.sym 98728 soc.cpu.reg_op1[25]
.sym 98729 soc.cpu.reg_op1[24]
.sym 98732 $false
.sym 98733 soc.cpu.reg_op2[2]
.sym 98734 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][18]_new_inv_
.sym 98735 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][14]_new_inv_
.sym 98738 $false
.sym 98739 soc.cpu.reg_op2[1]
.sym 98740 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][18]_new_inv_
.sym 98741 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][20]_new_inv_
.sym 98744 $false
.sym 98745 soc.cpu.reg_op2[2]
.sym 98746 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][10]_new_inv_
.sym 98747 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][14]_new_inv_
.sym 98750 $false
.sym 98751 soc.cpu.reg_op2[0]
.sym 98752 soc.cpu.reg_op1[19]
.sym 98753 soc.cpu.reg_op1[18]
.sym 98831 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27663[1]_new_inv_
.sym 98832 $abc$64360$new_n7162_
.sym 98833 $abc$64360$new_n7161_
.sym 98834 $abc$64360$new_n7157_
.sym 98837 $abc$64360$new_n7199_
.sym 98838 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 98839 soc.cpu.reg_op2[23]
.sym 98840 soc.cpu.reg_op1[23]
.sym 98849 $false
.sym 98850 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26781[1]_new_inv_
.sym 98851 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[9]_new_
.sym 98852 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 98855 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 98856 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 98857 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 98858 soc.cpu.is_compare
.sym 98861 soc.cpu.reg_op1[23]
.sym 98862 soc.cpu.reg_op2[23]
.sym 98863 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 98864 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 98867 $false
.sym 98868 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_
.sym 98869 $abc$64360$new_n7138_
.sym 98870 soc.cpu.reg_op2[3]
.sym 98873 $abc$64360$new_n6994_
.sym 98874 $abc$64360$new_n6993_
.sym 98875 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[5]_new_
.sym 98876 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[5]_new_
.sym 98877 $true
.sym 98878 clk_16mhz$2$2
.sym 98879 $false
.sym 98954 $false
.sym 98955 $abc$64360$new_n6877_
.sym 98956 soc.cpu.reg_op2[3]
.sym 98957 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_
.sym 98960 $false
.sym 98961 soc.cpu.reg_op1[31]
.sym 98962 soc.cpu.instr_sra
.sym 98963 soc.cpu.instr_srai
.sym 98966 $abc$64360$new_n7071_
.sym 98967 $abc$64360$new_n7070_
.sym 98968 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][27]_new_inv_
.sym 98969 $abc$64360$new_n6877_
.sym 98972 soc.cpu.instr_srl
.sym 98973 soc.cpu.instr_sra
.sym 98974 soc.cpu.instr_sh
.sym 98975 soc.cpu.instr_sw
.sym 98978 $abc$64360$new_n7182_
.sym 98979 $abc$64360$new_n7181_
.sym 98980 $abc$64360$new_n7176_
.sym 98981 $abc$64360$new_n7180_
.sym 98984 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 98985 soc.cpu.reg_op2[4]
.sym 98986 soc.cpu.reg_op2[3]
.sym 98987 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_
.sym 98990 $abc$64360$new_n6877_
.sym 98991 soc.cpu.reg_op2[3]
.sym 98992 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][11]_new_inv_
.sym 98993 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][19]_new_inv_
.sym 98996 $false
.sym 98997 $abc$64360$new_n7020_
.sym 98998 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 98999 $abc$64360$soc.cpu.alu_shr[7]_new_inv_
.sym 99000 $true
.sym 99001 clk_16mhz$2$2
.sym 99002 $false
.sym 99077 $false
.sym 99078 soc.cpu.reg_op2[4]
.sym 99079 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][23]_new_inv_
.sym 99080 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][7]_new_inv_
.sym 99083 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27647[1]_new_inv_
.sym 99084 soc.cpu.reg_op1[17]
.sym 99085 soc.cpu.reg_op2[17]
.sym 99086 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 99089 $abc$64360$new_n7198_
.sym 99090 $abc$64360$new_n7123_
.sym 99091 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][23]_new_inv_
.sym 99092 soc.cpu.reg_op2[4]
.sym 99095 soc.cpu.pcpi_div.instr_divu
.sym 99096 soc.cpu.pcpi_div.instr_div
.sym 99097 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[6]_new_inv_
.sym 99098 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[6]_new_inv_
.sym 99101 soc.cpu.pcpi_div.instr_divu
.sym 99102 soc.cpu.pcpi_div.instr_div
.sym 99103 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[22]_new_inv_
.sym 99104 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[22]_new_inv_
.sym 99107 $false
.sym 99108 $abc$64360$new_n8661_
.sym 99109 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[23]_new_inv_
.sym 99110 $abc$64360$new_n8658_
.sym 99113 $false
.sym 99114 $abc$64360$new_n6835_
.sym 99115 soc.cpu.is_compare
.sym 99116 $abc$64360$soc.cpu.alu_out_0_new_inv_
.sym 99119 soc.cpu.pcpi_div.instr_divu
.sym 99120 soc.cpu.pcpi_div.instr_div
.sym 99121 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[4]_new_inv_
.sym 99122 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[4]_new_inv_
.sym 99123 $true
.sym 99124 clk_16mhz$2$2
.sym 99125 $false
.sym 99200 $abc$64360$new_n8659_
.sym 99201 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 99202 soc.cpu.reg_op2[4]
.sym 99203 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_
.sym 99206 $false
.sym 99207 soc.cpu.reg_op2[0]
.sym 99208 soc.cpu.reg_op1[0]
.sym 99209 soc.cpu.reg_op1[1]
.sym 99212 $abc$64360$new_n6877_
.sym 99213 soc.cpu.reg_op2[3]
.sym 99214 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][17]_new_inv_
.sym 99215 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][25]_new_inv_
.sym 99218 $false
.sym 99219 soc.cpu.reg_op2[2]
.sym 99220 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][9]_new_inv_
.sym 99221 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][13]_new_inv_
.sym 99224 soc.cpu.reg_op2[2]
.sym 99225 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][5]_new_inv_
.sym 99226 soc.cpu.reg_op2[1]
.sym 99227 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_
.sym 99230 $false
.sym 99231 soc.cpu.reg_op2[3]
.sym 99232 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_
.sym 99233 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][13]_new_inv_
.sym 99236 soc.cpu.reg_op2[3]
.sym 99237 soc.cpu.reg_op2[4]
.sym 99238 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][13]_new_inv_
.sym 99239 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][21]_new_inv_
.sym 99242 $false
.sym 99243 $abc$64360$new_n5623_
.sym 99244 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 99245 soc.cpu.mem_rdata_q[14]
.sym 99246 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 99247 clk_16mhz$2$2
.sym 99248 $false
.sym 99253 soc.memory.rdata[11]
.sym 99323 soc.cpu.reg_op2[3]
.sym 99324 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][21]_new_inv_
.sym 99325 $abc$64360$new_n8669_
.sym 99326 $abc$64360$new_n7262_
.sym 99329 $false
.sym 99330 soc.cpu.reg_op2[0]
.sym 99331 soc.cpu.reg_op1[12]
.sym 99332 soc.cpu.reg_op1[13]
.sym 99335 $abc$64360$new_n5713_
.sym 99336 soc.cpu.reg_op2[0]
.sym 99337 soc.cpu.reg_op1[28]
.sym 99338 soc.cpu.reg_op1[29]
.sym 99341 $false
.sym 99342 soc.cpu.reg_op2[2]
.sym 99343 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][17]_new_inv_
.sym 99344 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][21]_new_inv_
.sym 99347 $false
.sym 99348 soc.cpu.reg_op2[2]
.sym 99349 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][13]_new_inv_
.sym 99350 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][17]_new_inv_
.sym 99353 soc.cpu.pcpi_div.instr_divu
.sym 99354 soc.cpu.pcpi_div.instr_div
.sym 99355 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[11]_new_inv_
.sym 99356 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[11]_new_inv_
.sym 99359 soc.cpu.pcpi_div.instr_divu
.sym 99360 soc.cpu.pcpi_div.instr_div
.sym 99361 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[12]_new_inv_
.sym 99362 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[12]_new_inv_
.sym 99365 soc.cpu.pcpi_div.instr_divu
.sym 99366 soc.cpu.pcpi_div.instr_div
.sym 99367 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[18]_new_inv_
.sym 99368 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[18]_new_inv_
.sym 99369 $true
.sym 99370 clk_16mhz$2$2
.sym 99371 $false
.sym 99376 soc.memory.rdata[10]
.sym 99446 $false
.sym 99447 soc.cpu.reg_op2[1]
.sym 99448 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][19]_new_inv_
.sym 99449 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][21]_new_inv_
.sym 99452 $false
.sym 99453 soc.cpu.reg_op2[1]
.sym 99454 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][25]_new_inv_
.sym 99455 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][27]_new_inv_
.sym 99458 $false
.sym 99459 soc.cpu.reg_op2[2]
.sym 99460 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][21]_new_inv_
.sym 99461 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][25]_new_inv_
.sym 99464 $false
.sym 99465 soc.cpu.reg_op2[0]
.sym 99466 soc.cpu.reg_op1[26]
.sym 99467 soc.cpu.reg_op1[27]
.sym 99470 soc.cpu.reg_op2[2]
.sym 99471 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][25]_new_inv_
.sym 99472 soc.cpu.reg_op2[1]
.sym 99473 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][27]_new_inv_
.sym 99476 $false
.sym 99477 soc.cpu.reg_op2[1]
.sym 99478 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][23]_new_inv_
.sym 99479 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][25]_new_inv_
.sym 99482 $false
.sym 99483 soc.cpu.reg_op2[0]
.sym 99484 soc.cpu.reg_op1[24]
.sym 99485 soc.cpu.reg_op1[25]
.sym 99488 soc.cpu.pcpi_div.quotient_msk[20]
.sym 99489 $false
.sym 99490 $false
.sym 99491 $false
.sym 99492 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 99493 clk_16mhz$2$2
.sym 99494 soc.cpu.pcpi_div.start$2
.sym 99499 soc.memory.rdata[9]
.sym 99569 $false
.sym 99570 soc.cpu.reg_op2[0]
.sym 99571 soc.cpu.reg_op1[18]
.sym 99572 soc.cpu.reg_op1[19]
.sym 99575 $false
.sym 99576 soc.cpu.reg_op2[0]
.sym 99577 soc.cpu.reg_op1[22]
.sym 99578 soc.cpu.reg_op1[23]
.sym 99587 $false
.sym 99588 $abc$64360$new_n7019_
.sym 99589 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][7]_new_inv_
.sym 99590 soc.cpu.reg_op2[3]
.sym 99593 $false
.sym 99594 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 99595 $abc$64360$new_n5931_
.sym 99596 soc.cpu.instr_slt
.sym 99615 $true
.sym 99616 clk_16mhz$2$2
.sym 99617 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 99622 soc.memory.rdata[8]
.sym 99692 soc.cpu.pcpi_div.instr_divu
.sym 99693 soc.cpu.pcpi_div.instr_div
.sym 99694 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[20]_new_inv_
.sym 99695 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[20]_new_inv_
.sym 99698 soc.cpu.pcpi_div.instr_divu
.sym 99699 soc.cpu.pcpi_div.instr_div
.sym 99700 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[25]_new_inv_
.sym 99701 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[25]_new_inv_
.sym 99738 $true
.sym 99739 clk_16mhz$2$2
.sym 99740 $false
.sym 99745 soc.memory.rdata[31]
.sym 99815 soc.cpu.mem_wdata[4]
.sym 99816 $false
.sym 99817 $false
.sym 99818 $false
.sym 99861 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377
.sym 99862 clk_16mhz$2$2
.sym 99863 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 99868 soc.memory.rdata[30]
.sym 99944 soc.spimemio.xfer_resetn
.sym 99945 soc.spimemio.xfer.xfer_ddr_q
.sym 99946 soc.spimemio.xfer.fetch
.sym 99947 soc.spimemio.xfer.last_fetch
.sym 99950 $false
.sym 99951 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 99952 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[15]
.sym 99953 soc.cpu.reg_op1[15]
.sym 99968 $abc$64360$new_n5468_
.sym 99969 soc.spimemio.xfer.xfer_ddr_q
.sym 99970 soc.spimemio.xfer.next_fetch
.sym 99971 soc.spimemio.xfer.fetch
.sym 99974 $false
.sym 99975 $false
.sym 99976 soc.spimemio.xfer.xfer_ddr
.sym 99977 soc.spimemio.xfer.fetch
.sym 99980 soc.spimemio.xfer.next_fetch
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $true
.sym 99985 clk_16mhz$2$2
.sym 99986 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 99991 soc.memory.rdata[3]
.sym 100061 $false
.sym 100062 $false
.sym 100063 soc.spimemio.xfer.obuffer[6]
.sym 100064 soc.spimemio.xfer.xfer_qspi
.sym 100097 $false
.sym 100098 $false
.sym 100099 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 100100 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y_new_inv_
.sym 100103 $false
.sym 100104 soc.spimemio.config_en
.sym 100105 soc.spimemio.xfer.flash_clk
.sym 100106 soc.spimemio.config_clk
.sym 100114 soc.memory.rdata[2]
.sym 100196 soc.spimemio.xfer.xfer_qspi
.sym 100197 soc.spimemio.xfer.obuffer[4]
.sym 100198 soc.spimemio.xfer.obuffer[6]
.sym 100199 soc.spimemio.xfer.xfer_dspi
.sym 100208 $false
.sym 100209 $false
.sym 100210 soc.spimemio.xfer.xfer_ddr
.sym 100211 soc.spimemio.xfer.xfer_qspi
.sym 100214 $false
.sym 100215 $false
.sym 100216 $false
.sym 100217 soc.cpu.reg_op1[24]
.sym 100220 $false
.sym 100221 $false
.sym 100222 soc.spimemio.xfer.xfer_qspi
.sym 100223 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 100226 $false
.sym 100227 soc.spimemio.xfer.flash_csb
.sym 100228 soc.spimemio.xfer.flash_clk
.sym 100229 $abc$64360$new_n5231_
.sym 100230 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54853
.sym 100231 clk_16mhz$2$2
.sym 100232 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 100237 soc.memory.rdata[7]
.sym 100307 soc.cpu.count_instr[34]
.sym 100308 soc.cpu.instr_rdinstrh
.sym 100309 soc.cpu.instr_rdinstr
.sym 100310 soc.cpu.count_instr[2]
.sym 100313 soc.cpu.count_instr[36]
.sym 100314 soc.cpu.instr_rdinstrh
.sym 100315 soc.cpu.instr_rdinstr
.sym 100316 soc.cpu.count_instr[4]
.sym 100319 soc.cpu.count_instr[37]
.sym 100320 soc.cpu.instr_rdinstrh
.sym 100321 soc.cpu.instr_rdinstr
.sym 100322 soc.cpu.count_instr[5]
.sym 100325 soc.cpu.count_instr[33]
.sym 100326 soc.cpu.instr_rdinstrh
.sym 100327 soc.cpu.instr_rdinstr
.sym 100328 soc.cpu.count_instr[1]
.sym 100331 soc.cpu.count_instr[35]
.sym 100332 soc.cpu.instr_rdinstrh
.sym 100333 soc.cpu.instr_rdinstr
.sym 100334 soc.cpu.count_instr[3]
.sym 100337 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 100338 soc.spimemio.xfer.flash_clk
.sym 100339 soc.spimemio.xfer.obuffer[2]
.sym 100340 soc.spimemio.xfer.obuffer[6]
.sym 100343 $false
.sym 100344 $false
.sym 100345 soc.cpu.count_instr[1]
.sym 100346 soc.cpu.count_instr[0]
.sym 100349 $false
.sym 100350 $false
.sym 100351 $false
.sym 100352 soc.cpu.count_instr[0]
.sym 100353 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 100354 clk_16mhz$2$2
.sym 100355 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 100360 soc.memory.rdata[6]
.sym 100430 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 100431 soc.spimemio.xfer.obuffer[4]
.sym 100432 $abc$64360$new_n6759_
.sym 100433 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$33198_new_inv_
.sym 100436 soc.cpu.count_instr[45]
.sym 100437 soc.cpu.instr_rdinstrh
.sym 100438 soc.cpu.instr_rdinstr
.sym 100439 soc.cpu.count_instr[13]
.sym 100442 $false
.sym 100443 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_
.sym 100444 $abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.sym 100445 soc.spimemio.xfer.obuffer[2]
.sym 100448 $false
.sym 100449 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_
.sym 100450 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 100451 soc.spimemio.xfer.obuffer[0]
.sym 100454 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 100455 soc.spimemio.xfer.flash_clk
.sym 100456 soc.spimemio.xfer.obuffer[3]
.sym 100457 soc.spimemio.xfer.obuffer[4]
.sym 100460 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.sym 100461 soc.spimemio.xfer.flash_clk
.sym 100462 soc.spimemio.xfer.obuffer[0]
.sym 100463 soc.spimemio.xfer.obuffer[4]
.sym 100466 soc.cpu.count_instr[47]
.sym 100467 soc.cpu.instr_rdinstrh
.sym 100468 soc.cpu.instr_rdinstr
.sym 100469 soc.cpu.count_instr[15]
.sym 100472 $false
.sym 100473 $false
.sym 100474 $false
.sym 100475 soc.cpu.pcpi_div.dividend[8]
.sym 100483 soc.memory.rdata[1]
.sym 100553 soc.cpu.count_instr[52]
.sym 100554 soc.cpu.instr_rdinstrh
.sym 100555 soc.cpu.instr_rdinstr
.sym 100556 soc.cpu.count_instr[20]
.sym 100559 $false
.sym 100560 soc.spimemio.xfer.obuffer[0]
.sym 100561 soc.spimemio.xfer.flash_clk
.sym 100562 $abc$64360$new_n4708_
.sym 100565 $false
.sym 100566 $false
.sym 100567 $false
.sym 100568 soc.cpu.pcpi_div.dividend[23]
.sym 100571 soc.cpu.count_instr[49]
.sym 100572 soc.cpu.instr_rdinstrh
.sym 100573 soc.cpu.instr_rdinstr
.sym 100574 soc.cpu.count_instr[17]
.sym 100577 $false
.sym 100578 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 100579 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.sym 100580 soc.spimemio.xfer.flash_clk
.sym 100583 $false
.sym 100584 $false
.sym 100585 soc.spimemio.xfer.obuffer[1]
.sym 100586 $abc$64360$new_n6744_
.sym 100589 $abc$64360$new_n5231_
.sym 100590 soc.spimemio.din_data[1]
.sym 100591 $abc$64360$new_n6747_
.sym 100592 $abc$64360$new_n6746_
.sym 100595 $abc$64360$new_n5231_
.sym 100596 soc.spimemio.din_data[0]
.sym 100597 soc.spimemio.xfer.obuffer[0]
.sym 100598 $abc$64360$new_n6744_
.sym 100599 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55623
.sym 100600 clk_16mhz$2$2
.sym 100601 $false
.sym 100606 soc.memory.rdata[0]
.sym 100676 soc.cpu.count_instr[50]
.sym 100677 soc.cpu.instr_rdinstrh
.sym 100678 soc.cpu.instr_rdinstr
.sym 100679 soc.cpu.count_instr[18]
.sym 100682 soc.cpu.count_instr[54]
.sym 100683 soc.cpu.instr_rdinstrh
.sym 100684 soc.cpu.instr_rdinstr
.sym 100685 soc.cpu.count_instr[22]
.sym 100688 $false
.sym 100689 $false
.sym 100690 $false
.sym 100691 soc.cpu.pcpi_div.dividend[29]
.sym 100700 soc.cpu.count_instr[56]
.sym 100701 soc.cpu.instr_rdinstrh
.sym 100702 soc.cpu.instr_rdinstr
.sym 100703 soc.cpu.count_instr[24]
.sym 100712 $false
.sym 100713 soc.cpu.pcpi_div.outsign
.sym 100714 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[25]
.sym 100715 soc.cpu.pcpi_div.dividend[25]
.sym 100729 soc.memory.rdata[5]
.sym 100817 soc.cpu.count_instr[53]
.sym 100818 soc.cpu.instr_rdinstrh
.sym 100819 soc.cpu.instr_rdinstr
.sym 100820 soc.cpu.count_instr[21]
.sym 100852 soc.memory.rdata[4]
.sym 100928 soc.cpu.count_instr[60]
.sym 100929 soc.cpu.instr_rdinstrh
.sym 100930 soc.cpu.instr_rdinstr
.sym 100931 soc.cpu.count_instr[28]
.sym 100958 soc.cpu.count_instr[59]
.sym 100959 soc.cpu.instr_rdinstrh
.sym 100960 soc.cpu.instr_rdinstr
.sym 100961 soc.cpu.count_instr[27]
.sym 101531 $abc$64360$new_n4371_
.sym 101532 $abc$64360$new_n4372_
.sym 101533 soc.cpu.pcpi_insn[27]
.sym 101534 soc.cpu.pcpi_insn[28]
.sym 101536 soc.cpu.pcpi_insn[26]
.sym 101538 soc.cpu.pcpi_insn[30]
.sym 101634 soc.cpu.mem_wdata[5]
.sym 101636 soc.cpu.mem_wdata[7]
.sym 101737 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36902
.sym 101739 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 101837 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][12]_new_inv_
.sym 101838 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][12]_new_inv_
.sym 101839 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][8]_new_inv_
.sym 101840 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][14]_new_inv_
.sym 101841 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][10]_new_inv_
.sym 101842 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_
.sym 101843 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][10]_new_inv_
.sym 101844 soc.cpu.mem_rdata_q[5]
.sym 101939 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][16]_new_inv_
.sym 101940 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][18]_new_inv_
.sym 101941 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][22]_new_inv_
.sym 101942 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][14]_new_inv_
.sym 101943 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][18]_new_inv_
.sym 101944 soc.cpu.reg_op1[1]
.sym 101945 soc.cpu.reg_op1[9]
.sym 101946 soc.cpu.reg_op1[16]
.sym 102041 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][26]_new_inv_
.sym 102042 $abc$64360$new_n7273_
.sym 102043 $abc$64360$new_n7270_
.sym 102044 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][26]_new_inv_
.sym 102045 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][30]_new_inv_
.sym 102046 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[28]_new_inv_
.sym 102047 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[12]_new_
.sym 102048 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][28]_new_
.sym 102143 $abc$64360$new_n7165_
.sym 102144 $abc$64360$new_n5199_
.sym 102145 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1234$2364_Y_new_inv_
.sym 102146 $abc$64360$new_n5181_
.sym 102147 $abc$64360$new_n5183_
.sym 102148 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[20]_new_
.sym 102149 soc.cpu.pcpi_insn[13]
.sym 102150 soc.cpu.pcpi_insn[4]
.sym 102245 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[12]_new_
.sym 102246 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][20]_new_inv_
.sym 102247 $abc$64360$new_n7256_
.sym 102248 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[4]_new_
.sym 102249 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][12]_new_
.sym 102250 $abc$64360$new_n7248_
.sym 102251 soc.cpu.alu_out_q[22]
.sym 102252 soc.cpu.alu_out_q[28]
.sym 102347 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][28]_new_inv_
.sym 102348 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][12]_new_inv_
.sym 102349 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][28]_new_
.sym 102350 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][16]_new_inv_
.sym 102351 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][20]_new_
.sym 102352 soc.cpu.pcpi_div.instr_remu
.sym 102353 soc.cpu.pcpi_div.instr_rem
.sym 102354 soc.cpu.pcpi_div.instr_divu
.sym 102449 $abc$64360$auto$rtlil.cc:1981:NotGate$64172
.sym 102450 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][8]_new_inv_
.sym 102451 $abc$64360$new_n4373_
.sym 102452 $abc$64360$new_n4370_
.sym 102453 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][20]_new_inv_
.sym 102454 soc.cpu.pcpi_insn[14]
.sym 102455 soc.cpu.pcpi_insn[1]
.sym 102456 soc.cpu.pcpi_insn[5]
.sym 102551 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27663[1]_new_inv_
.sym 102552 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26781[1]_new_inv_
.sym 102553 soc.cpu.instr_srai
.sym 102554 soc.cpu.instr_sb
.sym 102555 soc.cpu.instr_sh
.sym 102557 soc.cpu.instr_srli
.sym 102558 soc.cpu.pcpi_insn[0]
.sym 102653 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 102654 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][27]_new_inv_
.sym 102655 $abc$64360$new_n4401_
.sym 102656 $abc$64360$new_n4412_
.sym 102657 soc.cpu.instr_beq
.sym 102658 soc.cpu.instr_sra
.sym 102659 soc.cpu.instr_slt
.sym 102660 soc.cpu.instr_srl
.sym 102755 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27679[1]_new_inv_
.sym 102756 $abc$64360$new_n7182_
.sym 102759 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27647[1]_new_inv_
.sym 102760 $abc$64360$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 102761 soc.cpu.pcpi_div.pcpi_wait
.sym 102762 soc.cpu.alu_out_q[9]
.sym 102858 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[29]_new_inv_
.sym 102859 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 102861 $abc$64360$new_n6877_
.sym 102862 soc.cpu.instr_lw
.sym 102863 soc.cpu.instr_lh
.sym 102959 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][13]_new_inv_
.sym 102960 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][11]_new_inv_
.sym 102961 $abc$64360$new_n7272_
.sym 102962 $abc$64360$new_n6911_
.sym 102963 $abc$64360$auto$rtlil.cc:1981:NotGate$63220
.sym 102964 soc.cpu.instr_bge
.sym 102965 soc.cpu.instr_slti
.sym 102966 soc.cpu.instr_sll
.sym 103062 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48426
.sym 103063 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][23]_new_inv_
.sym 103065 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][21]_new_inv_
.sym 103068 soc.cpu.pcpi_div.outsign
.sym 103069 $undef
.sym 103070 $undef
.sym 103071 $undef
.sym 103072 $undef
.sym 103073 $undef
.sym 103074 $undef
.sym 103075 $undef
.sym 103076 $undef
.sym 103077 soc.cpu.mem_addr[2]
.sym 103078 soc.cpu.mem_addr[3]
.sym 103079 soc.cpu.mem_addr[12]
.sym 103080 soc.cpu.mem_addr[4]
.sym 103081 soc.cpu.mem_addr[5]
.sym 103082 soc.cpu.mem_addr[6]
.sym 103083 soc.cpu.mem_addr[7]
.sym 103084 soc.cpu.mem_addr[8]
.sym 103085 soc.cpu.mem_addr[9]
.sym 103086 soc.cpu.mem_addr[10]
.sym 103087 soc.cpu.mem_addr[11]
.sym 103088 clk_16mhz$2$2
.sym 103089 $true
.sym 103090 $true$2
.sym 103091 $undef
.sym 103092 soc.cpu.mem_wdata[11]
.sym 103093 $undef
.sym 103094 $undef
.sym 103095 $undef
.sym 103096 $undef
.sym 103097 $undef
.sym 103098 $undef
.sym 103163 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][21]_new_inv_
.sym 103164 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][7]_new_inv_
.sym 103165 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][9]_new_inv_
.sym 103167 soc.cpu.mem_wdata[1]
.sym 103168 soc.cpu.mem_wdata[3]
.sym 103170 soc.cpu.mem_wdata[0]
.sym 103171 $undef
.sym 103172 $undef
.sym 103173 $undef
.sym 103174 $undef
.sym 103175 $undef
.sym 103176 $undef
.sym 103177 $undef
.sym 103178 $undef
.sym 103179 soc.cpu.mem_addr[2]
.sym 103180 soc.cpu.mem_addr[3]
.sym 103181 soc.cpu.mem_addr[12]
.sym 103182 soc.cpu.mem_addr[4]
.sym 103183 soc.cpu.mem_addr[5]
.sym 103184 soc.cpu.mem_addr[6]
.sym 103185 soc.cpu.mem_addr[7]
.sym 103186 soc.cpu.mem_addr[8]
.sym 103187 soc.cpu.mem_addr[9]
.sym 103188 soc.cpu.mem_addr[10]
.sym 103189 soc.cpu.mem_addr[11]
.sym 103190 clk_16mhz$2$2
.sym 103191 soc.memory.wen[1]
.sym 103192 $undef
.sym 103193 $undef
.sym 103194 $undef
.sym 103195 soc.cpu.mem_wdata[10]
.sym 103196 $undef
.sym 103197 $undef
.sym 103198 $undef
.sym 103199 $undef
.sym 103200 $true$2
.sym 103268 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 103273 $undef
.sym 103274 $undef
.sym 103275 $undef
.sym 103276 $undef
.sym 103277 $undef
.sym 103278 $undef
.sym 103279 $undef
.sym 103280 $undef
.sym 103281 soc.cpu.mem_addr[2]
.sym 103282 soc.cpu.mem_addr[3]
.sym 103283 soc.cpu.mem_addr[12]
.sym 103284 soc.cpu.mem_addr[4]
.sym 103285 soc.cpu.mem_addr[5]
.sym 103286 soc.cpu.mem_addr[6]
.sym 103287 soc.cpu.mem_addr[7]
.sym 103288 soc.cpu.mem_addr[8]
.sym 103289 soc.cpu.mem_addr[9]
.sym 103290 soc.cpu.mem_addr[10]
.sym 103291 soc.cpu.mem_addr[11]
.sym 103292 clk_16mhz$2$2
.sym 103293 $true
.sym 103294 $true$2
.sym 103295 $undef
.sym 103296 soc.cpu.mem_wdata[9]
.sym 103297 $undef
.sym 103298 $undef
.sym 103299 $undef
.sym 103300 $undef
.sym 103301 $undef
.sym 103302 $undef
.sym 103369 soc.spimemio.config_csb
.sym 103375 $undef
.sym 103376 $undef
.sym 103377 $undef
.sym 103378 $undef
.sym 103379 $undef
.sym 103380 $undef
.sym 103381 $undef
.sym 103382 $undef
.sym 103383 soc.cpu.mem_addr[2]
.sym 103384 soc.cpu.mem_addr[3]
.sym 103385 soc.cpu.mem_addr[12]
.sym 103386 soc.cpu.mem_addr[4]
.sym 103387 soc.cpu.mem_addr[5]
.sym 103388 soc.cpu.mem_addr[6]
.sym 103389 soc.cpu.mem_addr[7]
.sym 103390 soc.cpu.mem_addr[8]
.sym 103391 soc.cpu.mem_addr[9]
.sym 103392 soc.cpu.mem_addr[10]
.sym 103393 soc.cpu.mem_addr[11]
.sym 103394 clk_16mhz$2$2
.sym 103395 soc.memory.wen[1]
.sym 103396 $undef
.sym 103397 $undef
.sym 103398 $undef
.sym 103399 soc.cpu.mem_wdata[8]
.sym 103400 $undef
.sym 103401 $undef
.sym 103402 $undef
.sym 103403 $undef
.sym 103404 $true$2
.sym 103470 $abc$64360$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 103474 gpio[10]
.sym 103477 $undef
.sym 103478 $undef
.sym 103479 $undef
.sym 103480 $undef
.sym 103481 $undef
.sym 103482 $undef
.sym 103483 $undef
.sym 103484 $undef
.sym 103485 soc.cpu.mem_addr[2]
.sym 103486 soc.cpu.mem_addr[3]
.sym 103487 soc.cpu.mem_addr[12]
.sym 103488 soc.cpu.mem_addr[4]
.sym 103489 soc.cpu.mem_addr[5]
.sym 103490 soc.cpu.mem_addr[6]
.sym 103491 soc.cpu.mem_addr[7]
.sym 103492 soc.cpu.mem_addr[8]
.sym 103493 soc.cpu.mem_addr[9]
.sym 103494 soc.cpu.mem_addr[10]
.sym 103495 soc.cpu.mem_addr[11]
.sym 103496 clk_16mhz$2$2
.sym 103497 $true
.sym 103498 $true$2
.sym 103499 $undef
.sym 103500 soc.cpu.mem_wdata[31]
.sym 103501 $undef
.sym 103502 $undef
.sym 103503 $undef
.sym 103504 $undef
.sym 103505 $undef
.sym 103506 $undef
.sym 103572 flash_csb$2
.sym 103573 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 103574 soc.spimemio.xfer.xfer_tag[1]
.sym 103578 soc.spimemio.xfer.xfer_qspi
.sym 103579 $undef
.sym 103580 $undef
.sym 103581 $undef
.sym 103582 $undef
.sym 103583 $undef
.sym 103584 $undef
.sym 103585 $undef
.sym 103586 $undef
.sym 103587 soc.cpu.mem_addr[2]
.sym 103588 soc.cpu.mem_addr[3]
.sym 103589 soc.cpu.mem_addr[12]
.sym 103590 soc.cpu.mem_addr[4]
.sym 103591 soc.cpu.mem_addr[5]
.sym 103592 soc.cpu.mem_addr[6]
.sym 103593 soc.cpu.mem_addr[7]
.sym 103594 soc.cpu.mem_addr[8]
.sym 103595 soc.cpu.mem_addr[9]
.sym 103596 soc.cpu.mem_addr[10]
.sym 103597 soc.cpu.mem_addr[11]
.sym 103598 clk_16mhz$2$2
.sym 103599 soc.memory.wen[3]
.sym 103600 $undef
.sym 103601 $undef
.sym 103602 $undef
.sym 103603 soc.cpu.mem_wdata[30]
.sym 103604 $undef
.sym 103605 $undef
.sym 103606 $undef
.sym 103607 $undef
.sym 103608 $true$2
.sym 103673 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28894_new_inv_
.sym 103675 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6071.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.sym 103676 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[22]_new_inv_
.sym 103678 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28910_new_inv_
.sym 103679 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6123.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.sym 103680 soc.spimemio.xfer.flash_csb
.sym 103681 $undef
.sym 103682 $undef
.sym 103683 $undef
.sym 103684 $undef
.sym 103685 $undef
.sym 103686 $undef
.sym 103687 $undef
.sym 103688 $undef
.sym 103689 soc.cpu.mem_addr[2]
.sym 103690 soc.cpu.mem_addr[3]
.sym 103691 soc.cpu.mem_addr[12]
.sym 103692 soc.cpu.mem_addr[4]
.sym 103693 soc.cpu.mem_addr[5]
.sym 103694 soc.cpu.mem_addr[6]
.sym 103695 soc.cpu.mem_addr[7]
.sym 103696 soc.cpu.mem_addr[8]
.sym 103697 soc.cpu.mem_addr[9]
.sym 103698 soc.cpu.mem_addr[10]
.sym 103699 soc.cpu.mem_addr[11]
.sym 103700 clk_16mhz$2$2
.sym 103701 $true
.sym 103702 $true$2
.sym 103703 $undef
.sym 103704 soc.cpu.mem_wdata[3]
.sym 103705 $undef
.sym 103706 $undef
.sym 103707 $undef
.sym 103708 $undef
.sym 103709 $undef
.sym 103710 $undef
.sym 103777 soc.cpu.count_instr[2]
.sym 103778 soc.cpu.count_instr[3]
.sym 103779 soc.cpu.count_instr[4]
.sym 103780 soc.cpu.count_instr[5]
.sym 103781 soc.cpu.count_instr[6]
.sym 103782 soc.cpu.count_instr[7]
.sym 103783 $undef
.sym 103784 $undef
.sym 103785 $undef
.sym 103786 $undef
.sym 103787 $undef
.sym 103788 $undef
.sym 103789 $undef
.sym 103790 $undef
.sym 103791 soc.cpu.mem_addr[2]
.sym 103792 soc.cpu.mem_addr[3]
.sym 103793 soc.cpu.mem_addr[12]
.sym 103794 soc.cpu.mem_addr[4]
.sym 103795 soc.cpu.mem_addr[5]
.sym 103796 soc.cpu.mem_addr[6]
.sym 103797 soc.cpu.mem_addr[7]
.sym 103798 soc.cpu.mem_addr[8]
.sym 103799 soc.cpu.mem_addr[9]
.sym 103800 soc.cpu.mem_addr[10]
.sym 103801 soc.cpu.mem_addr[11]
.sym 103802 clk_16mhz$2$2
.sym 103803 soc.memory.wen[0]
.sym 103804 $undef
.sym 103805 $undef
.sym 103806 $undef
.sym 103807 soc.cpu.mem_wdata[2]
.sym 103808 $undef
.sym 103809 $undef
.sym 103810 $undef
.sym 103811 $undef
.sym 103812 $true$2
.sym 103877 soc.cpu.count_instr[8]
.sym 103878 soc.cpu.count_instr[9]
.sym 103879 soc.cpu.count_instr[10]
.sym 103880 soc.cpu.count_instr[11]
.sym 103881 soc.cpu.count_instr[12]
.sym 103882 soc.cpu.count_instr[13]
.sym 103883 soc.cpu.count_instr[14]
.sym 103884 soc.cpu.count_instr[15]
.sym 103885 $undef
.sym 103886 $undef
.sym 103887 $undef
.sym 103888 $undef
.sym 103889 $undef
.sym 103890 $undef
.sym 103891 $undef
.sym 103892 $undef
.sym 103893 soc.cpu.mem_addr[2]
.sym 103894 soc.cpu.mem_addr[3]
.sym 103895 soc.cpu.mem_addr[12]
.sym 103896 soc.cpu.mem_addr[4]
.sym 103897 soc.cpu.mem_addr[5]
.sym 103898 soc.cpu.mem_addr[6]
.sym 103899 soc.cpu.mem_addr[7]
.sym 103900 soc.cpu.mem_addr[8]
.sym 103901 soc.cpu.mem_addr[9]
.sym 103902 soc.cpu.mem_addr[10]
.sym 103903 soc.cpu.mem_addr[11]
.sym 103904 clk_16mhz$2$2
.sym 103905 $true
.sym 103906 $true$2
.sym 103907 $undef
.sym 103908 soc.cpu.mem_wdata[7]
.sym 103909 $undef
.sym 103910 $undef
.sym 103911 $undef
.sym 103912 $undef
.sym 103913 $undef
.sym 103914 $undef
.sym 103979 soc.cpu.count_instr[16]
.sym 103980 soc.cpu.count_instr[17]
.sym 103981 soc.cpu.count_instr[18]
.sym 103982 soc.cpu.count_instr[19]
.sym 103983 soc.cpu.count_instr[20]
.sym 103984 soc.cpu.count_instr[21]
.sym 103985 soc.cpu.count_instr[22]
.sym 103986 soc.cpu.count_instr[23]
.sym 103987 $undef
.sym 103988 $undef
.sym 103989 $undef
.sym 103990 $undef
.sym 103991 $undef
.sym 103992 $undef
.sym 103993 $undef
.sym 103994 $undef
.sym 103995 soc.cpu.mem_addr[2]
.sym 103996 soc.cpu.mem_addr[3]
.sym 103997 soc.cpu.mem_addr[12]
.sym 103998 soc.cpu.mem_addr[4]
.sym 103999 soc.cpu.mem_addr[5]
.sym 104000 soc.cpu.mem_addr[6]
.sym 104001 soc.cpu.mem_addr[7]
.sym 104002 soc.cpu.mem_addr[8]
.sym 104003 soc.cpu.mem_addr[9]
.sym 104004 soc.cpu.mem_addr[10]
.sym 104005 soc.cpu.mem_addr[11]
.sym 104006 clk_16mhz$2$2
.sym 104007 soc.memory.wen[0]
.sym 104008 $undef
.sym 104009 $undef
.sym 104010 $undef
.sym 104011 soc.cpu.mem_wdata[6]
.sym 104012 $undef
.sym 104013 $undef
.sym 104014 $undef
.sym 104015 $undef
.sym 104016 $true$2
.sym 104081 soc.cpu.count_instr[24]
.sym 104082 soc.cpu.count_instr[25]
.sym 104083 soc.cpu.count_instr[26]
.sym 104084 soc.cpu.count_instr[27]
.sym 104085 soc.cpu.count_instr[28]
.sym 104086 soc.cpu.count_instr[29]
.sym 104087 soc.cpu.count_instr[30]
.sym 104088 soc.cpu.count_instr[31]
.sym 104089 $undef
.sym 104090 $undef
.sym 104091 $undef
.sym 104092 $undef
.sym 104093 $undef
.sym 104094 $undef
.sym 104095 $undef
.sym 104096 $undef
.sym 104097 soc.cpu.mem_addr[2]
.sym 104098 soc.cpu.mem_addr[3]
.sym 104099 soc.cpu.mem_addr[12]
.sym 104100 soc.cpu.mem_addr[4]
.sym 104101 soc.cpu.mem_addr[5]
.sym 104102 soc.cpu.mem_addr[6]
.sym 104103 soc.cpu.mem_addr[7]
.sym 104104 soc.cpu.mem_addr[8]
.sym 104105 soc.cpu.mem_addr[9]
.sym 104106 soc.cpu.mem_addr[10]
.sym 104107 soc.cpu.mem_addr[11]
.sym 104108 clk_16mhz$2$2
.sym 104109 $true
.sym 104110 $true$2
.sym 104111 $undef
.sym 104112 soc.cpu.mem_wdata[1]
.sym 104113 $undef
.sym 104114 $undef
.sym 104115 $undef
.sym 104116 $undef
.sym 104117 $undef
.sym 104118 $undef
.sym 104183 soc.cpu.count_instr[32]
.sym 104184 soc.cpu.count_instr[33]
.sym 104185 soc.cpu.count_instr[34]
.sym 104186 soc.cpu.count_instr[35]
.sym 104187 soc.cpu.count_instr[36]
.sym 104188 soc.cpu.count_instr[37]
.sym 104189 soc.cpu.count_instr[38]
.sym 104190 soc.cpu.count_instr[39]
.sym 104191 $undef
.sym 104192 $undef
.sym 104193 $undef
.sym 104194 $undef
.sym 104195 $undef
.sym 104196 $undef
.sym 104197 $undef
.sym 104198 $undef
.sym 104199 soc.cpu.mem_addr[2]
.sym 104200 soc.cpu.mem_addr[3]
.sym 104201 soc.cpu.mem_addr[12]
.sym 104202 soc.cpu.mem_addr[4]
.sym 104203 soc.cpu.mem_addr[5]
.sym 104204 soc.cpu.mem_addr[6]
.sym 104205 soc.cpu.mem_addr[7]
.sym 104206 soc.cpu.mem_addr[8]
.sym 104207 soc.cpu.mem_addr[9]
.sym 104208 soc.cpu.mem_addr[10]
.sym 104209 soc.cpu.mem_addr[11]
.sym 104210 clk_16mhz$2$2
.sym 104211 soc.memory.wen[0]
.sym 104212 $undef
.sym 104213 $undef
.sym 104214 $undef
.sym 104215 soc.cpu.mem_wdata[0]
.sym 104216 $undef
.sym 104217 $undef
.sym 104218 $undef
.sym 104219 $undef
.sym 104220 $true$2
.sym 104285 soc.cpu.count_instr[40]
.sym 104286 soc.cpu.count_instr[41]
.sym 104287 soc.cpu.count_instr[42]
.sym 104288 soc.cpu.count_instr[43]
.sym 104289 soc.cpu.count_instr[44]
.sym 104290 soc.cpu.count_instr[45]
.sym 104291 soc.cpu.count_instr[46]
.sym 104292 soc.cpu.count_instr[47]
.sym 104293 $undef
.sym 104294 $undef
.sym 104295 $undef
.sym 104296 $undef
.sym 104297 $undef
.sym 104298 $undef
.sym 104299 $undef
.sym 104300 $undef
.sym 104301 soc.cpu.mem_addr[2]
.sym 104302 soc.cpu.mem_addr[3]
.sym 104303 soc.cpu.mem_addr[12]
.sym 104304 soc.cpu.mem_addr[4]
.sym 104305 soc.cpu.mem_addr[5]
.sym 104306 soc.cpu.mem_addr[6]
.sym 104307 soc.cpu.mem_addr[7]
.sym 104308 soc.cpu.mem_addr[8]
.sym 104309 soc.cpu.mem_addr[9]
.sym 104310 soc.cpu.mem_addr[10]
.sym 104311 soc.cpu.mem_addr[11]
.sym 104312 clk_16mhz$2$2
.sym 104313 $true
.sym 104314 $true$2
.sym 104315 $undef
.sym 104316 soc.cpu.mem_wdata[5]
.sym 104317 $undef
.sym 104318 $undef
.sym 104319 $undef
.sym 104320 $undef
.sym 104321 $undef
.sym 104322 $undef
.sym 104387 soc.cpu.count_instr[48]
.sym 104388 soc.cpu.count_instr[49]
.sym 104389 soc.cpu.count_instr[50]
.sym 104390 soc.cpu.count_instr[51]
.sym 104391 soc.cpu.count_instr[52]
.sym 104392 soc.cpu.count_instr[53]
.sym 104393 soc.cpu.count_instr[54]
.sym 104394 soc.cpu.count_instr[55]
.sym 104395 $undef
.sym 104396 $undef
.sym 104397 $undef
.sym 104398 $undef
.sym 104399 $undef
.sym 104400 $undef
.sym 104401 $undef
.sym 104402 $undef
.sym 104403 soc.cpu.mem_addr[2]
.sym 104404 soc.cpu.mem_addr[3]
.sym 104405 soc.cpu.mem_addr[12]
.sym 104406 soc.cpu.mem_addr[4]
.sym 104407 soc.cpu.mem_addr[5]
.sym 104408 soc.cpu.mem_addr[6]
.sym 104409 soc.cpu.mem_addr[7]
.sym 104410 soc.cpu.mem_addr[8]
.sym 104411 soc.cpu.mem_addr[9]
.sym 104412 soc.cpu.mem_addr[10]
.sym 104413 soc.cpu.mem_addr[11]
.sym 104414 clk_16mhz$2$2
.sym 104415 soc.memory.wen[0]
.sym 104416 $undef
.sym 104417 $undef
.sym 104418 $undef
.sym 104419 soc.cpu.mem_wdata[4]
.sym 104420 $undef
.sym 104421 $undef
.sym 104422 $undef
.sym 104423 $undef
.sym 104424 $true$2
.sym 104489 soc.cpu.count_instr[56]
.sym 104490 soc.cpu.count_instr[57]
.sym 104491 soc.cpu.count_instr[58]
.sym 104492 soc.cpu.count_instr[59]
.sym 104493 soc.cpu.count_instr[60]
.sym 104494 soc.cpu.count_instr[61]
.sym 104495 soc.cpu.count_instr[62]
.sym 104496 soc.cpu.count_instr[63]
.sym 105082 $false
.sym 105083 $abc$64360$new_n4372_
.sym 105084 soc.cpu.pcpi_insn[27]
.sym 105085 soc.cpu.pcpi_insn[26]
.sym 105088 soc.cpu.pcpi_insn[31]
.sym 105089 soc.cpu.pcpi_insn[30]
.sym 105090 soc.cpu.pcpi_insn[29]
.sym 105091 soc.cpu.pcpi_insn[28]
.sym 105094 soc.cpu.mem_rdata_q[27]
.sym 105095 $false
.sym 105096 $false
.sym 105097 $false
.sym 105100 soc.cpu.mem_rdata_q[28]
.sym 105101 $false
.sym 105102 $false
.sym 105103 $false
.sym 105112 soc.cpu.mem_rdata_q[26]
.sym 105113 $false
.sym 105114 $false
.sym 105115 $false
.sym 105124 soc.cpu.mem_rdata_q[30]
.sym 105125 $false
.sym 105126 $false
.sym 105127 $false
.sym 105128 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 105129 clk_16mhz$2$2
.sym 105130 $false
.sym 105211 soc.cpu.reg_op2[5]
.sym 105212 $false
.sym 105213 $false
.sym 105214 $false
.sym 105223 soc.cpu.reg_op2[7]
.sym 105224 $false
.sym 105225 $false
.sym 105226 $false
.sym 105251 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 105252 clk_16mhz$2$2
.sym 105253 $false
.sym 105340 $false
.sym 105341 $false
.sym 105342 resetn$2
.sym 105343 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.sym 105352 $false
.sym 105353 $abc$64360$new_n4864_
.sym 105354 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_
.sym 105355 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_
.sym 105374 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36902
.sym 105375 clk_16mhz$2$2
.sym 105376 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 105377 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][6]_new_inv_
.sym 105378 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][4]_new_inv_
.sym 105379 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][6]_new_inv_
.sym 105380 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][2]_new_inv_
.sym 105381 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][2]_new_inv_
.sym 105382 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_
.sym 105383 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][8]_new_inv_
.sym 105384 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][4]_new_inv_
.sym 105451 $false
.sym 105452 soc.cpu.reg_op2[1]
.sym 105453 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][10]_new_inv_
.sym 105454 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][12]_new_inv_
.sym 105457 $false
.sym 105458 soc.cpu.reg_op2[0]
.sym 105459 soc.cpu.reg_op1[11]
.sym 105460 soc.cpu.reg_op1[12]
.sym 105463 $false
.sym 105464 soc.cpu.reg_op2[0]
.sym 105465 soc.cpu.reg_op1[7]
.sym 105466 soc.cpu.reg_op1[8]
.sym 105469 $false
.sym 105470 soc.cpu.reg_op2[1]
.sym 105471 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][12]_new_inv_
.sym 105472 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][14]_new_inv_
.sym 105475 $false
.sym 105476 soc.cpu.reg_op2[1]
.sym 105477 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][8]_new_inv_
.sym 105478 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][10]_new_inv_
.sym 105481 $false
.sym 105482 soc.cpu.reg_op2[2]
.sym 105483 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][6]_new_inv_
.sym 105484 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][10]_new_inv_
.sym 105487 $false
.sym 105488 soc.cpu.reg_op2[0]
.sym 105489 soc.cpu.reg_op1[9]
.sym 105490 soc.cpu.reg_op1[10]
.sym 105493 soc.cpu.mem_rdata_latched[5]
.sym 105494 $false
.sym 105495 $false
.sym 105496 $false
.sym 105497 soc.cpu.mem_xfer
.sym 105498 clk_16mhz$2$2
.sym 105499 $false
.sym 105500 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][20]_new_inv_
.sym 105501 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][20]_new_inv_
.sym 105502 $abc$64360$new_n7254_
.sym 105503 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][18]_new_inv_
.sym 105504 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][16]_new_inv_
.sym 105505 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][24]_new_inv_
.sym 105506 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][20]_new_inv_
.sym 105507 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][22]_new_inv_
.sym 105574 $false
.sym 105575 soc.cpu.reg_op2[1]
.sym 105576 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][14]_new_inv_
.sym 105577 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][16]_new_inv_
.sym 105580 $false
.sym 105581 soc.cpu.reg_op2[1]
.sym 105582 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][16]_new_inv_
.sym 105583 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][18]_new_inv_
.sym 105586 $false
.sym 105587 soc.cpu.reg_op2[2]
.sym 105588 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][18]_new_inv_
.sym 105589 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][22]_new_inv_
.sym 105592 $false
.sym 105593 soc.cpu.reg_op2[2]
.sym 105594 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][10]_new_inv_
.sym 105595 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][14]_new_inv_
.sym 105598 $false
.sym 105599 soc.cpu.reg_op2[2]
.sym 105600 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][14]_new_inv_
.sym 105601 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][18]_new_inv_
.sym 105604 $false
.sym 105605 $abc$64360$new_n5077_
.sym 105606 soc.cpu.reg_op1[1]
.sym 105607 $abc$64360$new_n4930_
.sym 105610 $false
.sym 105611 $abc$64360$new_n5037_
.sym 105612 soc.cpu.reg_op1[9]
.sym 105613 $abc$64360$new_n4930_
.sym 105616 $false
.sym 105617 $abc$64360$new_n5002_
.sym 105618 soc.cpu.reg_op1[16]
.sym 105619 $abc$64360$new_n4930_
.sym 105620 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.sym 105621 clk_16mhz$2$2
.sym 105622 $false
.sym 105623 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27671[1]_new_inv_
.sym 105624 $abc$64360$new_n7171_
.sym 105625 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][28]_new_inv_
.sym 105626 $abc$64360$new_n7166_
.sym 105627 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][12]_new_inv_
.sym 105628 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][30]_new_inv_
.sym 105629 $abc$64360$new_n7187_
.sym 105630 $abc$64360$new_n7167_
.sym 105697 $false
.sym 105698 soc.cpu.reg_op2[2]
.sym 105699 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][22]_new_inv_
.sym 105700 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][26]_new_inv_
.sym 105703 $abc$64360$new_n5713_
.sym 105704 soc.cpu.reg_op2[0]
.sym 105705 soc.cpu.reg_op1[29]
.sym 105706 soc.cpu.reg_op1[30]
.sym 105709 $abc$64360$new_n6877_
.sym 105710 soc.cpu.reg_op2[3]
.sym 105711 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][22]_new_inv_
.sym 105712 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][30]_new_inv_
.sym 105715 $false
.sym 105716 soc.cpu.reg_op2[3]
.sym 105717 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][18]_new_inv_
.sym 105718 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][26]_new_inv_
.sym 105721 $abc$64360$new_n7272_
.sym 105722 $abc$64360$new_n7273_
.sym 105723 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][26]_new_inv_
.sym 105724 soc.cpu.reg_op2[2]
.sym 105727 $abc$64360$new_n6877_
.sym 105728 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][28]_new_
.sym 105729 $abc$64360$new_n7138_
.sym 105730 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][28]_new_inv_
.sym 105733 $false
.sym 105734 soc.cpu.reg_op1[12]
.sym 105735 soc.cpu.reg_op2[12]
.sym 105736 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 105739 soc.cpu.reg_op2[3]
.sym 105740 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][20]_new_inv_
.sym 105741 $abc$64360$new_n7254_
.sym 105742 $abc$64360$new_n7255_
.sym 105746 $abc$64360$new_n7206_
.sym 105747 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][24]_new_inv_
.sym 105748 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[4]_new_
.sym 105749 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[16]_new_inv_
.sym 105750 $abc$64360$new_n8654_
.sym 105751 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_
.sym 105752 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_
.sym 105753 $abc$64360$new_n7211_
.sym 105820 $abc$64360$new_n7166_
.sym 105821 $abc$64360$new_n7123_
.sym 105822 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][20]_new_inv_
.sym 105823 soc.cpu.reg_op2[4]
.sym 105826 soc.cpu.reg_op2[5]
.sym 105827 soc.cpu.reg_op1[5]
.sym 105828 soc.cpu.reg_op1[15]
.sym 105829 soc.cpu.reg_op2[15]
.sym 105832 $abc$64360$new_n5197_
.sym 105833 $abc$64360$new_n5194_
.sym 105834 $abc$64360$new_n5187_
.sym 105835 $abc$64360$new_n5174_
.sym 105838 $abc$64360$new_n5183_
.sym 105839 soc.cpu.reg_op1[8]
.sym 105840 soc.cpu.reg_op2[8]
.sym 105841 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[20]_new_
.sym 105844 soc.cpu.reg_op2[16]
.sym 105845 soc.cpu.reg_op1[16]
.sym 105846 soc.cpu.reg_op1[25]
.sym 105847 soc.cpu.reg_op2[25]
.sym 105850 $false
.sym 105851 $false
.sym 105852 soc.cpu.reg_op1[20]
.sym 105853 soc.cpu.reg_op2[20]
.sym 105856 soc.cpu.mem_rdata_q[13]
.sym 105857 $false
.sym 105858 $false
.sym 105859 $false
.sym 105862 soc.cpu.mem_rdata_q[4]
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 105867 clk_16mhz$2$2
.sym 105868 $false
.sym 105869 $abc$64360$new_n7185_
.sym 105870 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26892[1]_new_inv_
.sym 105871 $abc$64360$new_n7037_
.sym 105872 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[8]_new_
.sym 105873 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][4]_new_
.sym 105874 soc.cpu.alu_out_q[16]
.sym 105875 soc.cpu.alu_out_q[6]
.sym 105876 soc.cpu.alu_out_q[8]
.sym 105943 soc.cpu.reg_op2[4]
.sym 105944 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 105945 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][28]_new_
.sym 105946 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][12]_new_
.sym 105949 $false
.sym 105950 soc.cpu.reg_op2[3]
.sym 105951 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][12]_new_inv_
.sym 105952 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][20]_new_
.sym 105955 soc.cpu.reg_op1[28]
.sym 105956 soc.cpu.reg_op2[28]
.sym 105957 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 105958 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 105961 soc.cpu.reg_op2[4]
.sym 105962 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 105963 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][20]_new_inv_
.sym 105964 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][4]_new_
.sym 105967 $false
.sym 105968 soc.cpu.reg_op2[3]
.sym 105969 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][12]_new_inv_
.sym 105970 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][4]_new_inv_
.sym 105973 $abc$64360$new_n7249_
.sym 105974 $abc$64360$new_n7123_
.sym 105975 soc.cpu.reg_op2[4]
.sym 105976 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][28]_new_
.sym 105979 $false
.sym 105980 $abc$64360$new_n7185_
.sym 105981 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[22]_new_
.sym 105982 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 105985 $false
.sym 105986 $abc$64360$new_n7256_
.sym 105987 $abc$64360$new_n7248_
.sym 105988 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[28]_new_inv_
.sym 105989 $true
.sym 105990 clk_16mhz$2$2
.sym 105991 $false
.sym 105992 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27639[1]_new_inv_
.sym 105993 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[8]_new_
.sym 105994 $abc$64360$new_n7131_
.sym 105995 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][24]_new_
.sym 105996 $abc$64360$new_n7003_
.sym 105997 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][16]_new_inv_
.sym 105998 $abc$64360$new_n8656_
.sym 105999 soc.cpu.alu_out_q[24]
.sym 106066 $false
.sym 106067 soc.cpu.reg_op2[0]
.sym 106068 soc.cpu.reg_op1[29]
.sym 106069 soc.cpu.reg_op1[28]
.sym 106072 $false
.sym 106073 soc.cpu.reg_op2[2]
.sym 106074 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][20]_new_inv_
.sym 106075 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][24]_new_inv_
.sym 106078 $false
.sym 106079 soc.cpu.reg_op2[3]
.sym 106080 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][20]_new_
.sym 106081 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 106084 $false
.sym 106085 soc.cpu.reg_op2[2]
.sym 106086 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][24]_new_inv_
.sym 106087 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][28]_new_inv_
.sym 106090 $false
.sym 106091 soc.cpu.reg_op2[2]
.sym 106092 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][28]_new_inv_
.sym 106093 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 106096 $false
.sym 106097 soc.cpu.pcpi_insn[14]
.sym 106098 soc.cpu.pcpi_insn[13]
.sym 106099 soc.cpu.pcpi_insn[12]
.sym 106102 $false
.sym 106103 soc.cpu.pcpi_insn[14]
.sym 106104 soc.cpu.pcpi_insn[13]
.sym 106105 soc.cpu.pcpi_insn[12]
.sym 106108 $false
.sym 106109 soc.cpu.pcpi_insn[14]
.sym 106110 soc.cpu.pcpi_insn[12]
.sym 106111 soc.cpu.pcpi_insn[13]
.sym 106112 $true
.sym 106113 clk_16mhz$2$2
.sym 106114 $abc$64360$auto$rtlil.cc:1981:NotGate$64160
.sym 106116 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][12]_new_inv_
.sym 106117 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][16]_new_inv_
.sym 106118 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][12]_new_inv_
.sym 106119 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][14]_new_inv_
.sym 106120 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][14]_new_inv_
.sym 106121 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][10]_new_inv_
.sym 106122 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][4]_new_inv_
.sym 106189 $false
.sym 106190 soc.cpu.pcpi_valid
.sym 106191 resetn$2
.sym 106192 $abc$64360$new_n4370_
.sym 106195 $false
.sym 106196 soc.cpu.reg_op2[2]
.sym 106197 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][16]_new_inv_
.sym 106198 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][20]_new_inv_
.sym 106201 soc.cpu.pcpi_insn[5]
.sym 106202 soc.cpu.pcpi_insn[4]
.sym 106203 soc.cpu.pcpi_insn[1]
.sym 106204 soc.cpu.pcpi_insn[0]
.sym 106207 $false
.sym 106208 $abc$64360$new_n4374_
.sym 106209 $abc$64360$new_n4373_
.sym 106210 $abc$64360$new_n4371_
.sym 106213 $false
.sym 106214 soc.cpu.reg_op2[0]
.sym 106215 soc.cpu.reg_op1[21]
.sym 106216 soc.cpu.reg_op1[20]
.sym 106219 soc.cpu.mem_rdata_q[14]
.sym 106220 $false
.sym 106221 $false
.sym 106222 $false
.sym 106225 soc.cpu.mem_rdata_q[1]
.sym 106226 $false
.sym 106227 $false
.sym 106228 $false
.sym 106231 soc.cpu.mem_rdata_q[5]
.sym 106232 $false
.sym 106233 $false
.sym 106234 $false
.sym 106235 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 106236 clk_16mhz$2$2
.sym 106237 $false
.sym 106238 $abc$64360$new_n4406_
.sym 106239 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 106240 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27355[1]_new_inv_
.sym 106241 $abc$64360$new_n6994_
.sym 106242 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 106243 soc.cpu.instr_add
.sym 106244 soc.cpu.instr_or
.sym 106245 soc.cpu.instr_sub
.sym 106312 soc.cpu.reg_op1[19]
.sym 106313 soc.cpu.reg_op2[19]
.sym 106314 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 106315 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 106318 soc.cpu.reg_op1[9]
.sym 106319 soc.cpu.reg_op2[9]
.sym 106320 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 106321 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 106324 $abc$64360$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 106325 $false
.sym 106326 $false
.sym 106327 $false
.sym 106330 $false
.sym 106331 $false
.sym 106332 soc.cpu.is_sb_sh_sw
.sym 106333 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 106336 $false
.sym 106337 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 106338 soc.cpu.is_sb_sh_sw
.sym 106339 soc.cpu.mem_rdata_q[14]
.sym 106348 $false
.sym 106349 soc.cpu.mem_rdata_q[14]
.sym 106350 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 106351 $abc$64360$new_n5623_
.sym 106354 soc.cpu.mem_rdata_q[0]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 106359 clk_16mhz$2$2
.sym 106360 $false
.sym 106361 $abc$64360$new_n4410_
.sym 106362 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 106363 $abc$64360$new_n4402_
.sym 106364 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 106365 $abc$64360$new_n8672_
.sym 106366 soc.cpu.instr_xor
.sym 106367 soc.cpu.instr_ori
.sym 106368 soc.cpu.instr_addi
.sym 106435 soc.cpu.instr_srli
.sym 106436 soc.cpu.instr_srai
.sym 106437 soc.cpu.instr_srl
.sym 106438 soc.cpu.instr_sra
.sym 106441 $false
.sym 106442 soc.cpu.reg_op2[3]
.sym 106443 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_
.sym 106444 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][11]_new_inv_
.sym 106447 $abc$64360$new_n4413_
.sym 106448 $abc$64360$new_n4412_
.sym 106449 $abc$64360$new_n4408_
.sym 106450 $abc$64360$new_n4402_
.sym 106453 soc.cpu.instr_srli
.sym 106454 soc.cpu.instr_srai
.sym 106455 soc.cpu.instr_bge
.sym 106456 soc.cpu.instr_bgeu
.sym 106459 $false
.sym 106460 $false
.sym 106461 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106462 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 106465 $false
.sym 106466 soc.cpu.mem_rdata_q[14]
.sym 106467 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 106468 $abc$64360$new_n5667_
.sym 106471 $false
.sym 106472 $false
.sym 106473 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_
.sym 106474 $abc$64360$new_n5664_
.sym 106477 $false
.sym 106478 soc.cpu.mem_rdata_q[14]
.sym 106479 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 106480 $abc$64360$new_n5664_
.sym 106481 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 106482 clk_16mhz$2$2
.sym 106483 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 106484 $abc$64360$new_n5204_
.sym 106485 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27526_new_inv_
.sym 106486 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27347_new_inv_
.sym 106487 $abc$64360$new_n4403_
.sym 106488 $abc$64360$new_n4407_
.sym 106489 $abc$64360$soc.cpu.alu_out_0_new_inv_
.sym 106490 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 106491 soc.cpu.instr_bne
.sym 106558 soc.cpu.reg_op1[21]
.sym 106559 soc.cpu.reg_op2[21]
.sym 106560 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 106561 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 106564 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27679[1]_new_inv_
.sym 106565 soc.cpu.reg_op1[21]
.sym 106566 soc.cpu.reg_op2[21]
.sym 106567 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 106582 soc.cpu.reg_op1[17]
.sym 106583 soc.cpu.reg_op2[17]
.sym 106584 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 106585 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 106588 soc.cpu.pcpi_div.instr_remu
.sym 106589 soc.cpu.pcpi_div.instr_rem
.sym 106590 soc.cpu.pcpi_div.instr_divu
.sym 106591 soc.cpu.pcpi_div.instr_div
.sym 106594 $false
.sym 106595 $false
.sym 106596 resetn$2
.sym 106597 $abc$64360$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 106600 $abc$64360$new_n7048_
.sym 106601 $abc$64360$new_n7047_
.sym 106602 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[9]_new_
.sym 106603 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[9]_new_
.sym 106604 $true
.sym 106605 clk_16mhz$2$2
.sym 106606 $false
.sym 106607 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 106608 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 106609 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 106610 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 106612 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 106613 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 106614 soc.cpu.is_slti_blt_slt
.sym 106687 soc.cpu.reg_op2[4]
.sym 106688 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 106689 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][29]_new_inv_
.sym 106690 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][29]_new_inv_
.sym 106693 $false
.sym 106694 $false
.sym 106695 soc.cpu.instr_slli
.sym 106696 soc.cpu.instr_sll
.sym 106705 $false
.sym 106706 $false
.sym 106707 soc.cpu.reg_op2[4]
.sym 106708 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 106711 $false
.sym 106712 $false
.sym 106713 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106714 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_
.sym 106717 $false
.sym 106718 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 106719 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106720 soc.cpu.mem_rdata_q[14]
.sym 106727 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 106728 clk_16mhz$2$2
.sym 106729 $false
.sym 106730 soc.cpu.pcpi_div.start
.sym 106732 soc.cpu.pcpi_div.pcpi_wait_q
.sym 106733 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 106734 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 106737 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 106804 $false
.sym 106805 soc.cpu.reg_op2[1]
.sym 106806 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][11]_new_inv_
.sym 106807 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][13]_new_inv_
.sym 106810 $false
.sym 106811 soc.cpu.reg_op2[0]
.sym 106812 soc.cpu.reg_op1[10]
.sym 106813 soc.cpu.reg_op1[11]
.sym 106816 $abc$64360$new_n6911_
.sym 106817 soc.cpu.reg_op2[0]
.sym 106818 soc.cpu.reg_op1[27]
.sym 106819 soc.cpu.reg_op1[28]
.sym 106822 $false
.sym 106823 $false
.sym 106824 soc.cpu.reg_op2[1]
.sym 106825 soc.cpu.reg_op2[2]
.sym 106828 soc.cpu.pcpi_valid
.sym 106829 resetn$2
.sym 106830 soc.cpu.pcpi_div.pcpi_wait
.sym 106831 soc.cpu.pcpi_mul.pcpi_wait
.sym 106834 $false
.sym 106835 soc.cpu.mem_rdata_q[14]
.sym 106836 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106837 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 106840 $false
.sym 106841 $false
.sym 106842 soc.cpu.is_alu_reg_imm
.sym 106843 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_
.sym 106846 $false
.sym 106847 $abc$64360$new_n5664_
.sym 106848 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 106849 soc.cpu.mem_rdata_q[14]
.sym 106850 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 106851 clk_16mhz$2$2
.sym 106852 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 106853 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 106857 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 106858 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 106859 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 106860 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 106933 $false
.sym 106934 $false
.sym 106935 soc.cpu.pcpi_div.start$2
.sym 106936 resetn$2
.sym 106939 $false
.sym 106940 soc.cpu.reg_op2[1]
.sym 106941 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][21]_new_inv_
.sym 106942 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][23]_new_inv_
.sym 106951 $false
.sym 106952 soc.cpu.reg_op2[0]
.sym 106953 soc.cpu.reg_op1[20]
.sym 106954 soc.cpu.reg_op1[21]
.sym 106969 $false
.sym 106970 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1064_Y_new_
.sym 106971 soc.cpu.reg_op1[31]
.sym 106972 soc.cpu.pcpi_div.instr_rem
.sym 106973 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48426
.sym 106974 clk_16mhz$2$2
.sym 106975 $false
.sym 106976 $abc$64360$new_n5931_
.sym 106977 $abc$64360$new_n4405_
.sym 106981 soc.cpu.is_sltiu_bltu_sltu
.sym 106982 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 106983 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 107050 $false
.sym 107051 soc.cpu.reg_op2[0]
.sym 107052 soc.cpu.reg_op1[22]
.sym 107053 soc.cpu.reg_op1[21]
.sym 107056 $false
.sym 107057 soc.cpu.reg_op2[2]
.sym 107058 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][19]_new_inv_
.sym 107059 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][15]_new_inv_
.sym 107062 $false
.sym 107063 soc.cpu.reg_op2[0]
.sym 107064 soc.cpu.reg_op1[10]
.sym 107065 soc.cpu.reg_op1[9]
.sym 107074 soc.cpu.reg_op2[1]
.sym 107075 $false
.sym 107076 $false
.sym 107077 $false
.sym 107080 soc.cpu.reg_op2[3]
.sym 107081 $false
.sym 107082 $false
.sym 107083 $false
.sym 107092 soc.cpu.reg_op2[0]
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.sym 107097 clk_16mhz$2$2
.sym 107098 $false
.sym 107099 soc.cpu.instr_and
.sym 107103 soc.cpu.instr_sltu
.sym 107106 soc.cpu.instr_blt
.sym 107191 $false
.sym 107192 $false
.sym 107193 resetn$2
.sym 107194 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917$2
.sym 107224 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[3]_new_inv_
.sym 107225 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[2]_new_inv_
.sym 107227 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[27]_new_inv_
.sym 107228 soc.cpu.pcpi_timeout
.sym 107308 soc.cpu.mem_wdata[5]
.sym 107309 $false
.sym 107310 $false
.sym 107311 $false
.sym 107342 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377
.sym 107343 clk_16mhz$2$2
.sym 107344 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 107345 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[13]_new_inv_
.sym 107347 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[7]_new_inv_
.sym 107348 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[4]_new_inv_
.sym 107349 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[14]_new_inv_
.sym 107351 soc.spimemio.xfer.xfer_tag_q[1]
.sym 107352 soc.spimemio.xfer.xfer_ddr_q
.sym 107425 $false
.sym 107426 $false
.sym 107427 soc.spimemio.xfer.obuffer[7]
.sym 107428 soc.spimemio.xfer.xfer_qspi
.sym 107449 soc.cpu.mem_wdata[10]
.sym 107450 $false
.sym 107451 $false
.sym 107452 $false
.sym 107465 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.sym 107466 clk_16mhz$2$2
.sym 107467 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 107468 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[10]_new_inv_
.sym 107469 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[21]_new_inv_
.sym 107470 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[9]_new_inv_
.sym 107471 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[12]_new_inv_
.sym 107472 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[11]_new_inv_
.sym 107473 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[5]_new_inv_
.sym 107474 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[15]_new_inv_
.sym 107475 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[6]_new_inv_
.sym 107548 $false
.sym 107549 soc.spimemio.config_en
.sym 107550 soc.spimemio.xfer.flash_csb
.sym 107551 soc.spimemio.config_csb
.sym 107554 $false
.sym 107555 soc.cpu.reg_op1[31]
.sym 107556 soc.cpu.pcpi_div.instr_div
.sym 107557 soc.cpu.pcpi_div.instr_rem
.sym 107560 soc.spimemio.din_tag[1]
.sym 107561 $false
.sym 107562 $false
.sym 107563 $false
.sym 107584 soc.spimemio.din_qspi
.sym 107585 $false
.sym 107586 $false
.sym 107587 $false
.sym 107588 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 107589 clk_16mhz$2$2
.sym 107590 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 107591 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[9]
.sym 107592 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[6]
.sym 107593 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[8]_new_inv_
.sym 107594 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[5]
.sym 107595 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[4]
.sym 107596 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[23]_new_inv_
.sym 107597 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[7]
.sym 107598 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[16]_new_inv_
.sym 107665 soc.cpu.count_instr[42]
.sym 107666 soc.cpu.instr_rdinstrh
.sym 107667 soc.cpu.instr_rdinstr
.sym 107668 soc.cpu.count_instr[10]
.sym 107677 $false
.sym 107678 $abc$64360$new_n6317_
.sym 107679 soc.spimemio.xfer.obuffer[7]
.sym 107680 $abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.sym 107683 $false
.sym 107684 soc.cpu.pcpi_div.outsign
.sym 107685 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[22]
.sym 107686 soc.cpu.pcpi_div.dividend[22]
.sym 107695 soc.cpu.count_instr[38]
.sym 107696 soc.cpu.instr_rdinstrh
.sym 107697 soc.cpu.instr_rdinstr
.sym 107698 soc.cpu.count_instr[6]
.sym 107701 soc.spimemio.xfer.xfer_qspi
.sym 107702 soc.spimemio.xfer.obuffer[5]
.sym 107703 soc.spimemio.xfer.obuffer[7]
.sym 107704 soc.spimemio.xfer.xfer_dspi
.sym 107707 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 107708 $false
.sym 107709 $false
.sym 107710 $false
.sym 107711 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 107712 clk_16mhz$2$2
.sym 107713 $false
.sym 107716 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[2]
.sym 107717 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[3]
.sym 107718 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[4]
.sym 107719 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[5]
.sym 107720 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[6]
.sym 107721 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[7]
.sym 107750 $true
.sym 107787 soc.cpu.count_instr[0]$2
.sym 107788 $false
.sym 107789 soc.cpu.count_instr[0]
.sym 107790 $false
.sym 107791 $false
.sym 107793 $auto$alumacc.cc:474:replace_alu$7305.C[2]
.sym 107795 $false
.sym 107796 soc.cpu.count_instr[1]
.sym 107799 $auto$alumacc.cc:474:replace_alu$7305.C[3]
.sym 107800 $false
.sym 107801 $false
.sym 107802 soc.cpu.count_instr[2]
.sym 107803 $auto$alumacc.cc:474:replace_alu$7305.C[2]
.sym 107805 $auto$alumacc.cc:474:replace_alu$7305.C[4]
.sym 107806 $false
.sym 107807 $false
.sym 107808 soc.cpu.count_instr[3]
.sym 107809 $auto$alumacc.cc:474:replace_alu$7305.C[3]
.sym 107811 $auto$alumacc.cc:474:replace_alu$7305.C[5]
.sym 107812 $false
.sym 107813 $false
.sym 107814 soc.cpu.count_instr[4]
.sym 107815 $auto$alumacc.cc:474:replace_alu$7305.C[4]
.sym 107817 $auto$alumacc.cc:474:replace_alu$7305.C[6]
.sym 107818 $false
.sym 107819 $false
.sym 107820 soc.cpu.count_instr[5]
.sym 107821 $auto$alumacc.cc:474:replace_alu$7305.C[5]
.sym 107823 $auto$alumacc.cc:474:replace_alu$7305.C[7]
.sym 107824 $false
.sym 107825 $false
.sym 107826 soc.cpu.count_instr[6]
.sym 107827 $auto$alumacc.cc:474:replace_alu$7305.C[6]
.sym 107829 $auto$alumacc.cc:474:replace_alu$7305.C[8]
.sym 107830 $false
.sym 107831 $false
.sym 107832 soc.cpu.count_instr[7]
.sym 107833 $auto$alumacc.cc:474:replace_alu$7305.C[7]
.sym 107834 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 107835 clk_16mhz$2$2
.sym 107836 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 107837 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[8]
.sym 107838 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[9]
.sym 107839 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[10]
.sym 107840 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[11]
.sym 107841 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[12]
.sym 107842 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[13]
.sym 107843 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[14]
.sym 107844 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[15]
.sym 107873 $auto$alumacc.cc:474:replace_alu$7305.C[8]
.sym 107910 $auto$alumacc.cc:474:replace_alu$7305.C[9]
.sym 107911 $false
.sym 107912 $false
.sym 107913 soc.cpu.count_instr[8]
.sym 107914 $auto$alumacc.cc:474:replace_alu$7305.C[8]
.sym 107916 $auto$alumacc.cc:474:replace_alu$7305.C[10]
.sym 107917 $false
.sym 107918 $false
.sym 107919 soc.cpu.count_instr[9]
.sym 107920 $auto$alumacc.cc:474:replace_alu$7305.C[9]
.sym 107922 $auto$alumacc.cc:474:replace_alu$7305.C[11]
.sym 107923 $false
.sym 107924 $false
.sym 107925 soc.cpu.count_instr[10]
.sym 107926 $auto$alumacc.cc:474:replace_alu$7305.C[10]
.sym 107928 $auto$alumacc.cc:474:replace_alu$7305.C[12]
.sym 107929 $false
.sym 107930 $false
.sym 107931 soc.cpu.count_instr[11]
.sym 107932 $auto$alumacc.cc:474:replace_alu$7305.C[11]
.sym 107934 $auto$alumacc.cc:474:replace_alu$7305.C[13]
.sym 107935 $false
.sym 107936 $false
.sym 107937 soc.cpu.count_instr[12]
.sym 107938 $auto$alumacc.cc:474:replace_alu$7305.C[12]
.sym 107940 $auto$alumacc.cc:474:replace_alu$7305.C[14]
.sym 107941 $false
.sym 107942 $false
.sym 107943 soc.cpu.count_instr[13]
.sym 107944 $auto$alumacc.cc:474:replace_alu$7305.C[13]
.sym 107946 $auto$alumacc.cc:474:replace_alu$7305.C[15]
.sym 107947 $false
.sym 107948 $false
.sym 107949 soc.cpu.count_instr[14]
.sym 107950 $auto$alumacc.cc:474:replace_alu$7305.C[14]
.sym 107952 $auto$alumacc.cc:474:replace_alu$7305.C[16]
.sym 107953 $false
.sym 107954 $false
.sym 107955 soc.cpu.count_instr[15]
.sym 107956 $auto$alumacc.cc:474:replace_alu$7305.C[15]
.sym 107957 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 107958 clk_16mhz$2$2
.sym 107959 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 107960 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[16]
.sym 107961 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[17]
.sym 107962 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[18]
.sym 107963 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[19]
.sym 107964 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[20]
.sym 107965 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[21]
.sym 107966 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[22]
.sym 107967 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[23]
.sym 107996 $auto$alumacc.cc:474:replace_alu$7305.C[16]
.sym 108033 $auto$alumacc.cc:474:replace_alu$7305.C[17]
.sym 108034 $false
.sym 108035 $false
.sym 108036 soc.cpu.count_instr[16]
.sym 108037 $auto$alumacc.cc:474:replace_alu$7305.C[16]
.sym 108039 $auto$alumacc.cc:474:replace_alu$7305.C[18]
.sym 108040 $false
.sym 108041 $false
.sym 108042 soc.cpu.count_instr[17]
.sym 108043 $auto$alumacc.cc:474:replace_alu$7305.C[17]
.sym 108045 $auto$alumacc.cc:474:replace_alu$7305.C[19]
.sym 108046 $false
.sym 108047 $false
.sym 108048 soc.cpu.count_instr[18]
.sym 108049 $auto$alumacc.cc:474:replace_alu$7305.C[18]
.sym 108051 $auto$alumacc.cc:474:replace_alu$7305.C[20]
.sym 108052 $false
.sym 108053 $false
.sym 108054 soc.cpu.count_instr[19]
.sym 108055 $auto$alumacc.cc:474:replace_alu$7305.C[19]
.sym 108057 $auto$alumacc.cc:474:replace_alu$7305.C[21]
.sym 108058 $false
.sym 108059 $false
.sym 108060 soc.cpu.count_instr[20]
.sym 108061 $auto$alumacc.cc:474:replace_alu$7305.C[20]
.sym 108063 $auto$alumacc.cc:474:replace_alu$7305.C[22]
.sym 108064 $false
.sym 108065 $false
.sym 108066 soc.cpu.count_instr[21]
.sym 108067 $auto$alumacc.cc:474:replace_alu$7305.C[21]
.sym 108069 $auto$alumacc.cc:474:replace_alu$7305.C[23]
.sym 108070 $false
.sym 108071 $false
.sym 108072 soc.cpu.count_instr[22]
.sym 108073 $auto$alumacc.cc:474:replace_alu$7305.C[22]
.sym 108075 $auto$alumacc.cc:474:replace_alu$7305.C[24]
.sym 108076 $false
.sym 108077 $false
.sym 108078 soc.cpu.count_instr[23]
.sym 108079 $auto$alumacc.cc:474:replace_alu$7305.C[23]
.sym 108080 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 108081 clk_16mhz$2$2
.sym 108082 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 108083 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[24]
.sym 108084 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[25]
.sym 108085 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[26]
.sym 108086 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[27]
.sym 108087 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[28]
.sym 108088 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[29]
.sym 108089 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[30]
.sym 108090 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[31]_new_inv_
.sym 108119 $auto$alumacc.cc:474:replace_alu$7305.C[24]
.sym 108156 $auto$alumacc.cc:474:replace_alu$7305.C[25]
.sym 108157 $false
.sym 108158 $false
.sym 108159 soc.cpu.count_instr[24]
.sym 108160 $auto$alumacc.cc:474:replace_alu$7305.C[24]
.sym 108162 $auto$alumacc.cc:474:replace_alu$7305.C[26]
.sym 108163 $false
.sym 108164 $false
.sym 108165 soc.cpu.count_instr[25]
.sym 108166 $auto$alumacc.cc:474:replace_alu$7305.C[25]
.sym 108168 $auto$alumacc.cc:474:replace_alu$7305.C[27]
.sym 108169 $false
.sym 108170 $false
.sym 108171 soc.cpu.count_instr[26]
.sym 108172 $auto$alumacc.cc:474:replace_alu$7305.C[26]
.sym 108174 $auto$alumacc.cc:474:replace_alu$7305.C[28]
.sym 108175 $false
.sym 108176 $false
.sym 108177 soc.cpu.count_instr[27]
.sym 108178 $auto$alumacc.cc:474:replace_alu$7305.C[27]
.sym 108180 $auto$alumacc.cc:474:replace_alu$7305.C[29]
.sym 108181 $false
.sym 108182 $false
.sym 108183 soc.cpu.count_instr[28]
.sym 108184 $auto$alumacc.cc:474:replace_alu$7305.C[28]
.sym 108186 $auto$alumacc.cc:474:replace_alu$7305.C[30]
.sym 108187 $false
.sym 108188 $false
.sym 108189 soc.cpu.count_instr[29]
.sym 108190 $auto$alumacc.cc:474:replace_alu$7305.C[29]
.sym 108192 $auto$alumacc.cc:474:replace_alu$7305.C[31]
.sym 108193 $false
.sym 108194 $false
.sym 108195 soc.cpu.count_instr[30]
.sym 108196 $auto$alumacc.cc:474:replace_alu$7305.C[30]
.sym 108198 $auto$alumacc.cc:474:replace_alu$7305.C[32]
.sym 108199 $false
.sym 108200 $false
.sym 108201 soc.cpu.count_instr[31]
.sym 108202 $auto$alumacc.cc:474:replace_alu$7305.C[31]
.sym 108203 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 108204 clk_16mhz$2$2
.sym 108205 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 108206 soc.cpu.instr_andi
.sym 108207 soc.cpu.instr_xori
.sym 108208 soc.cpu.instr_bltu
.sym 108209 soc.cpu.instr_sltiu
.sym 108212 soc.cpu.instr_bgeu
.sym 108242 $auto$alumacc.cc:474:replace_alu$7305.C[32]
.sym 108279 $auto$alumacc.cc:474:replace_alu$7305.C[33]
.sym 108280 $false
.sym 108281 $false
.sym 108282 soc.cpu.count_instr[32]
.sym 108283 $auto$alumacc.cc:474:replace_alu$7305.C[32]
.sym 108285 $auto$alumacc.cc:474:replace_alu$7305.C[34]
.sym 108286 $false
.sym 108287 $false
.sym 108288 soc.cpu.count_instr[33]
.sym 108289 $auto$alumacc.cc:474:replace_alu$7305.C[33]
.sym 108291 $auto$alumacc.cc:474:replace_alu$7305.C[35]
.sym 108292 $false
.sym 108293 $false
.sym 108294 soc.cpu.count_instr[34]
.sym 108295 $auto$alumacc.cc:474:replace_alu$7305.C[34]
.sym 108297 $auto$alumacc.cc:474:replace_alu$7305.C[36]
.sym 108298 $false
.sym 108299 $false
.sym 108300 soc.cpu.count_instr[35]
.sym 108301 $auto$alumacc.cc:474:replace_alu$7305.C[35]
.sym 108303 $auto$alumacc.cc:474:replace_alu$7305.C[37]
.sym 108304 $false
.sym 108305 $false
.sym 108306 soc.cpu.count_instr[36]
.sym 108307 $auto$alumacc.cc:474:replace_alu$7305.C[36]
.sym 108309 $auto$alumacc.cc:474:replace_alu$7305.C[38]
.sym 108310 $false
.sym 108311 $false
.sym 108312 soc.cpu.count_instr[37]
.sym 108313 $auto$alumacc.cc:474:replace_alu$7305.C[37]
.sym 108315 $auto$alumacc.cc:474:replace_alu$7305.C[39]
.sym 108316 $false
.sym 108317 $false
.sym 108318 soc.cpu.count_instr[38]
.sym 108319 $auto$alumacc.cc:474:replace_alu$7305.C[38]
.sym 108321 $auto$alumacc.cc:474:replace_alu$7305.C[40]
.sym 108322 $false
.sym 108323 $false
.sym 108324 soc.cpu.count_instr[39]
.sym 108325 $auto$alumacc.cc:474:replace_alu$7305.C[39]
.sym 108326 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 108327 clk_16mhz$2$2
.sym 108328 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 108329 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28814_new_inv_
.sym 108330 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28834_new_inv_
.sym 108332 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28822_new_inv_
.sym 108333 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$28818_new_inv_
.sym 108365 $auto$alumacc.cc:474:replace_alu$7305.C[40]
.sym 108402 $auto$alumacc.cc:474:replace_alu$7305.C[41]
.sym 108403 $false
.sym 108404 $false
.sym 108405 soc.cpu.count_instr[40]
.sym 108406 $auto$alumacc.cc:474:replace_alu$7305.C[40]
.sym 108408 $auto$alumacc.cc:474:replace_alu$7305.C[42]
.sym 108409 $false
.sym 108410 $false
.sym 108411 soc.cpu.count_instr[41]
.sym 108412 $auto$alumacc.cc:474:replace_alu$7305.C[41]
.sym 108414 $auto$alumacc.cc:474:replace_alu$7305.C[43]
.sym 108415 $false
.sym 108416 $false
.sym 108417 soc.cpu.count_instr[42]
.sym 108418 $auto$alumacc.cc:474:replace_alu$7305.C[42]
.sym 108420 $auto$alumacc.cc:474:replace_alu$7305.C[44]
.sym 108421 $false
.sym 108422 $false
.sym 108423 soc.cpu.count_instr[43]
.sym 108424 $auto$alumacc.cc:474:replace_alu$7305.C[43]
.sym 108426 $auto$alumacc.cc:474:replace_alu$7305.C[45]
.sym 108427 $false
.sym 108428 $false
.sym 108429 soc.cpu.count_instr[44]
.sym 108430 $auto$alumacc.cc:474:replace_alu$7305.C[44]
.sym 108432 $auto$alumacc.cc:474:replace_alu$7305.C[46]
.sym 108433 $false
.sym 108434 $false
.sym 108435 soc.cpu.count_instr[45]
.sym 108436 $auto$alumacc.cc:474:replace_alu$7305.C[45]
.sym 108438 $auto$alumacc.cc:474:replace_alu$7305.C[47]
.sym 108439 $false
.sym 108440 $false
.sym 108441 soc.cpu.count_instr[46]
.sym 108442 $auto$alumacc.cc:474:replace_alu$7305.C[46]
.sym 108444 $auto$alumacc.cc:474:replace_alu$7305.C[48]
.sym 108445 $false
.sym 108446 $false
.sym 108447 soc.cpu.count_instr[47]
.sym 108448 $auto$alumacc.cc:474:replace_alu$7305.C[47]
.sym 108449 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 108450 clk_16mhz$2$2
.sym 108451 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 108455 $abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[1]
.sym 108488 $auto$alumacc.cc:474:replace_alu$7305.C[48]
.sym 108525 $auto$alumacc.cc:474:replace_alu$7305.C[49]
.sym 108526 $false
.sym 108527 $false
.sym 108528 soc.cpu.count_instr[48]
.sym 108529 $auto$alumacc.cc:474:replace_alu$7305.C[48]
.sym 108531 $auto$alumacc.cc:474:replace_alu$7305.C[50]
.sym 108532 $false
.sym 108533 $false
.sym 108534 soc.cpu.count_instr[49]
.sym 108535 $auto$alumacc.cc:474:replace_alu$7305.C[49]
.sym 108537 $auto$alumacc.cc:474:replace_alu$7305.C[51]
.sym 108538 $false
.sym 108539 $false
.sym 108540 soc.cpu.count_instr[50]
.sym 108541 $auto$alumacc.cc:474:replace_alu$7305.C[50]
.sym 108543 $auto$alumacc.cc:474:replace_alu$7305.C[52]
.sym 108544 $false
.sym 108545 $false
.sym 108546 soc.cpu.count_instr[51]
.sym 108547 $auto$alumacc.cc:474:replace_alu$7305.C[51]
.sym 108549 $auto$alumacc.cc:474:replace_alu$7305.C[53]
.sym 108550 $false
.sym 108551 $false
.sym 108552 soc.cpu.count_instr[52]
.sym 108553 $auto$alumacc.cc:474:replace_alu$7305.C[52]
.sym 108555 $auto$alumacc.cc:474:replace_alu$7305.C[54]
.sym 108556 $false
.sym 108557 $false
.sym 108558 soc.cpu.count_instr[53]
.sym 108559 $auto$alumacc.cc:474:replace_alu$7305.C[53]
.sym 108561 $auto$alumacc.cc:474:replace_alu$7305.C[55]
.sym 108562 $false
.sym 108563 $false
.sym 108564 soc.cpu.count_instr[54]
.sym 108565 $auto$alumacc.cc:474:replace_alu$7305.C[54]
.sym 108567 $auto$alumacc.cc:474:replace_alu$7305.C[56]
.sym 108568 $false
.sym 108569 $false
.sym 108570 soc.cpu.count_instr[55]
.sym 108571 $auto$alumacc.cc:474:replace_alu$7305.C[55]
.sym 108572 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 108573 clk_16mhz$2$2
.sym 108574 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 108611 $auto$alumacc.cc:474:replace_alu$7305.C[56]
.sym 108648 $auto$alumacc.cc:474:replace_alu$7305.C[57]
.sym 108649 $false
.sym 108650 $false
.sym 108651 soc.cpu.count_instr[56]
.sym 108652 $auto$alumacc.cc:474:replace_alu$7305.C[56]
.sym 108654 $auto$alumacc.cc:474:replace_alu$7305.C[58]
.sym 108655 $false
.sym 108656 $false
.sym 108657 soc.cpu.count_instr[57]
.sym 108658 $auto$alumacc.cc:474:replace_alu$7305.C[57]
.sym 108660 $auto$alumacc.cc:474:replace_alu$7305.C[59]
.sym 108661 $false
.sym 108662 $false
.sym 108663 soc.cpu.count_instr[58]
.sym 108664 $auto$alumacc.cc:474:replace_alu$7305.C[58]
.sym 108666 $auto$alumacc.cc:474:replace_alu$7305.C[60]
.sym 108667 $false
.sym 108668 $false
.sym 108669 soc.cpu.count_instr[59]
.sym 108670 $auto$alumacc.cc:474:replace_alu$7305.C[59]
.sym 108672 $auto$alumacc.cc:474:replace_alu$7305.C[61]
.sym 108673 $false
.sym 108674 $false
.sym 108675 soc.cpu.count_instr[60]
.sym 108676 $auto$alumacc.cc:474:replace_alu$7305.C[60]
.sym 108678 $auto$alumacc.cc:474:replace_alu$7305.C[62]
.sym 108679 $false
.sym 108680 $false
.sym 108681 soc.cpu.count_instr[61]
.sym 108682 $auto$alumacc.cc:474:replace_alu$7305.C[61]
.sym 108684 $auto$alumacc.cc:474:replace_alu$7305.C[63]
.sym 108685 $false
.sym 108686 $false
.sym 108687 soc.cpu.count_instr[62]
.sym 108688 $auto$alumacc.cc:474:replace_alu$7305.C[62]
.sym 108691 $false
.sym 108692 $false
.sym 108693 soc.cpu.count_instr[63]
.sym 108694 $auto$alumacc.cc:474:replace_alu$7305.C[63]
.sym 108695 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833$2
.sym 108696 clk_16mhz$2$2
.sym 108697 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 108799 $abc$64360$new_n4209_
.sym 108801 resetn
.sym 108803 reset_cnt[0]
.sym 108927 reset_cnt[1]
.sym 108928 reset_cnt[2]
.sym 108929 reset_cnt[3]
.sym 108930 reset_cnt[4]
.sym 108931 reset_cnt[5]
.sym 109331 $abc$64360$new_n7011_
.sym 109332 $abc$64360$new_n6936_
.sym 109334 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.sym 109335 $abc$64360$new_n6913_
.sym 109336 $abc$64360$new_n6993_
.sym 109337 $abc$64360$new_n6963_
.sym 109338 $abc$64360$new_n7025_
.sym 109454 $abc$64360$new_n7115_
.sym 109455 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.sym 109456 $abc$64360$new_n7096_
.sym 109457 $abc$64360$new_n7047_
.sym 109458 $abc$64360$new_n7084_
.sym 109459 $abc$64360$new_n7055_
.sym 109528 $false
.sym 109529 soc.cpu.reg_op2[1]
.sym 109530 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][4]_new_inv_
.sym 109531 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][6]_new_inv_
.sym 109534 $false
.sym 109535 soc.cpu.reg_op2[1]
.sym 109536 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][2]_new_inv_
.sym 109537 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][4]_new_inv_
.sym 109540 $false
.sym 109541 soc.cpu.reg_op2[0]
.sym 109542 soc.cpu.reg_op1[5]
.sym 109543 soc.cpu.reg_op1[6]
.sym 109546 $false
.sym 109547 soc.cpu.reg_op2[0]
.sym 109548 soc.cpu.reg_op1[1]
.sym 109549 soc.cpu.reg_op1[2]
.sym 109552 soc.cpu.reg_op2[1]
.sym 109553 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][2]_new_inv_
.sym 109554 soc.cpu.reg_op1[0]
.sym 109555 soc.cpu.reg_op2[0]
.sym 109558 $false
.sym 109559 soc.cpu.reg_op2[2]
.sym 109560 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][2]_new_inv_
.sym 109561 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][6]_new_inv_
.sym 109564 $false
.sym 109565 soc.cpu.reg_op2[1]
.sym 109566 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][6]_new_inv_
.sym 109567 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][8]_new_inv_
.sym 109570 $false
.sym 109571 soc.cpu.reg_op2[0]
.sym 109572 soc.cpu.reg_op1[3]
.sym 109573 soc.cpu.reg_op1[4]
.sym 109577 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][24]_new_inv_
.sym 109578 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][26]_new_inv_
.sym 109579 $abc$64360$new_n7130_
.sym 109580 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][26]_new_inv_
.sym 109581 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][22]_new_inv_
.sym 109582 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][24]_new_inv_
.sym 109583 $abc$64360$new_n7198_
.sym 109584 $abc$64360$new_n7151_
.sym 109651 $false
.sym 109652 soc.cpu.reg_op2[0]
.sym 109653 soc.cpu.reg_op1[19]
.sym 109654 soc.cpu.reg_op1[20]
.sym 109657 $false
.sym 109658 soc.cpu.reg_op2[1]
.sym 109659 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][18]_new_inv_
.sym 109660 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][20]_new_inv_
.sym 109663 soc.cpu.reg_op2[2]
.sym 109664 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][24]_new_inv_
.sym 109665 soc.cpu.reg_op2[1]
.sym 109666 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][26]_new_inv_
.sym 109669 $false
.sym 109670 soc.cpu.reg_op2[0]
.sym 109671 soc.cpu.reg_op1[17]
.sym 109672 soc.cpu.reg_op1[18]
.sym 109675 $false
.sym 109676 soc.cpu.reg_op2[2]
.sym 109677 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][12]_new_inv_
.sym 109678 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][16]_new_inv_
.sym 109681 $false
.sym 109682 soc.cpu.reg_op2[2]
.sym 109683 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][20]_new_inv_
.sym 109684 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][24]_new_inv_
.sym 109687 $false
.sym 109688 soc.cpu.reg_op2[2]
.sym 109689 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][16]_new_inv_
.sym 109690 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][20]_new_inv_
.sym 109693 $false
.sym 109694 soc.cpu.reg_op2[1]
.sym 109695 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][20]_new_inv_
.sym 109696 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][22]_new_inv_
.sym 109700 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27687[1]_new_inv_
.sym 109701 $abc$64360$new_n7186_
.sym 109702 $abc$64360$new_n7207_
.sym 109703 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[2]_new_
.sym 109704 $abc$64360$new_n7054_
.sym 109705 $abc$64360$new_n7191_
.sym 109706 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26773[1]_new_inv_
.sym 109707 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[1]_new_inv_
.sym 109774 soc.cpu.reg_op1[20]
.sym 109775 soc.cpu.reg_op2[20]
.sym 109776 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 109777 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 109780 $false
.sym 109781 $abc$64360$new_n7138_
.sym 109782 soc.cpu.reg_op2[3]
.sym 109783 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_
.sym 109786 $false
.sym 109787 soc.cpu.reg_op2[3]
.sym 109788 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_
.sym 109789 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][12]_new_inv_
.sym 109792 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27671[1]_new_inv_
.sym 109793 $abc$64360$new_n7172_
.sym 109794 $abc$64360$new_n7171_
.sym 109795 $abc$64360$new_n7167_
.sym 109798 $false
.sym 109799 soc.cpu.reg_op2[2]
.sym 109800 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][8]_new_inv_
.sym 109801 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][12]_new_inv_
.sym 109804 $false
.sym 109805 soc.cpu.reg_op2[3]
.sym 109806 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_
.sym 109807 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][14]_new_inv_
.sym 109810 $abc$64360$new_n6877_
.sym 109811 soc.cpu.reg_op2[3]
.sym 109812 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][14]_new_inv_
.sym 109813 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][22]_new_inv_
.sym 109816 $abc$64360$new_n6877_
.sym 109817 soc.cpu.reg_op2[3]
.sym 109818 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][12]_new_inv_
.sym 109819 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][20]_new_inv_
.sym 109823 $abc$64360$new_n7107_
.sym 109824 $abc$64360$new_n7268_
.sym 109825 $abc$64360$new_n7101_
.sym 109826 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[10]_new_
.sym 109827 $abc$64360$new_n7269_
.sym 109828 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[0]
.sym 109829 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[6]_new_
.sym 109830 $abc$64360$new_n5187_
.sym 109897 $abc$64360$new_n7207_
.sym 109898 $abc$64360$new_n7211_
.sym 109899 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][24]_new_inv_
.sym 109900 $abc$64360$new_n6877_
.sym 109903 $false
.sym 109904 soc.cpu.reg_op2[3]
.sym 109905 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][16]_new_inv_
.sym 109906 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][24]_new_inv_
.sym 109909 $false
.sym 109910 $abc$64360$new_n6877_
.sym 109911 soc.cpu.reg_op2[3]
.sym 109912 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_
.sym 109915 $abc$64360$new_n8654_
.sym 109916 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 109917 soc.cpu.reg_op2[4]
.sym 109918 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_
.sym 109921 soc.cpu.reg_op2[3]
.sym 109922 soc.cpu.reg_op2[4]
.sym 109923 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][16]_new_inv_
.sym 109924 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_
.sym 109927 $false
.sym 109928 soc.cpu.reg_op2[2]
.sym 109929 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][4]_new_inv_
.sym 109930 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_
.sym 109933 $false
.sym 109934 soc.cpu.reg_op2[2]
.sym 109935 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][4]_new_inv_
.sym 109936 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][8]_new_inv_
.sym 109939 $abc$64360$new_n7138_
.sym 109940 soc.cpu.reg_op2[3]
.sym 109941 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_
.sym 109942 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_
.sym 109946 $abc$64360$new_n5189_
.sym 109947 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[1]_new_inv_
.sym 109948 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[0]
.sym 109949 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_
.sym 109950 $abc$64360$new_n5188_
.sym 109951 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[2]_new_
.sym 109952 $abc$64360$new_n6869_
.sym 109953 $abc$64360$new_n7004_
.sym 110020 $abc$64360$new_n7186_
.sym 110021 $abc$64360$new_n7123_
.sym 110022 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][22]_new_inv_
.sym 110023 soc.cpu.reg_op2[4]
.sym 110026 soc.cpu.reg_op1[8]
.sym 110027 soc.cpu.reg_op2[8]
.sym 110028 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 110029 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 110032 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26892[1]_new_inv_
.sym 110033 soc.cpu.reg_op1[8]
.sym 110034 soc.cpu.reg_op2[8]
.sym 110035 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 110038 $abc$64360$new_n6877_
.sym 110039 soc.cpu.reg_op2[3]
.sym 110040 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_
.sym 110041 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_
.sym 110044 $false
.sym 110045 soc.cpu.reg_op2[3]
.sym 110046 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][4]_new_inv_
.sym 110047 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][4]_new_inv_
.sym 110050 $false
.sym 110051 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[16]_new_inv_
.sym 110052 $abc$64360$new_n8656_
.sym 110053 $abc$64360$new_n7130_
.sym 110056 $false
.sym 110057 $abc$64360$new_n7004_
.sym 110058 $abc$64360$new_n7011_
.sym 110059 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[6]_new_
.sym 110062 $abc$64360$new_n7037_
.sym 110063 $abc$64360$new_n7036_
.sym 110064 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[8]_new_
.sym 110065 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[8]_new_
.sym 110066 $true
.sym 110067 clk_16mhz$2$2
.sym 110068 $false
.sym 110069 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][0]_new_inv_
.sym 110070 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][8]_new_inv_
.sym 110071 $abc$64360$new_n8646_
.sym 110072 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_
.sym 110073 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[0]_new_
.sym 110074 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][4]_new_inv_
.sym 110075 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][0]_new_inv_
.sym 110076 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][0]_new_inv_
.sym 110143 soc.cpu.reg_op1[16]
.sym 110144 soc.cpu.reg_op2[16]
.sym 110145 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 110146 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 110149 soc.cpu.reg_op2[4]
.sym 110150 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 110151 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][24]_new_
.sym 110152 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][8]_new_
.sym 110155 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27639[1]_new_inv_
.sym 110156 soc.cpu.reg_op1[16]
.sym 110157 soc.cpu.reg_op2[16]
.sym 110158 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 110161 $false
.sym 110162 soc.cpu.reg_op2[3]
.sym 110163 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][16]_new_inv_
.sym 110164 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.sym 110167 soc.cpu.reg_op2[2]
.sym 110168 soc.cpu.reg_op2[3]
.sym 110169 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][10]_new_inv_
.sym 110170 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][6]_new_inv_
.sym 110173 $false
.sym 110174 soc.cpu.reg_op2[3]
.sym 110175 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][8]_new_inv_
.sym 110176 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][16]_new_inv_
.sym 110179 $abc$64360$new_n7131_
.sym 110180 $abc$64360$new_n7123_
.sym 110181 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][16]_new_inv_
.sym 110182 soc.cpu.reg_op2[4]
.sym 110185 $abc$64360$new_n7206_
.sym 110186 $abc$64360$new_n7123_
.sym 110187 soc.cpu.reg_op2[4]
.sym 110188 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][24]_new_
.sym 110189 $true
.sym 110190 clk_16mhz$2$2
.sym 110191 $false
.sym 110192 $abc$64360$new_n6835_
.sym 110193 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][10]_new_inv_
.sym 110194 $abc$64360$new_n6879_
.sym 110195 $abc$64360$new_n6875_
.sym 110196 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[0]_new_
.sym 110199 soc.cpu.alu_out_q[13]
.sym 110272 $false
.sym 110273 soc.cpu.reg_op2[1]
.sym 110274 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][12]_new_inv_
.sym 110275 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][14]_new_inv_
.sym 110278 $false
.sym 110279 soc.cpu.reg_op2[0]
.sym 110280 soc.cpu.reg_op1[17]
.sym 110281 soc.cpu.reg_op1[16]
.sym 110284 $false
.sym 110285 soc.cpu.reg_op2[0]
.sym 110286 soc.cpu.reg_op1[13]
.sym 110287 soc.cpu.reg_op1[12]
.sym 110290 $false
.sym 110291 soc.cpu.reg_op2[1]
.sym 110292 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][16]_new_inv_
.sym 110293 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][14]_new_inv_
.sym 110296 $false
.sym 110297 soc.cpu.reg_op2[0]
.sym 110298 soc.cpu.reg_op1[15]
.sym 110299 soc.cpu.reg_op1[14]
.sym 110302 $false
.sym 110303 soc.cpu.reg_op2[1]
.sym 110304 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][10]_new_inv_
.sym 110305 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][12]_new_inv_
.sym 110308 $false
.sym 110309 soc.cpu.reg_op2[2]
.sym 110310 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][16]_new_inv_
.sym 110311 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][12]_new_inv_
.sym 110315 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[13]_new_
.sym 110317 $abc$64360$new_n7020_
.sym 110318 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[1]_new_inv_
.sym 110319 $abc$64360$new_n7095_
.sym 110320 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[7]_new_
.sym 110321 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[2]_new_
.sym 110322 $abc$64360$new_n7089_
.sym 110389 soc.cpu.instr_add
.sym 110390 soc.cpu.instr_sub
.sym 110391 soc.cpu.instr_xor
.sym 110392 soc.cpu.instr_or
.sym 110395 $false
.sym 110396 soc.cpu.mem_rdata_q[12]
.sym 110397 soc.cpu.mem_rdata_q[14]
.sym 110398 soc.cpu.mem_rdata_q[13]
.sym 110401 soc.cpu.reg_op1[5]
.sym 110402 soc.cpu.reg_op2[5]
.sym 110403 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 110404 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 110407 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27355[1]_new_inv_
.sym 110408 soc.cpu.reg_op1[5]
.sym 110409 soc.cpu.reg_op2[5]
.sym 110410 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 110413 $false
.sym 110414 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 110415 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 110416 $abc$64360$new_n6871_
.sym 110419 $false
.sym 110420 $false
.sym 110421 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 110422 $abc$64360$new_n5664_
.sym 110425 $abc$64360$new_n5664_
.sym 110426 soc.cpu.mem_rdata_q[14]
.sym 110427 soc.cpu.mem_rdata_q[13]
.sym 110428 soc.cpu.mem_rdata_q[12]
.sym 110431 $false
.sym 110432 $false
.sym 110433 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 110434 $abc$64360$new_n5667_
.sym 110435 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 110436 clk_16mhz$2$2
.sym 110437 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 110438 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[15]
.sym 110439 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[8]_new_inv_
.sym 110440 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[3]_new_inv_
.sym 110441 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[7]_new_inv_
.sym 110442 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[15]_new_inv_
.sym 110443 $abc$64360$new_n7265_
.sym 110444 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[4]_new_inv_
.sym 110445 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27743[1]_new_inv_
.sym 110512 soc.cpu.instr_addi
.sym 110513 soc.cpu.instr_xori
.sym 110514 soc.cpu.instr_ori
.sym 110515 soc.cpu.instr_andi
.sym 110518 $false
.sym 110519 $false
.sym 110520 soc.cpu.instr_ori
.sym 110521 soc.cpu.instr_or
.sym 110524 $false
.sym 110525 $abc$64360$new_n4407_
.sym 110526 $abc$64360$new_n4406_
.sym 110527 $abc$64360$new_n4403_
.sym 110530 $false
.sym 110531 $false
.sym 110532 soc.cpu.instr_xori
.sym 110533 soc.cpu.instr_xor
.sym 110536 $false
.sym 110537 $abc$64360$new_n7265_
.sym 110538 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[29]_new_inv_
.sym 110539 $abc$64360$new_n7264_
.sym 110542 $abc$64360$new_n5664_
.sym 110543 soc.cpu.mem_rdata_q[14]
.sym 110544 soc.cpu.mem_rdata_q[12]
.sym 110545 soc.cpu.mem_rdata_q[13]
.sym 110548 soc.cpu.is_alu_reg_imm
.sym 110549 soc.cpu.mem_rdata_q[14]
.sym 110550 soc.cpu.mem_rdata_q[13]
.sym 110551 soc.cpu.mem_rdata_q[12]
.sym 110554 $false
.sym 110555 $false
.sym 110556 soc.cpu.is_alu_reg_imm
.sym 110557 $abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.sym 110558 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 110559 clk_16mhz$2$2
.sym 110560 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 110561 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[17]
.sym 110562 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[1]_new_inv_
.sym 110563 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[1]
.sym 110564 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[17]_new_inv_
.sym 110565 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[9]_new_inv_
.sym 110566 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[16]_new_inv_
.sym 110567 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[5]_new_inv_
.sym 110568 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[1]
.sym 110635 $false
.sym 110636 $abc$64360$auto$alumacc.cc:491:replace_alu$7338[31]
.sym 110637 soc.cpu.is_sltiu_bltu_sltu
.sym 110638 soc.cpu.instr_bgeu
.sym 110641 soc.cpu.instr_bge
.sym 110642 soc.cpu.instr_bgeu
.sym 110643 soc.cpu.is_slti_blt_slt
.sym 110644 soc.cpu.is_sltiu_bltu_sltu
.sym 110647 $abc$64360$new_n5204_
.sym 110648 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1236$2365_Y_new_inv_
.sym 110649 soc.cpu.is_slti_blt_slt
.sym 110650 soc.cpu.instr_bge
.sym 110653 $abc$64360$new_n4405_
.sym 110654 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.sym 110655 soc.cpu.instr_slt
.sym 110656 soc.cpu.instr_jalr
.sym 110659 soc.cpu.instr_and
.sym 110660 soc.cpu.instr_waitirq
.sym 110661 soc.cpu.instr_bne
.sym 110662 soc.cpu.instr_blt
.sym 110665 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27347_new_inv_
.sym 110666 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1234$2364_Y_new_inv_
.sym 110667 soc.cpu.instr_bne
.sym 110668 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27526_new_inv_
.sym 110671 $false
.sym 110672 $false
.sym 110673 soc.cpu.instr_andi
.sym 110674 soc.cpu.instr_and
.sym 110677 $false
.sym 110678 $abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.sym 110679 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110680 soc.cpu.mem_rdata_q[14]
.sym 110681 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 110682 clk_16mhz$2$2
.sym 110683 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 110684 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[14]_new_inv_
.sym 110685 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[12]_new_inv_
.sym 110686 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0]
.sym 110687 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[10]_new_inv_
.sym 110688 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[14]
.sym 110689 soc.cpu.pcpi_div.quotient[12]
.sym 110690 soc.cpu.pcpi_div.quotient[14]
.sym 110691 soc.cpu.pcpi_div.quotient[0]
.sym 110758 soc.cpu.pcpi_div.instr_divu
.sym 110759 soc.cpu.pcpi_div.instr_div
.sym 110760 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[3]_new_inv_
.sym 110761 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[3]_new_inv_
.sym 110764 soc.cpu.pcpi_div.instr_divu
.sym 110765 soc.cpu.pcpi_div.instr_div
.sym 110766 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[7]_new_inv_
.sym 110767 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[7]_new_inv_
.sym 110770 soc.cpu.pcpi_div.instr_divu
.sym 110771 soc.cpu.pcpi_div.instr_div
.sym 110772 soc.cpu.pcpi_div.quotient[0]
.sym 110773 soc.cpu.pcpi_div.dividend[0]
.sym 110776 soc.cpu.pcpi_div.instr_divu
.sym 110777 soc.cpu.pcpi_div.instr_div
.sym 110778 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[13]_new_inv_
.sym 110779 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[13]_new_inv_
.sym 110788 soc.cpu.pcpi_div.instr_divu
.sym 110789 soc.cpu.pcpi_div.instr_div
.sym 110790 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[16]_new_inv_
.sym 110791 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[16]_new_inv_
.sym 110794 soc.cpu.pcpi_div.instr_divu
.sym 110795 soc.cpu.pcpi_div.instr_div
.sym 110796 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[9]_new_inv_
.sym 110797 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[9]_new_inv_
.sym 110800 $false
.sym 110801 soc.cpu.instr_slti
.sym 110802 soc.cpu.instr_blt
.sym 110803 soc.cpu.instr_slt
.sym 110804 $true
.sym 110805 clk_16mhz$2$2
.sym 110806 $false
.sym 110807 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[19]_new_inv_
.sym 110809 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[19]
.sym 110813 soc.cpu.pcpi_div.quotient[19]
.sym 110881 $false
.sym 110882 $false
.sym 110883 soc.cpu.pcpi_div.pcpi_wait
.sym 110884 soc.cpu.pcpi_div.pcpi_wait_q
.sym 110893 $false
.sym 110894 $false
.sym 110895 soc.cpu.pcpi_div.pcpi_wait
.sym 110896 resetn$2
.sym 110899 soc.cpu.pcpi_div.instr_divu
.sym 110900 soc.cpu.pcpi_div.instr_div
.sym 110901 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[14]_new_inv_
.sym 110902 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[14]_new_inv_
.sym 110905 soc.cpu.pcpi_div.instr_divu
.sym 110906 soc.cpu.pcpi_div.instr_div
.sym 110907 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[2]_new_inv_
.sym 110908 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[2]_new_inv_
.sym 110923 soc.cpu.pcpi_div.instr_divu
.sym 110924 soc.cpu.pcpi_div.instr_div
.sym 110925 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[15]_new_inv_
.sym 110926 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[15]_new_inv_
.sym 110927 $true
.sym 110928 clk_16mhz$2$2
.sym 110929 $false
.sym 110931 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[20]
.sym 110932 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[20]_new_inv_
.sym 110933 soc.cpu.pcpi_div.quotient[20]
.sym 111004 soc.cpu.pcpi_div.instr_divu
.sym 111005 soc.cpu.pcpi_div.instr_div
.sym 111006 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[10]_new_inv_
.sym 111007 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[10]_new_inv_
.sym 111028 soc.cpu.pcpi_div.instr_divu
.sym 111029 soc.cpu.pcpi_div.instr_div
.sym 111030 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[27]_new_inv_
.sym 111031 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[27]_new_inv_
.sym 111034 soc.cpu.pcpi_div.instr_divu
.sym 111035 soc.cpu.pcpi_div.instr_div
.sym 111036 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[31]_new_inv_
.sym 111037 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[31]_new_inv_
.sym 111040 soc.cpu.pcpi_div.instr_divu
.sym 111041 soc.cpu.pcpi_div.instr_div
.sym 111042 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[5]_new_inv_
.sym 111043 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[5]_new_inv_
.sym 111046 soc.cpu.pcpi_div.instr_divu
.sym 111047 soc.cpu.pcpi_div.instr_div
.sym 111048 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[21]_new_inv_
.sym 111049 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[21]_new_inv_
.sym 111050 $true
.sym 111051 clk_16mhz$2$2
.sym 111052 $false
.sym 111053 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 111054 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 111055 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 111058 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 111059 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 111127 soc.cpu.instr_slti
.sym 111128 soc.cpu.instr_sltiu
.sym 111129 soc.cpu.instr_sltu
.sym 111130 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111133 soc.cpu.instr_slti
.sym 111134 soc.cpu.instr_sltiu
.sym 111135 soc.cpu.instr_bltu
.sym 111136 soc.cpu.instr_sltu
.sym 111157 $false
.sym 111158 soc.cpu.instr_sltiu
.sym 111159 soc.cpu.instr_bltu
.sym 111160 soc.cpu.instr_sltu
.sym 111163 soc.cpu.pcpi_div.instr_divu
.sym 111164 soc.cpu.pcpi_div.instr_div
.sym 111165 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[23]_new_inv_
.sym 111166 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[23]_new_inv_
.sym 111169 soc.cpu.pcpi_div.instr_divu
.sym 111170 soc.cpu.pcpi_div.instr_div
.sym 111171 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[8]_new_inv_
.sym 111172 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[8]_new_inv_
.sym 111173 $true
.sym 111174 clk_16mhz$2$2
.sym 111175 $false
.sym 111176 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 111178 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 111179 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 111250 soc.cpu.mem_rdata_q[12]
.sym 111251 soc.cpu.mem_rdata_q[14]
.sym 111252 soc.cpu.mem_rdata_q[13]
.sym 111253 $abc$64360$new_n5664_
.sym 111274 soc.cpu.mem_rdata_q[12]
.sym 111275 $abc$64360$new_n5664_
.sym 111276 soc.cpu.mem_rdata_q[13]
.sym 111277 soc.cpu.mem_rdata_q[14]
.sym 111292 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111293 soc.cpu.mem_rdata_q[14]
.sym 111294 soc.cpu.mem_rdata_q[12]
.sym 111295 soc.cpu.mem_rdata_q[13]
.sym 111296 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 111297 clk_16mhz$2$2
.sym 111298 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 111301 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[7]_new_inv_
.sym 111302 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[6]
.sym 111304 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[4]
.sym 111305 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[5]
.sym 111385 $false
.sym 111386 soc.cpu.pcpi_div.outsign
.sym 111387 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[3]
.sym 111388 soc.cpu.pcpi_div.dividend[3]
.sym 111391 $false
.sym 111392 soc.cpu.pcpi_div.outsign
.sym 111393 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[2]
.sym 111394 soc.cpu.pcpi_div.dividend[2]
.sym 111403 $false
.sym 111404 soc.cpu.pcpi_div.outsign
.sym 111405 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[27]
.sym 111406 soc.cpu.pcpi_div.dividend[27]
.sym 111409 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1401$2428_Y
.sym 111410 $false
.sym 111411 $false
.sym 111412 $false
.sym 111419 $true
.sym 111420 clk_16mhz$2$2
.sym 111421 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 111422 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[10]_new_inv_
.sym 111423 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[11]
.sym 111424 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[12]_new_inv_
.sym 111425 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[10]
.sym 111426 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[13]
.sym 111427 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[12]
.sym 111428 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[16]
.sym 111429 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[9]
.sym 111496 $false
.sym 111497 soc.cpu.pcpi_div.outsign
.sym 111498 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[13]
.sym 111499 soc.cpu.pcpi_div.dividend[13]
.sym 111508 $false
.sym 111509 soc.cpu.pcpi_div.outsign
.sym 111510 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[7]
.sym 111511 soc.cpu.pcpi_div.dividend[7]
.sym 111514 $false
.sym 111515 soc.cpu.pcpi_div.outsign
.sym 111516 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[4]
.sym 111517 soc.cpu.pcpi_div.dividend[4]
.sym 111520 $false
.sym 111521 soc.cpu.pcpi_div.outsign
.sym 111522 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[14]
.sym 111523 soc.cpu.pcpi_div.dividend[14]
.sym 111532 soc.spimemio.xfer.xfer_tag[1]
.sym 111533 $false
.sym 111534 $false
.sym 111535 $false
.sym 111538 soc.spimemio.xfer.xfer_ddr
.sym 111539 $false
.sym 111540 $false
.sym 111541 $false
.sym 111542 $true
.sym 111543 clk_16mhz$2$2
.sym 111544 $false
.sym 111545 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[17]
.sym 111546 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[18]
.sym 111547 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[22]
.sym 111548 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[20]
.sym 111549 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[19]
.sym 111550 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[11]_new_inv_
.sym 111551 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[21]
.sym 111552 soc.cpu.pcpi_div.dividend[7]
.sym 111619 $false
.sym 111620 soc.cpu.pcpi_div.outsign
.sym 111621 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[10]
.sym 111622 soc.cpu.pcpi_div.dividend[10]
.sym 111625 $false
.sym 111626 soc.cpu.pcpi_div.outsign
.sym 111627 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[21]
.sym 111628 soc.cpu.pcpi_div.dividend[21]
.sym 111631 $false
.sym 111632 soc.cpu.pcpi_div.outsign
.sym 111633 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[9]
.sym 111634 soc.cpu.pcpi_div.dividend[9]
.sym 111637 $false
.sym 111638 soc.cpu.pcpi_div.outsign
.sym 111639 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[12]
.sym 111640 soc.cpu.pcpi_div.dividend[12]
.sym 111643 $false
.sym 111644 soc.cpu.pcpi_div.outsign
.sym 111645 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[11]
.sym 111646 soc.cpu.pcpi_div.dividend[11]
.sym 111649 $false
.sym 111650 soc.cpu.pcpi_div.outsign
.sym 111651 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[5]
.sym 111652 soc.cpu.pcpi_div.dividend[5]
.sym 111655 $false
.sym 111656 soc.cpu.pcpi_div.outsign
.sym 111657 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[15]
.sym 111658 soc.cpu.pcpi_div.dividend[15]
.sym 111661 $false
.sym 111662 soc.cpu.pcpi_div.outsign
.sym 111663 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[6]
.sym 111664 soc.cpu.pcpi_div.dividend[6]
.sym 111668 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[28]
.sym 111669 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[1]_new_inv_
.sym 111670 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[27]
.sym 111671 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[29]
.sym 111672 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[25]
.sym 111673 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[30]
.sym 111674 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[26]
.sym 111675 soc.cpu.pcpi_div.dividend[10]
.sym 111742 $false
.sym 111743 $false
.sym 111744 $false
.sym 111745 soc.cpu.pcpi_div.dividend[9]
.sym 111748 $false
.sym 111749 $false
.sym 111750 $false
.sym 111751 soc.cpu.pcpi_div.dividend[6]
.sym 111754 $false
.sym 111755 soc.cpu.pcpi_div.outsign
.sym 111756 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[8]
.sym 111757 soc.cpu.pcpi_div.dividend[8]
.sym 111760 $false
.sym 111761 $false
.sym 111762 $false
.sym 111763 soc.cpu.pcpi_div.dividend[5]
.sym 111766 $false
.sym 111767 $false
.sym 111768 $false
.sym 111769 soc.cpu.pcpi_div.dividend[4]
.sym 111772 $false
.sym 111773 soc.cpu.pcpi_div.outsign
.sym 111774 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[23]
.sym 111775 soc.cpu.pcpi_div.dividend[23]
.sym 111778 $false
.sym 111779 $false
.sym 111780 $false
.sym 111781 soc.cpu.pcpi_div.dividend[7]
.sym 111784 $false
.sym 111785 soc.cpu.pcpi_div.outsign
.sym 111786 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[16]
.sym 111787 soc.cpu.pcpi_div.dividend[16]
.sym 111791 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[1]
.sym 111792 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[3]
.sym 111793 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[1]
.sym 111794 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[2]
.sym 111795 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[15]
.sym 111796 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0]
.sym 111797 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[12]
.sym 111798 soc.cpu.pcpi_div.dividend[15]
.sym 111827 $true
.sym 111864 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0]$2
.sym 111865 $false
.sym 111866 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0]
.sym 111867 $false
.sym 111868 $false
.sym 111870 $auto$alumacc.cc:474:replace_alu$7364.C[2]
.sym 111872 $false
.sym 111873 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[1]
.sym 111876 $auto$alumacc.cc:474:replace_alu$7364.C[3]
.sym 111877 $false
.sym 111878 $false
.sym 111879 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[2]
.sym 111880 $auto$alumacc.cc:474:replace_alu$7364.C[2]
.sym 111882 $auto$alumacc.cc:474:replace_alu$7364.C[4]
.sym 111883 $false
.sym 111884 $false
.sym 111885 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[3]
.sym 111886 $auto$alumacc.cc:474:replace_alu$7364.C[3]
.sym 111888 $auto$alumacc.cc:474:replace_alu$7364.C[5]
.sym 111889 $false
.sym 111890 $false
.sym 111891 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[4]
.sym 111892 $auto$alumacc.cc:474:replace_alu$7364.C[4]
.sym 111894 $auto$alumacc.cc:474:replace_alu$7364.C[6]
.sym 111895 $false
.sym 111896 $false
.sym 111897 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[5]
.sym 111898 $auto$alumacc.cc:474:replace_alu$7364.C[5]
.sym 111900 $auto$alumacc.cc:474:replace_alu$7364.C[7]
.sym 111901 $false
.sym 111902 $false
.sym 111903 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[6]
.sym 111904 $auto$alumacc.cc:474:replace_alu$7364.C[6]
.sym 111906 $auto$alumacc.cc:474:replace_alu$7364.C[8]
.sym 111907 $false
.sym 111908 $false
.sym 111909 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[7]
.sym 111910 $auto$alumacc.cc:474:replace_alu$7364.C[7]
.sym 111914 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[14]
.sym 111915 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[28]_new_inv_
.sym 111916 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[17]_new_inv_
.sym 111917 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[13]
.sym 111918 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[19]_new_inv_
.sym 111919 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[10]
.sym 111920 soc.spimemio.xfer.xfer_ddr
.sym 111921 soc.spimemio.xfer.xfer_dspi
.sym 111950 $auto$alumacc.cc:474:replace_alu$7364.C[8]
.sym 111987 $auto$alumacc.cc:474:replace_alu$7364.C[9]
.sym 111988 $false
.sym 111989 $false
.sym 111990 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[8]
.sym 111991 $auto$alumacc.cc:474:replace_alu$7364.C[8]
.sym 111993 $auto$alumacc.cc:474:replace_alu$7364.C[10]
.sym 111994 $false
.sym 111995 $false
.sym 111996 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[9]
.sym 111997 $auto$alumacc.cc:474:replace_alu$7364.C[9]
.sym 111999 $auto$alumacc.cc:474:replace_alu$7364.C[11]
.sym 112000 $false
.sym 112001 $false
.sym 112002 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[10]
.sym 112003 $auto$alumacc.cc:474:replace_alu$7364.C[10]
.sym 112005 $auto$alumacc.cc:474:replace_alu$7364.C[12]
.sym 112006 $false
.sym 112007 $false
.sym 112008 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[11]
.sym 112009 $auto$alumacc.cc:474:replace_alu$7364.C[11]
.sym 112011 $auto$alumacc.cc:474:replace_alu$7364.C[13]
.sym 112012 $false
.sym 112013 $false
.sym 112014 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[12]
.sym 112015 $auto$alumacc.cc:474:replace_alu$7364.C[12]
.sym 112017 $auto$alumacc.cc:474:replace_alu$7364.C[14]
.sym 112018 $false
.sym 112019 $false
.sym 112020 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[13]
.sym 112021 $auto$alumacc.cc:474:replace_alu$7364.C[13]
.sym 112023 $auto$alumacc.cc:474:replace_alu$7364.C[15]
.sym 112024 $false
.sym 112025 $false
.sym 112026 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[14]
.sym 112027 $auto$alumacc.cc:474:replace_alu$7364.C[14]
.sym 112029 $auto$alumacc.cc:474:replace_alu$7364.C[16]
.sym 112030 $false
.sym 112031 $false
.sym 112032 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[15]
.sym 112033 $auto$alumacc.cc:474:replace_alu$7364.C[15]
.sym 112037 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[17]
.sym 112038 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[20]
.sym 112039 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[21]
.sym 112040 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[18]_new_inv_
.sym 112041 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[20]_new_inv_
.sym 112042 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[16]
.sym 112043 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[19]
.sym 112044 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[22]
.sym 112073 $auto$alumacc.cc:474:replace_alu$7364.C[16]
.sym 112110 $auto$alumacc.cc:474:replace_alu$7364.C[17]
.sym 112111 $false
.sym 112112 $false
.sym 112113 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[16]
.sym 112114 $auto$alumacc.cc:474:replace_alu$7364.C[16]
.sym 112116 $auto$alumacc.cc:474:replace_alu$7364.C[18]
.sym 112117 $false
.sym 112118 $false
.sym 112119 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[17]
.sym 112120 $auto$alumacc.cc:474:replace_alu$7364.C[17]
.sym 112122 $auto$alumacc.cc:474:replace_alu$7364.C[19]
.sym 112123 $false
.sym 112124 $false
.sym 112125 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[18]
.sym 112126 $auto$alumacc.cc:474:replace_alu$7364.C[18]
.sym 112128 $auto$alumacc.cc:474:replace_alu$7364.C[20]
.sym 112129 $false
.sym 112130 $false
.sym 112131 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[19]
.sym 112132 $auto$alumacc.cc:474:replace_alu$7364.C[19]
.sym 112134 $auto$alumacc.cc:474:replace_alu$7364.C[21]
.sym 112135 $false
.sym 112136 $false
.sym 112137 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[20]
.sym 112138 $auto$alumacc.cc:474:replace_alu$7364.C[20]
.sym 112140 $auto$alumacc.cc:474:replace_alu$7364.C[22]
.sym 112141 $false
.sym 112142 $false
.sym 112143 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[21]
.sym 112144 $auto$alumacc.cc:474:replace_alu$7364.C[21]
.sym 112146 $auto$alumacc.cc:474:replace_alu$7364.C[23]
.sym 112147 $false
.sym 112148 $false
.sym 112149 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[22]
.sym 112150 $auto$alumacc.cc:474:replace_alu$7364.C[22]
.sym 112152 $auto$alumacc.cc:474:replace_alu$7364.C[24]
.sym 112153 $false
.sym 112154 $false
.sym 112155 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[23]
.sym 112156 $auto$alumacc.cc:474:replace_alu$7364.C[23]
.sym 112160 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[26]_new_inv_
.sym 112161 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[27]
.sym 112162 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[24]_new_inv_
.sym 112163 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[24]
.sym 112164 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[26]
.sym 112165 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[29]_new_inv_
.sym 112166 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[25]
.sym 112167 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[28]
.sym 112196 $auto$alumacc.cc:474:replace_alu$7364.C[24]
.sym 112233 $auto$alumacc.cc:474:replace_alu$7364.C[25]
.sym 112234 $false
.sym 112235 $false
.sym 112236 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[24]
.sym 112237 $auto$alumacc.cc:474:replace_alu$7364.C[24]
.sym 112239 $auto$alumacc.cc:474:replace_alu$7364.C[26]
.sym 112240 $false
.sym 112241 $false
.sym 112242 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[25]
.sym 112243 $auto$alumacc.cc:474:replace_alu$7364.C[25]
.sym 112245 $auto$alumacc.cc:474:replace_alu$7364.C[27]
.sym 112246 $false
.sym 112247 $false
.sym 112248 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[26]
.sym 112249 $auto$alumacc.cc:474:replace_alu$7364.C[26]
.sym 112251 $auto$alumacc.cc:474:replace_alu$7364.C[28]
.sym 112252 $false
.sym 112253 $false
.sym 112254 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[27]
.sym 112255 $auto$alumacc.cc:474:replace_alu$7364.C[27]
.sym 112257 $auto$alumacc.cc:474:replace_alu$7364.C[29]
.sym 112258 $false
.sym 112259 $false
.sym 112260 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[28]
.sym 112261 $auto$alumacc.cc:474:replace_alu$7364.C[28]
.sym 112263 $auto$alumacc.cc:474:replace_alu$7364.C[30]
.sym 112264 $false
.sym 112265 $false
.sym 112266 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[29]
.sym 112267 $auto$alumacc.cc:474:replace_alu$7364.C[29]
.sym 112269 $auto$alumacc.cc:474:replace_alu$7364.C[31]
.sym 112270 $false
.sym 112271 $false
.sym 112272 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[30]
.sym 112273 $auto$alumacc.cc:474:replace_alu$7364.C[30]
.sym 112276 soc.cpu.pcpi_div.outsign
.sym 112277 soc.cpu.pcpi_div.dividend[31]
.sym 112278 $false
.sym 112279 $auto$alumacc.cc:474:replace_alu$7364.C[31]
.sym 112287 soc.simpleuart.recv_pattern[4]
.sym 112288 soc.simpleuart.recv_pattern[5]
.sym 112357 soc.cpu.mem_rdata_q[12]
.sym 112358 soc.cpu.mem_rdata_q[14]
.sym 112359 soc.cpu.mem_rdata_q[13]
.sym 112360 soc.cpu.is_alu_reg_imm
.sym 112363 soc.cpu.is_alu_reg_imm
.sym 112364 soc.cpu.mem_rdata_q[14]
.sym 112365 soc.cpu.mem_rdata_q[12]
.sym 112366 soc.cpu.mem_rdata_q[13]
.sym 112369 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 112370 soc.cpu.mem_rdata_q[14]
.sym 112371 soc.cpu.mem_rdata_q[13]
.sym 112372 soc.cpu.mem_rdata_q[12]
.sym 112375 soc.cpu.mem_rdata_q[12]
.sym 112376 soc.cpu.is_alu_reg_imm
.sym 112377 soc.cpu.mem_rdata_q[13]
.sym 112378 soc.cpu.mem_rdata_q[14]
.sym 112393 soc.cpu.mem_rdata_q[12]
.sym 112394 soc.cpu.mem_rdata_q[14]
.sym 112395 soc.cpu.mem_rdata_q[13]
.sym 112396 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 112403 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.sym 112404 clk_16mhz$2$2
.sym 112405 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 112411 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829
.sym 112412 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1401$2428_Y
.sym 112413 soc.cpu.pcpi_timeout_counter[0]
.sym 112480 soc.cpu.count_instr[63]
.sym 112481 soc.cpu.instr_rdinstrh
.sym 112482 soc.cpu.instr_rdinstr
.sym 112483 soc.cpu.count_instr[31]
.sym 112486 soc.cpu.count_instr[58]
.sym 112487 soc.cpu.instr_rdinstrh
.sym 112488 soc.cpu.instr_rdinstr
.sym 112489 soc.cpu.count_instr[26]
.sym 112498 soc.cpu.count_instr[61]
.sym 112499 soc.cpu.instr_rdinstrh
.sym 112500 soc.cpu.instr_rdinstr
.sym 112501 soc.cpu.count_instr[29]
.sym 112504 soc.cpu.count_instr[62]
.sym 112505 soc.cpu.instr_rdinstrh
.sym 112506 soc.cpu.instr_rdinstr
.sym 112507 soc.cpu.count_instr[30]
.sym 112531 $auto$alumacc.cc:474:replace_alu$7343.C[2]
.sym 112532 soc.cpu.pcpi_timeout_counter[3]
.sym 112533 soc.cpu.pcpi_timeout_counter[1]
.sym 112536 soc.cpu.pcpi_timeout_counter[2]
.sym 112621 $false
.sym 112622 soc.spimemio.xfer.dummy_count[1]
.sym 112623 $false
.sym 112624 $auto$alumacc.cc:474:replace_alu$7370.C[1]
.sym 112956 reset_cnt[0]
.sym 112957 reset_cnt[1]
.sym 112958 reset_cnt[2]
.sym 112959 reset_cnt[3]
.sym 112968 $false
.sym 112969 reset_cnt[4]
.sym 112970 reset_cnt[5]
.sym 112971 $abc$64360$new_n4209_
.sym 112980 $false
.sym 112981 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 112982 reset_cnt[0]
.sym 112983 $false
.sym 112996 $true
.sym 112997 clk_16mhz$2$2
.sym 112998 $false
.sym 113075 $false
.sym 113112 $auto$alumacc.cc:474:replace_alu$7281.C[1]
.sym 113114 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 113115 reset_cnt[0]
.sym 113118 $auto$alumacc.cc:474:replace_alu$7281.C[2]
.sym 113119 $false
.sym 113120 $false
.sym 113121 reset_cnt[1]
.sym 113122 $auto$alumacc.cc:474:replace_alu$7281.C[1]
.sym 113124 $auto$alumacc.cc:474:replace_alu$7281.C[3]
.sym 113125 $false
.sym 113126 $false
.sym 113127 reset_cnt[2]
.sym 113128 $auto$alumacc.cc:474:replace_alu$7281.C[2]
.sym 113130 $auto$alumacc.cc:474:replace_alu$7281.C[4]
.sym 113131 $false
.sym 113132 $false
.sym 113133 reset_cnt[3]
.sym 113134 $auto$alumacc.cc:474:replace_alu$7281.C[3]
.sym 113136 $auto$alumacc.cc:474:replace_alu$7281.C[5]
.sym 113137 $false
.sym 113138 $false
.sym 113139 reset_cnt[4]
.sym 113140 $auto$alumacc.cc:474:replace_alu$7281.C[4]
.sym 113143 $false
.sym 113144 $false
.sym 113145 reset_cnt[5]
.sym 113146 $auto$alumacc.cc:474:replace_alu$7281.C[5]
.sym 113159 $true
.sym 113160 clk_16mhz$2$2
.sym 113161 $false
.sym 113164 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.sym 113165 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[42]_new_inv_
.sym 113286 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[1]
.sym 113287 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[2]
.sym 113288 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[3]
.sym 113289 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[4]
.sym 113290 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[5]
.sym 113291 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[6]
.sym 113292 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[7]
.sym 113408 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[8]
.sym 113409 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[9]
.sym 113410 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[10]
.sym 113411 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[11]
.sym 113412 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[12]
.sym 113413 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[13]
.sym 113414 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[14]
.sym 113415 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[15]
.sym 113482 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113483 soc.cpu.instr_sub
.sym 113484 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[6]
.sym 113485 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[6]
.sym 113488 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113489 soc.cpu.instr_sub
.sym 113490 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[2]
.sym 113491 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[2]
.sym 113500 $false
.sym 113501 $false
.sym 113502 $false
.sym 113503 soc.cpu.reg_op2[0]
.sym 113506 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113507 soc.cpu.instr_sub
.sym 113508 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[1]
.sym 113509 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[1]
.sym 113512 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113513 soc.cpu.instr_sub
.sym 113514 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[5]
.sym 113515 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[5]
.sym 113518 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113519 soc.cpu.instr_sub
.sym 113520 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[3]
.sym 113521 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[3]
.sym 113524 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113525 soc.cpu.instr_sub
.sym 113526 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[7]
.sym 113527 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[7]
.sym 113531 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[16]
.sym 113532 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[17]
.sym 113533 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[18]
.sym 113534 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[19]
.sym 113535 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[20]
.sym 113536 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[21]
.sym 113537 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[22]
.sym 113538 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[23]
.sym 113605 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113606 soc.cpu.instr_sub
.sym 113607 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[15]
.sym 113608 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[15]
.sym 113611 $false
.sym 113612 $false
.sym 113613 $false
.sym 113614 soc.cpu.reg_op2[10]
.sym 113617 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113618 soc.cpu.instr_sub
.sym 113619 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[13]
.sym 113620 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[13]
.sym 113623 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113624 soc.cpu.instr_sub
.sym 113625 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[9]
.sym 113626 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[9]
.sym 113629 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113630 soc.cpu.instr_sub
.sym 113631 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[12]
.sym 113632 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[12]
.sym 113635 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113636 soc.cpu.instr_sub
.sym 113637 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[10]
.sym 113638 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[10]
.sym 113654 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[24]
.sym 113655 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[25]
.sym 113656 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[26]
.sym 113657 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[27]
.sym 113658 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[28]
.sym 113659 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[29]
.sym 113660 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[30]
.sym 113661 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[31]
.sym 113728 $false
.sym 113729 soc.cpu.reg_op2[0]
.sym 113730 soc.cpu.reg_op1[23]
.sym 113731 soc.cpu.reg_op1[24]
.sym 113734 $false
.sym 113735 soc.cpu.reg_op2[0]
.sym 113736 soc.cpu.reg_op1[25]
.sym 113737 soc.cpu.reg_op1[26]
.sym 113740 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113741 soc.cpu.instr_sub
.sym 113742 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[16]
.sym 113743 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[16]
.sym 113746 $false
.sym 113747 soc.cpu.reg_op2[1]
.sym 113748 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][24]_new_inv_
.sym 113749 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][26]_new_inv_
.sym 113752 $false
.sym 113753 soc.cpu.reg_op2[0]
.sym 113754 soc.cpu.reg_op1[21]
.sym 113755 soc.cpu.reg_op1[22]
.sym 113758 $false
.sym 113759 soc.cpu.reg_op2[1]
.sym 113760 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][22]_new_inv_
.sym 113761 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][24]_new_inv_
.sym 113764 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113765 soc.cpu.instr_sub
.sym 113766 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[23]
.sym 113767 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[23]
.sym 113770 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 113771 soc.cpu.instr_sub
.sym 113772 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[18]
.sym 113773 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[18]
.sym 113777 $abc$64360$new_n7208_
.sym 113778 $abc$64360$new_n7250_
.sym 113779 $abc$64360$new_n7264_
.sym 113780 $abc$64360$new_n7280_
.sym 113781 $abc$64360$new_n7274_
.sym 113782 $abc$64360$new_n7172_
.sym 113783 $abc$64360$new_n7236_
.sym 113784 $abc$64360$new_n7220_
.sym 113851 soc.cpu.reg_op1[22]
.sym 113852 soc.cpu.reg_op2[22]
.sym 113853 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 113854 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 113857 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27687[1]_new_inv_
.sym 113858 $abc$64360$new_n7192_
.sym 113859 $abc$64360$new_n7191_
.sym 113860 $abc$64360$new_n7187_
.sym 113863 $false
.sym 113864 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[1]_new_inv_
.sym 113865 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[2]_new_
.sym 113866 $abc$64360$new_n7208_
.sym 113869 $false
.sym 113870 soc.cpu.reg_op1[24]
.sym 113871 soc.cpu.reg_op2[24]
.sym 113872 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 113875 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26773[1]_new_inv_
.sym 113876 $abc$64360$new_n7055_
.sym 113877 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[10]_new_
.sym 113878 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 113881 $false
.sym 113882 $abc$64360$new_n7138_
.sym 113883 soc.cpu.reg_op2[3]
.sym 113884 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_
.sym 113887 soc.cpu.reg_op1[10]
.sym 113888 soc.cpu.reg_op2[10]
.sym 113889 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 113890 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 113893 soc.cpu.reg_op1[24]
.sym 113894 soc.cpu.reg_op2[24]
.sym 113895 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 113896 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 113900 $abc$64360$new_n6974_
.sym 113901 $abc$64360$new_n5193_
.sym 113902 $abc$64360$new_n7276_
.sym 113903 $abc$64360$new_n7249_
.sym 113904 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26399[1]_new_inv_
.sym 113906 $abc$64360$new_n7275_
.sym 113907 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[4]_new_
.sym 113974 soc.cpu.reg_op1[14]
.sym 113975 soc.cpu.reg_op2[14]
.sym 113976 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 113977 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 113980 $abc$64360$new_n7275_
.sym 113981 $abc$64360$new_n7274_
.sym 113982 $abc$64360$new_n7270_
.sym 113983 $abc$64360$new_n7269_
.sym 113986 $abc$64360$new_n7107_
.sym 113987 $abc$64360$new_n7106_
.sym 113988 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][30]_new_inv_
.sym 113989 $abc$64360$new_n6877_
.sym 113992 $false
.sym 113993 $false
.sym 113994 soc.cpu.reg_op1[10]
.sym 113995 soc.cpu.reg_op2[10]
.sym 113998 $false
.sym 113999 $false
.sym 114000 $abc$64360$new_n7138_
.sym 114001 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][30]_new_inv_
.sym 114004 $false
.sym 114005 soc.cpu.reg_op1[0]
.sym 114006 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.sym 114007 $false
.sym 114010 $false
.sym 114011 $abc$64360$new_n6877_
.sym 114012 soc.cpu.reg_op2[3]
.sym 114013 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_
.sym 114016 $abc$64360$new_n5193_
.sym 114017 $abc$64360$new_n5188_
.sym 114018 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[10]_new_
.sym 114019 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[4]_new_
.sym 114024 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:168$55_Y_new_inv_
.sym 114025 flash_io2_do
.sym 114026 soc.spimemio.config_do[2]
.sym 114028 soc.spimemio.config_do[0]
.sym 114029 soc.spimemio.config_do[1]
.sym 114030 soc.spimemio.config_do[3]
.sym 114097 soc.cpu.reg_op2[13]
.sym 114098 soc.cpu.reg_op1[13]
.sym 114099 soc.cpu.reg_op1[14]
.sym 114100 soc.cpu.reg_op2[14]
.sym 114103 soc.cpu.reg_op1[6]
.sym 114104 soc.cpu.reg_op2[6]
.sym 114105 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 114106 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 114109 $false
.sym 114110 soc.cpu.reg_op1[0]
.sym 114111 soc.cpu.reg_op2[0]
.sym 114112 $false
.sym 114115 $false
.sym 114116 $false
.sym 114117 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_
.sym 114118 soc.cpu.reg_op2[2]
.sym 114121 $abc$64360$new_n5189_
.sym 114122 soc.cpu.reg_op2[1]
.sym 114123 soc.cpu.reg_op1[1]
.sym 114124 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[27]_new_
.sym 114127 $false
.sym 114128 soc.cpu.reg_op1[6]
.sym 114129 soc.cpu.reg_op2[6]
.sym 114130 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 114133 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 114134 soc.cpu.instr_sub
.sym 114135 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[0]
.sym 114136 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[0]
.sym 114139 $false
.sym 114140 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[1]_new_inv_
.sym 114141 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[2]_new_
.sym 114142 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[6]_new_
.sym 114146 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][4]_new_inv_
.sym 114147 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][4]_new_inv_
.sym 114148 $abc$64360$new_n6934_
.sym 114149 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][6]_new_inv_
.sym 114150 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][8]_new_inv_
.sym 114151 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][2]_new_inv_
.sym 114152 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 114153 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][6]_new_inv_
.sym 114220 $false
.sym 114221 soc.cpu.reg_op2[2]
.sym 114222 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][8]_new_inv_
.sym 114223 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][12]_new_inv_
.sym 114226 $false
.sym 114227 soc.cpu.reg_op2[1]
.sym 114228 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][8]_new_inv_
.sym 114229 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][10]_new_inv_
.sym 114232 soc.cpu.reg_op2[1]
.sym 114233 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][2]_new_inv_
.sym 114234 soc.cpu.reg_op1[1]
.sym 114235 soc.cpu.reg_op2[0]
.sym 114238 $false
.sym 114239 soc.cpu.reg_op1[0]
.sym 114240 soc.cpu.reg_op2[0]
.sym 114241 soc.cpu.reg_op2[1]
.sym 114244 soc.cpu.reg_op2[4]
.sym 114245 $abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.sym 114246 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][0]_new_inv_
.sym 114247 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][16]_new_inv_
.sym 114250 $false
.sym 114251 soc.cpu.reg_op2[2]
.sym 114252 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][8]_new_inv_
.sym 114253 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][4]_new_inv_
.sym 114256 soc.cpu.reg_op2[2]
.sym 114257 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][4]_new_inv_
.sym 114258 $abc$64360$new_n8646_
.sym 114259 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_
.sym 114262 $false
.sym 114263 soc.cpu.reg_op2[3]
.sym 114264 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][0]_new_inv_
.sym 114265 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][0]_new_inv_
.sym 114343 $abc$64360$new_n6879_
.sym 114344 $abc$64360$new_n6875_
.sym 114345 $abc$64360$new_n6869_
.sym 114346 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[0]_new_
.sym 114349 $false
.sym 114350 soc.cpu.reg_op2[0]
.sym 114351 soc.cpu.reg_op1[11]
.sym 114352 soc.cpu.reg_op1[10]
.sym 114355 soc.cpu.reg_op2[0]
.sym 114356 soc.cpu.reg_op1[0]
.sym 114357 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 114358 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 114361 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[0]_new_
.sym 114362 $abc$64360$new_n6877_
.sym 114363 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_
.sym 114364 soc.cpu.reg_op2[3]
.sym 114367 $false
.sym 114368 soc.cpu.reg_op2[0]
.sym 114369 soc.cpu.reg_op1[0]
.sym 114370 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 114385 $false
.sym 114386 $abc$64360$new_n7089_
.sym 114387 $abc$64360$new_n7096_
.sym 114388 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[13]_new_
.sym 114389 $true
.sym 114390 clk_16mhz$2$2
.sym 114391 $false
.sym 114394 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[2]
.sym 114395 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[3]
.sym 114396 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[4]
.sym 114397 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[5]
.sym 114398 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[6]
.sym 114399 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[7]
.sym 114466 $false
.sym 114467 soc.cpu.reg_op1[13]
.sym 114468 soc.cpu.reg_op2[13]
.sym 114469 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 114478 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[1]_new_inv_
.sym 114479 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[2]_new_
.sym 114480 $abc$64360$new_n7025_
.sym 114481 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[7]_new_
.sym 114484 soc.cpu.reg_op1[7]
.sym 114485 soc.cpu.reg_op2[7]
.sym 114486 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 114487 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 114490 soc.cpu.reg_op1[13]
.sym 114491 soc.cpu.reg_op2[13]
.sym 114492 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 114493 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 114496 $false
.sym 114497 $abc$64360$new_n6877_
.sym 114498 soc.cpu.reg_op2[3]
.sym 114499 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_
.sym 114502 $false
.sym 114503 soc.cpu.reg_op1[7]
.sym 114504 soc.cpu.reg_op2[7]
.sym 114505 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 114508 $abc$64360$new_n7095_
.sym 114509 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[13]_new_
.sym 114510 $abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][29]_new_inv_
.sym 114511 $abc$64360$new_n6877_
.sym 114515 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[8]
.sym 114516 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[9]
.sym 114517 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[10]
.sym 114518 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[11]
.sym 114519 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[12]
.sym 114520 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[13]
.sym 114521 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[14]
.sym 114522 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[15]
.sym 114589 $false
.sym 114590 $false
.sym 114591 $false
.sym 114592 soc.cpu.pcpi_div.quotient[15]
.sym 114595 $false
.sym 114596 soc.cpu.pcpi_div.outsign
.sym 114597 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[8]
.sym 114598 soc.cpu.pcpi_div.quotient[8]
.sym 114601 $false
.sym 114602 soc.cpu.pcpi_div.outsign
.sym 114603 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[3]
.sym 114604 soc.cpu.pcpi_div.quotient[3]
.sym 114607 $false
.sym 114608 soc.cpu.pcpi_div.outsign
.sym 114609 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[7]
.sym 114610 soc.cpu.pcpi_div.quotient[7]
.sym 114613 $false
.sym 114614 soc.cpu.pcpi_div.outsign
.sym 114615 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[15]
.sym 114616 soc.cpu.pcpi_div.quotient[15]
.sym 114619 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$27743[1]_new_inv_
.sym 114620 soc.cpu.reg_op1[29]
.sym 114621 soc.cpu.reg_op2[29]
.sym 114622 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 114625 $false
.sym 114626 soc.cpu.pcpi_div.outsign
.sym 114627 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[4]
.sym 114628 soc.cpu.pcpi_div.quotient[4]
.sym 114631 soc.cpu.reg_op1[29]
.sym 114632 soc.cpu.reg_op2[29]
.sym 114633 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 114634 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 114638 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[16]
.sym 114639 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[17]
.sym 114640 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[18]
.sym 114641 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[19]
.sym 114642 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[20]
.sym 114643 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[21]
.sym 114644 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[22]
.sym 114645 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[23]
.sym 114712 $false
.sym 114713 $false
.sym 114714 $false
.sym 114715 soc.cpu.pcpi_div.quotient[17]
.sym 114718 $false
.sym 114719 soc.cpu.pcpi_div.outsign
.sym 114720 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[1]
.sym 114721 soc.cpu.pcpi_div.quotient[1]
.sym 114724 $false
.sym 114725 $false
.sym 114726 $false
.sym 114727 soc.cpu.pcpi_div.quotient[1]
.sym 114730 $false
.sym 114731 soc.cpu.pcpi_div.outsign
.sym 114732 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[17]
.sym 114733 soc.cpu.pcpi_div.quotient[17]
.sym 114736 $false
.sym 114737 soc.cpu.pcpi_div.outsign
.sym 114738 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[9]
.sym 114739 soc.cpu.pcpi_div.quotient[9]
.sym 114742 $false
.sym 114743 soc.cpu.pcpi_div.outsign
.sym 114744 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[16]
.sym 114745 soc.cpu.pcpi_div.quotient[16]
.sym 114748 $false
.sym 114749 soc.cpu.pcpi_div.outsign
.sym 114750 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[5]
.sym 114751 soc.cpu.pcpi_div.quotient[5]
.sym 114754 $false
.sym 114755 $false
.sym 114756 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[1]
.sym 114757 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0]
.sym 114761 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[24]
.sym 114762 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[25]
.sym 114763 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[26]
.sym 114764 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[27]
.sym 114765 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[28]
.sym 114766 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[29]
.sym 114767 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[30]
.sym 114768 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[31]_new_inv_
.sym 114835 $false
.sym 114836 soc.cpu.pcpi_div.outsign
.sym 114837 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[14]
.sym 114838 soc.cpu.pcpi_div.quotient[14]
.sym 114841 $false
.sym 114842 soc.cpu.pcpi_div.outsign
.sym 114843 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[12]
.sym 114844 soc.cpu.pcpi_div.quotient[12]
.sym 114847 $false
.sym 114848 $false
.sym 114849 $false
.sym 114850 soc.cpu.pcpi_div.quotient[0]
.sym 114853 $false
.sym 114854 soc.cpu.pcpi_div.outsign
.sym 114855 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[10]
.sym 114856 soc.cpu.pcpi_div.quotient[10]
.sym 114859 $false
.sym 114860 $false
.sym 114861 $false
.sym 114862 soc.cpu.pcpi_div.quotient[14]
.sym 114865 $false
.sym 114866 $false
.sym 114867 soc.cpu.pcpi_div.quotient[12]
.sym 114868 soc.cpu.pcpi_div.quotient_msk[12]
.sym 114871 $false
.sym 114872 $false
.sym 114873 soc.cpu.pcpi_div.quotient[14]
.sym 114874 soc.cpu.pcpi_div.quotient_msk[14]
.sym 114877 $false
.sym 114878 $false
.sym 114879 soc.cpu.pcpi_div.quotient[0]
.sym 114880 soc.cpu.pcpi_div.quotient_msk[0]
.sym 114881 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 114882 clk_16mhz$2$2
.sym 114883 soc.cpu.pcpi_div.start$2
.sym 114884 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[21]_new_inv_
.sym 114885 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[30]_new_inv_
.sym 114886 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[18]
.sym 114887 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[27]
.sym 114888 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[18]_new_inv_
.sym 114889 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[30]
.sym 114890 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[21]
.sym 114891 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[27]_new_inv_
.sym 114958 $false
.sym 114959 soc.cpu.pcpi_div.outsign
.sym 114960 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[19]
.sym 114961 soc.cpu.pcpi_div.quotient[19]
.sym 114970 $false
.sym 114971 $false
.sym 114972 $false
.sym 114973 soc.cpu.pcpi_div.quotient[19]
.sym 114994 $false
.sym 114995 $false
.sym 114996 soc.cpu.pcpi_div.quotient[19]
.sym 114997 soc.cpu.pcpi_div.quotient_msk[19]
.sym 115004 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 115005 clk_16mhz$2$2
.sym 115006 soc.cpu.pcpi_div.start$2
.sym 115007 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[24]_new_inv_
.sym 115008 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[23]_new_inv_
.sym 115009 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[23]
.sym 115010 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[29]
.sym 115011 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[24]
.sym 115012 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[29]_new_inv_
.sym 115013 soc.cpu.pcpi_div.quotient[27]
.sym 115014 soc.cpu.pcpi_div.quotient[30]
.sym 115087 $false
.sym 115088 $false
.sym 115089 $false
.sym 115090 soc.cpu.pcpi_div.quotient[20]
.sym 115093 $false
.sym 115094 soc.cpu.pcpi_div.outsign
.sym 115095 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[20]
.sym 115096 soc.cpu.pcpi_div.quotient[20]
.sym 115099 $false
.sym 115100 $false
.sym 115101 soc.cpu.pcpi_div.quotient[20]
.sym 115102 soc.cpu.pcpi_div.quotient_msk[20]
.sym 115127 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 115128 clk_16mhz$2$2
.sym 115129 soc.cpu.pcpi_div.start$2
.sym 115131 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[28]_new_inv_
.sym 115132 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[25]_new_inv_
.sym 115133 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[28]
.sym 115134 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[25]
.sym 115135 soc.cpu.pcpi_div.quotient[25]
.sym 115137 soc.cpu.pcpi_div.quotient[28]
.sym 115204 soc.cpu.pcpi_div.instr_divu
.sym 115205 soc.cpu.pcpi_div.instr_div
.sym 115206 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[24]_new_inv_
.sym 115207 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[24]_new_inv_
.sym 115210 soc.cpu.pcpi_div.instr_divu
.sym 115211 soc.cpu.pcpi_div.instr_div
.sym 115212 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[1]_new_inv_
.sym 115213 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[1]_new_inv_
.sym 115216 soc.cpu.pcpi_div.instr_divu
.sym 115217 soc.cpu.pcpi_div.instr_div
.sym 115218 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[17]_new_inv_
.sym 115219 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[17]_new_inv_
.sym 115234 soc.cpu.pcpi_div.instr_divu
.sym 115235 soc.cpu.pcpi_div.instr_div
.sym 115236 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[30]_new_inv_
.sym 115237 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[30]_new_inv_
.sym 115240 soc.cpu.pcpi_div.instr_divu
.sym 115241 soc.cpu.pcpi_div.instr_div
.sym 115242 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[19]_new_inv_
.sym 115243 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[19]_new_inv_
.sym 115250 $true
.sym 115251 clk_16mhz$2$2
.sym 115252 $false
.sym 115256 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[2]
.sym 115257 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[3]
.sym 115258 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[7]
.sym 115327 soc.cpu.pcpi_div.instr_divu
.sym 115328 soc.cpu.pcpi_div.instr_div
.sym 115329 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[26]_new_inv_
.sym 115330 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[26]_new_inv_
.sym 115339 soc.cpu.pcpi_div.instr_divu
.sym 115340 soc.cpu.pcpi_div.instr_div
.sym 115341 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[29]_new_inv_
.sym 115342 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[29]_new_inv_
.sym 115345 soc.cpu.pcpi_div.instr_divu
.sym 115346 soc.cpu.pcpi_div.instr_div
.sym 115347 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[28]_new_inv_
.sym 115348 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[28]_new_inv_
.sym 115373 $true
.sym 115374 clk_16mhz$2$2
.sym 115375 $false
.sym 115378 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[2]
.sym 115379 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[3]
.sym 115380 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[4]
.sym 115381 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[5]
.sym 115382 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[6]
.sym 115383 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[7]
.sym 115462 $false
.sym 115463 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 115464 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[7]
.sym 115465 soc.cpu.reg_op1[7]
.sym 115468 $false
.sym 115469 $false
.sym 115470 $false
.sym 115471 soc.cpu.reg_op1[6]
.sym 115480 $false
.sym 115481 $false
.sym 115482 $false
.sym 115483 soc.cpu.reg_op1[4]
.sym 115486 $false
.sym 115487 $false
.sym 115488 $false
.sym 115489 soc.cpu.reg_op1[5]
.sym 115499 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[8]
.sym 115500 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[9]
.sym 115501 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[10]
.sym 115502 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[11]
.sym 115503 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[12]
.sym 115504 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[13]
.sym 115505 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[14]
.sym 115506 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[15]
.sym 115573 $false
.sym 115574 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 115575 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[10]
.sym 115576 soc.cpu.reg_op1[10]
.sym 115579 $false
.sym 115580 $false
.sym 115581 $false
.sym 115582 soc.cpu.reg_op1[11]
.sym 115585 $false
.sym 115586 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 115587 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[12]
.sym 115588 soc.cpu.reg_op1[12]
.sym 115591 $false
.sym 115592 $false
.sym 115593 $false
.sym 115594 soc.cpu.reg_op1[10]
.sym 115597 $false
.sym 115598 $false
.sym 115599 $false
.sym 115600 soc.cpu.reg_op1[13]
.sym 115603 $false
.sym 115604 $false
.sym 115605 $false
.sym 115606 soc.cpu.reg_op1[12]
.sym 115609 $false
.sym 115610 $false
.sym 115611 $false
.sym 115612 soc.cpu.reg_op1[16]
.sym 115615 $false
.sym 115616 $false
.sym 115617 $false
.sym 115618 soc.cpu.reg_op1[9]
.sym 115622 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[16]
.sym 115623 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[17]
.sym 115624 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[18]
.sym 115625 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[19]
.sym 115626 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[20]
.sym 115627 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[21]
.sym 115628 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[22]
.sym 115629 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[23]
.sym 115696 $false
.sym 115697 $false
.sym 115698 $false
.sym 115699 soc.cpu.reg_op1[17]
.sym 115702 $false
.sym 115703 $false
.sym 115704 $false
.sym 115705 soc.cpu.reg_op1[18]
.sym 115708 $false
.sym 115709 $false
.sym 115710 $false
.sym 115711 soc.cpu.reg_op1[22]
.sym 115714 $false
.sym 115715 $false
.sym 115716 $false
.sym 115717 soc.cpu.reg_op1[20]
.sym 115720 $false
.sym 115721 $false
.sym 115722 $false
.sym 115723 soc.cpu.reg_op1[19]
.sym 115726 $false
.sym 115727 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 115728 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[11]
.sym 115729 soc.cpu.reg_op1[11]
.sym 115732 $false
.sym 115733 $false
.sym 115734 $false
.sym 115735 soc.cpu.reg_op1[21]
.sym 115738 $false
.sym 115739 soc.cpu.pcpi_div.start$2
.sym 115740 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[7]_new_inv_
.sym 115741 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[7]
.sym 115742 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 115743 clk_16mhz$2$2
.sym 115744 $false
.sym 115745 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[24]
.sym 115746 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[25]
.sym 115747 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[26]
.sym 115748 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[27]
.sym 115749 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[28]
.sym 115750 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[29]
.sym 115751 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[30]
.sym 115752 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[31]_new_
.sym 115819 $false
.sym 115820 $false
.sym 115821 $false
.sym 115822 soc.cpu.reg_op1[28]
.sym 115825 $false
.sym 115826 soc.cpu.pcpi_div.outsign
.sym 115827 soc.cpu.pcpi_div.dividend[1]
.sym 115828 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[1]
.sym 115831 $false
.sym 115832 $false
.sym 115833 $false
.sym 115834 soc.cpu.reg_op1[27]
.sym 115837 $false
.sym 115838 $false
.sym 115839 $false
.sym 115840 soc.cpu.reg_op1[29]
.sym 115843 $false
.sym 115844 $false
.sym 115845 $false
.sym 115846 soc.cpu.reg_op1[25]
.sym 115849 $false
.sym 115850 $false
.sym 115851 $false
.sym 115852 soc.cpu.reg_op1[30]
.sym 115855 $false
.sym 115856 $false
.sym 115857 $false
.sym 115858 soc.cpu.reg_op1[26]
.sym 115861 $false
.sym 115862 soc.cpu.pcpi_div.start$2
.sym 115863 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[10]_new_inv_
.sym 115864 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[10]
.sym 115865 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 115866 clk_16mhz$2$2
.sym 115867 $false
.sym 115868 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[28]_new_inv_
.sym 115869 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[29]_new_inv_
.sym 115870 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[20]_new_inv_
.sym 115871 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[24]_new_inv_
.sym 115872 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[25]_new_inv_
.sym 115873 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[18]_new_inv_
.sym 115874 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[9]_new_inv_
.sym 115875 soc.cpu.pcpi_div.divisor[16]
.sym 115942 $false
.sym 115943 $false
.sym 115944 $false
.sym 115945 soc.cpu.pcpi_div.dividend[1]
.sym 115948 $false
.sym 115949 $false
.sym 115950 $false
.sym 115951 soc.cpu.pcpi_div.dividend[3]
.sym 115954 $false
.sym 115955 $false
.sym 115956 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[1]
.sym 115957 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0]
.sym 115960 $false
.sym 115961 $false
.sym 115962 $false
.sym 115963 soc.cpu.pcpi_div.dividend[2]
.sym 115966 $false
.sym 115967 $false
.sym 115968 $false
.sym 115969 soc.cpu.pcpi_div.dividend[15]
.sym 115972 $false
.sym 115973 $false
.sym 115974 $false
.sym 115975 soc.cpu.pcpi_div.dividend[0]
.sym 115978 $false
.sym 115979 $false
.sym 115980 $false
.sym 115981 soc.cpu.pcpi_div.dividend[12]
.sym 115984 $false
.sym 115985 soc.cpu.pcpi_div.start$2
.sym 115986 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[15]_new_inv_
.sym 115987 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[15]
.sym 115988 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 115989 clk_16mhz$2$2
.sym 115990 $false
.sym 115991 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[26]_new_inv_
.sym 115992 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[27]_new_inv_
.sym 115993 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[30]_new_inv_
.sym 115994 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[11]
.sym 115995 soc.cpu.pcpi_div.dividend[12]
.sym 115996 soc.cpu.pcpi_div.dividend[9]
.sym 115997 soc.cpu.pcpi_div.dividend[25]
.sym 115998 soc.cpu.pcpi_div.dividend[28]
.sym 116065 $false
.sym 116066 $false
.sym 116067 $false
.sym 116068 soc.cpu.pcpi_div.dividend[14]
.sym 116071 $false
.sym 116072 soc.cpu.pcpi_div.outsign
.sym 116073 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[28]
.sym 116074 soc.cpu.pcpi_div.dividend[28]
.sym 116077 $false
.sym 116078 soc.cpu.pcpi_div.outsign
.sym 116079 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[17]
.sym 116080 soc.cpu.pcpi_div.dividend[17]
.sym 116083 $false
.sym 116084 $false
.sym 116085 $false
.sym 116086 soc.cpu.pcpi_div.dividend[13]
.sym 116089 $false
.sym 116090 soc.cpu.pcpi_div.outsign
.sym 116091 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[19]
.sym 116092 soc.cpu.pcpi_div.dividend[19]
.sym 116095 $false
.sym 116096 $false
.sym 116097 $false
.sym 116098 soc.cpu.pcpi_div.dividend[10]
.sym 116101 $false
.sym 116102 $false
.sym 116103 soc.spimemio.din_ddr
.sym 116104 soc.spimemio.din_qspi
.sym 116107 $false
.sym 116108 $false
.sym 116109 soc.spimemio.din_ddr
.sym 116110 soc.spimemio.din_qspi
.sym 116111 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.sym 116112 clk_16mhz$2$2
.sym 116113 $abc$64360$auto$rtlil.cc:1981:NotGate$64190
.sym 116114 $abc$64360$new_n8608_
.sym 116115 $abc$64360$new_n5520_
.sym 116116 $abc$64360$auto$alumacc.cc:490:replace_alu$7213[31]_new_
.sym 116117 $abc$64360$new_n5518_
.sym 116118 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[18]
.sym 116119 soc.cpu.pcpi_div.dividend[20]
.sym 116120 soc.cpu.pcpi_div.dividend[18]
.sym 116188 $false
.sym 116189 $false
.sym 116190 $false
.sym 116191 soc.cpu.pcpi_div.dividend[17]
.sym 116194 $false
.sym 116195 $false
.sym 116196 $false
.sym 116197 soc.cpu.pcpi_div.dividend[20]
.sym 116200 $false
.sym 116201 $false
.sym 116202 $false
.sym 116203 soc.cpu.pcpi_div.dividend[21]
.sym 116206 $false
.sym 116207 soc.cpu.pcpi_div.outsign
.sym 116208 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[18]
.sym 116209 soc.cpu.pcpi_div.dividend[18]
.sym 116212 $false
.sym 116213 soc.cpu.pcpi_div.outsign
.sym 116214 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[20]
.sym 116215 soc.cpu.pcpi_div.dividend[20]
.sym 116218 $false
.sym 116219 $false
.sym 116220 $false
.sym 116221 soc.cpu.pcpi_div.dividend[16]
.sym 116224 $false
.sym 116225 $false
.sym 116226 $false
.sym 116227 soc.cpu.pcpi_div.dividend[19]
.sym 116230 $false
.sym 116231 $false
.sym 116232 $false
.sym 116233 soc.cpu.pcpi_div.dividend[22]
.sym 116237 $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[30]
.sym 116238 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[30]_new_inv_
.sym 116239 soc.cpu.pcpi_div.dividend[29]
.sym 116240 soc.cpu.pcpi_div.dividend[31]
.sym 116241 soc.cpu.pcpi_div.dividend[24]
.sym 116242 soc.cpu.pcpi_div.dividend[30]
.sym 116243 soc.cpu.pcpi_div.dividend[26]
.sym 116244 soc.cpu.pcpi_div.dividend[27]
.sym 116311 $false
.sym 116312 soc.cpu.pcpi_div.outsign
.sym 116313 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[26]
.sym 116314 soc.cpu.pcpi_div.dividend[26]
.sym 116317 $false
.sym 116318 $false
.sym 116319 $false
.sym 116320 soc.cpu.pcpi_div.dividend[27]
.sym 116323 $false
.sym 116324 soc.cpu.pcpi_div.outsign
.sym 116325 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[24]
.sym 116326 soc.cpu.pcpi_div.dividend[24]
.sym 116329 $false
.sym 116330 $false
.sym 116331 $false
.sym 116332 soc.cpu.pcpi_div.dividend[24]
.sym 116335 $false
.sym 116336 $false
.sym 116337 $false
.sym 116338 soc.cpu.pcpi_div.dividend[26]
.sym 116341 $false
.sym 116342 soc.cpu.pcpi_div.outsign
.sym 116343 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[29]
.sym 116344 soc.cpu.pcpi_div.dividend[29]
.sym 116347 $false
.sym 116348 $false
.sym 116349 $false
.sym 116350 soc.cpu.pcpi_div.dividend[25]
.sym 116353 $false
.sym 116354 $false
.sym 116355 $false
.sym 116356 soc.cpu.pcpi_div.dividend[28]
.sym 116363 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[30]
.sym 116366 soc.cpu.pcpi_div.divisor[29]
.sym 116367 soc.cpu.pcpi_div.divisor[30]
.sym 116458 soc.simpleuart.recv_pattern[5]
.sym 116459 $false
.sym 116460 $false
.sym 116461 $false
.sym 116464 soc.simpleuart.recv_pattern[6]
.sym 116465 $false
.sym 116466 $false
.sym 116467 $false
.sym 116480 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942
.sym 116481 clk_16mhz$2$2
.sym 116482 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 116587 $false
.sym 116588 $false
.sym 116589 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1401$2428_Y
.sym 116590 $abc$64360$auto$rtlil.cc:1981:NotGate$63220
.sym 116593 soc.cpu.pcpi_timeout_counter[3]
.sym 116594 soc.cpu.pcpi_timeout_counter[2]
.sym 116595 soc.cpu.pcpi_timeout_counter[1]
.sym 116596 soc.cpu.pcpi_timeout_counter[0]
.sym 116599 $false
.sym 116600 $false
.sym 116601 $false
.sym 116602 soc.cpu.pcpi_timeout_counter[0]
.sym 116603 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829
.sym 116604 clk_16mhz$2$2
.sym 116605 $abc$64360$auto$rtlil.cc:1981:NotGate$63220
.sym 116642 $true
.sym 116679 soc.cpu.pcpi_timeout_counter[0]$2
.sym 116680 $false
.sym 116681 soc.cpu.pcpi_timeout_counter[0]
.sym 116682 $false
.sym 116683 $false
.sym 116685 $auto$alumacc.cc:474:replace_alu$7343.C[2]$2
.sym 116687 soc.cpu.pcpi_timeout_counter[1]
.sym 116688 $true$2
.sym 116691 $auto$alumacc.cc:474:replace_alu$7343.C[3]
.sym 116693 soc.cpu.pcpi_timeout_counter[2]
.sym 116694 $true$2
.sym 116695 $auto$alumacc.cc:474:replace_alu$7343.C[2]$2
.sym 116698 $false
.sym 116699 soc.cpu.pcpi_timeout_counter[3]
.sym 116700 $false
.sym 116701 $auto$alumacc.cc:474:replace_alu$7343.C[3]
.sym 116704 $false
.sym 116705 soc.cpu.pcpi_timeout_counter[1]
.sym 116706 $false
.sym 116707 soc.cpu.pcpi_timeout_counter[0]
.sym 116722 $false
.sym 116723 soc.cpu.pcpi_timeout_counter[2]
.sym 116724 $false
.sym 116725 $auto$alumacc.cc:474:replace_alu$7343.C[2]
.sym 116726 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829
.sym 116727 clk_16mhz$2$2
.sym 116728 $abc$64360$auto$rtlil.cc:1981:NotGate$63220
.sym 116900 pwm.pwm_counter
.sym 117076 flash_io0_di
.sym 117078 flash_io1_di
.sym 117325 $false
.sym 117326 $false
.sym 117327 $false
.sym 117328 soc.cpu.reg_op2[11]
.sym 117331 $false
.sym 117332 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 117333 $abc$64360$auto$wreduce.cc:454:run$7037[11]
.sym 117334 soc.cpu.reg_op2[11]
.sym 117398 $false
.sym 117435 $auto$alumacc.cc:474:replace_alu$7333.C[1]
.sym 117437 soc.cpu.reg_op1[0]
.sym 117438 soc.cpu.reg_op2[0]
.sym 117441 $auto$alumacc.cc:474:replace_alu$7333.C[2]
.sym 117442 $false
.sym 117443 soc.cpu.reg_op1[1]
.sym 117444 soc.cpu.reg_op2[1]
.sym 117445 $auto$alumacc.cc:474:replace_alu$7333.C[1]
.sym 117447 $auto$alumacc.cc:474:replace_alu$7333.C[3]
.sym 117448 $false
.sym 117449 soc.cpu.reg_op1[2]
.sym 117450 soc.cpu.reg_op2[2]
.sym 117451 $auto$alumacc.cc:474:replace_alu$7333.C[2]
.sym 117453 $auto$alumacc.cc:474:replace_alu$7333.C[4]
.sym 117454 $false
.sym 117455 soc.cpu.reg_op1[3]
.sym 117456 soc.cpu.reg_op2[3]
.sym 117457 $auto$alumacc.cc:474:replace_alu$7333.C[3]
.sym 117459 $auto$alumacc.cc:474:replace_alu$7333.C[5]
.sym 117460 $false
.sym 117461 soc.cpu.reg_op1[4]
.sym 117462 soc.cpu.reg_op2[4]
.sym 117463 $auto$alumacc.cc:474:replace_alu$7333.C[4]
.sym 117465 $auto$alumacc.cc:474:replace_alu$7333.C[6]
.sym 117466 $false
.sym 117467 soc.cpu.reg_op1[5]
.sym 117468 soc.cpu.reg_op2[5]
.sym 117469 $auto$alumacc.cc:474:replace_alu$7333.C[5]
.sym 117471 $auto$alumacc.cc:474:replace_alu$7333.C[7]
.sym 117472 $false
.sym 117473 soc.cpu.reg_op1[6]
.sym 117474 soc.cpu.reg_op2[6]
.sym 117475 $auto$alumacc.cc:474:replace_alu$7333.C[6]
.sym 117477 $auto$alumacc.cc:474:replace_alu$7333.C[8]
.sym 117478 $false
.sym 117479 soc.cpu.reg_op1[7]
.sym 117480 soc.cpu.reg_op2[7]
.sym 117481 $auto$alumacc.cc:474:replace_alu$7333.C[7]
.sym 117492 $abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1236$2365_Y_new_inv_
.sym 117521 $auto$alumacc.cc:474:replace_alu$7333.C[8]
.sym 117558 $auto$alumacc.cc:474:replace_alu$7333.C[9]
.sym 117559 $false
.sym 117560 soc.cpu.reg_op1[8]
.sym 117561 soc.cpu.reg_op2[8]
.sym 117562 $auto$alumacc.cc:474:replace_alu$7333.C[8]
.sym 117564 $auto$alumacc.cc:474:replace_alu$7333.C[10]
.sym 117565 $false
.sym 117566 soc.cpu.reg_op1[9]
.sym 117567 soc.cpu.reg_op2[9]
.sym 117568 $auto$alumacc.cc:474:replace_alu$7333.C[9]
.sym 117570 $auto$alumacc.cc:474:replace_alu$7333.C[11]
.sym 117571 $false
.sym 117572 soc.cpu.reg_op1[10]
.sym 117573 soc.cpu.reg_op2[10]
.sym 117574 $auto$alumacc.cc:474:replace_alu$7333.C[10]
.sym 117576 $auto$alumacc.cc:474:replace_alu$7333.C[12]
.sym 117577 $false
.sym 117578 soc.cpu.reg_op1[11]
.sym 117579 soc.cpu.reg_op2[11]
.sym 117580 $auto$alumacc.cc:474:replace_alu$7333.C[11]
.sym 117582 $auto$alumacc.cc:474:replace_alu$7333.C[13]
.sym 117583 $false
.sym 117584 soc.cpu.reg_op1[12]
.sym 117585 soc.cpu.reg_op2[12]
.sym 117586 $auto$alumacc.cc:474:replace_alu$7333.C[12]
.sym 117588 $auto$alumacc.cc:474:replace_alu$7333.C[14]
.sym 117589 $false
.sym 117590 soc.cpu.reg_op1[13]
.sym 117591 soc.cpu.reg_op2[13]
.sym 117592 $auto$alumacc.cc:474:replace_alu$7333.C[13]
.sym 117594 $auto$alumacc.cc:474:replace_alu$7333.C[15]
.sym 117595 $false
.sym 117596 soc.cpu.reg_op1[14]
.sym 117597 soc.cpu.reg_op2[14]
.sym 117598 $auto$alumacc.cc:474:replace_alu$7333.C[14]
.sym 117600 $auto$alumacc.cc:474:replace_alu$7333.C[16]
.sym 117601 $false
.sym 117602 soc.cpu.reg_op1[15]
.sym 117603 soc.cpu.reg_op2[15]
.sym 117604 $auto$alumacc.cc:474:replace_alu$7333.C[15]
.sym 117608 $abc$64360$auto$alumacc.cc:491:replace_alu$7328[31]
.sym 117609 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.sym 117610 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.sym 117611 $abc$64360$new_n7036_
.sym 117612 $abc$64360$new_n7106_
.sym 117613 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.sym 117614 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.sym 117615 $abc$64360$new_n7070_
.sym 117644 $auto$alumacc.cc:474:replace_alu$7333.C[16]
.sym 117681 $auto$alumacc.cc:474:replace_alu$7333.C[17]
.sym 117682 $false
.sym 117683 soc.cpu.reg_op1[16]
.sym 117684 soc.cpu.reg_op2[16]
.sym 117685 $auto$alumacc.cc:474:replace_alu$7333.C[16]
.sym 117687 $auto$alumacc.cc:474:replace_alu$7333.C[18]
.sym 117688 $false
.sym 117689 soc.cpu.reg_op1[17]
.sym 117690 soc.cpu.reg_op2[17]
.sym 117691 $auto$alumacc.cc:474:replace_alu$7333.C[17]
.sym 117693 $auto$alumacc.cc:474:replace_alu$7333.C[19]
.sym 117694 $false
.sym 117695 soc.cpu.reg_op1[18]
.sym 117696 soc.cpu.reg_op2[18]
.sym 117697 $auto$alumacc.cc:474:replace_alu$7333.C[18]
.sym 117699 $auto$alumacc.cc:474:replace_alu$7333.C[20]
.sym 117700 $false
.sym 117701 soc.cpu.reg_op1[19]
.sym 117702 soc.cpu.reg_op2[19]
.sym 117703 $auto$alumacc.cc:474:replace_alu$7333.C[19]
.sym 117705 $auto$alumacc.cc:474:replace_alu$7333.C[21]
.sym 117706 $false
.sym 117707 soc.cpu.reg_op1[20]
.sym 117708 soc.cpu.reg_op2[20]
.sym 117709 $auto$alumacc.cc:474:replace_alu$7333.C[20]
.sym 117711 $auto$alumacc.cc:474:replace_alu$7333.C[22]
.sym 117712 $false
.sym 117713 soc.cpu.reg_op1[21]
.sym 117714 soc.cpu.reg_op2[21]
.sym 117715 $auto$alumacc.cc:474:replace_alu$7333.C[21]
.sym 117717 $auto$alumacc.cc:474:replace_alu$7333.C[23]
.sym 117718 $false
.sym 117719 soc.cpu.reg_op1[22]
.sym 117720 soc.cpu.reg_op2[22]
.sym 117721 $auto$alumacc.cc:474:replace_alu$7333.C[22]
.sym 117723 $auto$alumacc.cc:474:replace_alu$7333.C[24]
.sym 117724 $false
.sym 117725 soc.cpu.reg_op1[23]
.sym 117726 soc.cpu.reg_op2[23]
.sym 117727 $auto$alumacc.cc:474:replace_alu$7333.C[23]
.sym 117731 $abc$64360$new_n7162_
.sym 117732 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.sym 117733 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.sym 117734 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.sym 117735 $abc$64360$new_n7192_
.sym 117736 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.sym 117737 $abc$64360$new_n7143_
.sym 117738 $abc$64360$new_n7181_
.sym 117767 $auto$alumacc.cc:474:replace_alu$7333.C[24]
.sym 117804 $auto$alumacc.cc:474:replace_alu$7333.C[25]
.sym 117805 $false
.sym 117806 soc.cpu.reg_op1[24]
.sym 117807 soc.cpu.reg_op2[24]
.sym 117808 $auto$alumacc.cc:474:replace_alu$7333.C[24]
.sym 117810 $auto$alumacc.cc:474:replace_alu$7333.C[26]
.sym 117811 $false
.sym 117812 soc.cpu.reg_op1[25]
.sym 117813 soc.cpu.reg_op2[25]
.sym 117814 $auto$alumacc.cc:474:replace_alu$7333.C[25]
.sym 117816 $auto$alumacc.cc:474:replace_alu$7333.C[27]
.sym 117817 $false
.sym 117818 soc.cpu.reg_op1[26]
.sym 117819 soc.cpu.reg_op2[26]
.sym 117820 $auto$alumacc.cc:474:replace_alu$7333.C[26]
.sym 117822 $auto$alumacc.cc:474:replace_alu$7333.C[28]
.sym 117823 $false
.sym 117824 soc.cpu.reg_op1[27]
.sym 117825 soc.cpu.reg_op2[27]
.sym 117826 $auto$alumacc.cc:474:replace_alu$7333.C[27]
.sym 117828 $auto$alumacc.cc:474:replace_alu$7333.C[29]
.sym 117829 $false
.sym 117830 soc.cpu.reg_op1[28]
.sym 117831 soc.cpu.reg_op2[28]
.sym 117832 $auto$alumacc.cc:474:replace_alu$7333.C[28]
.sym 117834 $auto$alumacc.cc:474:replace_alu$7333.C[30]
.sym 117835 $false
.sym 117836 soc.cpu.reg_op1[29]
.sym 117837 soc.cpu.reg_op2[29]
.sym 117838 $auto$alumacc.cc:474:replace_alu$7333.C[29]
.sym 117840 $auto$alumacc.cc:474:replace_alu$7333.C[31]
.sym 117841 $false
.sym 117842 soc.cpu.reg_op1[30]
.sym 117843 soc.cpu.reg_op2[30]
.sym 117844 $auto$alumacc.cc:474:replace_alu$7333.C[30]
.sym 117847 $false
.sym 117848 soc.cpu.reg_op1[31]
.sym 117849 soc.cpu.reg_op2[31]
.sym 117850 $auto$alumacc.cc:474:replace_alu$7333.C[31]
.sym 117854 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.sym 117855 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.sym 117856 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.sym 117857 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.sym 117858 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.sym 117860 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31]
.sym 117861 $abc$64360$new_n7241_
.sym 117928 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117929 soc.cpu.instr_sub
.sym 117930 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[24]
.sym 117931 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[24]
.sym 117934 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117935 soc.cpu.instr_sub
.sym 117936 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[28]
.sym 117937 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[28]
.sym 117940 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117941 soc.cpu.instr_sub
.sym 117942 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[29]
.sym 117943 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[29]
.sym 117946 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117947 soc.cpu.instr_sub
.sym 117948 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[31]
.sym 117949 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[31]
.sym 117952 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117953 soc.cpu.instr_sub
.sym 117954 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[30]
.sym 117955 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[30]
.sym 117958 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117959 soc.cpu.instr_sub
.sym 117960 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[20]
.sym 117961 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[20]
.sym 117964 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117965 soc.cpu.instr_sub
.sym 117966 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[26]
.sym 117967 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[26]
.sym 117970 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 117971 soc.cpu.instr_sub
.sym 117972 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[25]
.sym 117973 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[25]
.sym 117977 $abc$64360$auto$wreduce.cc:454:run$7037[1]
.sym 118051 $abc$64360$auto$simplemap.cc:127:simplemap_reduce$26399[1]_new_inv_
.sym 118052 $abc$64360$new_n6975_
.sym 118053 $abc$64360$auto$alumacc.cc:490:replace_alu$7334[4]_new_
.sym 118054 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 118057 soc.cpu.reg_op2[11]
.sym 118058 soc.cpu.reg_op1[11]
.sym 118059 soc.cpu.reg_op1[29]
.sym 118060 soc.cpu.reg_op2[29]
.sym 118063 soc.cpu.reg_op1[30]
.sym 118064 soc.cpu.reg_op2[30]
.sym 118065 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 118066 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.sym 118069 $abc$64360$new_n7250_
.sym 118070 soc.cpu.reg_op1[28]
.sym 118071 soc.cpu.reg_op2[28]
.sym 118072 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 118075 soc.cpu.reg_op1[4]
.sym 118076 soc.cpu.reg_op2[4]
.sym 118077 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.sym 118078 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 118087 $abc$64360$new_n7276_
.sym 118088 soc.cpu.reg_op1[30]
.sym 118089 soc.cpu.reg_op2[30]
.sym 118090 $abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.sym 118093 $false
.sym 118094 $false
.sym 118095 soc.cpu.reg_op1[4]
.sym 118096 soc.cpu.reg_op2[4]
.sym 118100 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:169$57_Y_new_inv_
.sym 118101 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[32]_new_inv_
.sym 118102 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[34]_new_inv_
.sym 118103 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:166$51_Y_new_inv_
.sym 118104 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:167$53_Y_new_inv_
.sym 118105 flash_io3_do
.sym 118106 flash_io0_do
.sym 118107 flash_io1_do
.sym 118180 soc.spimemio.config_ddr
.sym 118181 soc.spimemio.xfer_io2_90
.sym 118182 $abc$64360$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 118183 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 118186 $false
.sym 118187 soc.spimemio.config_en
.sym 118188 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:168$55_Y_new_inv_
.sym 118189 soc.spimemio.config_do[2]
.sym 118192 soc.cpu.mem_wdata[2]
.sym 118193 $false
.sym 118194 $false
.sym 118195 $false
.sym 118204 soc.cpu.mem_wdata[0]
.sym 118205 $false
.sym 118206 $false
.sym 118207 $false
.sym 118210 soc.cpu.mem_wdata[1]
.sym 118211 $false
.sym 118212 $false
.sym 118213 $false
.sym 118216 soc.cpu.mem_wdata[3]
.sym 118217 $false
.sym 118218 $false
.sym 118219 $false
.sym 118220 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377
.sym 118221 clk_16mhz$2$2
.sym 118222 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 118224 $abc$64360$auto$rtlil.cc:1981:NotGate$64170
.sym 118226 soc.cpu.pcpi_div.divisor[62]
.sym 118297 $false
.sym 118298 soc.cpu.reg_op2[1]
.sym 118299 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][4]_new_inv_
.sym 118300 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][6]_new_inv_
.sym 118303 $false
.sym 118304 soc.cpu.reg_op2[0]
.sym 118305 soc.cpu.reg_op1[5]
.sym 118306 soc.cpu.reg_op1[4]
.sym 118309 soc.cpu.reg_op2[1]
.sym 118310 soc.cpu.reg_op2[2]
.sym 118311 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][4]_new_inv_
.sym 118312 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][2]_new_inv_
.sym 118315 $false
.sym 118316 soc.cpu.reg_op2[0]
.sym 118317 soc.cpu.reg_op1[7]
.sym 118318 soc.cpu.reg_op1[6]
.sym 118321 $false
.sym 118322 soc.cpu.reg_op2[0]
.sym 118323 soc.cpu.reg_op1[9]
.sym 118324 soc.cpu.reg_op1[8]
.sym 118327 $false
.sym 118328 $abc$64360$new_n6934_
.sym 118329 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][6]_new_inv_
.sym 118330 soc.cpu.reg_op2[2]
.sym 118333 $false
.sym 118334 soc.cpu.reg_op2[31]
.sym 118335 soc.cpu.pcpi_div.instr_div
.sym 118336 soc.cpu.pcpi_div.instr_rem
.sym 118339 $false
.sym 118340 soc.cpu.reg_op2[1]
.sym 118341 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][8]_new_inv_
.sym 118342 $abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][6]_new_inv_
.sym 118470 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[4]
.sym 118472 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[7]
.sym 118473 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[5]
.sym 118474 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[3]
.sym 118475 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[2]
.sym 118476 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[6]
.sym 118505 $true
.sym 118542 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0]$2
.sym 118543 $false
.sym 118544 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0]
.sym 118545 $false
.sym 118546 $false
.sym 118548 $auto$alumacc.cc:474:replace_alu$7361.C[2]
.sym 118550 $false
.sym 118551 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[1]
.sym 118554 $auto$alumacc.cc:474:replace_alu$7361.C[3]
.sym 118555 $false
.sym 118556 $false
.sym 118557 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[2]
.sym 118558 $auto$alumacc.cc:474:replace_alu$7361.C[2]
.sym 118560 $auto$alumacc.cc:474:replace_alu$7361.C[4]
.sym 118561 $false
.sym 118562 $false
.sym 118563 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[3]
.sym 118564 $auto$alumacc.cc:474:replace_alu$7361.C[3]
.sym 118566 $auto$alumacc.cc:474:replace_alu$7361.C[5]
.sym 118567 $false
.sym 118568 $false
.sym 118569 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[4]
.sym 118570 $auto$alumacc.cc:474:replace_alu$7361.C[4]
.sym 118572 $auto$alumacc.cc:474:replace_alu$7361.C[6]
.sym 118573 $false
.sym 118574 $false
.sym 118575 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[5]
.sym 118576 $auto$alumacc.cc:474:replace_alu$7361.C[5]
.sym 118578 $auto$alumacc.cc:474:replace_alu$7361.C[7]
.sym 118579 $false
.sym 118580 $false
.sym 118581 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[6]
.sym 118582 $auto$alumacc.cc:474:replace_alu$7361.C[6]
.sym 118584 $auto$alumacc.cc:474:replace_alu$7361.C[8]
.sym 118585 $false
.sym 118586 $false
.sym 118587 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[7]
.sym 118588 $auto$alumacc.cc:474:replace_alu$7361.C[7]
.sym 118592 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[10]
.sym 118593 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[11]_new_inv_
.sym 118594 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[12]
.sym 118595 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[13]
.sym 118596 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[11]
.sym 118597 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[8]
.sym 118598 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[13]_new_inv_
.sym 118599 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[2]_new_inv_
.sym 118628 $auto$alumacc.cc:474:replace_alu$7361.C[8]
.sym 118665 $auto$alumacc.cc:474:replace_alu$7361.C[9]
.sym 118666 $false
.sym 118667 $false
.sym 118668 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[8]
.sym 118669 $auto$alumacc.cc:474:replace_alu$7361.C[8]
.sym 118671 $auto$alumacc.cc:474:replace_alu$7361.C[10]
.sym 118672 $false
.sym 118673 $false
.sym 118674 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[9]
.sym 118675 $auto$alumacc.cc:474:replace_alu$7361.C[9]
.sym 118677 $auto$alumacc.cc:474:replace_alu$7361.C[11]
.sym 118678 $false
.sym 118679 $false
.sym 118680 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[10]
.sym 118681 $auto$alumacc.cc:474:replace_alu$7361.C[10]
.sym 118683 $auto$alumacc.cc:474:replace_alu$7361.C[12]
.sym 118684 $false
.sym 118685 $false
.sym 118686 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[11]
.sym 118687 $auto$alumacc.cc:474:replace_alu$7361.C[11]
.sym 118689 $auto$alumacc.cc:474:replace_alu$7361.C[13]
.sym 118690 $false
.sym 118691 $false
.sym 118692 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[12]
.sym 118693 $auto$alumacc.cc:474:replace_alu$7361.C[12]
.sym 118695 $auto$alumacc.cc:474:replace_alu$7361.C[14]
.sym 118696 $false
.sym 118697 $false
.sym 118698 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[13]
.sym 118699 $auto$alumacc.cc:474:replace_alu$7361.C[13]
.sym 118701 $auto$alumacc.cc:474:replace_alu$7361.C[15]
.sym 118702 $false
.sym 118703 $false
.sym 118704 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[14]
.sym 118705 $auto$alumacc.cc:474:replace_alu$7361.C[14]
.sym 118707 $auto$alumacc.cc:474:replace_alu$7361.C[16]
.sym 118708 $false
.sym 118709 $false
.sym 118710 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[15]
.sym 118711 $auto$alumacc.cc:474:replace_alu$7361.C[15]
.sym 118715 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[22]
.sym 118716 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[6]_new_inv_
.sym 118717 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[22]_new_inv_
.sym 118718 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[9]
.sym 118719 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[16]
.sym 118720 soc.cpu.pcpi_div.quotient[15]
.sym 118722 soc.cpu.pcpi_div.quotient[1]
.sym 118751 $auto$alumacc.cc:474:replace_alu$7361.C[16]
.sym 118788 $auto$alumacc.cc:474:replace_alu$7361.C[17]
.sym 118789 $false
.sym 118790 $false
.sym 118791 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[16]
.sym 118792 $auto$alumacc.cc:474:replace_alu$7361.C[16]
.sym 118794 $auto$alumacc.cc:474:replace_alu$7361.C[18]
.sym 118795 $false
.sym 118796 $false
.sym 118797 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[17]
.sym 118798 $auto$alumacc.cc:474:replace_alu$7361.C[17]
.sym 118800 $auto$alumacc.cc:474:replace_alu$7361.C[19]
.sym 118801 $false
.sym 118802 $false
.sym 118803 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[18]
.sym 118804 $auto$alumacc.cc:474:replace_alu$7361.C[18]
.sym 118806 $auto$alumacc.cc:474:replace_alu$7361.C[20]
.sym 118807 $false
.sym 118808 $false
.sym 118809 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[19]
.sym 118810 $auto$alumacc.cc:474:replace_alu$7361.C[19]
.sym 118812 $auto$alumacc.cc:474:replace_alu$7361.C[21]
.sym 118813 $false
.sym 118814 $false
.sym 118815 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[20]
.sym 118816 $auto$alumacc.cc:474:replace_alu$7361.C[20]
.sym 118818 $auto$alumacc.cc:474:replace_alu$7361.C[22]
.sym 118819 $false
.sym 118820 $false
.sym 118821 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[21]
.sym 118822 $auto$alumacc.cc:474:replace_alu$7361.C[21]
.sym 118824 $auto$alumacc.cc:474:replace_alu$7361.C[23]
.sym 118825 $false
.sym 118826 $false
.sym 118827 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[22]
.sym 118828 $auto$alumacc.cc:474:replace_alu$7361.C[22]
.sym 118830 $auto$alumacc.cc:474:replace_alu$7361.C[24]
.sym 118831 $false
.sym 118832 $false
.sym 118833 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[23]
.sym 118834 $auto$alumacc.cc:474:replace_alu$7361.C[23]
.sym 118838 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[26]_new_inv_
.sym 118841 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[26]
.sym 118842 soc.cpu.pcpi_div.quotient[10]
.sym 118843 soc.cpu.pcpi_div.quotient[26]
.sym 118844 soc.cpu.pcpi_div.quotient[22]
.sym 118845 soc.cpu.pcpi_div.quotient[17]
.sym 118874 $auto$alumacc.cc:474:replace_alu$7361.C[24]
.sym 118911 $auto$alumacc.cc:474:replace_alu$7361.C[25]
.sym 118912 $false
.sym 118913 $false
.sym 118914 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[24]
.sym 118915 $auto$alumacc.cc:474:replace_alu$7361.C[24]
.sym 118917 $auto$alumacc.cc:474:replace_alu$7361.C[26]
.sym 118918 $false
.sym 118919 $false
.sym 118920 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[25]
.sym 118921 $auto$alumacc.cc:474:replace_alu$7361.C[25]
.sym 118923 $auto$alumacc.cc:474:replace_alu$7361.C[27]
.sym 118924 $false
.sym 118925 $false
.sym 118926 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[26]
.sym 118927 $auto$alumacc.cc:474:replace_alu$7361.C[26]
.sym 118929 $auto$alumacc.cc:474:replace_alu$7361.C[28]
.sym 118930 $false
.sym 118931 $false
.sym 118932 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[27]
.sym 118933 $auto$alumacc.cc:474:replace_alu$7361.C[27]
.sym 118935 $auto$alumacc.cc:474:replace_alu$7361.C[29]
.sym 118936 $false
.sym 118937 $false
.sym 118938 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[28]
.sym 118939 $auto$alumacc.cc:474:replace_alu$7361.C[28]
.sym 118941 $auto$alumacc.cc:474:replace_alu$7361.C[30]
.sym 118942 $false
.sym 118943 $false
.sym 118944 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[29]
.sym 118945 $auto$alumacc.cc:474:replace_alu$7361.C[29]
.sym 118947 $auto$alumacc.cc:474:replace_alu$7361.C[31]
.sym 118948 $false
.sym 118949 $false
.sym 118950 $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[30]
.sym 118951 $auto$alumacc.cc:474:replace_alu$7361.C[30]
.sym 118954 soc.cpu.pcpi_div.outsign
.sym 118955 soc.cpu.pcpi_div.quotient[31]
.sym 118956 $false
.sym 118957 $auto$alumacc.cc:474:replace_alu$7361.C[31]
.sym 118961 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5538_Y
.sym 118966 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460
.sym 118968 soc.cpu.pcpi_div.divisor[34]
.sym 119035 $false
.sym 119036 soc.cpu.pcpi_div.outsign
.sym 119037 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[21]
.sym 119038 soc.cpu.pcpi_div.quotient[21]
.sym 119041 $false
.sym 119042 soc.cpu.pcpi_div.outsign
.sym 119043 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[30]
.sym 119044 soc.cpu.pcpi_div.quotient[30]
.sym 119047 $false
.sym 119048 $false
.sym 119049 $false
.sym 119050 soc.cpu.pcpi_div.quotient[18]
.sym 119053 $false
.sym 119054 $false
.sym 119055 $false
.sym 119056 soc.cpu.pcpi_div.quotient[27]
.sym 119059 $false
.sym 119060 soc.cpu.pcpi_div.outsign
.sym 119061 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[18]
.sym 119062 soc.cpu.pcpi_div.quotient[18]
.sym 119065 $false
.sym 119066 $false
.sym 119067 $false
.sym 119068 soc.cpu.pcpi_div.quotient[30]
.sym 119071 $false
.sym 119072 $false
.sym 119073 $false
.sym 119074 soc.cpu.pcpi_div.quotient[21]
.sym 119077 $false
.sym 119078 soc.cpu.pcpi_div.outsign
.sym 119079 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[27]
.sym 119080 soc.cpu.pcpi_div.quotient[27]
.sym 119084 $abc$64360$new_n5496_
.sym 119085 $abc$64360$new_n5485_
.sym 119086 $abc$64360$new_n5495_
.sym 119087 $abc$64360$new_n5494_
.sym 119088 soc.cpu.pcpi_div.quotient[24]
.sym 119089 soc.cpu.pcpi_div.quotient[31]
.sym 119090 soc.cpu.pcpi_div.quotient[23]
.sym 119091 soc.cpu.pcpi_div.quotient[29]
.sym 119158 $false
.sym 119159 soc.cpu.pcpi_div.outsign
.sym 119160 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[24]
.sym 119161 soc.cpu.pcpi_div.quotient[24]
.sym 119164 $false
.sym 119165 soc.cpu.pcpi_div.outsign
.sym 119166 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[23]
.sym 119167 soc.cpu.pcpi_div.quotient[23]
.sym 119170 $false
.sym 119171 $false
.sym 119172 $false
.sym 119173 soc.cpu.pcpi_div.quotient[23]
.sym 119176 $false
.sym 119177 $false
.sym 119178 $false
.sym 119179 soc.cpu.pcpi_div.quotient[29]
.sym 119182 $false
.sym 119183 $false
.sym 119184 $false
.sym 119185 soc.cpu.pcpi_div.quotient[24]
.sym 119188 $false
.sym 119189 soc.cpu.pcpi_div.outsign
.sym 119190 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[29]
.sym 119191 soc.cpu.pcpi_div.quotient[29]
.sym 119194 $false
.sym 119195 $false
.sym 119196 soc.cpu.pcpi_div.quotient[27]
.sym 119197 soc.cpu.pcpi_div.quotient_msk[27]
.sym 119200 $false
.sym 119201 $false
.sym 119202 soc.cpu.pcpi_div.quotient[30]
.sym 119203 soc.cpu.pcpi_div.quotient_msk[30]
.sym 119204 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 119205 clk_16mhz$2$2
.sym 119206 soc.cpu.pcpi_div.start$2
.sym 119210 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$48430
.sym 119211 soc.cpu.pcpi_div.running
.sym 119287 $false
.sym 119288 soc.cpu.pcpi_div.outsign
.sym 119289 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[28]
.sym 119290 soc.cpu.pcpi_div.quotient[28]
.sym 119293 $false
.sym 119294 soc.cpu.pcpi_div.outsign
.sym 119295 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[25]
.sym 119296 soc.cpu.pcpi_div.quotient[25]
.sym 119299 $false
.sym 119300 $false
.sym 119301 $false
.sym 119302 soc.cpu.pcpi_div.quotient[28]
.sym 119305 $false
.sym 119306 $false
.sym 119307 $false
.sym 119308 soc.cpu.pcpi_div.quotient[25]
.sym 119311 $false
.sym 119312 $false
.sym 119313 soc.cpu.pcpi_div.quotient[25]
.sym 119314 soc.cpu.pcpi_div.quotient_msk[25]
.sym 119323 $false
.sym 119324 $false
.sym 119325 soc.cpu.pcpi_div.quotient[28]
.sym 119326 soc.cpu.pcpi_div.quotient_msk[28]
.sym 119327 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 119328 clk_16mhz$2$2
.sym 119329 soc.cpu.pcpi_div.start$2
.sym 119332 soc.cpu.pcpi_div.divisor[31]
.sym 119422 $false
.sym 119423 $false
.sym 119424 $false
.sym 119425 soc.cpu.reg_op1[2]
.sym 119428 $false
.sym 119429 $false
.sym 119430 $false
.sym 119431 soc.cpu.reg_op1[3]
.sym 119434 $false
.sym 119435 $false
.sym 119436 $false
.sym 119437 soc.cpu.reg_op1[7]
.sym 119453 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[6]_new_inv_
.sym 119454 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0]
.sym 119455 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[4]_new_inv_
.sym 119456 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[1]
.sym 119457 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[3]_new_inv_
.sym 119458 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[2]_new_inv_
.sym 119459 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[1]
.sym 119460 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[1]_new_inv_
.sym 119489 $true
.sym 119526 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0]$2
.sym 119527 $false
.sym 119528 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0]
.sym 119529 $false
.sym 119530 $false
.sym 119532 $auto$alumacc.cc:474:replace_alu$7355.C[2]
.sym 119534 $false
.sym 119535 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[1]
.sym 119538 $auto$alumacc.cc:474:replace_alu$7355.C[3]
.sym 119539 $false
.sym 119540 $false
.sym 119541 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[2]
.sym 119542 $auto$alumacc.cc:474:replace_alu$7355.C[2]
.sym 119544 $auto$alumacc.cc:474:replace_alu$7355.C[4]
.sym 119545 $false
.sym 119546 $false
.sym 119547 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[3]
.sym 119548 $auto$alumacc.cc:474:replace_alu$7355.C[3]
.sym 119550 $auto$alumacc.cc:474:replace_alu$7355.C[5]
.sym 119551 $false
.sym 119552 $false
.sym 119553 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[4]
.sym 119554 $auto$alumacc.cc:474:replace_alu$7355.C[4]
.sym 119556 $auto$alumacc.cc:474:replace_alu$7355.C[6]
.sym 119557 $false
.sym 119558 $false
.sym 119559 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[5]
.sym 119560 $auto$alumacc.cc:474:replace_alu$7355.C[5]
.sym 119562 $auto$alumacc.cc:474:replace_alu$7355.C[7]
.sym 119563 $false
.sym 119564 $false
.sym 119565 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[6]
.sym 119566 $auto$alumacc.cc:474:replace_alu$7355.C[6]
.sym 119568 $auto$alumacc.cc:474:replace_alu$7355.C[8]
.sym 119569 $false
.sym 119570 $false
.sym 119571 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[7]
.sym 119572 $auto$alumacc.cc:474:replace_alu$7355.C[7]
.sym 119576 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[15]
.sym 119577 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[8]_new_inv_
.sym 119578 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[13]_new_inv_
.sym 119579 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[5]_new_inv_
.sym 119580 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[14]
.sym 119581 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[14]_new_inv_
.sym 119582 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[8]
.sym 119583 soc.cpu.pcpi_div.dividend[14]
.sym 119612 $auto$alumacc.cc:474:replace_alu$7355.C[8]
.sym 119649 $auto$alumacc.cc:474:replace_alu$7355.C[9]
.sym 119650 $false
.sym 119651 $false
.sym 119652 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[8]
.sym 119653 $auto$alumacc.cc:474:replace_alu$7355.C[8]
.sym 119655 $auto$alumacc.cc:474:replace_alu$7355.C[10]
.sym 119656 $false
.sym 119657 $false
.sym 119658 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[9]
.sym 119659 $auto$alumacc.cc:474:replace_alu$7355.C[9]
.sym 119661 $auto$alumacc.cc:474:replace_alu$7355.C[11]
.sym 119662 $false
.sym 119663 $false
.sym 119664 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[10]
.sym 119665 $auto$alumacc.cc:474:replace_alu$7355.C[10]
.sym 119667 $auto$alumacc.cc:474:replace_alu$7355.C[12]
.sym 119668 $false
.sym 119669 $false
.sym 119670 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[11]
.sym 119671 $auto$alumacc.cc:474:replace_alu$7355.C[11]
.sym 119673 $auto$alumacc.cc:474:replace_alu$7355.C[13]
.sym 119674 $false
.sym 119675 $false
.sym 119676 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[12]
.sym 119677 $auto$alumacc.cc:474:replace_alu$7355.C[12]
.sym 119679 $auto$alumacc.cc:474:replace_alu$7355.C[14]
.sym 119680 $false
.sym 119681 $false
.sym 119682 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[13]
.sym 119683 $auto$alumacc.cc:474:replace_alu$7355.C[13]
.sym 119685 $auto$alumacc.cc:474:replace_alu$7355.C[15]
.sym 119686 $false
.sym 119687 $false
.sym 119688 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[14]
.sym 119689 $auto$alumacc.cc:474:replace_alu$7355.C[14]
.sym 119691 $auto$alumacc.cc:474:replace_alu$7355.C[16]
.sym 119692 $false
.sym 119693 $false
.sym 119694 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[15]
.sym 119695 $auto$alumacc.cc:474:replace_alu$7355.C[15]
.sym 119699 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[22]_new_inv_
.sym 119700 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[23]
.sym 119701 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[16]_new_inv_
.sym 119702 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[23]_new_inv_
.sym 119703 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[17]_new_inv_
.sym 119704 soc.cpu.pcpi_div.divisor[8]
.sym 119705 soc.cpu.pcpi_div.divisor[7]
.sym 119706 soc.cpu.pcpi_div.divisor[9]
.sym 119735 $auto$alumacc.cc:474:replace_alu$7355.C[16]
.sym 119772 $auto$alumacc.cc:474:replace_alu$7355.C[17]
.sym 119773 $false
.sym 119774 $false
.sym 119775 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[16]
.sym 119776 $auto$alumacc.cc:474:replace_alu$7355.C[16]
.sym 119778 $auto$alumacc.cc:474:replace_alu$7355.C[18]
.sym 119779 $false
.sym 119780 $false
.sym 119781 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[17]
.sym 119782 $auto$alumacc.cc:474:replace_alu$7355.C[17]
.sym 119784 $auto$alumacc.cc:474:replace_alu$7355.C[19]
.sym 119785 $false
.sym 119786 $false
.sym 119787 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[18]
.sym 119788 $auto$alumacc.cc:474:replace_alu$7355.C[18]
.sym 119790 $auto$alumacc.cc:474:replace_alu$7355.C[20]
.sym 119791 $false
.sym 119792 $false
.sym 119793 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[19]
.sym 119794 $auto$alumacc.cc:474:replace_alu$7355.C[19]
.sym 119796 $auto$alumacc.cc:474:replace_alu$7355.C[21]
.sym 119797 $false
.sym 119798 $false
.sym 119799 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[20]
.sym 119800 $auto$alumacc.cc:474:replace_alu$7355.C[20]
.sym 119802 $auto$alumacc.cc:474:replace_alu$7355.C[22]
.sym 119803 $false
.sym 119804 $false
.sym 119805 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[21]
.sym 119806 $auto$alumacc.cc:474:replace_alu$7355.C[21]
.sym 119808 $auto$alumacc.cc:474:replace_alu$7355.C[23]
.sym 119809 $false
.sym 119810 $false
.sym 119811 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[22]
.sym 119812 $auto$alumacc.cc:474:replace_alu$7355.C[22]
.sym 119814 $auto$alumacc.cc:474:replace_alu$7355.C[24]
.sym 119815 $false
.sym 119816 $false
.sym 119817 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[23]
.sym 119818 $auto$alumacc.cc:474:replace_alu$7355.C[23]
.sym 119822 $abc$64360$new_n5517_
.sym 119823 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[19]_new_inv_
.sym 119824 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[8]
.sym 119825 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[21]_new_inv_
.sym 119826 soc.cpu.pcpi_div.dividend[11]
.sym 119827 soc.cpu.pcpi_div.dividend[5]
.sym 119828 soc.cpu.pcpi_div.dividend[22]
.sym 119829 soc.cpu.pcpi_div.dividend[6]
.sym 119858 $auto$alumacc.cc:474:replace_alu$7355.C[24]
.sym 119895 $auto$alumacc.cc:474:replace_alu$7355.C[25]
.sym 119896 $false
.sym 119897 $false
.sym 119898 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[24]
.sym 119899 $auto$alumacc.cc:474:replace_alu$7355.C[24]
.sym 119901 $auto$alumacc.cc:474:replace_alu$7355.C[26]
.sym 119902 $false
.sym 119903 $false
.sym 119904 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[25]
.sym 119905 $auto$alumacc.cc:474:replace_alu$7355.C[25]
.sym 119907 $auto$alumacc.cc:474:replace_alu$7355.C[27]
.sym 119908 $false
.sym 119909 $false
.sym 119910 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[26]
.sym 119911 $auto$alumacc.cc:474:replace_alu$7355.C[26]
.sym 119913 $auto$alumacc.cc:474:replace_alu$7355.C[28]
.sym 119914 $false
.sym 119915 $false
.sym 119916 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[27]
.sym 119917 $auto$alumacc.cc:474:replace_alu$7355.C[27]
.sym 119919 $auto$alumacc.cc:474:replace_alu$7355.C[29]
.sym 119920 $false
.sym 119921 $false
.sym 119922 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[28]
.sym 119923 $auto$alumacc.cc:474:replace_alu$7355.C[28]
.sym 119925 $auto$alumacc.cc:474:replace_alu$7355.C[30]
.sym 119926 $false
.sym 119927 $false
.sym 119928 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[29]
.sym 119929 $auto$alumacc.cc:474:replace_alu$7355.C[29]
.sym 119931 $auto$alumacc.cc:474:replace_alu$7355.C[31]
.sym 119932 $false
.sym 119933 $false
.sym 119934 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[30]
.sym 119935 $auto$alumacc.cc:474:replace_alu$7355.C[30]
.sym 119938 soc.cpu.pcpi_div.instr_div
.sym 119939 soc.cpu.pcpi_div.instr_rem
.sym 119940 soc.cpu.reg_op1[31]
.sym 119941 $auto$alumacc.cc:474:replace_alu$7355.C[31]
.sym 119945 soc.cpu.pcpi_div.divisor[17]
.sym 119946 soc.cpu.pcpi_div.divisor[21]
.sym 119947 soc.cpu.pcpi_div.divisor[24]
.sym 119948 soc.cpu.pcpi_div.divisor[25]
.sym 119949 soc.cpu.pcpi_div.divisor[22]
.sym 119950 soc.cpu.pcpi_div.divisor[28]
.sym 119951 soc.cpu.pcpi_div.divisor[26]
.sym 119952 soc.cpu.pcpi_div.divisor[27]
.sym 120019 $false
.sym 120020 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120021 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[28]
.sym 120022 soc.cpu.reg_op1[28]
.sym 120025 $false
.sym 120026 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120027 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[29]
.sym 120028 soc.cpu.reg_op1[29]
.sym 120031 $false
.sym 120032 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120033 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[20]
.sym 120034 soc.cpu.reg_op1[20]
.sym 120037 $false
.sym 120038 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120039 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[24]
.sym 120040 soc.cpu.reg_op1[24]
.sym 120043 $false
.sym 120044 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120045 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[25]
.sym 120046 soc.cpu.reg_op1[25]
.sym 120049 $false
.sym 120050 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120051 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[18]
.sym 120052 soc.cpu.reg_op1[18]
.sym 120055 $false
.sym 120056 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120057 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[9]
.sym 120058 soc.cpu.reg_op1[9]
.sym 120061 soc.cpu.pcpi_div.divisor[17]
.sym 120062 $false
.sym 120063 $false
.sym 120064 $false
.sym 120065 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 120066 clk_16mhz$2$2
.sym 120067 soc.cpu.pcpi_div.start$2
.sym 120068 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[28]
.sym 120069 $abc$64360$new_n5512_
.sym 120070 soc.cpu.pcpi_div.dividend[13]
.sym 120071 soc.cpu.pcpi_div.dividend[23]
.sym 120072 soc.cpu.pcpi_div.dividend[21]
.sym 120073 soc.cpu.pcpi_div.dividend[19]
.sym 120074 soc.cpu.pcpi_div.dividend[8]
.sym 120075 soc.cpu.pcpi_div.dividend[17]
.sym 120142 $false
.sym 120143 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120144 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[26]
.sym 120145 soc.cpu.reg_op1[26]
.sym 120148 $false
.sym 120149 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120150 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[27]
.sym 120151 soc.cpu.reg_op1[27]
.sym 120154 $false
.sym 120155 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 120156 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[30]
.sym 120157 soc.cpu.reg_op1[30]
.sym 120160 $false
.sym 120161 $false
.sym 120162 $false
.sym 120163 soc.cpu.pcpi_div.dividend[11]
.sym 120166 $false
.sym 120167 soc.cpu.pcpi_div.start$2
.sym 120168 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[12]_new_inv_
.sym 120169 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[12]
.sym 120172 $false
.sym 120173 soc.cpu.pcpi_div.start$2
.sym 120174 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[9]_new_inv_
.sym 120175 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[9]
.sym 120178 $false
.sym 120179 soc.cpu.pcpi_div.start$2
.sym 120180 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[25]_new_inv_
.sym 120181 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[25]
.sym 120184 $false
.sym 120185 soc.cpu.pcpi_div.start$2
.sym 120186 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[28]_new_inv_
.sym 120187 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[28]
.sym 120188 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 120189 clk_16mhz$2$2
.sym 120190 $false
.sym 120191 $abc$64360$new_n5521_
.sym 120192 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[19]
.sym 120193 $abc$64360$auto$rtlil.cc:1847:ReduceAnd$7220_new_
.sym 120194 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[22]
.sym 120195 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[16]
.sym 120196 $abc$64360$new_n8610_
.sym 120197 $abc$64360$new_n8609_
.sym 120198 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[17]
.sym 120265 $abc$64360$new_n5542_
.sym 120266 $abc$64360$new_n5518_
.sym 120267 soc.cpu.pcpi_div.dividend[16]
.sym 120268 soc.cpu.pcpi_div.divisor[16]
.sym 120271 soc.cpu.pcpi_div.divisor[30]
.sym 120272 soc.cpu.pcpi_div.dividend[30]
.sym 120273 soc.cpu.pcpi_div.divisor[17]
.sym 120274 soc.cpu.pcpi_div.dividend[17]
.sym 120277 $false
.sym 120278 $false
.sym 120279 soc.cpu.pcpi_div.divisor[31]
.sym 120280 soc.cpu.pcpi_div.dividend[31]
.sym 120283 $abc$64360$new_n5520_
.sym 120284 $abc$64360$auto$alumacc.cc:490:replace_alu$7213[31]_new_
.sym 120285 soc.cpu.pcpi_div.dividend[29]
.sym 120286 soc.cpu.pcpi_div.divisor[29]
.sym 120289 $false
.sym 120290 $false
.sym 120291 $false
.sym 120292 soc.cpu.pcpi_div.dividend[18]
.sym 120295 $false
.sym 120296 soc.cpu.pcpi_div.start$2
.sym 120297 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[20]_new_inv_
.sym 120298 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[20]
.sym 120301 $false
.sym 120302 soc.cpu.pcpi_div.start$2
.sym 120303 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[18]_new_inv_
.sym 120304 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[18]
.sym 120311 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 120312 clk_16mhz$2$2
.sym 120313 $false
.sym 120314 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[26]
.sym 120315 $abc$64360$new_n5522_
.sym 120316 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[25]
.sym 120317 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[18]
.sym 120318 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[20]
.sym 120319 $abc$64360$new_n5544_
.sym 120320 $abc$64360$new_n5542_
.sym 120321 $abc$64360$auto$alumacc.cc:490:replace_alu$7213[26]_new_
.sym 120388 $false
.sym 120389 $false
.sym 120390 $false
.sym 120391 soc.cpu.pcpi_div.dividend[30]
.sym 120394 $false
.sym 120395 soc.cpu.pcpi_div.outsign
.sym 120396 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[30]
.sym 120397 soc.cpu.pcpi_div.dividend[30]
.sym 120400 $false
.sym 120401 soc.cpu.pcpi_div.start$2
.sym 120402 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[29]_new_inv_
.sym 120403 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[29]
.sym 120406 $false
.sym 120407 soc.cpu.pcpi_div.start$2
.sym 120408 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[31]_new_
.sym 120409 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[31]
.sym 120412 $false
.sym 120413 soc.cpu.pcpi_div.start$2
.sym 120414 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[24]_new_inv_
.sym 120415 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[24]
.sym 120418 $false
.sym 120419 soc.cpu.pcpi_div.start$2
.sym 120420 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[30]_new_inv_
.sym 120421 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[30]
.sym 120424 $false
.sym 120425 soc.cpu.pcpi_div.start$2
.sym 120426 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[26]_new_inv_
.sym 120427 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[26]
.sym 120430 $false
.sym 120431 soc.cpu.pcpi_div.start$2
.sym 120432 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[27]_new_inv_
.sym 120433 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[27]
.sym 120434 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 120435 clk_16mhz$2$2
.sym 120436 $false
.sym 120437 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[29]
.sym 120438 soc.cpu.pcpi_div.divisor[20]
.sym 120441 soc.cpu.pcpi_div.divisor[23]
.sym 120442 soc.cpu.pcpi_div.divisor[18]
.sym 120444 soc.cpu.pcpi_div.divisor[19]
.sym 120529 $false
.sym 120530 $false
.sym 120531 $false
.sym 120532 soc.cpu.pcpi_div.divisor[30]
.sym 120547 soc.cpu.pcpi_div.divisor[30]
.sym 120548 $false
.sym 120549 $false
.sym 120550 $false
.sym 120553 soc.cpu.pcpi_div.divisor[31]
.sym 120554 $false
.sym 120555 $false
.sym 120556 $false
.sym 120557 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 120558 clk_16mhz$2$2
.sym 120559 soc.cpu.pcpi_div.start$2
.sym 121004 flash_io0_do
.sym 121006 flash_io0_oe
.sym 121007 flash_io1_do
.sym 121009 flash_io1_oe
.sym 121229 $true
.sym 121266 $auto$alumacc.cc:474:replace_alu$7326.C[1]
.sym 121268 soc.cpu.reg_op1[0]
.sym 121269 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.sym 121272 $auto$alumacc.cc:474:replace_alu$7326.C[2]
.sym 121274 soc.cpu.reg_op1[1]
.sym 121275 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.sym 121278 $auto$alumacc.cc:474:replace_alu$7326.C[3]
.sym 121280 soc.cpu.reg_op1[2]
.sym 121281 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.sym 121284 $auto$alumacc.cc:474:replace_alu$7326.C[4]
.sym 121286 soc.cpu.reg_op1[3]
.sym 121287 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.sym 121290 $auto$alumacc.cc:474:replace_alu$7326.C[5]
.sym 121292 soc.cpu.reg_op1[4]
.sym 121293 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.sym 121296 $auto$alumacc.cc:474:replace_alu$7326.C[6]
.sym 121298 soc.cpu.reg_op1[5]
.sym 121299 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.sym 121302 $auto$alumacc.cc:474:replace_alu$7326.C[7]
.sym 121304 soc.cpu.reg_op1[6]
.sym 121305 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.sym 121308 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 121310 soc.cpu.reg_op1[7]
.sym 121311 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.sym 121316 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.sym 121317 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.sym 121321 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.sym 121322 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[35]_new_inv_
.sym 121352 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 121389 $auto$alumacc.cc:474:replace_alu$7326.C[9]
.sym 121391 soc.cpu.reg_op1[8]
.sym 121392 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.sym 121395 $auto$alumacc.cc:474:replace_alu$7326.C[10]
.sym 121397 soc.cpu.reg_op1[9]
.sym 121398 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.sym 121401 $auto$alumacc.cc:474:replace_alu$7326.C[11]
.sym 121403 soc.cpu.reg_op1[10]
.sym 121404 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.sym 121407 $auto$alumacc.cc:474:replace_alu$7326.C[12]
.sym 121409 soc.cpu.reg_op1[11]
.sym 121410 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.sym 121413 $auto$alumacc.cc:474:replace_alu$7326.C[13]
.sym 121415 soc.cpu.reg_op1[12]
.sym 121416 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.sym 121419 $auto$alumacc.cc:474:replace_alu$7326.C[14]
.sym 121421 soc.cpu.reg_op1[13]
.sym 121422 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.sym 121425 $auto$alumacc.cc:474:replace_alu$7326.C[15]
.sym 121427 soc.cpu.reg_op1[14]
.sym 121428 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.sym 121431 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 121433 soc.cpu.reg_op1[15]
.sym 121434 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.sym 121439 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[61]_new_inv_
.sym 121440 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.sym 121441 $abc$64360$new_n6975_
.sym 121442 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.sym 121443 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.sym 121444 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[54]_new_inv_
.sym 121445 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[45]_new_inv_
.sym 121446 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.sym 121475 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 121512 $auto$alumacc.cc:474:replace_alu$7326.C[17]
.sym 121514 soc.cpu.reg_op1[16]
.sym 121515 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.sym 121518 $auto$alumacc.cc:474:replace_alu$7326.C[18]
.sym 121520 soc.cpu.reg_op1[17]
.sym 121521 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.sym 121524 $auto$alumacc.cc:474:replace_alu$7326.C[19]
.sym 121526 soc.cpu.reg_op1[18]
.sym 121527 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.sym 121530 $auto$alumacc.cc:474:replace_alu$7326.C[20]
.sym 121532 soc.cpu.reg_op1[19]
.sym 121533 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.sym 121536 $auto$alumacc.cc:474:replace_alu$7326.C[21]
.sym 121538 soc.cpu.reg_op1[20]
.sym 121539 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.sym 121542 $auto$alumacc.cc:474:replace_alu$7326.C[22]
.sym 121544 soc.cpu.reg_op1[21]
.sym 121545 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.sym 121548 $auto$alumacc.cc:474:replace_alu$7326.C[23]
.sym 121550 soc.cpu.reg_op1[22]
.sym 121551 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.sym 121554 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 121556 soc.cpu.reg_op1[23]
.sym 121557 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.sym 121563 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[1]
.sym 121564 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[2]
.sym 121565 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[3]
.sym 121566 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[4]
.sym 121567 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[5]
.sym 121568 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[6]
.sym 121569 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[7]
.sym 121598 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 121635 $auto$alumacc.cc:474:replace_alu$7326.C[25]
.sym 121637 soc.cpu.reg_op1[24]
.sym 121638 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.sym 121641 $auto$alumacc.cc:474:replace_alu$7326.C[26]
.sym 121643 soc.cpu.reg_op1[25]
.sym 121644 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.sym 121647 $auto$alumacc.cc:474:replace_alu$7326.C[27]
.sym 121649 soc.cpu.reg_op1[26]
.sym 121650 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.sym 121653 $auto$alumacc.cc:474:replace_alu$7326.C[28]
.sym 121655 soc.cpu.reg_op1[27]
.sym 121656 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.sym 121659 $auto$alumacc.cc:474:replace_alu$7326.C[29]
.sym 121661 soc.cpu.reg_op1[28]
.sym 121662 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.sym 121665 $auto$alumacc.cc:474:replace_alu$7326.C[30]
.sym 121667 soc.cpu.reg_op1[29]
.sym 121668 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.sym 121671 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.C[31]
.sym 121673 soc.cpu.reg_op1[30]
.sym 121674 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.sym 121677 $abc$64360$auto$alumacc.cc:491:replace_alu$7328[31]$2
.sym 121678 $abc$64360$auto$alumacc.cc:491:replace_alu$7328[31]
.sym 121679 soc.cpu.reg_op1[31]
.sym 121680 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31]
.sym 121681 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.C[31]
.sym 121685 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[8]
.sym 121686 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[9]
.sym 121687 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[10]
.sym 121688 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[11]
.sym 121689 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[12]
.sym 121690 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[13]
.sym 121691 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[14]
.sym 121692 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[15]
.sym 121762 $abc$64360$auto$alumacc.cc:491:replace_alu$7328[31]$2
.sym 121765 $false
.sym 121766 $false
.sym 121767 $false
.sym 121768 soc.cpu.reg_op2[4]
.sym 121771 $false
.sym 121772 $false
.sym 121773 $false
.sym 121774 soc.cpu.reg_op2[13]
.sym 121777 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 121778 soc.cpu.instr_sub
.sym 121779 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[8]
.sym 121780 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[8]
.sym 121783 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 121784 soc.cpu.instr_sub
.sym 121785 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[14]
.sym 121786 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[14]
.sym 121789 $false
.sym 121790 $false
.sym 121791 $false
.sym 121792 soc.cpu.reg_op2[3]
.sym 121795 $false
.sym 121796 $false
.sym 121797 $false
.sym 121798 soc.cpu.reg_op2[9]
.sym 121801 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 121802 soc.cpu.instr_sub
.sym 121803 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[11]
.sym 121804 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[11]
.sym 121808 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[16]
.sym 121809 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[17]
.sym 121810 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[18]
.sym 121811 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[19]
.sym 121812 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[20]
.sym 121813 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[21]
.sym 121814 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[22]
.sym 121815 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[23]
.sym 121882 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 121883 soc.cpu.instr_sub
.sym 121884 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[19]
.sym 121885 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[19]
.sym 121888 $false
.sym 121889 $false
.sym 121890 $false
.sym 121891 soc.cpu.reg_op2[22]
.sym 121894 $false
.sym 121895 $false
.sym 121896 $false
.sym 121897 soc.cpu.reg_op2[20]
.sym 121900 $false
.sym 121901 $false
.sym 121902 $false
.sym 121903 soc.cpu.reg_op2[18]
.sym 121906 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 121907 soc.cpu.instr_sub
.sym 121908 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[22]
.sym 121909 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[22]
.sym 121912 $false
.sym 121913 $false
.sym 121914 $false
.sym 121915 soc.cpu.reg_op2[1]
.sym 121918 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 121919 soc.cpu.instr_sub
.sym 121920 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[17]
.sym 121921 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[17]
.sym 121924 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 121925 soc.cpu.instr_sub
.sym 121926 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[21]
.sym 121927 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[21]
.sym 121931 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[24]
.sym 121932 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[25]
.sym 121933 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[26]
.sym 121934 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[27]
.sym 121935 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[28]
.sym 121936 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[29]
.sym 121937 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[30]
.sym 121938 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[31]
.sym 122005 $false
.sym 122006 $false
.sym 122007 $false
.sym 122008 soc.cpu.reg_op2[30]
.sym 122011 $false
.sym 122012 $false
.sym 122013 $false
.sym 122014 soc.cpu.reg_op2[24]
.sym 122017 $false
.sym 122018 $false
.sym 122019 $false
.sym 122020 soc.cpu.reg_op2[25]
.sym 122023 $false
.sym 122024 $false
.sym 122025 $false
.sym 122026 soc.cpu.reg_op2[29]
.sym 122029 $false
.sym 122030 $false
.sym 122031 $false
.sym 122032 soc.cpu.reg_op2[28]
.sym 122041 $false
.sym 122042 $false
.sym 122043 $false
.sym 122044 soc.cpu.reg_op2[31]
.sym 122047 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 122048 soc.cpu.instr_sub
.sym 122049 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[27]
.sym 122050 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[27]
.sym 122054 $abc$64360$auto$alumacc.cc:491:replace_alu$7338[31]
.sym 122055 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[41]_new_inv_
.sym 122057 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[55]_new_inv_
.sym 122059 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[33]_new_inv_
.sym 122128 $false
.sym 122129 $false
.sym 122130 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.sym 122131 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.sym 122179 soc.spimemio.xfer_io3_90
.sym 122181 soc.spimemio.xfer_io2_90
.sym 122182 soc.spimemio.xfer_io1_90
.sym 122183 soc.spimemio.xfer_io0_90
.sym 122251 soc.spimemio.config_ddr
.sym 122252 soc.spimemio.xfer_io3_90
.sym 122253 $abc$64360$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 122254 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 122257 $false
.sym 122258 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 122259 $abc$64360$auto$wreduce.cc:454:run$7037[1]
.sym 122260 soc.cpu.reg_op2[1]
.sym 122263 $false
.sym 122264 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 122265 $abc$64360$auto$wreduce.cc:454:run$7037[3]
.sym 122266 soc.cpu.reg_op2[3]
.sym 122269 soc.spimemio.config_ddr
.sym 122270 soc.spimemio.xfer_io0_90
.sym 122271 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6071.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.sym 122272 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 122275 soc.spimemio.config_ddr
.sym 122276 soc.spimemio.xfer_io1_90
.sym 122277 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6123.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.sym 122278 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 122281 $false
.sym 122282 soc.spimemio.config_en
.sym 122283 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:169$57_Y_new_inv_
.sym 122284 soc.spimemio.config_do[3]
.sym 122287 $false
.sym 122288 soc.spimemio.config_en
.sym 122289 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:166$51_Y_new_inv_
.sym 122290 soc.spimemio.config_do[0]
.sym 122293 $false
.sym 122294 soc.spimemio.config_en
.sym 122295 $abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:167$53_Y_new_inv_
.sym 122296 soc.spimemio.config_do[1]
.sym 122302 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[60]_new_inv_
.sym 122303 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[56]_new_inv_
.sym 122306 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[44]_new_inv_
.sym 122307 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[59]_new_inv_
.sym 122380 $false
.sym 122381 $false
.sym 122382 $false
.sym 122383 soc.cpu.pcpi_div.start$2
.sym 122392 soc.cpu.reg_op2[31]
.sym 122393 $abc$64360$auto$wreduce.cc:454:run$7037[31]
.sym 122394 soc.cpu.pcpi_div.instr_rem
.sym 122395 soc.cpu.pcpi_div.instr_div
.sym 122420 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 122421 clk_16mhz$2$2
.sym 122422 $abc$64360$auto$rtlil.cc:1981:NotGate$64170
.sym 122423 soc.cpu.pcpi_div.divisor[60]
.sym 122424 soc.cpu.pcpi_div.divisor[59]
.sym 122425 soc.cpu.pcpi_div.divisor[56]
.sym 122426 soc.cpu.pcpi_div.divisor[54]
.sym 122428 soc.cpu.pcpi_div.divisor[61]
.sym 122430 soc.cpu.pcpi_div.divisor[55]
.sym 122546 soc.cpu.pcpi_div.divisor[42]
.sym 122547 soc.cpu.pcpi_div.divisor[33]
.sym 122548 soc.cpu.pcpi_div.divisor[41]
.sym 122549 soc.cpu.pcpi_div.divisor[44]
.sym 122550 soc.cpu.pcpi_div.divisor[32]
.sym 122551 soc.cpu.pcpi_div.divisor[43]
.sym 122553 soc.cpu.pcpi_div.divisor[45]
.sym 122626 $false
.sym 122627 $false
.sym 122628 $false
.sym 122629 soc.cpu.pcpi_div.quotient[4]
.sym 122638 $false
.sym 122639 $false
.sym 122640 $false
.sym 122641 soc.cpu.pcpi_div.quotient[7]
.sym 122644 $false
.sym 122645 $false
.sym 122646 $false
.sym 122647 soc.cpu.pcpi_div.quotient[5]
.sym 122650 $false
.sym 122651 $false
.sym 122652 $false
.sym 122653 soc.cpu.pcpi_div.quotient[3]
.sym 122656 $false
.sym 122657 $false
.sym 122658 $false
.sym 122659 soc.cpu.pcpi_div.quotient[2]
.sym 122662 $false
.sym 122663 $false
.sym 122664 $false
.sym 122665 soc.cpu.pcpi_div.quotient[6]
.sym 122670 soc.cpu.pcpi_div.quotient[4]
.sym 122671 soc.cpu.pcpi_div.quotient[7]
.sym 122672 soc.cpu.pcpi_div.quotient[13]
.sym 122674 soc.cpu.pcpi_div.quotient[11]
.sym 122675 soc.cpu.pcpi_div.quotient[2]
.sym 122676 soc.cpu.pcpi_div.quotient[8]
.sym 122743 $false
.sym 122744 $false
.sym 122745 $false
.sym 122746 soc.cpu.pcpi_div.quotient[10]
.sym 122749 $false
.sym 122750 soc.cpu.pcpi_div.outsign
.sym 122751 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[11]
.sym 122752 soc.cpu.pcpi_div.quotient[11]
.sym 122755 $false
.sym 122756 $false
.sym 122757 $false
.sym 122758 soc.cpu.pcpi_div.quotient[12]
.sym 122761 $false
.sym 122762 $false
.sym 122763 $false
.sym 122764 soc.cpu.pcpi_div.quotient[13]
.sym 122767 $false
.sym 122768 $false
.sym 122769 $false
.sym 122770 soc.cpu.pcpi_div.quotient[11]
.sym 122773 $false
.sym 122774 $false
.sym 122775 $false
.sym 122776 soc.cpu.pcpi_div.quotient[8]
.sym 122779 $false
.sym 122780 soc.cpu.pcpi_div.outsign
.sym 122781 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[13]
.sym 122782 soc.cpu.pcpi_div.quotient[13]
.sym 122785 $false
.sym 122786 soc.cpu.pcpi_div.outsign
.sym 122787 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[2]
.sym 122788 soc.cpu.pcpi_div.quotient[2]
.sym 122792 $abc$64360$new_n5493_
.sym 122793 $abc$64360$new_n5488_
.sym 122794 soc.cpu.pcpi_div.quotient[16]
.sym 122795 soc.cpu.pcpi_div.quotient[6]
.sym 122797 soc.cpu.pcpi_div.quotient[9]
.sym 122798 soc.cpu.pcpi_div.quotient[5]
.sym 122799 soc.cpu.pcpi_div.quotient[3]
.sym 122866 $false
.sym 122867 $false
.sym 122868 $false
.sym 122869 soc.cpu.pcpi_div.quotient[22]
.sym 122872 $false
.sym 122873 soc.cpu.pcpi_div.outsign
.sym 122874 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[6]
.sym 122875 soc.cpu.pcpi_div.quotient[6]
.sym 122878 $false
.sym 122879 soc.cpu.pcpi_div.outsign
.sym 122880 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[22]
.sym 122881 soc.cpu.pcpi_div.quotient[22]
.sym 122884 $false
.sym 122885 $false
.sym 122886 $false
.sym 122887 soc.cpu.pcpi_div.quotient[9]
.sym 122890 $false
.sym 122891 $false
.sym 122892 $false
.sym 122893 soc.cpu.pcpi_div.quotient[16]
.sym 122896 $false
.sym 122897 $false
.sym 122898 soc.cpu.pcpi_div.quotient[15]
.sym 122899 soc.cpu.pcpi_div.quotient_msk[15]
.sym 122908 $false
.sym 122909 $false
.sym 122910 soc.cpu.pcpi_div.quotient[1]
.sym 122911 soc.cpu.pcpi_div.quotient_msk[1]
.sym 122912 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 122913 clk_16mhz$2$2
.sym 122914 soc.cpu.pcpi_div.start$2
.sym 122915 $abc$64360$new_n5492_
.sym 122916 $abc$64360$new_n5491_
.sym 122917 soc.cpu.pcpi_div.quotient_msk[14]
.sym 122918 soc.cpu.pcpi_div.quotient_msk[15]
.sym 122919 soc.cpu.pcpi_div.quotient_msk[13]
.sym 122920 soc.cpu.pcpi_div.quotient_msk[16]
.sym 122921 soc.cpu.pcpi_div.quotient_msk[11]
.sym 122922 soc.cpu.pcpi_div.quotient_msk[12]
.sym 122989 $false
.sym 122990 soc.cpu.pcpi_div.outsign
.sym 122991 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[26]
.sym 122992 soc.cpu.pcpi_div.quotient[26]
.sym 123007 $false
.sym 123008 $false
.sym 123009 $false
.sym 123010 soc.cpu.pcpi_div.quotient[26]
.sym 123013 $false
.sym 123014 $false
.sym 123015 soc.cpu.pcpi_div.quotient[10]
.sym 123016 soc.cpu.pcpi_div.quotient_msk[10]
.sym 123019 $false
.sym 123020 $false
.sym 123021 soc.cpu.pcpi_div.quotient[26]
.sym 123022 soc.cpu.pcpi_div.quotient_msk[26]
.sym 123025 $false
.sym 123026 $false
.sym 123027 soc.cpu.pcpi_div.quotient[22]
.sym 123028 soc.cpu.pcpi_div.quotient_msk[22]
.sym 123031 $false
.sym 123032 $false
.sym 123033 soc.cpu.pcpi_div.quotient[17]
.sym 123034 soc.cpu.pcpi_div.quotient_msk[17]
.sym 123035 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 123036 clk_16mhz$2$2
.sym 123037 soc.cpu.pcpi_div.start$2
.sym 123038 $abc$64360$new_n5490_
.sym 123039 $abc$64360$new_n5487_
.sym 123040 $abc$64360$new_n5486_
.sym 123042 $abc$64360$new_n5489_
.sym 123043 soc.cpu.pcpi_div.quotient[21]
.sym 123045 soc.cpu.pcpi_div.quotient[18]
.sym 123112 $false
.sym 123113 $false
.sym 123114 $abc$64360$new_n5485_
.sym 123115 soc.cpu.pcpi_div.start$2
.sym 123142 $false
.sym 123143 $false
.sym 123144 resetn$2
.sym 123145 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5538_Y
.sym 123154 $false
.sym 123155 soc.cpu.pcpi_div.start$2
.sym 123156 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[34]_new_inv_
.sym 123157 soc.cpu.pcpi_div.divisor[35]
.sym 123158 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 123159 clk_16mhz$2$2
.sym 123160 $false
.sym 123161 soc.cpu.pcpi_div.quotient_msk[30]
.sym 123162 soc.cpu.pcpi_div.quotient_msk[27]
.sym 123163 soc.cpu.pcpi_div.quotient_msk[26]
.sym 123164 soc.cpu.pcpi_div.quotient_msk[23]
.sym 123165 soc.cpu.pcpi_div.quotient_msk[25]
.sym 123166 soc.cpu.pcpi_div.quotient_msk[24]
.sym 123167 soc.cpu.pcpi_div.quotient_msk[28]
.sym 123168 soc.cpu.pcpi_div.quotient_msk[29]
.sym 123235 soc.cpu.pcpi_div.quotient_msk[25]
.sym 123236 soc.cpu.pcpi_div.quotient_msk[24]
.sym 123237 soc.cpu.pcpi_div.quotient_msk[23]
.sym 123238 soc.cpu.pcpi_div.quotient_msk[22]
.sym 123241 $abc$64360$new_n5496_
.sym 123242 $abc$64360$new_n5495_
.sym 123243 $abc$64360$new_n5494_
.sym 123244 $abc$64360$new_n5486_
.sym 123247 soc.cpu.pcpi_div.quotient_msk[29]
.sym 123248 soc.cpu.pcpi_div.quotient_msk[28]
.sym 123249 soc.cpu.pcpi_div.quotient_msk[27]
.sym 123250 soc.cpu.pcpi_div.quotient_msk[26]
.sym 123253 $false
.sym 123254 soc.cpu.pcpi_div.running
.sym 123255 soc.cpu.pcpi_div.quotient_msk[31]
.sym 123256 soc.cpu.pcpi_div.quotient_msk[30]
.sym 123259 $false
.sym 123260 $false
.sym 123261 soc.cpu.pcpi_div.quotient[24]
.sym 123262 soc.cpu.pcpi_div.quotient_msk[24]
.sym 123265 $false
.sym 123266 $false
.sym 123267 soc.cpu.pcpi_div.quotient[31]
.sym 123268 soc.cpu.pcpi_div.quotient_msk[31]
.sym 123271 $false
.sym 123272 $false
.sym 123273 soc.cpu.pcpi_div.quotient[23]
.sym 123274 soc.cpu.pcpi_div.quotient_msk[23]
.sym 123277 $false
.sym 123278 $false
.sym 123279 soc.cpu.pcpi_div.quotient[29]
.sym 123280 soc.cpu.pcpi_div.quotient_msk[29]
.sym 123281 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 123282 clk_16mhz$2$2
.sym 123283 soc.cpu.pcpi_div.start$2
.sym 123285 $abc$64360$new_n5534_
.sym 123286 $abc$64360$new_n5537_
.sym 123288 $abc$64360$new_n5536_
.sym 123289 soc.cpu.pcpi_div.quotient_msk[31]
.sym 123376 $false
.sym 123377 resetn$2
.sym 123378 soc.cpu.pcpi_div.start$2
.sym 123379 $abc$64360$new_n5485_
.sym 123382 soc.cpu.pcpi_div.start$2
.sym 123383 $false
.sym 123384 $false
.sym 123385 $false
.sym 123404 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$48430
.sym 123405 clk_16mhz$2$2
.sym 123406 $abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]$2
.sym 123408 $abc$64360$new_n5530_
.sym 123411 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[45]
.sym 123412 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[56]
.sym 123413 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[42]
.sym 123414 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[62]
.sym 123493 $false
.sym 123494 soc.cpu.pcpi_div.start$2
.sym 123495 soc.cpu.reg_op2[0]
.sym 123496 soc.cpu.pcpi_div.divisor[32]
.sym 123527 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 123528 clk_16mhz$2$2
.sym 123529 $false
.sym 123531 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0]
.sym 123532 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[0]
.sym 123533 $abc$64360$new_n5540_
.sym 123534 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[32]
.sym 123535 soc.cpu.pcpi_div.dividend[3]
.sym 123536 soc.cpu.pcpi_div.dividend[2]
.sym 123537 soc.cpu.pcpi_div.dividend[0]
.sym 123604 $false
.sym 123605 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123606 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[6]
.sym 123607 soc.cpu.reg_op1[6]
.sym 123610 $false
.sym 123611 $false
.sym 123612 $false
.sym 123613 soc.cpu.reg_op1[0]
.sym 123616 $false
.sym 123617 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123618 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[4]
.sym 123619 soc.cpu.reg_op1[4]
.sym 123622 $false
.sym 123623 $false
.sym 123624 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[1]
.sym 123625 $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0]
.sym 123628 $false
.sym 123629 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123630 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[3]
.sym 123631 soc.cpu.reg_op1[3]
.sym 123634 $false
.sym 123635 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123636 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[2]
.sym 123637 soc.cpu.reg_op1[2]
.sym 123640 $false
.sym 123641 $false
.sym 123642 $false
.sym 123643 soc.cpu.reg_op1[1]
.sym 123646 $false
.sym 123647 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123648 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[1]
.sym 123649 soc.cpu.reg_op1[1]
.sym 123653 $abc$64360$new_n8612_
.sym 123654 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[7]
.sym 123655 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[4]
.sym 123656 $abc$64360$new_n5525_
.sym 123657 soc.cpu.pcpi_div.divisor[0]
.sym 123658 soc.cpu.pcpi_div.divisor[5]
.sym 123659 soc.cpu.pcpi_div.divisor[4]
.sym 123660 soc.cpu.pcpi_div.divisor[6]
.sym 123727 $false
.sym 123728 $false
.sym 123729 $false
.sym 123730 soc.cpu.reg_op1[15]
.sym 123733 $false
.sym 123734 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123735 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[8]
.sym 123736 soc.cpu.reg_op1[8]
.sym 123739 $false
.sym 123740 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123741 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[13]
.sym 123742 soc.cpu.reg_op1[13]
.sym 123745 $false
.sym 123746 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123747 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[5]
.sym 123748 soc.cpu.reg_op1[5]
.sym 123751 $false
.sym 123752 $false
.sym 123753 $false
.sym 123754 soc.cpu.reg_op1[14]
.sym 123757 $false
.sym 123758 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123759 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[14]
.sym 123760 soc.cpu.reg_op1[14]
.sym 123763 $false
.sym 123764 $false
.sym 123765 $false
.sym 123766 soc.cpu.reg_op1[8]
.sym 123769 $false
.sym 123770 soc.cpu.pcpi_div.start$2
.sym 123771 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[14]_new_inv_
.sym 123772 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[14]
.sym 123773 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 123774 clk_16mhz$2$2
.sym 123775 $false
.sym 123776 $abc$64360$new_n8613_
.sym 123777 $abc$64360$new_n5532_
.sym 123778 $abc$64360$new_n5539_
.sym 123779 $abc$64360$new_n8614_
.sym 123780 $abc$64360$new_n5538_
.sym 123781 $abc$64360$new_n5529_
.sym 123782 $abc$64360$new_n5528_
.sym 123783 soc.cpu.pcpi_div.divisor[10]
.sym 123850 $false
.sym 123851 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123852 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[22]
.sym 123853 soc.cpu.reg_op1[22]
.sym 123856 $false
.sym 123857 $false
.sym 123858 $false
.sym 123859 soc.cpu.reg_op1[23]
.sym 123862 $false
.sym 123863 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123864 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[16]
.sym 123865 soc.cpu.reg_op1[16]
.sym 123868 $false
.sym 123869 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123870 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[23]
.sym 123871 soc.cpu.reg_op1[23]
.sym 123874 $false
.sym 123875 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123876 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[17]
.sym 123877 soc.cpu.reg_op1[17]
.sym 123880 soc.cpu.pcpi_div.divisor[9]
.sym 123881 $false
.sym 123882 $false
.sym 123883 $false
.sym 123886 soc.cpu.pcpi_div.divisor[8]
.sym 123887 $false
.sym 123888 $false
.sym 123889 $false
.sym 123892 soc.cpu.pcpi_div.divisor[10]
.sym 123893 $false
.sym 123894 $false
.sym 123895 $false
.sym 123896 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 123897 clk_16mhz$2$2
.sym 123898 soc.cpu.pcpi_div.start$2
.sym 123899 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[5]
.sym 123900 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[10]
.sym 123901 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[6]
.sym 123902 $abc$64360$new_n5531_
.sym 123903 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[9]
.sym 123904 soc.cpu.pcpi_div.dividend[16]
.sym 123905 soc.cpu.pcpi_div.dividend[1]
.sym 123906 soc.cpu.pcpi_div.dividend[4]
.sym 123973 soc.cpu.pcpi_div.dividend[8]
.sym 123974 soc.cpu.pcpi_div.divisor[8]
.sym 123975 soc.cpu.pcpi_div.divisor[0]
.sym 123976 soc.cpu.pcpi_div.dividend[0]
.sym 123979 $false
.sym 123980 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123981 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[19]
.sym 123982 soc.cpu.reg_op1[19]
.sym 123985 $false
.sym 123986 $false
.sym 123987 $false
.sym 123988 soc.cpu.pcpi_div.divisor[8]
.sym 123991 $false
.sym 123992 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.sym 123993 $abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[21]
.sym 123994 soc.cpu.reg_op1[21]
.sym 123997 $false
.sym 123998 soc.cpu.pcpi_div.start$2
.sym 123999 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[11]_new_inv_
.sym 124000 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[11]
.sym 124003 $false
.sym 124004 soc.cpu.pcpi_div.start$2
.sym 124005 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[5]_new_inv_
.sym 124006 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[5]
.sym 124009 $false
.sym 124010 soc.cpu.pcpi_div.start$2
.sym 124011 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[22]_new_inv_
.sym 124012 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[22]
.sym 124015 $false
.sym 124016 soc.cpu.pcpi_div.start$2
.sym 124017 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[6]_new_inv_
.sym 124018 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[6]
.sym 124019 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 124020 clk_16mhz$2$2
.sym 124021 $false
.sym 124023 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[1]
.sym 124024 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[2]
.sym 124025 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[3]
.sym 124026 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[4]
.sym 124027 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[5]
.sym 124028 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[6]
.sym 124029 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[7]
.sym 124096 soc.cpu.pcpi_div.divisor[18]
.sym 124097 $false
.sym 124098 $false
.sym 124099 $false
.sym 124102 soc.cpu.pcpi_div.divisor[22]
.sym 124103 $false
.sym 124104 $false
.sym 124105 $false
.sym 124108 soc.cpu.pcpi_div.divisor[25]
.sym 124109 $false
.sym 124110 $false
.sym 124111 $false
.sym 124114 soc.cpu.pcpi_div.divisor[26]
.sym 124115 $false
.sym 124116 $false
.sym 124117 $false
.sym 124120 soc.cpu.pcpi_div.divisor[23]
.sym 124121 $false
.sym 124122 $false
.sym 124123 $false
.sym 124126 soc.cpu.pcpi_div.divisor[29]
.sym 124127 $false
.sym 124128 $false
.sym 124129 $false
.sym 124132 soc.cpu.pcpi_div.divisor[27]
.sym 124133 $false
.sym 124134 $false
.sym 124135 $false
.sym 124138 soc.cpu.pcpi_div.divisor[28]
.sym 124139 $false
.sym 124140 $false
.sym 124141 $false
.sym 124142 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 124143 clk_16mhz$2$2
.sym 124144 soc.cpu.pcpi_div.start$2
.sym 124145 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[8]
.sym 124146 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[9]
.sym 124147 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[10]
.sym 124148 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[11]
.sym 124149 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[12]
.sym 124150 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[13]
.sym 124151 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[14]
.sym 124152 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[15]
.sym 124219 $false
.sym 124220 $false
.sym 124221 $false
.sym 124222 soc.cpu.pcpi_div.divisor[28]
.sym 124225 soc.cpu.pcpi_div.divisor[28]
.sym 124226 soc.cpu.pcpi_div.dividend[28]
.sym 124227 soc.cpu.pcpi_div.divisor[25]
.sym 124228 soc.cpu.pcpi_div.dividend[25]
.sym 124231 $false
.sym 124232 soc.cpu.pcpi_div.start$2
.sym 124233 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[13]_new_inv_
.sym 124234 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[13]
.sym 124237 $false
.sym 124238 soc.cpu.pcpi_div.start$2
.sym 124239 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[23]_new_inv_
.sym 124240 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[23]
.sym 124243 $false
.sym 124244 soc.cpu.pcpi_div.start$2
.sym 124245 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[21]_new_inv_
.sym 124246 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[21]
.sym 124249 $false
.sym 124250 soc.cpu.pcpi_div.start$2
.sym 124251 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[19]_new_inv_
.sym 124252 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[19]
.sym 124255 $false
.sym 124256 soc.cpu.pcpi_div.start$2
.sym 124257 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[8]_new_inv_
.sym 124258 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[8]
.sym 124261 $false
.sym 124262 soc.cpu.pcpi_div.start$2
.sym 124263 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[17]_new_inv_
.sym 124264 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[17]
.sym 124265 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 124266 clk_16mhz$2$2
.sym 124267 $false
.sym 124268 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[16]
.sym 124269 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[17]
.sym 124270 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[18]
.sym 124271 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[19]
.sym 124272 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[20]
.sym 124273 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[21]
.sym 124274 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[22]
.sym 124275 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[23]
.sym 124342 soc.cpu.pcpi_div.divisor[19]
.sym 124343 soc.cpu.pcpi_div.dividend[19]
.sym 124344 soc.cpu.pcpi_div.divisor[18]
.sym 124345 soc.cpu.pcpi_div.dividend[18]
.sym 124348 $false
.sym 124349 $false
.sym 124350 $false
.sym 124351 soc.cpu.pcpi_div.divisor[19]
.sym 124354 $abc$64360$new_n8614_
.sym 124355 $abc$64360$new_n5501_
.sym 124356 $abc$64360$new_n8610_
.sym 124357 $abc$64360$new_n8608_
.sym 124360 $false
.sym 124361 $false
.sym 124362 $false
.sym 124363 soc.cpu.pcpi_div.divisor[22]
.sym 124366 $false
.sym 124367 $false
.sym 124368 $false
.sym 124369 soc.cpu.pcpi_div.divisor[16]
.sym 124372 $abc$64360$new_n5522_
.sym 124373 $abc$64360$new_n5521_
.sym 124374 $abc$64360$new_n5517_
.sym 124375 $abc$64360$new_n8609_
.sym 124378 soc.cpu.pcpi_div.divisor[22]
.sym 124379 soc.cpu.pcpi_div.dividend[22]
.sym 124380 soc.cpu.pcpi_div.divisor[23]
.sym 124381 soc.cpu.pcpi_div.dividend[23]
.sym 124384 $false
.sym 124385 $false
.sym 124386 $false
.sym 124387 soc.cpu.pcpi_div.divisor[17]
.sym 124391 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[24]
.sym 124392 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[25]
.sym 124393 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[26]
.sym 124394 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[27]
.sym 124395 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[28]
.sym 124396 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[29]
.sym 124397 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[30]
.sym 124398 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[31]
.sym 124465 $false
.sym 124466 $false
.sym 124467 $false
.sym 124468 soc.cpu.pcpi_div.divisor[26]
.sym 124471 soc.cpu.pcpi_div.divisor[24]
.sym 124472 soc.cpu.pcpi_div.dividend[24]
.sym 124473 soc.cpu.pcpi_div.dividend[29]
.sym 124474 soc.cpu.pcpi_div.divisor[29]
.sym 124477 $false
.sym 124478 $false
.sym 124479 $false
.sym 124480 soc.cpu.pcpi_div.divisor[25]
.sym 124483 $false
.sym 124484 $false
.sym 124485 $false
.sym 124486 soc.cpu.pcpi_div.divisor[18]
.sym 124489 $false
.sym 124490 $false
.sym 124491 $false
.sym 124492 soc.cpu.pcpi_div.divisor[20]
.sym 124495 $false
.sym 124496 $false
.sym 124497 soc.cpu.pcpi_div.dividend[21]
.sym 124498 soc.cpu.pcpi_div.divisor[21]
.sym 124501 $abc$64360$auto$alumacc.cc:490:replace_alu$7213[26]_new_
.sym 124502 soc.cpu.pcpi_div.divisor[20]
.sym 124503 soc.cpu.pcpi_div.dividend[20]
.sym 124504 $abc$64360$new_n5544_
.sym 124507 $false
.sym 124508 $false
.sym 124509 soc.cpu.pcpi_div.divisor[26]
.sym 124510 soc.cpu.pcpi_div.dividend[26]
.sym 124514 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[31]
.sym 124515 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[44]
.sym 124516 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[21]
.sym 124517 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[34]
.sym 124518 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[23]
.sym 124519 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[33]
.sym 124520 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[24]
.sym 124521 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[27]
.sym 124588 $false
.sym 124589 $false
.sym 124590 $false
.sym 124591 soc.cpu.pcpi_div.divisor[29]
.sym 124594 soc.cpu.pcpi_div.divisor[21]
.sym 124595 $false
.sym 124596 $false
.sym 124597 $false
.sym 124612 soc.cpu.pcpi_div.divisor[24]
.sym 124613 $false
.sym 124614 $false
.sym 124615 $false
.sym 124618 soc.cpu.pcpi_div.divisor[19]
.sym 124619 $false
.sym 124620 $false
.sym 124621 $false
.sym 124630 soc.cpu.pcpi_div.divisor[20]
.sym 124631 $false
.sym 124632 $false
.sym 124633 $false
.sym 124634 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 124635 clk_16mhz$2$2
.sym 124636 soc.cpu.pcpi_div.start$2
.sym 124637 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[48]
.sym 124762 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[55]
.sym 124763 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[58]
.sym 124767 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[54]
.sym 124886 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[61]
.sym 124890 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[60]
.sym 125081 flash_clk$2
.sym 125084 flash_csb$2
.sym 125236 $abc$64360$auto$wreduce.cc:454:run$7037[2]
.sym 125237 $abc$64360$auto$wreduce.cc:454:run$7037[3]
.sym 125238 $abc$64360$auto$wreduce.cc:454:run$7037[4]
.sym 125239 $abc$64360$auto$wreduce.cc:454:run$7037[5]
.sym 125240 $abc$64360$auto$wreduce.cc:454:run$7037[6]
.sym 125241 $abc$64360$auto$wreduce.cc:454:run$7037[7]
.sym 125393 $abc$64360$auto$wreduce.cc:454:run$7037[8]
.sym 125394 $abc$64360$auto$wreduce.cc:454:run$7037[9]
.sym 125395 $abc$64360$auto$wreduce.cc:454:run$7037[10]
.sym 125396 $abc$64360$auto$wreduce.cc:454:run$7037[11]
.sym 125397 $abc$64360$auto$wreduce.cc:454:run$7037[12]
.sym 125398 $abc$64360$auto$wreduce.cc:454:run$7037[13]
.sym 125399 $abc$64360$auto$wreduce.cc:454:run$7037[14]
.sym 125400 $abc$64360$auto$wreduce.cc:454:run$7037[15]
.sym 125467 $false
.sym 125468 $false
.sym 125469 $false
.sym 125470 soc.cpu.reg_op2[6]
.sym 125473 $false
.sym 125474 $false
.sym 125475 $false
.sym 125476 soc.cpu.reg_op2[7]
.sym 125497 $false
.sym 125498 $false
.sym 125499 $false
.sym 125500 soc.cpu.reg_op2[5]
.sym 125503 $false
.sym 125504 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 125505 $abc$64360$auto$wreduce.cc:454:run$7037[4]
.sym 125506 soc.cpu.reg_op2[4]
.sym 125516 $abc$64360$auto$wreduce.cc:454:run$7037[16]
.sym 125517 $abc$64360$auto$wreduce.cc:454:run$7037[17]
.sym 125518 $abc$64360$auto$wreduce.cc:454:run$7037[18]
.sym 125519 $abc$64360$auto$wreduce.cc:454:run$7037[19]
.sym 125520 $abc$64360$auto$wreduce.cc:454:run$7037[20]
.sym 125521 $abc$64360$auto$wreduce.cc:454:run$7037[21]
.sym 125522 $abc$64360$auto$wreduce.cc:454:run$7037[22]
.sym 125523 $abc$64360$auto$wreduce.cc:454:run$7037[23]
.sym 125590 $false
.sym 125591 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 125592 $abc$64360$auto$wreduce.cc:454:run$7037[30]
.sym 125593 soc.cpu.reg_op2[30]
.sym 125596 $false
.sym 125597 $false
.sym 125598 $false
.sym 125599 soc.cpu.reg_op2[8]
.sym 125602 $abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.sym 125603 soc.cpu.instr_sub
.sym 125604 $abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[4]
.sym 125605 $abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[4]
.sym 125608 $false
.sym 125609 $false
.sym 125610 $false
.sym 125611 soc.cpu.reg_op2[2]
.sym 125614 $false
.sym 125615 $false
.sym 125616 $false
.sym 125617 soc.cpu.reg_op2[23]
.sym 125620 $false
.sym 125621 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 125622 $abc$64360$auto$wreduce.cc:454:run$7037[23]
.sym 125623 soc.cpu.reg_op2[23]
.sym 125626 $false
.sym 125627 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 125628 $abc$64360$auto$wreduce.cc:454:run$7037[14]
.sym 125629 soc.cpu.reg_op2[14]
.sym 125632 $false
.sym 125633 $false
.sym 125634 $false
.sym 125635 soc.cpu.reg_op2[21]
.sym 125639 $abc$64360$auto$wreduce.cc:454:run$7037[24]
.sym 125640 $abc$64360$auto$wreduce.cc:454:run$7037[25]
.sym 125641 $abc$64360$auto$wreduce.cc:454:run$7037[26]
.sym 125642 $abc$64360$auto$wreduce.cc:454:run$7037[27]
.sym 125643 $abc$64360$auto$wreduce.cc:454:run$7037[28]
.sym 125644 $abc$64360$auto$wreduce.cc:454:run$7037[29]
.sym 125645 $abc$64360$auto$wreduce.cc:454:run$7037[30]
.sym 125646 $abc$64360$auto$wreduce.cc:454:run$7037[31]
.sym 125675 $true
.sym 125712 $auto$alumacc.cc:474:replace_alu$7336.C[1]
.sym 125714 soc.cpu.reg_op1[0]
.sym 125715 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.sym 125718 $auto$alumacc.cc:474:replace_alu$7336.C[2]
.sym 125719 $false
.sym 125720 soc.cpu.reg_op1[1]
.sym 125721 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.sym 125722 $auto$alumacc.cc:474:replace_alu$7336.C[1]
.sym 125724 $auto$alumacc.cc:474:replace_alu$7336.C[3]
.sym 125725 $false
.sym 125726 soc.cpu.reg_op1[2]
.sym 125727 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.sym 125728 $auto$alumacc.cc:474:replace_alu$7336.C[2]
.sym 125730 $auto$alumacc.cc:474:replace_alu$7336.C[4]
.sym 125731 $false
.sym 125732 soc.cpu.reg_op1[3]
.sym 125733 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.sym 125734 $auto$alumacc.cc:474:replace_alu$7336.C[3]
.sym 125736 $auto$alumacc.cc:474:replace_alu$7336.C[5]
.sym 125737 $false
.sym 125738 soc.cpu.reg_op1[4]
.sym 125739 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.sym 125740 $auto$alumacc.cc:474:replace_alu$7336.C[4]
.sym 125742 $auto$alumacc.cc:474:replace_alu$7336.C[6]
.sym 125743 $false
.sym 125744 soc.cpu.reg_op1[5]
.sym 125745 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.sym 125746 $auto$alumacc.cc:474:replace_alu$7336.C[5]
.sym 125748 $auto$alumacc.cc:474:replace_alu$7336.C[7]
.sym 125749 $false
.sym 125750 soc.cpu.reg_op1[6]
.sym 125751 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.sym 125752 $auto$alumacc.cc:474:replace_alu$7336.C[6]
.sym 125754 $auto$alumacc.cc:474:replace_alu$7336.C[8]
.sym 125755 $false
.sym 125756 soc.cpu.reg_op1[7]
.sym 125757 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.sym 125758 $auto$alumacc.cc:474:replace_alu$7336.C[7]
.sym 125764 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.sym 125765 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[39]_new_inv_
.sym 125766 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.sym 125767 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.sym 125768 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.sym 125798 $auto$alumacc.cc:474:replace_alu$7336.C[8]
.sym 125835 $auto$alumacc.cc:474:replace_alu$7336.C[9]
.sym 125836 $false
.sym 125837 soc.cpu.reg_op1[8]
.sym 125838 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.sym 125839 $auto$alumacc.cc:474:replace_alu$7336.C[8]
.sym 125841 $auto$alumacc.cc:474:replace_alu$7336.C[10]
.sym 125842 $false
.sym 125843 soc.cpu.reg_op1[9]
.sym 125844 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.sym 125845 $auto$alumacc.cc:474:replace_alu$7336.C[9]
.sym 125847 $auto$alumacc.cc:474:replace_alu$7336.C[11]
.sym 125848 $false
.sym 125849 soc.cpu.reg_op1[10]
.sym 125850 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.sym 125851 $auto$alumacc.cc:474:replace_alu$7336.C[10]
.sym 125853 $auto$alumacc.cc:474:replace_alu$7336.C[12]
.sym 125854 $false
.sym 125855 soc.cpu.reg_op1[11]
.sym 125856 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.sym 125857 $auto$alumacc.cc:474:replace_alu$7336.C[11]
.sym 125859 $auto$alumacc.cc:474:replace_alu$7336.C[13]
.sym 125860 $false
.sym 125861 soc.cpu.reg_op1[12]
.sym 125862 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.sym 125863 $auto$alumacc.cc:474:replace_alu$7336.C[12]
.sym 125865 $auto$alumacc.cc:474:replace_alu$7336.C[14]
.sym 125866 $false
.sym 125867 soc.cpu.reg_op1[13]
.sym 125868 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.sym 125869 $auto$alumacc.cc:474:replace_alu$7336.C[13]
.sym 125871 $auto$alumacc.cc:474:replace_alu$7336.C[15]
.sym 125872 $false
.sym 125873 soc.cpu.reg_op1[14]
.sym 125874 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.sym 125875 $auto$alumacc.cc:474:replace_alu$7336.C[14]
.sym 125877 $auto$alumacc.cc:474:replace_alu$7336.C[16]
.sym 125878 $false
.sym 125879 soc.cpu.reg_op1[15]
.sym 125880 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.sym 125881 $auto$alumacc.cc:474:replace_alu$7336.C[15]
.sym 125885 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[48]_new_inv_
.sym 125886 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[38]_new_inv_
.sym 125889 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[43]_new_inv_
.sym 125891 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.sym 125892 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.sym 125921 $auto$alumacc.cc:474:replace_alu$7336.C[16]
.sym 125958 $auto$alumacc.cc:474:replace_alu$7336.C[17]
.sym 125959 $false
.sym 125960 soc.cpu.reg_op1[16]
.sym 125961 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.sym 125962 $auto$alumacc.cc:474:replace_alu$7336.C[16]
.sym 125964 $auto$alumacc.cc:474:replace_alu$7336.C[18]
.sym 125965 $false
.sym 125966 soc.cpu.reg_op1[17]
.sym 125967 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.sym 125968 $auto$alumacc.cc:474:replace_alu$7336.C[17]
.sym 125970 $auto$alumacc.cc:474:replace_alu$7336.C[19]
.sym 125971 $false
.sym 125972 soc.cpu.reg_op1[18]
.sym 125973 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.sym 125974 $auto$alumacc.cc:474:replace_alu$7336.C[18]
.sym 125976 $auto$alumacc.cc:474:replace_alu$7336.C[20]
.sym 125977 $false
.sym 125978 soc.cpu.reg_op1[19]
.sym 125979 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.sym 125980 $auto$alumacc.cc:474:replace_alu$7336.C[19]
.sym 125982 $auto$alumacc.cc:474:replace_alu$7336.C[21]
.sym 125983 $false
.sym 125984 soc.cpu.reg_op1[20]
.sym 125985 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.sym 125986 $auto$alumacc.cc:474:replace_alu$7336.C[20]
.sym 125988 $auto$alumacc.cc:474:replace_alu$7336.C[22]
.sym 125989 $false
.sym 125990 soc.cpu.reg_op1[21]
.sym 125991 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.sym 125992 $auto$alumacc.cc:474:replace_alu$7336.C[21]
.sym 125994 $auto$alumacc.cc:474:replace_alu$7336.C[23]
.sym 125995 $false
.sym 125996 soc.cpu.reg_op1[22]
.sym 125997 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.sym 125998 $auto$alumacc.cc:474:replace_alu$7336.C[22]
.sym 126000 $auto$alumacc.cc:474:replace_alu$7336.C[24]
.sym 126001 $false
.sym 126002 soc.cpu.reg_op1[23]
.sym 126003 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.sym 126004 $auto$alumacc.cc:474:replace_alu$7336.C[23]
.sym 126008 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[47]_new_inv_
.sym 126011 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[37]_new_inv_
.sym 126012 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.sym 126015 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[50]_new_inv_
.sym 126044 $auto$alumacc.cc:474:replace_alu$7336.C[24]
.sym 126081 $auto$alumacc.cc:474:replace_alu$7336.C[25]
.sym 126082 $false
.sym 126083 soc.cpu.reg_op1[24]
.sym 126084 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.sym 126085 $auto$alumacc.cc:474:replace_alu$7336.C[24]
.sym 126087 $auto$alumacc.cc:474:replace_alu$7336.C[26]
.sym 126088 $false
.sym 126089 soc.cpu.reg_op1[25]
.sym 126090 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.sym 126091 $auto$alumacc.cc:474:replace_alu$7336.C[25]
.sym 126093 $auto$alumacc.cc:474:replace_alu$7336.C[27]
.sym 126094 $false
.sym 126095 soc.cpu.reg_op1[26]
.sym 126096 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.sym 126097 $auto$alumacc.cc:474:replace_alu$7336.C[26]
.sym 126099 $auto$alumacc.cc:474:replace_alu$7336.C[28]
.sym 126100 $false
.sym 126101 soc.cpu.reg_op1[27]
.sym 126102 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.sym 126103 $auto$alumacc.cc:474:replace_alu$7336.C[27]
.sym 126105 $auto$alumacc.cc:474:replace_alu$7336.C[29]
.sym 126106 $false
.sym 126107 soc.cpu.reg_op1[28]
.sym 126108 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.sym 126109 $auto$alumacc.cc:474:replace_alu$7336.C[28]
.sym 126111 $auto$alumacc.cc:474:replace_alu$7336.C[30]
.sym 126112 $false
.sym 126113 soc.cpu.reg_op1[29]
.sym 126114 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.sym 126115 $auto$alumacc.cc:474:replace_alu$7336.C[29]
.sym 126117 $auto$alumacc.cc:474:replace_alu$7336.C[31]
.sym 126118 $false
.sym 126119 soc.cpu.reg_op1[30]
.sym 126120 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.sym 126121 $auto$alumacc.cc:474:replace_alu$7336.C[30]
.sym 126123 $abc$64360$auto$alumacc.cc:491:replace_alu$7338[31]$2
.sym 126124 $false
.sym 126125 soc.cpu.reg_op1[31]
.sym 126126 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31]
.sym 126127 $auto$alumacc.cc:474:replace_alu$7336.C[31]
.sym 126131 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[57]_new_inv_
.sym 126132 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[36]_new_inv_
.sym 126136 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[52]_new_inv_
.sym 126208 $abc$64360$auto$alumacc.cc:491:replace_alu$7338[31]$2
.sym 126211 $false
.sym 126212 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 126213 $abc$64360$auto$wreduce.cc:454:run$7037[10]
.sym 126214 soc.cpu.reg_op2[10]
.sym 126223 $false
.sym 126224 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 126225 $abc$64360$auto$wreduce.cc:454:run$7037[24]
.sym 126226 soc.cpu.reg_op2[24]
.sym 126235 $false
.sym 126236 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 126237 $abc$64360$auto$wreduce.cc:454:run$7037[2]
.sym 126238 soc.cpu.reg_op2[2]
.sym 126255 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[40]_new_inv_
.sym 126256 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[51]_new_inv_
.sym 126257 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[53]_new_inv_
.sym 126260 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[46]_new_inv_
.sym 126340 $abc$64360$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 126341 $false
.sym 126342 $false
.sym 126343 $false
.sym 126352 $abc$64360$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 126353 $false
.sym 126354 $false
.sym 126355 $false
.sym 126358 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6123.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.sym 126359 $false
.sym 126360 $false
.sym 126361 $false
.sym 126364 $abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6071.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.sym 126365 $false
.sym 126366 $false
.sym 126367 $false
.sym 126374 $true
.sym 126375 clk_16mhz$2$2
.sym 126376 $abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.sym 126380 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[49]_new_inv_
.sym 126381 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[58]_new_inv_
.sym 126463 $false
.sym 126464 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 126465 $abc$64360$auto$wreduce.cc:454:run$7037[29]
.sym 126466 soc.cpu.reg_op2[29]
.sym 126469 $false
.sym 126470 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 126471 $abc$64360$auto$wreduce.cc:454:run$7037[25]
.sym 126472 soc.cpu.reg_op2[25]
.sym 126487 $false
.sym 126488 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 126489 $abc$64360$auto$wreduce.cc:454:run$7037[13]
.sym 126490 soc.cpu.reg_op2[13]
.sym 126493 $false
.sym 126494 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 126495 $abc$64360$auto$wreduce.cc:454:run$7037[28]
.sym 126496 soc.cpu.reg_op2[28]
.sym 126500 soc.cpu.pcpi_div.divisor[52]
.sym 126501 soc.cpu.pcpi_div.divisor[57]
.sym 126503 soc.cpu.pcpi_div.divisor[53]
.sym 126504 soc.cpu.pcpi_div.divisor[51]
.sym 126505 soc.cpu.pcpi_div.divisor[50]
.sym 126506 soc.cpu.pcpi_div.divisor[58]
.sym 126574 $false
.sym 126575 soc.cpu.pcpi_div.start$2
.sym 126576 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[60]_new_inv_
.sym 126577 soc.cpu.pcpi_div.divisor[61]
.sym 126580 $false
.sym 126581 soc.cpu.pcpi_div.start$2
.sym 126582 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[59]_new_inv_
.sym 126583 soc.cpu.pcpi_div.divisor[60]
.sym 126586 $false
.sym 126587 soc.cpu.pcpi_div.start$2
.sym 126588 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[56]_new_inv_
.sym 126589 soc.cpu.pcpi_div.divisor[57]
.sym 126592 $false
.sym 126593 soc.cpu.pcpi_div.start$2
.sym 126594 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[54]_new_inv_
.sym 126595 soc.cpu.pcpi_div.divisor[55]
.sym 126604 $false
.sym 126605 soc.cpu.pcpi_div.start$2
.sym 126606 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[61]_new_inv_
.sym 126607 soc.cpu.pcpi_div.divisor[62]
.sym 126616 $false
.sym 126617 soc.cpu.pcpi_div.start$2
.sym 126618 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[55]_new_inv_
.sym 126619 soc.cpu.pcpi_div.divisor[56]
.sym 126620 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 126621 clk_16mhz$2$2
.sym 126622 $false
.sym 126623 soc.cpu.pcpi_div.divisor[46]
.sym 126626 soc.cpu.pcpi_div.divisor[48]
.sym 126627 soc.cpu.pcpi_div.divisor[47]
.sym 126628 soc.cpu.pcpi_div.divisor[49]
.sym 126697 $false
.sym 126698 soc.cpu.pcpi_div.start$2
.sym 126699 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[42]_new_inv_
.sym 126700 soc.cpu.pcpi_div.divisor[43]
.sym 126703 $false
.sym 126704 soc.cpu.pcpi_div.start$2
.sym 126705 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[33]_new_inv_
.sym 126706 soc.cpu.pcpi_div.divisor[34]
.sym 126709 $false
.sym 126710 soc.cpu.pcpi_div.start$2
.sym 126711 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[41]_new_inv_
.sym 126712 soc.cpu.pcpi_div.divisor[42]
.sym 126715 $false
.sym 126716 soc.cpu.pcpi_div.start$2
.sym 126717 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[44]_new_inv_
.sym 126718 soc.cpu.pcpi_div.divisor[45]
.sym 126721 $false
.sym 126722 soc.cpu.pcpi_div.start$2
.sym 126723 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[32]_new_inv_
.sym 126724 soc.cpu.pcpi_div.divisor[33]
.sym 126727 $false
.sym 126728 soc.cpu.pcpi_div.start$2
.sym 126729 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[43]_new_inv_
.sym 126730 soc.cpu.pcpi_div.divisor[44]
.sym 126739 $false
.sym 126740 soc.cpu.pcpi_div.start$2
.sym 126741 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[45]_new_inv_
.sym 126742 soc.cpu.pcpi_div.divisor[46]
.sym 126743 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 126744 clk_16mhz$2$2
.sym 126745 $false
.sym 126746 soc.cpu.pcpi_div.divisor[39]
.sym 126748 soc.cpu.pcpi_div.divisor[37]
.sym 126749 soc.cpu.pcpi_div.divisor[38]
.sym 126750 soc.cpu.pcpi_div.divisor[35]
.sym 126751 soc.cpu.pcpi_div.divisor[36]
.sym 126752 soc.cpu.pcpi_div.divisor[40]
.sym 126826 $false
.sym 126827 $false
.sym 126828 soc.cpu.pcpi_div.quotient[4]
.sym 126829 soc.cpu.pcpi_div.quotient_msk[4]
.sym 126832 $false
.sym 126833 $false
.sym 126834 soc.cpu.pcpi_div.quotient[7]
.sym 126835 soc.cpu.pcpi_div.quotient_msk[7]
.sym 126838 $false
.sym 126839 $false
.sym 126840 soc.cpu.pcpi_div.quotient[13]
.sym 126841 soc.cpu.pcpi_div.quotient_msk[13]
.sym 126850 $false
.sym 126851 $false
.sym 126852 soc.cpu.pcpi_div.quotient[11]
.sym 126853 soc.cpu.pcpi_div.quotient_msk[11]
.sym 126856 $false
.sym 126857 $false
.sym 126858 soc.cpu.pcpi_div.quotient[2]
.sym 126859 soc.cpu.pcpi_div.quotient_msk[2]
.sym 126862 $false
.sym 126863 $false
.sym 126864 soc.cpu.pcpi_div.quotient[8]
.sym 126865 soc.cpu.pcpi_div.quotient_msk[8]
.sym 126866 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 126867 clk_16mhz$2$2
.sym 126868 soc.cpu.pcpi_div.start$2
.sym 126869 soc.cpu.pcpi_div.quotient_msk[2]
.sym 126870 soc.cpu.pcpi_div.quotient_msk[5]
.sym 126871 soc.cpu.pcpi_div.quotient_msk[4]
.sym 126872 soc.cpu.pcpi_div.quotient_msk[1]
.sym 126873 soc.cpu.pcpi_div.quotient_msk[7]
.sym 126874 soc.cpu.pcpi_div.quotient_msk[8]
.sym 126875 soc.cpu.pcpi_div.quotient_msk[3]
.sym 126876 soc.cpu.pcpi_div.quotient_msk[6]
.sym 126943 soc.cpu.pcpi_div.quotient_msk[9]
.sym 126944 soc.cpu.pcpi_div.quotient_msk[8]
.sym 126945 soc.cpu.pcpi_div.quotient_msk[7]
.sym 126946 soc.cpu.pcpi_div.quotient_msk[6]
.sym 126949 soc.cpu.pcpi_div.quotient_msk[5]
.sym 126950 soc.cpu.pcpi_div.quotient_msk[4]
.sym 126951 soc.cpu.pcpi_div.quotient_msk[3]
.sym 126952 soc.cpu.pcpi_div.quotient_msk[2]
.sym 126955 $false
.sym 126956 $false
.sym 126957 soc.cpu.pcpi_div.quotient[16]
.sym 126958 soc.cpu.pcpi_div.quotient_msk[16]
.sym 126961 $false
.sym 126962 $false
.sym 126963 soc.cpu.pcpi_div.quotient[6]
.sym 126964 soc.cpu.pcpi_div.quotient_msk[6]
.sym 126973 $false
.sym 126974 $false
.sym 126975 soc.cpu.pcpi_div.quotient[9]
.sym 126976 soc.cpu.pcpi_div.quotient_msk[9]
.sym 126979 $false
.sym 126980 $false
.sym 126981 soc.cpu.pcpi_div.quotient[5]
.sym 126982 soc.cpu.pcpi_div.quotient_msk[5]
.sym 126985 $false
.sym 126986 $false
.sym 126987 soc.cpu.pcpi_div.quotient[3]
.sym 126988 soc.cpu.pcpi_div.quotient_msk[3]
.sym 126989 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 126990 clk_16mhz$2$2
.sym 126991 soc.cpu.pcpi_div.start$2
.sym 126996 soc.cpu.pcpi_div.quotient_msk[9]
.sym 126999 soc.cpu.pcpi_div.quotient_msk[10]
.sym 127066 soc.cpu.pcpi_div.quotient_msk[13]
.sym 127067 soc.cpu.pcpi_div.quotient_msk[12]
.sym 127068 soc.cpu.pcpi_div.quotient_msk[11]
.sym 127069 soc.cpu.pcpi_div.quotient_msk[10]
.sym 127072 $false
.sym 127073 $false
.sym 127074 soc.cpu.pcpi_div.quotient_msk[16]
.sym 127075 soc.cpu.pcpi_div.quotient_msk[15]
.sym 127078 soc.cpu.pcpi_div.quotient_msk[15]
.sym 127079 $false
.sym 127080 $false
.sym 127081 $false
.sym 127084 soc.cpu.pcpi_div.quotient_msk[16]
.sym 127085 $false
.sym 127086 $false
.sym 127087 $false
.sym 127090 soc.cpu.pcpi_div.quotient_msk[14]
.sym 127091 $false
.sym 127092 $false
.sym 127093 $false
.sym 127096 soc.cpu.pcpi_div.quotient_msk[17]
.sym 127097 $false
.sym 127098 $false
.sym 127099 $false
.sym 127102 soc.cpu.pcpi_div.quotient_msk[12]
.sym 127103 $false
.sym 127104 $false
.sym 127105 $false
.sym 127108 soc.cpu.pcpi_div.quotient_msk[13]
.sym 127109 $false
.sym 127110 $false
.sym 127111 $false
.sym 127112 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 127113 clk_16mhz$2$2
.sym 127114 soc.cpu.pcpi_div.start$2
.sym 127115 soc.cpu.pcpi_div.quotient_msk[17]
.sym 127117 soc.cpu.pcpi_div.quotient_msk[21]
.sym 127118 soc.cpu.pcpi_div.quotient_msk[0]
.sym 127121 soc.cpu.pcpi_div.quotient_msk[18]
.sym 127122 soc.cpu.pcpi_div.quotient_msk[20]
.sym 127189 soc.cpu.pcpi_div.quotient_msk[21]
.sym 127190 soc.cpu.pcpi_div.quotient_msk[20]
.sym 127191 soc.cpu.pcpi_div.quotient_msk[19]
.sym 127192 soc.cpu.pcpi_div.quotient_msk[18]
.sym 127195 $false
.sym 127196 $abc$64360$new_n5488_
.sym 127197 soc.cpu.pcpi_div.quotient_msk[1]
.sym 127198 soc.cpu.pcpi_div.quotient_msk[0]
.sym 127201 $abc$64360$new_n5493_
.sym 127202 $abc$64360$new_n5492_
.sym 127203 $abc$64360$new_n5489_
.sym 127204 $abc$64360$new_n5487_
.sym 127213 $abc$64360$new_n5491_
.sym 127214 $abc$64360$new_n5490_
.sym 127215 soc.cpu.pcpi_div.quotient_msk[17]
.sym 127216 soc.cpu.pcpi_div.quotient_msk[14]
.sym 127219 $false
.sym 127220 $false
.sym 127221 soc.cpu.pcpi_div.quotient[21]
.sym 127222 soc.cpu.pcpi_div.quotient_msk[21]
.sym 127231 $false
.sym 127232 $false
.sym 127233 soc.cpu.pcpi_div.quotient[18]
.sym 127234 soc.cpu.pcpi_div.quotient_msk[18]
.sym 127235 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 127236 clk_16mhz$2$2
.sym 127237 soc.cpu.pcpi_div.start$2
.sym 127240 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[37]
.sym 127241 $abc$64360$new_n5507_
.sym 127243 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[38]
.sym 127244 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[36]
.sym 127245 soc.cpu.pcpi_div.quotient_msk[22]
.sym 127312 soc.cpu.pcpi_div.quotient_msk[31]
.sym 127313 $false
.sym 127314 $false
.sym 127315 $false
.sym 127318 soc.cpu.pcpi_div.quotient_msk[28]
.sym 127319 $false
.sym 127320 $false
.sym 127321 $false
.sym 127324 soc.cpu.pcpi_div.quotient_msk[27]
.sym 127325 $false
.sym 127326 $false
.sym 127327 $false
.sym 127330 soc.cpu.pcpi_div.quotient_msk[24]
.sym 127331 $false
.sym 127332 $false
.sym 127333 $false
.sym 127336 soc.cpu.pcpi_div.quotient_msk[26]
.sym 127337 $false
.sym 127338 $false
.sym 127339 $false
.sym 127342 soc.cpu.pcpi_div.quotient_msk[25]
.sym 127343 $false
.sym 127344 $false
.sym 127345 $false
.sym 127348 soc.cpu.pcpi_div.quotient_msk[29]
.sym 127349 $false
.sym 127350 $false
.sym 127351 $false
.sym 127354 soc.cpu.pcpi_div.quotient_msk[30]
.sym 127355 $false
.sym 127356 $false
.sym 127357 $false
.sym 127358 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 127359 clk_16mhz$2$2
.sym 127360 soc.cpu.pcpi_div.start$2
.sym 127361 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[47]
.sym 127362 $abc$64360$new_n5506_
.sym 127364 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[49]
.sym 127365 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[57]
.sym 127366 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[39]
.sym 127367 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[46]
.sym 127368 $abc$64360$new_n5535_
.sym 127441 $false
.sym 127442 $abc$64360$new_n5537_
.sym 127443 $abc$64360$new_n5536_
.sym 127444 $abc$64360$new_n5535_
.sym 127447 soc.cpu.pcpi_div.divisor[61]
.sym 127448 soc.cpu.pcpi_div.divisor[60]
.sym 127449 soc.cpu.pcpi_div.divisor[57]
.sym 127450 soc.cpu.pcpi_div.divisor[46]
.sym 127459 soc.cpu.pcpi_div.divisor[45]
.sym 127460 soc.cpu.pcpi_div.divisor[44]
.sym 127461 soc.cpu.pcpi_div.divisor[34]
.sym 127462 soc.cpu.pcpi_div.divisor[33]
.sym 127465 soc.cpu.pcpi_div.start$2
.sym 127466 $false
.sym 127467 $false
.sym 127468 $false
.sym 127481 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 127482 clk_16mhz$2$2
.sym 127483 $false
.sym 127485 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[40]
.sym 127486 $abc$64360$new_n5505_
.sym 127488 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[53]
.sym 127489 $abc$64360$new_n5504_
.sym 127490 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[43]
.sym 127564 soc.cpu.pcpi_div.divisor[62]
.sym 127565 soc.cpu.pcpi_div.divisor[56]
.sym 127566 soc.cpu.pcpi_div.divisor[42]
.sym 127567 soc.cpu.pcpi_div.divisor[32]
.sym 127582 $false
.sym 127583 $false
.sym 127584 $false
.sym 127585 soc.cpu.pcpi_div.divisor[45]
.sym 127588 $false
.sym 127589 $false
.sym 127590 $false
.sym 127591 soc.cpu.pcpi_div.divisor[56]
.sym 127594 $false
.sym 127595 $false
.sym 127596 $false
.sym 127597 soc.cpu.pcpi_div.divisor[42]
.sym 127600 $false
.sym 127601 $false
.sym 127602 $false
.sym 127603 soc.cpu.pcpi_div.divisor[62]
.sym 127607 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[41]
.sym 127608 $abc$64360$new_n5502_
.sym 127609 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[35]
.sym 127610 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[51]
.sym 127611 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[50]
.sym 127612 $abc$64360$new_n5503_
.sym 127613 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[52]
.sym 127614 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[59]
.sym 127687 $false
.sym 127688 $false
.sym 127689 $false
.sym 127690 soc.cpu.pcpi_div.divisor[0]
.sym 127693 $false
.sym 127694 soc.cpu.pcpi_div.dividend[0]
.sym 127695 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0]
.sym 127696 $false
.sym 127699 $false
.sym 127700 soc.cpu.pcpi_div.divisor[59]
.sym 127701 soc.cpu.pcpi_div.divisor[41]
.sym 127702 soc.cpu.pcpi_div.divisor[35]
.sym 127705 $false
.sym 127706 $false
.sym 127707 $false
.sym 127708 soc.cpu.pcpi_div.divisor[32]
.sym 127711 $false
.sym 127712 soc.cpu.pcpi_div.start$2
.sym 127713 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[3]_new_inv_
.sym 127714 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[3]
.sym 127717 $false
.sym 127718 soc.cpu.pcpi_div.start$2
.sym 127719 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[2]_new_inv_
.sym 127720 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[2]
.sym 127723 $false
.sym 127724 soc.cpu.pcpi_div.start$2
.sym 127725 soc.cpu.reg_op1[0]
.sym 127726 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[0]
.sym 127727 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 127728 clk_16mhz$2$2
.sym 127729 $false
.sym 127730 $abc$64360$new_n5526_
.sym 127731 soc.cpu.pcpi_div.divisor[1]
.sym 127732 soc.cpu.pcpi_div.divisor[2]
.sym 127733 soc.cpu.pcpi_div.divisor[13]
.sym 127734 soc.cpu.pcpi_div.divisor[14]
.sym 127735 soc.cpu.pcpi_div.divisor[11]
.sym 127736 soc.cpu.pcpi_div.divisor[3]
.sym 127737 soc.cpu.pcpi_div.divisor[12]
.sym 127804 $abc$64360$new_n5534_
.sym 127805 $abc$64360$new_n5525_
.sym 127806 soc.cpu.pcpi_div.divisor[4]
.sym 127807 soc.cpu.pcpi_div.dividend[4]
.sym 127810 $false
.sym 127811 $false
.sym 127812 $false
.sym 127813 soc.cpu.pcpi_div.divisor[7]
.sym 127816 $false
.sym 127817 $false
.sym 127818 $false
.sym 127819 soc.cpu.pcpi_div.divisor[4]
.sym 127822 $false
.sym 127823 $abc$64360$new_n5526_
.sym 127824 soc.cpu.pcpi_div.divisor[7]
.sym 127825 soc.cpu.pcpi_div.dividend[7]
.sym 127828 soc.cpu.pcpi_div.divisor[1]
.sym 127829 $false
.sym 127830 $false
.sym 127831 $false
.sym 127834 soc.cpu.pcpi_div.divisor[6]
.sym 127835 $false
.sym 127836 $false
.sym 127837 $false
.sym 127840 soc.cpu.pcpi_div.divisor[5]
.sym 127841 $false
.sym 127842 $false
.sym 127843 $false
.sym 127846 soc.cpu.pcpi_div.divisor[7]
.sym 127847 $false
.sym 127848 $false
.sym 127849 $false
.sym 127850 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 127851 clk_16mhz$2$2
.sym 127852 soc.cpu.pcpi_div.start$2
.sym 127853 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[12]
.sym 127854 $abc$64360$new_n5541_
.sym 127855 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[1]
.sym 127856 $abc$64360$new_n5510_
.sym 127857 $abc$64360$new_n5509_
.sym 127858 $abc$64360$new_n5511_
.sym 127859 $abc$64360$new_n5501_
.sym 127860 $abc$64360$new_n5508_
.sym 127927 soc.cpu.pcpi_div.divisor[6]
.sym 127928 soc.cpu.pcpi_div.dividend[6]
.sym 127929 soc.cpu.pcpi_div.divisor[5]
.sym 127930 soc.cpu.pcpi_div.dividend[5]
.sym 127933 soc.cpu.pcpi_div.divisor[10]
.sym 127934 soc.cpu.pcpi_div.dividend[10]
.sym 127935 soc.cpu.pcpi_div.dividend[5]
.sym 127936 soc.cpu.pcpi_div.divisor[5]
.sym 127939 $false
.sym 127940 $abc$64360$new_n5540_
.sym 127941 soc.cpu.pcpi_div.dividend[21]
.sym 127942 soc.cpu.pcpi_div.divisor[21]
.sym 127945 $abc$64360$new_n5538_
.sym 127946 $abc$64360$new_n5528_
.sym 127947 $abc$64360$new_n8613_
.sym 127948 $abc$64360$new_n8612_
.sym 127951 $abc$64360$new_n5539_
.sym 127952 soc.cpu.pcpi_div.divisor[9]
.sym 127953 soc.cpu.pcpi_div.dividend[9]
.sym 127954 $abc$64360$new_n5541_
.sym 127957 $abc$64360$new_n5531_
.sym 127958 $abc$64360$new_n5530_
.sym 127959 soc.cpu.pcpi_div.divisor[1]
.sym 127960 soc.cpu.pcpi_div.dividend[1]
.sym 127963 $abc$64360$new_n5532_
.sym 127964 $abc$64360$new_n5529_
.sym 127965 soc.cpu.pcpi_div.divisor[11]
.sym 127966 soc.cpu.pcpi_div.dividend[11]
.sym 127969 soc.cpu.pcpi_div.divisor[11]
.sym 127970 $false
.sym 127971 $false
.sym 127972 $false
.sym 127973 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 127974 clk_16mhz$2$2
.sym 127975 soc.cpu.pcpi_div.start$2
.sym 127976 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[3]
.sym 127977 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[2]
.sym 127978 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[15]
.sym 127980 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[14]
.sym 127981 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[11]
.sym 127982 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[13]
.sym 127983 soc.cpu.pcpi_div.divisor[15]
.sym 128050 $false
.sym 128051 $false
.sym 128052 $false
.sym 128053 soc.cpu.pcpi_div.divisor[5]
.sym 128056 $false
.sym 128057 $false
.sym 128058 $false
.sym 128059 soc.cpu.pcpi_div.divisor[10]
.sym 128062 $false
.sym 128063 $false
.sym 128064 $false
.sym 128065 soc.cpu.pcpi_div.divisor[6]
.sym 128068 soc.cpu.pcpi_div.divisor[16]
.sym 128069 soc.cpu.pcpi_div.dividend[16]
.sym 128070 soc.cpu.pcpi_div.dividend[23]
.sym 128071 soc.cpu.pcpi_div.divisor[23]
.sym 128074 $false
.sym 128075 $false
.sym 128076 $false
.sym 128077 soc.cpu.pcpi_div.divisor[9]
.sym 128080 $false
.sym 128081 soc.cpu.pcpi_div.start$2
.sym 128082 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[16]_new_inv_
.sym 128083 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[16]
.sym 128086 $false
.sym 128087 soc.cpu.pcpi_div.start$2
.sym 128088 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[1]_new_inv_
.sym 128089 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[1]
.sym 128092 $false
.sym 128093 soc.cpu.pcpi_div.start$2
.sym 128094 $abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[4]_new_inv_
.sym 128095 $abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[4]
.sym 128096 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 128097 clk_16mhz$2$2
.sym 128098 $false
.sym 128135 $true
.sym 128172 $auto$alumacc.cc:474:replace_alu$7367.C[1]
.sym 128174 soc.cpu.pcpi_div.dividend[0]
.sym 128175 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0]
.sym 128178 $auto$alumacc.cc:474:replace_alu$7367.C[2]
.sym 128179 $false
.sym 128180 soc.cpu.pcpi_div.dividend[1]
.sym 128181 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[1]
.sym 128182 $auto$alumacc.cc:474:replace_alu$7367.C[1]
.sym 128184 $auto$alumacc.cc:474:replace_alu$7367.C[3]
.sym 128185 $false
.sym 128186 soc.cpu.pcpi_div.dividend[2]
.sym 128187 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[2]
.sym 128188 $auto$alumacc.cc:474:replace_alu$7367.C[2]
.sym 128190 $auto$alumacc.cc:474:replace_alu$7367.C[4]
.sym 128191 $false
.sym 128192 soc.cpu.pcpi_div.dividend[3]
.sym 128193 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[3]
.sym 128194 $auto$alumacc.cc:474:replace_alu$7367.C[3]
.sym 128196 $auto$alumacc.cc:474:replace_alu$7367.C[5]
.sym 128197 $false
.sym 128198 soc.cpu.pcpi_div.dividend[4]
.sym 128199 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[4]
.sym 128200 $auto$alumacc.cc:474:replace_alu$7367.C[4]
.sym 128202 $auto$alumacc.cc:474:replace_alu$7367.C[6]
.sym 128203 $false
.sym 128204 soc.cpu.pcpi_div.dividend[5]
.sym 128205 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[5]
.sym 128206 $auto$alumacc.cc:474:replace_alu$7367.C[5]
.sym 128208 $auto$alumacc.cc:474:replace_alu$7367.C[7]
.sym 128209 $false
.sym 128210 soc.cpu.pcpi_div.dividend[6]
.sym 128211 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[6]
.sym 128212 $auto$alumacc.cc:474:replace_alu$7367.C[6]
.sym 128214 $auto$alumacc.cc:474:replace_alu$7367.C[8]
.sym 128215 $false
.sym 128216 soc.cpu.pcpi_div.dividend[7]
.sym 128217 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[7]
.sym 128218 $auto$alumacc.cc:474:replace_alu$7367.C[7]
.sym 128258 $auto$alumacc.cc:474:replace_alu$7367.C[8]
.sym 128295 $auto$alumacc.cc:474:replace_alu$7367.C[9]
.sym 128296 $false
.sym 128297 soc.cpu.pcpi_div.dividend[8]
.sym 128298 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[8]
.sym 128299 $auto$alumacc.cc:474:replace_alu$7367.C[8]
.sym 128301 $auto$alumacc.cc:474:replace_alu$7367.C[10]
.sym 128302 $false
.sym 128303 soc.cpu.pcpi_div.dividend[9]
.sym 128304 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[9]
.sym 128305 $auto$alumacc.cc:474:replace_alu$7367.C[9]
.sym 128307 $auto$alumacc.cc:474:replace_alu$7367.C[11]
.sym 128308 $false
.sym 128309 soc.cpu.pcpi_div.dividend[10]
.sym 128310 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[10]
.sym 128311 $auto$alumacc.cc:474:replace_alu$7367.C[10]
.sym 128313 $auto$alumacc.cc:474:replace_alu$7367.C[12]
.sym 128314 $false
.sym 128315 soc.cpu.pcpi_div.dividend[11]
.sym 128316 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[11]
.sym 128317 $auto$alumacc.cc:474:replace_alu$7367.C[11]
.sym 128319 $auto$alumacc.cc:474:replace_alu$7367.C[13]
.sym 128320 $false
.sym 128321 soc.cpu.pcpi_div.dividend[12]
.sym 128322 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[12]
.sym 128323 $auto$alumacc.cc:474:replace_alu$7367.C[12]
.sym 128325 $auto$alumacc.cc:474:replace_alu$7367.C[14]
.sym 128326 $false
.sym 128327 soc.cpu.pcpi_div.dividend[13]
.sym 128328 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[13]
.sym 128329 $auto$alumacc.cc:474:replace_alu$7367.C[13]
.sym 128331 $auto$alumacc.cc:474:replace_alu$7367.C[15]
.sym 128332 $false
.sym 128333 soc.cpu.pcpi_div.dividend[14]
.sym 128334 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[14]
.sym 128335 $auto$alumacc.cc:474:replace_alu$7367.C[14]
.sym 128337 $auto$alumacc.cc:474:replace_alu$7367.C[16]
.sym 128338 $false
.sym 128339 soc.cpu.pcpi_div.dividend[15]
.sym 128340 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[15]
.sym 128341 $auto$alumacc.cc:474:replace_alu$7367.C[15]
.sym 128381 $auto$alumacc.cc:474:replace_alu$7367.C[16]
.sym 128418 $auto$alumacc.cc:474:replace_alu$7367.C[17]
.sym 128419 $false
.sym 128420 soc.cpu.pcpi_div.dividend[16]
.sym 128421 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[16]
.sym 128422 $auto$alumacc.cc:474:replace_alu$7367.C[16]
.sym 128424 $auto$alumacc.cc:474:replace_alu$7367.C[18]
.sym 128425 $false
.sym 128426 soc.cpu.pcpi_div.dividend[17]
.sym 128427 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[17]
.sym 128428 $auto$alumacc.cc:474:replace_alu$7367.C[17]
.sym 128430 $auto$alumacc.cc:474:replace_alu$7367.C[19]
.sym 128431 $false
.sym 128432 soc.cpu.pcpi_div.dividend[18]
.sym 128433 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[18]
.sym 128434 $auto$alumacc.cc:474:replace_alu$7367.C[18]
.sym 128436 $auto$alumacc.cc:474:replace_alu$7367.C[20]
.sym 128437 $false
.sym 128438 soc.cpu.pcpi_div.dividend[19]
.sym 128439 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[19]
.sym 128440 $auto$alumacc.cc:474:replace_alu$7367.C[19]
.sym 128442 $auto$alumacc.cc:474:replace_alu$7367.C[21]
.sym 128443 $false
.sym 128444 soc.cpu.pcpi_div.dividend[20]
.sym 128445 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[20]
.sym 128446 $auto$alumacc.cc:474:replace_alu$7367.C[20]
.sym 128448 $auto$alumacc.cc:474:replace_alu$7367.C[22]
.sym 128449 $false
.sym 128450 soc.cpu.pcpi_div.dividend[21]
.sym 128451 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[21]
.sym 128452 $auto$alumacc.cc:474:replace_alu$7367.C[21]
.sym 128454 $auto$alumacc.cc:474:replace_alu$7367.C[23]
.sym 128455 $false
.sym 128456 soc.cpu.pcpi_div.dividend[22]
.sym 128457 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[22]
.sym 128458 $auto$alumacc.cc:474:replace_alu$7367.C[22]
.sym 128460 $auto$alumacc.cc:474:replace_alu$7367.C[24]
.sym 128461 $false
.sym 128462 soc.cpu.pcpi_div.dividend[23]
.sym 128463 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[23]
.sym 128464 $auto$alumacc.cc:474:replace_alu$7367.C[23]
.sym 128504 $auto$alumacc.cc:474:replace_alu$7367.C[24]
.sym 128541 $auto$alumacc.cc:474:replace_alu$7367.C[25]
.sym 128542 $false
.sym 128543 soc.cpu.pcpi_div.dividend[24]
.sym 128544 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[24]
.sym 128545 $auto$alumacc.cc:474:replace_alu$7367.C[24]
.sym 128547 $auto$alumacc.cc:474:replace_alu$7367.C[26]
.sym 128548 $false
.sym 128549 soc.cpu.pcpi_div.dividend[25]
.sym 128550 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[25]
.sym 128551 $auto$alumacc.cc:474:replace_alu$7367.C[25]
.sym 128553 $auto$alumacc.cc:474:replace_alu$7367.C[27]
.sym 128554 $false
.sym 128555 soc.cpu.pcpi_div.dividend[26]
.sym 128556 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[26]
.sym 128557 $auto$alumacc.cc:474:replace_alu$7367.C[26]
.sym 128559 $auto$alumacc.cc:474:replace_alu$7367.C[28]
.sym 128560 $false
.sym 128561 soc.cpu.pcpi_div.dividend[27]
.sym 128562 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[27]
.sym 128563 $auto$alumacc.cc:474:replace_alu$7367.C[27]
.sym 128565 $auto$alumacc.cc:474:replace_alu$7367.C[29]
.sym 128566 $false
.sym 128567 soc.cpu.pcpi_div.dividend[28]
.sym 128568 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[28]
.sym 128569 $auto$alumacc.cc:474:replace_alu$7367.C[28]
.sym 128571 $auto$alumacc.cc:474:replace_alu$7367.C[30]
.sym 128572 $false
.sym 128573 soc.cpu.pcpi_div.dividend[29]
.sym 128574 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[29]
.sym 128575 $auto$alumacc.cc:474:replace_alu$7367.C[29]
.sym 128577 $auto$alumacc.cc:474:replace_alu$7367.C[31]
.sym 128578 $false
.sym 128579 soc.cpu.pcpi_div.dividend[30]
.sym 128580 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[30]
.sym 128581 $auto$alumacc.cc:474:replace_alu$7367.C[30]
.sym 128584 $false
.sym 128585 soc.cpu.pcpi_div.dividend[31]
.sym 128586 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[31]
.sym 128587 $auto$alumacc.cc:474:replace_alu$7367.C[31]
.sym 128665 $false
.sym 128666 $false
.sym 128667 $false
.sym 128668 soc.cpu.pcpi_div.divisor[31]
.sym 128671 $false
.sym 128672 $false
.sym 128673 $false
.sym 128674 soc.cpu.pcpi_div.divisor[44]
.sym 128677 $false
.sym 128678 $false
.sym 128679 $false
.sym 128680 soc.cpu.pcpi_div.divisor[21]
.sym 128683 $false
.sym 128684 $false
.sym 128685 $false
.sym 128686 soc.cpu.pcpi_div.divisor[34]
.sym 128689 $false
.sym 128690 $false
.sym 128691 $false
.sym 128692 soc.cpu.pcpi_div.divisor[23]
.sym 128695 $false
.sym 128696 $false
.sym 128697 $false
.sym 128698 soc.cpu.pcpi_div.divisor[33]
.sym 128701 $false
.sym 128702 $false
.sym 128703 $false
.sym 128704 soc.cpu.pcpi_div.divisor[24]
.sym 128707 $false
.sym 128708 $false
.sym 128709 $false
.sym 128710 soc.cpu.pcpi_div.divisor[27]
.sym 128788 $false
.sym 128789 $false
.sym 128790 $false
.sym 128791 soc.cpu.pcpi_div.divisor[48]
.sym 128923 $false
.sym 128924 $false
.sym 128925 $false
.sym 128926 soc.cpu.pcpi_div.divisor[55]
.sym 128929 $false
.sym 128930 $false
.sym 128931 $false
.sym 128932 soc.cpu.pcpi_div.divisor[58]
.sym 128953 $false
.sym 128954 $false
.sym 128955 $false
.sym 128956 soc.cpu.pcpi_div.divisor[54]
.sym 128967 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.sym 129052 $false
.sym 129053 $false
.sym 129054 $false
.sym 129055 soc.cpu.pcpi_div.divisor[61]
.sym 129076 $false
.sym 129077 $false
.sym 129078 $false
.sym 129079 soc.cpu.pcpi_div.divisor[60]
.sym 129307 flash_io3_di
.sym 129379 $true
.sym 129416 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]$2
.sym 129417 $false
.sym 129418 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.sym 129419 $false
.sym 129420 $false
.sym 129422 $auto$alumacc.cc:474:replace_alu$7358.C[2]
.sym 129424 $false
.sym 129425 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.sym 129428 $auto$alumacc.cc:474:replace_alu$7358.C[3]
.sym 129429 $false
.sym 129430 $false
.sym 129431 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.sym 129432 $auto$alumacc.cc:474:replace_alu$7358.C[2]
.sym 129434 $auto$alumacc.cc:474:replace_alu$7358.C[4]
.sym 129435 $false
.sym 129436 $false
.sym 129437 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.sym 129438 $auto$alumacc.cc:474:replace_alu$7358.C[3]
.sym 129440 $auto$alumacc.cc:474:replace_alu$7358.C[5]
.sym 129441 $false
.sym 129442 $false
.sym 129443 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.sym 129444 $auto$alumacc.cc:474:replace_alu$7358.C[4]
.sym 129446 $auto$alumacc.cc:474:replace_alu$7358.C[6]
.sym 129447 $false
.sym 129448 $false
.sym 129449 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.sym 129450 $auto$alumacc.cc:474:replace_alu$7358.C[5]
.sym 129452 $auto$alumacc.cc:474:replace_alu$7358.C[7]
.sym 129453 $false
.sym 129454 $false
.sym 129455 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.sym 129456 $auto$alumacc.cc:474:replace_alu$7358.C[6]
.sym 129458 $auto$alumacc.cc:474:replace_alu$7358.C[8]
.sym 129459 $false
.sym 129460 $false
.sym 129461 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.sym 129462 $auto$alumacc.cc:474:replace_alu$7358.C[7]
.sym 129534 $auto$alumacc.cc:474:replace_alu$7358.C[8]
.sym 129571 $auto$alumacc.cc:474:replace_alu$7358.C[9]
.sym 129572 $false
.sym 129573 $false
.sym 129574 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.sym 129575 $auto$alumacc.cc:474:replace_alu$7358.C[8]
.sym 129577 $auto$alumacc.cc:474:replace_alu$7358.C[10]
.sym 129578 $false
.sym 129579 $false
.sym 129580 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.sym 129581 $auto$alumacc.cc:474:replace_alu$7358.C[9]
.sym 129583 $auto$alumacc.cc:474:replace_alu$7358.C[11]
.sym 129584 $false
.sym 129585 $false
.sym 129586 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.sym 129587 $auto$alumacc.cc:474:replace_alu$7358.C[10]
.sym 129589 $auto$alumacc.cc:474:replace_alu$7358.C[12]
.sym 129590 $false
.sym 129591 $false
.sym 129592 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.sym 129593 $auto$alumacc.cc:474:replace_alu$7358.C[11]
.sym 129595 $auto$alumacc.cc:474:replace_alu$7358.C[13]
.sym 129596 $false
.sym 129597 $false
.sym 129598 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.sym 129599 $auto$alumacc.cc:474:replace_alu$7358.C[12]
.sym 129601 $auto$alumacc.cc:474:replace_alu$7358.C[14]
.sym 129602 $false
.sym 129603 $false
.sym 129604 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.sym 129605 $auto$alumacc.cc:474:replace_alu$7358.C[13]
.sym 129607 $auto$alumacc.cc:474:replace_alu$7358.C[15]
.sym 129608 $false
.sym 129609 $false
.sym 129610 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.sym 129611 $auto$alumacc.cc:474:replace_alu$7358.C[14]
.sym 129613 $auto$alumacc.cc:474:replace_alu$7358.C[16]
.sym 129614 $false
.sym 129615 $false
.sym 129616 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.sym 129617 $auto$alumacc.cc:474:replace_alu$7358.C[15]
.sym 129689 $auto$alumacc.cc:474:replace_alu$7358.C[16]
.sym 129726 $auto$alumacc.cc:474:replace_alu$7358.C[17]
.sym 129727 $false
.sym 129728 $false
.sym 129729 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.sym 129730 $auto$alumacc.cc:474:replace_alu$7358.C[16]
.sym 129732 $auto$alumacc.cc:474:replace_alu$7358.C[18]
.sym 129733 $false
.sym 129734 $false
.sym 129735 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.sym 129736 $auto$alumacc.cc:474:replace_alu$7358.C[17]
.sym 129738 $auto$alumacc.cc:474:replace_alu$7358.C[19]
.sym 129739 $false
.sym 129740 $false
.sym 129741 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.sym 129742 $auto$alumacc.cc:474:replace_alu$7358.C[18]
.sym 129744 $auto$alumacc.cc:474:replace_alu$7358.C[20]
.sym 129745 $false
.sym 129746 $false
.sym 129747 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.sym 129748 $auto$alumacc.cc:474:replace_alu$7358.C[19]
.sym 129750 $auto$alumacc.cc:474:replace_alu$7358.C[21]
.sym 129751 $false
.sym 129752 $false
.sym 129753 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.sym 129754 $auto$alumacc.cc:474:replace_alu$7358.C[20]
.sym 129756 $auto$alumacc.cc:474:replace_alu$7358.C[22]
.sym 129757 $false
.sym 129758 $false
.sym 129759 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.sym 129760 $auto$alumacc.cc:474:replace_alu$7358.C[21]
.sym 129762 $auto$alumacc.cc:474:replace_alu$7358.C[23]
.sym 129763 $false
.sym 129764 $false
.sym 129765 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.sym 129766 $auto$alumacc.cc:474:replace_alu$7358.C[22]
.sym 129768 $auto$alumacc.cc:474:replace_alu$7358.C[24]
.sym 129769 $false
.sym 129770 $false
.sym 129771 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.sym 129772 $auto$alumacc.cc:474:replace_alu$7358.C[23]
.sym 129844 $auto$alumacc.cc:474:replace_alu$7358.C[24]
.sym 129881 $auto$alumacc.cc:474:replace_alu$7358.C[25]
.sym 129882 $false
.sym 129883 $false
.sym 129884 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.sym 129885 $auto$alumacc.cc:474:replace_alu$7358.C[24]
.sym 129887 $auto$alumacc.cc:474:replace_alu$7358.C[26]
.sym 129888 $false
.sym 129889 $false
.sym 129890 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.sym 129891 $auto$alumacc.cc:474:replace_alu$7358.C[25]
.sym 129893 $auto$alumacc.cc:474:replace_alu$7358.C[27]
.sym 129894 $false
.sym 129895 $false
.sym 129896 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.sym 129897 $auto$alumacc.cc:474:replace_alu$7358.C[26]
.sym 129899 $auto$alumacc.cc:474:replace_alu$7358.C[28]
.sym 129900 $false
.sym 129901 $false
.sym 129902 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.sym 129903 $auto$alumacc.cc:474:replace_alu$7358.C[27]
.sym 129905 $auto$alumacc.cc:474:replace_alu$7358.C[29]
.sym 129906 $false
.sym 129907 $false
.sym 129908 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.sym 129909 $auto$alumacc.cc:474:replace_alu$7358.C[28]
.sym 129911 $auto$alumacc.cc:474:replace_alu$7358.C[30]
.sym 129912 $false
.sym 129913 $false
.sym 129914 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.sym 129915 $auto$alumacc.cc:474:replace_alu$7358.C[29]
.sym 129917 $auto$alumacc.cc:474:replace_alu$7358.C[31]
.sym 129918 $false
.sym 129919 $false
.sym 129920 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.sym 129921 $auto$alumacc.cc:474:replace_alu$7358.C[30]
.sym 129924 $false
.sym 129925 $false
.sym 129926 $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31]
.sym 129927 $auto$alumacc.cc:474:replace_alu$7358.C[31]
.sym 130049 $false
.sym 130050 $false
.sym 130051 $false
.sym 130052 soc.cpu.reg_op2[12]
.sym 130055 $false
.sym 130056 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130057 $abc$64360$auto$wreduce.cc:454:run$7037[8]
.sym 130058 soc.cpu.reg_op2[8]
.sym 130061 $false
.sym 130062 $false
.sym 130063 $false
.sym 130064 soc.cpu.reg_op2[14]
.sym 130067 $false
.sym 130068 $false
.sym 130069 $false
.sym 130070 soc.cpu.reg_op2[19]
.sym 130073 $false
.sym 130074 $false
.sym 130075 $false
.sym 130076 soc.cpu.reg_op2[15]
.sym 130192 $false
.sym 130193 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130194 $abc$64360$auto$wreduce.cc:454:run$7037[17]
.sym 130195 soc.cpu.reg_op2[17]
.sym 130198 $false
.sym 130199 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130200 $abc$64360$auto$wreduce.cc:454:run$7037[7]
.sym 130201 soc.cpu.reg_op2[7]
.sym 130216 $false
.sym 130217 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130218 $abc$64360$auto$wreduce.cc:454:run$7037[12]
.sym 130219 soc.cpu.reg_op2[12]
.sym 130228 $false
.sym 130229 $false
.sym 130230 $false
.sym 130231 soc.cpu.reg_op2[27]
.sym 130234 $false
.sym 130235 $false
.sym 130236 $false
.sym 130237 soc.cpu.reg_op2[16]
.sym 130347 $false
.sym 130348 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130349 $abc$64360$auto$wreduce.cc:454:run$7037[16]
.sym 130350 soc.cpu.reg_op2[16]
.sym 130365 $false
.sym 130366 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130367 $abc$64360$auto$wreduce.cc:454:run$7037[6]
.sym 130368 soc.cpu.reg_op2[6]
.sym 130371 $false
.sym 130372 $false
.sym 130373 $false
.sym 130374 soc.cpu.reg_op2[26]
.sym 130389 $false
.sym 130390 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130391 $abc$64360$auto$wreduce.cc:454:run$7037[19]
.sym 130392 soc.cpu.reg_op2[19]
.sym 130502 $false
.sym 130503 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130504 $abc$64360$auto$wreduce.cc:454:run$7037[26]
.sym 130505 soc.cpu.reg_op2[26]
.sym 130508 $false
.sym 130509 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130510 $abc$64360$auto$wreduce.cc:454:run$7037[5]
.sym 130511 soc.cpu.reg_op2[5]
.sym 130532 $false
.sym 130533 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130534 $abc$64360$auto$wreduce.cc:454:run$7037[21]
.sym 130535 soc.cpu.reg_op2[21]
.sym 130663 $false
.sym 130664 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130665 $abc$64360$auto$wreduce.cc:454:run$7037[9]
.sym 130666 soc.cpu.reg_op2[9]
.sym 130669 $false
.sym 130670 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130671 $abc$64360$auto$wreduce.cc:454:run$7037[20]
.sym 130672 soc.cpu.reg_op2[20]
.sym 130675 $false
.sym 130676 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130677 $abc$64360$auto$wreduce.cc:454:run$7037[22]
.sym 130678 soc.cpu.reg_op2[22]
.sym 130693 $false
.sym 130694 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130695 $abc$64360$auto$wreduce.cc:454:run$7037[15]
.sym 130696 soc.cpu.reg_op2[15]
.sym 130830 $false
.sym 130831 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130832 $abc$64360$auto$wreduce.cc:454:run$7037[18]
.sym 130833 soc.cpu.reg_op2[18]
.sym 130836 $false
.sym 130837 $abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.sym 130838 $abc$64360$auto$wreduce.cc:454:run$7037[27]
.sym 130839 soc.cpu.reg_op2[27]
.sym 130967 $false
.sym 130968 soc.cpu.pcpi_div.start$2
.sym 130969 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[52]_new_inv_
.sym 130970 soc.cpu.pcpi_div.divisor[53]
.sym 130973 $false
.sym 130974 soc.cpu.pcpi_div.start$2
.sym 130975 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[57]_new_inv_
.sym 130976 soc.cpu.pcpi_div.divisor[58]
.sym 130985 $false
.sym 130986 soc.cpu.pcpi_div.start$2
.sym 130987 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[53]_new_inv_
.sym 130988 soc.cpu.pcpi_div.divisor[54]
.sym 130991 $false
.sym 130992 soc.cpu.pcpi_div.start$2
.sym 130993 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[51]_new_inv_
.sym 130994 soc.cpu.pcpi_div.divisor[52]
.sym 130997 $false
.sym 130998 soc.cpu.pcpi_div.start$2
.sym 130999 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[50]_new_inv_
.sym 131000 soc.cpu.pcpi_div.divisor[51]
.sym 131003 $false
.sym 131004 soc.cpu.pcpi_div.start$2
.sym 131005 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[58]_new_inv_
.sym 131006 soc.cpu.pcpi_div.divisor[59]
.sym 131013 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 131014 clk_16mhz$2$2
.sym 131015 $false
.sym 131122 $false
.sym 131123 soc.cpu.pcpi_div.start$2
.sym 131124 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[46]_new_inv_
.sym 131125 soc.cpu.pcpi_div.divisor[47]
.sym 131140 $false
.sym 131141 soc.cpu.pcpi_div.start$2
.sym 131142 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[48]_new_inv_
.sym 131143 soc.cpu.pcpi_div.divisor[49]
.sym 131146 $false
.sym 131147 soc.cpu.pcpi_div.start$2
.sym 131148 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[47]_new_inv_
.sym 131149 soc.cpu.pcpi_div.divisor[48]
.sym 131152 $false
.sym 131153 soc.cpu.pcpi_div.start$2
.sym 131154 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[49]_new_inv_
.sym 131155 soc.cpu.pcpi_div.divisor[50]
.sym 131168 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 131169 clk_16mhz$2$2
.sym 131170 $false
.sym 131277 $false
.sym 131278 soc.cpu.pcpi_div.start$2
.sym 131279 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[39]_new_inv_
.sym 131280 soc.cpu.pcpi_div.divisor[40]
.sym 131289 $false
.sym 131290 soc.cpu.pcpi_div.start$2
.sym 131291 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[37]_new_inv_
.sym 131292 soc.cpu.pcpi_div.divisor[38]
.sym 131295 $false
.sym 131296 soc.cpu.pcpi_div.start$2
.sym 131297 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[38]_new_inv_
.sym 131298 soc.cpu.pcpi_div.divisor[39]
.sym 131301 $false
.sym 131302 soc.cpu.pcpi_div.start$2
.sym 131303 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[35]_new_inv_
.sym 131304 soc.cpu.pcpi_div.divisor[36]
.sym 131307 $false
.sym 131308 soc.cpu.pcpi_div.start$2
.sym 131309 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[36]_new_inv_
.sym 131310 soc.cpu.pcpi_div.divisor[37]
.sym 131313 $false
.sym 131314 soc.cpu.pcpi_div.start$2
.sym 131315 $abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[40]_new_inv_
.sym 131316 soc.cpu.pcpi_div.divisor[41]
.sym 131323 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 131324 clk_16mhz$2$2
.sym 131325 $false
.sym 131432 soc.cpu.pcpi_div.quotient_msk[3]
.sym 131433 $false
.sym 131434 $false
.sym 131435 $false
.sym 131438 soc.cpu.pcpi_div.quotient_msk[6]
.sym 131439 $false
.sym 131440 $false
.sym 131441 $false
.sym 131444 soc.cpu.pcpi_div.quotient_msk[5]
.sym 131445 $false
.sym 131446 $false
.sym 131447 $false
.sym 131450 soc.cpu.pcpi_div.quotient_msk[2]
.sym 131451 $false
.sym 131452 $false
.sym 131453 $false
.sym 131456 soc.cpu.pcpi_div.quotient_msk[8]
.sym 131457 $false
.sym 131458 $false
.sym 131459 $false
.sym 131462 soc.cpu.pcpi_div.quotient_msk[9]
.sym 131463 $false
.sym 131464 $false
.sym 131465 $false
.sym 131468 soc.cpu.pcpi_div.quotient_msk[4]
.sym 131469 $false
.sym 131470 $false
.sym 131471 $false
.sym 131474 soc.cpu.pcpi_div.quotient_msk[7]
.sym 131475 $false
.sym 131476 $false
.sym 131477 $false
.sym 131478 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 131479 clk_16mhz$2$2
.sym 131480 soc.cpu.pcpi_div.start$2
.sym 131611 soc.cpu.pcpi_div.quotient_msk[10]
.sym 131612 $false
.sym 131613 $false
.sym 131614 $false
.sym 131629 soc.cpu.pcpi_div.quotient_msk[11]
.sym 131630 $false
.sym 131631 $false
.sym 131632 $false
.sym 131633 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 131634 clk_16mhz$2$2
.sym 131635 soc.cpu.pcpi_div.start$2
.sym 131742 soc.cpu.pcpi_div.quotient_msk[18]
.sym 131743 $false
.sym 131744 $false
.sym 131745 $false
.sym 131754 soc.cpu.pcpi_div.quotient_msk[22]
.sym 131755 $false
.sym 131756 $false
.sym 131757 $false
.sym 131760 soc.cpu.pcpi_div.quotient_msk[1]
.sym 131761 $false
.sym 131762 $false
.sym 131763 $false
.sym 131778 soc.cpu.pcpi_div.quotient_msk[19]
.sym 131779 $false
.sym 131780 $false
.sym 131781 $false
.sym 131784 soc.cpu.pcpi_div.quotient_msk[21]
.sym 131785 $false
.sym 131786 $false
.sym 131787 $false
.sym 131788 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 131789 clk_16mhz$2$2
.sym 131790 soc.cpu.pcpi_div.start$2
.sym 131909 $false
.sym 131910 $false
.sym 131911 $false
.sym 131912 soc.cpu.pcpi_div.divisor[37]
.sym 131915 soc.cpu.pcpi_div.divisor[39]
.sym 131916 soc.cpu.pcpi_div.divisor[38]
.sym 131917 soc.cpu.pcpi_div.divisor[37]
.sym 131918 soc.cpu.pcpi_div.divisor[36]
.sym 131927 $false
.sym 131928 $false
.sym 131929 $false
.sym 131930 soc.cpu.pcpi_div.divisor[38]
.sym 131933 $false
.sym 131934 $false
.sym 131935 $false
.sym 131936 soc.cpu.pcpi_div.divisor[36]
.sym 131939 soc.cpu.pcpi_div.quotient_msk[23]
.sym 131940 $false
.sym 131941 $false
.sym 131942 $false
.sym 131943 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 131944 clk_16mhz$2$2
.sym 131945 soc.cpu.pcpi_div.start$2
.sym 132052 $false
.sym 132053 $false
.sym 132054 $false
.sym 132055 soc.cpu.pcpi_div.divisor[47]
.sym 132058 $false
.sym 132059 $abc$64360$new_n5507_
.sym 132060 soc.cpu.pcpi_div.divisor[55]
.sym 132061 soc.cpu.pcpi_div.divisor[49]
.sym 132070 $false
.sym 132071 $false
.sym 132072 $false
.sym 132073 soc.cpu.pcpi_div.divisor[49]
.sym 132076 $false
.sym 132077 $false
.sym 132078 $false
.sym 132079 soc.cpu.pcpi_div.divisor[57]
.sym 132082 $false
.sym 132083 $false
.sym 132084 $false
.sym 132085 soc.cpu.pcpi_div.divisor[39]
.sym 132088 $false
.sym 132089 $false
.sym 132090 $false
.sym 132091 soc.cpu.pcpi_div.divisor[46]
.sym 132094 $false
.sym 132095 soc.cpu.pcpi_div.divisor[47]
.sym 132096 soc.cpu.pcpi_div.divisor[43]
.sym 132097 soc.cpu.pcpi_div.divisor[40]
.sym 132213 $false
.sym 132214 $false
.sym 132215 $false
.sym 132216 soc.cpu.pcpi_div.divisor[40]
.sym 132219 $false
.sym 132220 soc.cpu.pcpi_div.divisor[54]
.sym 132221 soc.cpu.pcpi_div.divisor[51]
.sym 132222 soc.cpu.pcpi_div.divisor[48]
.sym 132231 $false
.sym 132232 $false
.sym 132233 $false
.sym 132234 soc.cpu.pcpi_div.divisor[53]
.sym 132237 $false
.sym 132238 $abc$64360$new_n5505_
.sym 132239 soc.cpu.pcpi_div.divisor[58]
.sym 132240 soc.cpu.pcpi_div.divisor[53]
.sym 132243 $false
.sym 132244 $false
.sym 132245 $false
.sym 132246 soc.cpu.pcpi_div.divisor[43]
.sym 132362 $false
.sym 132363 $false
.sym 132364 $false
.sym 132365 soc.cpu.pcpi_div.divisor[41]
.sym 132368 $abc$64360$new_n5506_
.sym 132369 $abc$64360$new_n5503_
.sym 132370 soc.cpu.pcpi_div.divisor[52]
.sym 132371 soc.cpu.pcpi_div.divisor[50]
.sym 132374 $false
.sym 132375 $false
.sym 132376 $false
.sym 132377 soc.cpu.pcpi_div.divisor[35]
.sym 132380 $false
.sym 132381 $false
.sym 132382 $false
.sym 132383 soc.cpu.pcpi_div.divisor[51]
.sym 132386 $false
.sym 132387 $false
.sym 132388 $false
.sym 132389 soc.cpu.pcpi_div.divisor[50]
.sym 132392 $false
.sym 132393 $abc$64360$new_n5504_
.sym 132394 soc.cpu.pcpi_div.divisor[27]
.sym 132395 soc.cpu.pcpi_div.dividend[27]
.sym 132398 $false
.sym 132399 $false
.sym 132400 $false
.sym 132401 soc.cpu.pcpi_div.divisor[52]
.sym 132404 $false
.sym 132405 $false
.sym 132406 $false
.sym 132407 soc.cpu.pcpi_div.divisor[59]
.sym 132517 soc.cpu.pcpi_div.divisor[13]
.sym 132518 soc.cpu.pcpi_div.dividend[13]
.sym 132519 soc.cpu.pcpi_div.dividend[15]
.sym 132520 soc.cpu.pcpi_div.divisor[15]
.sym 132523 soc.cpu.pcpi_div.divisor[2]
.sym 132524 $false
.sym 132525 $false
.sym 132526 $false
.sym 132529 soc.cpu.pcpi_div.divisor[3]
.sym 132530 $false
.sym 132531 $false
.sym 132532 $false
.sym 132535 soc.cpu.pcpi_div.divisor[14]
.sym 132536 $false
.sym 132537 $false
.sym 132538 $false
.sym 132541 soc.cpu.pcpi_div.divisor[15]
.sym 132542 $false
.sym 132543 $false
.sym 132544 $false
.sym 132547 soc.cpu.pcpi_div.divisor[12]
.sym 132548 $false
.sym 132549 $false
.sym 132550 $false
.sym 132553 soc.cpu.pcpi_div.divisor[4]
.sym 132554 $false
.sym 132555 $false
.sym 132556 $false
.sym 132559 soc.cpu.pcpi_div.divisor[13]
.sym 132560 $false
.sym 132561 $false
.sym 132562 $false
.sym 132563 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 132564 clk_16mhz$2$2
.sym 132565 soc.cpu.pcpi_div.start$2
.sym 132672 $false
.sym 132673 $false
.sym 132674 $false
.sym 132675 soc.cpu.pcpi_div.divisor[12]
.sym 132678 $false
.sym 132679 $false
.sym 132680 soc.cpu.pcpi_div.dividend[12]
.sym 132681 soc.cpu.pcpi_div.divisor[12]
.sym 132684 $false
.sym 132685 $false
.sym 132686 $false
.sym 132687 soc.cpu.pcpi_div.divisor[1]
.sym 132690 soc.cpu.pcpi_div.divisor[12]
.sym 132691 soc.cpu.pcpi_div.dividend[12]
.sym 132692 soc.cpu.pcpi_div.divisor[15]
.sym 132693 soc.cpu.pcpi_div.dividend[15]
.sym 132696 $false
.sym 132697 $abc$64360$new_n5510_
.sym 132698 soc.cpu.pcpi_div.divisor[2]
.sym 132699 soc.cpu.pcpi_div.dividend[2]
.sym 132702 soc.cpu.pcpi_div.divisor[3]
.sym 132703 soc.cpu.pcpi_div.dividend[3]
.sym 132704 soc.cpu.pcpi_div.dividend[13]
.sym 132705 soc.cpu.pcpi_div.divisor[13]
.sym 132708 $abc$64360$new_n5512_
.sym 132709 $abc$64360$new_n5511_
.sym 132710 $abc$64360$new_n5508_
.sym 132711 $abc$64360$new_n5502_
.sym 132714 $false
.sym 132715 $abc$64360$new_n5509_
.sym 132716 soc.cpu.pcpi_div.divisor[14]
.sym 132717 soc.cpu.pcpi_div.dividend[14]
.sym 132827 $false
.sym 132828 $false
.sym 132829 $false
.sym 132830 soc.cpu.pcpi_div.divisor[3]
.sym 132833 $false
.sym 132834 $false
.sym 132835 $false
.sym 132836 soc.cpu.pcpi_div.divisor[2]
.sym 132839 $false
.sym 132840 $false
.sym 132841 $false
.sym 132842 soc.cpu.pcpi_div.divisor[15]
.sym 132851 $false
.sym 132852 $false
.sym 132853 $false
.sym 132854 soc.cpu.pcpi_div.divisor[14]
.sym 132857 $false
.sym 132858 $false
.sym 132859 $false
.sym 132860 soc.cpu.pcpi_div.divisor[11]
.sym 132863 $false
.sym 132864 $false
.sym 132865 $false
.sym 132866 soc.cpu.pcpi_div.divisor[13]
.sym 132869 soc.cpu.pcpi_div.divisor[16]
.sym 132870 $false
.sym 132871 $false
.sym 132872 $false
.sym 132873 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 132874 clk_16mhz$2$2
.sym 132875 soc.cpu.pcpi_div.start$2
.sym 132944 $true
.sym 132981 $auto$alumacc.cc:474:replace_alu$7212.C[1]
.sym 132983 soc.cpu.pcpi_div.dividend[0]
.sym 132984 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0]
.sym 132987 $auto$alumacc.cc:474:replace_alu$7212.C[2]
.sym 132989 soc.cpu.pcpi_div.dividend[1]
.sym 132990 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[1]
.sym 132993 $auto$alumacc.cc:474:replace_alu$7212.C[3]
.sym 132995 soc.cpu.pcpi_div.dividend[2]
.sym 132996 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[2]
.sym 132999 $auto$alumacc.cc:474:replace_alu$7212.C[4]
.sym 133001 soc.cpu.pcpi_div.dividend[3]
.sym 133002 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[3]
.sym 133005 $auto$alumacc.cc:474:replace_alu$7212.C[5]
.sym 133007 soc.cpu.pcpi_div.dividend[4]
.sym 133008 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[4]
.sym 133011 $auto$alumacc.cc:474:replace_alu$7212.C[6]
.sym 133013 soc.cpu.pcpi_div.dividend[5]
.sym 133014 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[5]
.sym 133017 $auto$alumacc.cc:474:replace_alu$7212.C[7]
.sym 133019 soc.cpu.pcpi_div.dividend[6]
.sym 133020 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[6]
.sym 133023 $auto$alumacc.cc:474:replace_alu$7212.C[8]
.sym 133025 soc.cpu.pcpi_div.dividend[7]
.sym 133026 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[7]
.sym 133099 $auto$alumacc.cc:474:replace_alu$7212.C[8]
.sym 133136 $auto$alumacc.cc:474:replace_alu$7212.C[9]
.sym 133138 soc.cpu.pcpi_div.dividend[8]
.sym 133139 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[8]
.sym 133142 $auto$alumacc.cc:474:replace_alu$7212.C[10]
.sym 133144 soc.cpu.pcpi_div.dividend[9]
.sym 133145 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[9]
.sym 133148 $auto$alumacc.cc:474:replace_alu$7212.C[11]
.sym 133150 soc.cpu.pcpi_div.dividend[10]
.sym 133151 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[10]
.sym 133154 $auto$alumacc.cc:474:replace_alu$7212.C[12]
.sym 133156 soc.cpu.pcpi_div.dividend[11]
.sym 133157 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[11]
.sym 133160 $auto$alumacc.cc:474:replace_alu$7212.C[13]
.sym 133162 soc.cpu.pcpi_div.dividend[12]
.sym 133163 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[12]
.sym 133166 $auto$alumacc.cc:474:replace_alu$7212.C[14]
.sym 133168 soc.cpu.pcpi_div.dividend[13]
.sym 133169 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[13]
.sym 133172 $auto$alumacc.cc:474:replace_alu$7212.C[15]
.sym 133174 soc.cpu.pcpi_div.dividend[14]
.sym 133175 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[14]
.sym 133178 $auto$alumacc.cc:474:replace_alu$7212.C[16]
.sym 133180 soc.cpu.pcpi_div.dividend[15]
.sym 133181 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[15]
.sym 133254 $auto$alumacc.cc:474:replace_alu$7212.C[16]
.sym 133291 $auto$alumacc.cc:474:replace_alu$7212.C[17]
.sym 133293 soc.cpu.pcpi_div.dividend[16]
.sym 133294 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[16]
.sym 133297 $auto$alumacc.cc:474:replace_alu$7212.C[18]
.sym 133299 soc.cpu.pcpi_div.dividend[17]
.sym 133300 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[17]
.sym 133303 $auto$alumacc.cc:474:replace_alu$7212.C[19]
.sym 133305 soc.cpu.pcpi_div.dividend[18]
.sym 133306 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[18]
.sym 133309 $auto$alumacc.cc:474:replace_alu$7212.C[20]
.sym 133311 soc.cpu.pcpi_div.dividend[19]
.sym 133312 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[19]
.sym 133315 $auto$alumacc.cc:474:replace_alu$7212.C[21]
.sym 133317 soc.cpu.pcpi_div.dividend[20]
.sym 133318 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[20]
.sym 133321 $auto$alumacc.cc:474:replace_alu$7212.C[22]
.sym 133323 soc.cpu.pcpi_div.dividend[21]
.sym 133324 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[21]
.sym 133327 $auto$alumacc.cc:474:replace_alu$7212.C[23]
.sym 133329 soc.cpu.pcpi_div.dividend[22]
.sym 133330 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[22]
.sym 133333 $auto$alumacc.cc:474:replace_alu$7212.C[24]
.sym 133335 soc.cpu.pcpi_div.dividend[23]
.sym 133336 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[23]
.sym 133409 $auto$alumacc.cc:474:replace_alu$7212.C[24]
.sym 133446 $auto$alumacc.cc:474:replace_alu$7212.C[25]
.sym 133448 soc.cpu.pcpi_div.dividend[24]
.sym 133449 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[24]
.sym 133452 $auto$alumacc.cc:474:replace_alu$7212.C[26]
.sym 133454 soc.cpu.pcpi_div.dividend[25]
.sym 133455 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[25]
.sym 133458 $auto$alumacc.cc:474:replace_alu$7212.C[27]
.sym 133460 soc.cpu.pcpi_div.dividend[26]
.sym 133461 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[26]
.sym 133464 $auto$alumacc.cc:474:replace_alu$7212.C[28]
.sym 133466 soc.cpu.pcpi_div.dividend[27]
.sym 133467 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[27]
.sym 133470 $auto$alumacc.cc:474:replace_alu$7212.C[29]
.sym 133472 soc.cpu.pcpi_div.dividend[28]
.sym 133473 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[28]
.sym 133476 $auto$alumacc.cc:474:replace_alu$7212.C[30]
.sym 133478 soc.cpu.pcpi_div.dividend[29]
.sym 133479 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[29]
.sym 133482 $auto$alumacc.cc:474:replace_alu$7212.C[31]
.sym 133484 soc.cpu.pcpi_div.dividend[30]
.sym 133485 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[30]
.sym 133488 $auto$alumacc.cc:474:replace_alu$7212.C[32]
.sym 133490 soc.cpu.pcpi_div.dividend[31]
.sym 133491 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[31]
.sym 133564 $auto$alumacc.cc:474:replace_alu$7212.C[32]
.sym 133601 $auto$alumacc.cc:474:replace_alu$7212.C[33]
.sym 133603 $false
.sym 133604 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[32]
.sym 133607 $auto$alumacc.cc:474:replace_alu$7212.C[34]
.sym 133609 $false
.sym 133610 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[33]
.sym 133613 $auto$alumacc.cc:474:replace_alu$7212.C[35]
.sym 133615 $false
.sym 133616 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[34]
.sym 133619 $auto$alumacc.cc:474:replace_alu$7212.C[36]
.sym 133621 $false
.sym 133622 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[35]
.sym 133625 $auto$alumacc.cc:474:replace_alu$7212.C[37]
.sym 133627 $false
.sym 133628 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[36]
.sym 133631 $auto$alumacc.cc:474:replace_alu$7212.C[38]
.sym 133633 $false
.sym 133634 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[37]
.sym 133637 $auto$alumacc.cc:474:replace_alu$7212.C[39]
.sym 133639 $false
.sym 133640 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[38]
.sym 133643 $auto$alumacc.cc:474:replace_alu$7212.C[40]
.sym 133645 $false
.sym 133646 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[39]
.sym 133719 $auto$alumacc.cc:474:replace_alu$7212.C[40]
.sym 133756 $auto$alumacc.cc:474:replace_alu$7212.C[41]
.sym 133758 $false
.sym 133759 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[40]
.sym 133762 $auto$alumacc.cc:474:replace_alu$7212.C[42]
.sym 133764 $false
.sym 133765 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[41]
.sym 133768 $auto$alumacc.cc:474:replace_alu$7212.C[43]
.sym 133770 $false
.sym 133771 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[42]
.sym 133774 $auto$alumacc.cc:474:replace_alu$7212.C[44]
.sym 133776 $false
.sym 133777 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[43]
.sym 133780 $auto$alumacc.cc:474:replace_alu$7212.C[45]
.sym 133782 $false
.sym 133783 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[44]
.sym 133786 $auto$alumacc.cc:474:replace_alu$7212.C[46]
.sym 133788 $false
.sym 133789 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[45]
.sym 133792 $auto$alumacc.cc:474:replace_alu$7212.C[47]
.sym 133794 $false
.sym 133795 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[46]
.sym 133798 $auto$alumacc.cc:474:replace_alu$7212.C[48]
.sym 133800 $false
.sym 133801 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[47]
.sym 133874 $auto$alumacc.cc:474:replace_alu$7212.C[48]
.sym 133911 $auto$alumacc.cc:474:replace_alu$7212.C[49]
.sym 133913 $false
.sym 133914 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[48]
.sym 133917 $auto$alumacc.cc:474:replace_alu$7212.C[50]
.sym 133919 $false
.sym 133920 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[49]
.sym 133923 $auto$alumacc.cc:474:replace_alu$7212.C[51]
.sym 133925 $false
.sym 133926 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[50]
.sym 133929 $auto$alumacc.cc:474:replace_alu$7212.C[52]
.sym 133931 $false
.sym 133932 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[51]
.sym 133935 $auto$alumacc.cc:474:replace_alu$7212.C[53]
.sym 133937 $false
.sym 133938 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[52]
.sym 133941 $auto$alumacc.cc:474:replace_alu$7212.C[54]
.sym 133943 $false
.sym 133944 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[53]
.sym 133947 $auto$alumacc.cc:474:replace_alu$7212.C[55]
.sym 133949 $false
.sym 133950 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[54]
.sym 133953 $auto$alumacc.cc:474:replace_alu$7212.C[56]
.sym 133955 $false
.sym 133956 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[55]
.sym 134029 $auto$alumacc.cc:474:replace_alu$7212.C[56]
.sym 134066 $auto$alumacc.cc:474:replace_alu$7212.C[57]
.sym 134068 $false
.sym 134069 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[56]
.sym 134072 $auto$alumacc.cc:474:replace_alu$7212.C[58]
.sym 134074 $false
.sym 134075 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[57]
.sym 134078 $auto$alumacc.cc:474:replace_alu$7212.C[59]
.sym 134080 $false
.sym 134081 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[58]
.sym 134084 $auto$alumacc.cc:474:replace_alu$7212.C[60]
.sym 134086 $false
.sym 134087 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[59]
.sym 134090 $auto$alumacc.cc:474:replace_alu$7212.C[61]
.sym 134092 $false
.sym 134093 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[60]
.sym 134096 $auto$alumacc.cc:474:replace_alu$7212.C[62]
.sym 134098 $false
.sym 134099 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[61]
.sym 134102 $abc$64360$auto$alumacc.cc:491:replace_alu$7214[62]
.sym 134104 $false
.sym 134105 $abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[62]
.sym 134109 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460$2
.sym 134110 $abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$48430
.sym 134111 $abc$64360$auto$rtlil.cc:1847:ReduceAnd$7220_new_
.sym 134112 $abc$64360$auto$alumacc.cc:491:replace_alu$7214[62]
.sym 134231 flash_io3_do
.sym 134233 flash_io3_oe
.sym 134681 $abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460
.sym 134711 soc.cpu.pcpi_div.start
