{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607551029345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607551029346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 18:57:09 2020 " "Processing started: Wed Dec 09 18:57:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607551029346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607551029346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607551029346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607551029670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-estrutura " "Found design unit 1: subtrator-estrutura" {  } { { "subtrator.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030043 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-estrutura " "Found design unit 1: divisor-estrutura" {  } { { "divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030045 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030048 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030050 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualazero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file igualazero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/igualazero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030051 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/mux2para1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030053 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030055 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-estrutura " "Found design unit 1: somador-estrutura" {  } { { "somador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030057 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorigual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maiorigual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maiorigual-estrutura " "Found design unit 1: maiorigual-estrutura" {  } { { "maiorigual.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/maiorigual.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030059 ""} { "Info" "ISGN_ENTITY_NAME" "1 maiorigual " "Found entity 1: maiorigual" {  } { { "maiorigual.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/maiorigual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_divisor-behavior " "Found design unit 1: tb_divisor-behavior" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030061 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_divisor " "Found entity 1: tb_divisor" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607551030061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607551030061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor " "Elaborating entity \"divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607551030092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:controle " "Elaborating entity \"bc\" for hierarchy \"bc:controle\"" {  } { { "divisor.vhd" "controle" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/divisor.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo bo:datapath " "Elaborating entity \"bo\" for hierarchy \"bo:datapath\"" {  } { { "divisor.vhd" "datapath" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/divisor.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo:datapath\|mux2para1:mux1 " "Elaborating entity \"mux2para1\" for hierarchy \"bo:datapath\|mux2para1:mux1\"" {  } { { "bo.vhd" "mux1" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:datapath\|registrador:regA " "Elaborating entity \"registrador\" for hierarchy \"bo:datapath\|registrador:regA\"" {  } { { "bo.vhd" "regA" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030100 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(17) " "VHDL Process Statement warning at registrador.vhd(17): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/registrador.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607551030100 "|divisor|bo:datapath|registrador:regA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator bo:datapath\|subtrator:sub " "Elaborating entity \"subtrator\" for hierarchy \"bo:datapath\|subtrator:sub\"" {  } { { "bo.vhd" "sub" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualazero bo:datapath\|igualazero:geraBz " "Elaborating entity \"igualazero\" for hierarchy \"bo:datapath\|igualazero:geraBz\"" {  } { { "bo.vhd" "geraBz" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador bo:datapath\|somador:soma " "Elaborating entity \"somador\" for hierarchy \"bo:datapath\|somador:soma\"" {  } { { "bo.vhd" "soma" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maiorigual bo:datapath\|maiorigual:AmaiorB " "Elaborating entity \"maiorigual\" for hierarchy \"bo:datapath\|maiorigual:AmaiorB\"" {  } { { "bo.vhd" "AmaiorB" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607551030111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607551030541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607551030541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607551030571 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607551030571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607551030571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607551030571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607551030592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 18:57:10 2020 " "Processing ended: Wed Dec 09 18:57:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607551030592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607551030592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607551030592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607551030592 ""}
