// Seed: 724197186
module module_0;
  \id_1 (
      .id_0($realtime), .id_1(id_2)
  ); id_3(
      .id_0()
  );
  wire id_4;
  wire id_5;
  wire id_6;
  specify
    $width(negedge id_7[-1'b0], \id_1 );
    (id_8 - => id_9) = (-1'h0 : id_9  : -1, $realtime : 1  : -1'b0);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  logic [7:0] id_15;
  id_16(
      .id_0(id_14),
      .id_1(id_2),
      .id_2(id_7),
      .id_3(id_2),
      .id_4(-1),
      .id_5($realtime),
      .id_6(id_4),
      .id_7(((1))),
      .id_8(id_15[-1]),
      .id_9(1'b0)
  );
  wire id_17;
  module_0 modCall_1 ();
  wire  id_18;
  uwire id_19 = $realtime;
endmodule
