The following files were generated for 'VIO_IP' in directory
C:\Users\Alireza\Desktop\FPGA\ICON_VIO\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * VIO_IP.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * VIO_IP.cdc
   * VIO_IP.constraints/VIO_IP.ucf
   * VIO_IP.constraints/VIO_IP.xdc
   * VIO_IP.ngc
   * VIO_IP.ucf
   * VIO_IP.vhd
   * VIO_IP.vho
   * VIO_IP.xdc
   * VIO_IP_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * VIO_IP.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * VIO_IP.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * VIO_IP.gise
   * VIO_IP.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * VIO_IP_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * VIO_IP_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

