#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cd9c0d5020 .scope module, "ntt_tb" "ntt_tb" 2 4;
 .timescale -9 -12;
v000001cd9c1571d0_0 .var "clk", 0 0;
v000001cd9c156cd0_0 .var "mode", 1 0;
v000001cd9c156d70_0 .var "ram_r_start_offset_A", 7 0;
v000001cd9c157270_0 .var "ram_r_start_offset_B", 7 0;
v000001cd9c157630_0 .net "ram_raddr", 7 0, L_000001cd9c01d2c0;  1 drivers
v000001cd9c1576d0_0 .var "ram_rdata", 95 0;
v000001cd9c157950_0 .var "ram_w_start_offset", 7 0;
v000001cd9c157a90_0 .net "ram_waddr", 7 0, L_000001cd9c01d870;  1 drivers
v000001cd9c157bd0_0 .net "ram_wdata", 95 0, L_000001cd9c1db750;  1 drivers
v000001cd9c159250_0 .net "ram_wen", 0 0, v000001cd9c156c30_0;  1 drivers
v000001cd9c159430_0 .var "rst", 0 0;
v000001cd9c1592f0_0 .var "start", 0 0;
S_000001cd9c0d4d00 .scope module, "NTT_UT" "ntt_processor" 2 17, 3 6 0, S_000001cd9c0d5020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 1 "add_or_sub";
    .port_info 5 /INPUT 8 "r_start_offset_A";
    .port_info 6 /INPUT 8 "r_start_offset_B";
    .port_info 7 /INPUT 8 "w_data_addr_offset";
    .port_info 8 /INPUT 96 "r_data";
    .port_info 9 /OUTPUT 96 "w_data";
    .port_info 10 /OUTPUT 8 "w_data_addr";
    .port_info 11 /OUTPUT 8 "r_data_addr";
    .port_info 12 /OUTPUT 1 "w_data_en";
P_000001cd9bef2c40 .param/l "FINISH" 0 3 80, +C4<00000000000000000000000000000010>;
P_000001cd9bef2c78 .param/l "PROCESSING" 0 3 79, +C4<00000000000000000000000000000001>;
P_000001cd9bef2cb0 .param/l "START" 0 3 78, +C4<00000000000000000000000000000000>;
L_000001cd9c01d2c0 .functor BUFZ 8, v000001cd9c1569b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cd9c01d870 .functor BUFZ 8, v000001cd9c157810_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cd9bfbdb90 .functor OR 1, L_000001cd9c1db6b0, L_000001cd9c1da710, C4<0>, C4<0>;
L_000001cd9bfbdf10 .functor OR 1, L_000001cd9c1da7b0, L_000001cd9c1db9d0, C4<0>, C4<0>;
v000001cd9c158490_0 .net "ROM_r_data", 95 0, L_000001cd9c01ead0;  1 drivers
v000001cd9c158fd0_0 .net *"_ivl_10", 0 0, L_000001cd9c1da710;  1 drivers
v000001cd9c156af0_0 .net *"_ivl_12", 0 0, L_000001cd9bfbdb90;  1 drivers
v000001cd9c158530_0 .net *"_ivl_14", 7 0, L_000001cd9c1dbb10;  1 drivers
L_000001cd9c1634d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cd9c157e50_0 .net *"_ivl_17", 2 0, L_000001cd9c1634d8;  1 drivers
v000001cd9c1573b0_0 .net *"_ivl_18", 7 0, L_000001cd9c1dbbb0;  1 drivers
L_000001cd9c163520 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cd9c156eb0_0 .net/2u *"_ivl_22", 1 0, L_000001cd9c163520;  1 drivers
v000001cd9c156e10_0 .net *"_ivl_24", 0 0, L_000001cd9c1da7b0;  1 drivers
L_000001cd9c163568 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c1582b0_0 .net/2u *"_ivl_26", 1 0, L_000001cd9c163568;  1 drivers
v000001cd9c158670_0 .net *"_ivl_28", 0 0, L_000001cd9c1db9d0;  1 drivers
v000001cd9c157c70_0 .net *"_ivl_30", 0 0, L_000001cd9bfbdf10;  1 drivers
v000001cd9c158cb0_0 .net *"_ivl_32", 31 0, L_000001cd9c1da850;  1 drivers
L_000001cd9c1635b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c1579f0_0 .net *"_ivl_35", 29 0, L_000001cd9c1635b0;  1 drivers
L_000001cd9c1635f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001cd9c156b90_0 .net/2u *"_ivl_36", 31 0, L_000001cd9c1635f8;  1 drivers
v000001cd9c157b30_0 .net *"_ivl_38", 0 0, L_000001cd9c1da3f0;  1 drivers
L_000001cd9c163448 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cd9c158710_0 .net/2u *"_ivl_4", 1 0, L_000001cd9c163448;  1 drivers
v000001cd9c157ef0_0 .net *"_ivl_40", 95 0, L_000001cd9c1daa30;  1 drivers
v000001cd9c159070_0 .net *"_ivl_6", 0 0, L_000001cd9c1db6b0;  1 drivers
L_000001cd9c163490 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c157130_0 .net/2u *"_ivl_8", 1 0, L_000001cd9c163490;  1 drivers
o000001cd9c0e10d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd9c158a30_0 .net "add_or_sub", 0 0, o000001cd9c0e10d8;  0 drivers
v000001cd9c158d50_0 .net "but_result", 95 0, L_000001cd9c1da8f0;  1 drivers
v000001cd9c158df0_0 .net "clk", 0 0, v000001cd9c1571d0_0;  1 drivers
v000001cd9c158c10_0 .var "clk_counter", 7 0;
v000001cd9c1585d0_0 .net "coef_addr", 6 0, v000001cd9c0768e0_0;  1 drivers
v000001cd9c157770_0 .net "coef_reg", 23 0, L_000001cd9c1da530;  1 drivers
v000001cd9c1587b0_0 .var "in_buf_load", 0 0;
v000001cd9c157450_0 .var "in_buf_pre_load", 0 0;
v000001cd9c157d10_0 .var "in_data_reg", 95 0;
v000001cd9c157db0_0 .net "mode", 1 0, v000001cd9c156cd0_0;  1 drivers
v000001cd9c1574f0_0 .var "ntt_counter", 7 0;
v000001cd9c1578b0_0 .var "ntt_stage", 2 0;
v000001cd9c1583f0_0 .var "ntt_type", 0 0;
v000001cd9c158030_0 .net "r_addr", 4 0, v000001cd9c076b60_0;  1 drivers
v000001cd9c1569b0_0 .var "r_addr_reg", 7 0;
v000001cd9c158850_0 .net "r_addr_wire", 4 0, L_000001cd9c1db610;  1 drivers
v000001cd9c1580d0_0 .net "r_data", 95 0, v000001cd9c1576d0_0;  1 drivers
v000001cd9c158f30_0 .net "r_data_addr", 7 0, L_000001cd9c01d2c0;  alias, 1 drivers
v000001cd9c158210_0 .net "r_start_offset_A", 7 0, v000001cd9c156d70_0;  1 drivers
v000001cd9c158990_0 .net "r_start_offset_B", 7 0, v000001cd9c157270_0;  1 drivers
v000001cd9c158170_0 .net "rst", 0 0, v000001cd9c159430_0;  1 drivers
v000001cd9c158e90_0 .var "stage", 1 0;
v000001cd9c156a50_0 .net "start", 0 0, v000001cd9c1592f0_0;  1 drivers
v000001cd9c156f50_0 .var "temp_stage", 1 0;
v000001cd9c157090_0 .net "w_addr", 4 0, v000001cd9c077060_0;  1 drivers
v000001cd9c157810_0 .var "w_addr_reg", 7 0;
v000001cd9c1588f0_0 .net "w_data", 95 0, L_000001cd9c1db750;  alias, 1 drivers
v000001cd9c158b70_0 .net "w_data_addr", 7 0, L_000001cd9c01d870;  alias, 1 drivers
v000001cd9c156910_0 .net "w_data_addr_offset", 7 0, v000001cd9c156d70_0;  alias, 1 drivers
v000001cd9c156c30_0 .var "w_data_en", 0 0;
E_000001cd9c0ab9e0/0 .event anyedge, v000001cd9c158e90_0, v000001cd9c156a50_0, v000001cd9c1580d0_0, v000001cd9c076660_0;
E_000001cd9c0ab9e0/1 .event anyedge, v000001cd9c158210_0, v000001cd9c158210_0, v000001cd9c076d40_0, v000001cd9c077060_0;
E_000001cd9c0ab9e0/2 .event anyedge, v000001cd9c156ff0_0, v000001cd9c076b60_0, v000001cd9c158990_0;
E_000001cd9c0ab9e0 .event/or E_000001cd9c0ab9e0/0, E_000001cd9c0ab9e0/1, E_000001cd9c0ab9e0/2;
E_000001cd9c09dba0 .event anyedge, v000001cd9c076d40_0, v000001cd9c076660_0, v000001cd9c158a30_0;
L_000001cd9c1db6b0 .cmp/eq 2, v000001cd9c156cd0_0, L_000001cd9c163448;
L_000001cd9c1da710 .cmp/eq 2, v000001cd9c156cd0_0, L_000001cd9c163490;
L_000001cd9c1dbb10 .concat [ 5 3 0 0], v000001cd9c076b60_0, L_000001cd9c1634d8;
L_000001cd9c1dbbb0 .functor MUXZ 8, L_000001cd9c1dbb10, v000001cd9c157810_0, L_000001cd9bfbdb90, C4<>;
L_000001cd9c1db610 .part L_000001cd9c1dbbb0, 0, 5;
L_000001cd9c1da7b0 .cmp/eq 2, v000001cd9c156cd0_0, L_000001cd9c163520;
L_000001cd9c1db9d0 .cmp/eq 2, v000001cd9c156cd0_0, L_000001cd9c163568;
L_000001cd9c1da850 .concat [ 2 30 0 0], v000001cd9c158e90_0, L_000001cd9c1635b0;
L_000001cd9c1da3f0 .cmp/eq 32, L_000001cd9c1da850, L_000001cd9c1635f8;
L_000001cd9c1daa30 .functor MUXZ 96, L_000001cd9c01ead0, L_000001cd9c1da8f0, L_000001cd9c1da3f0, C4<>;
L_000001cd9c1db750 .functor MUXZ 96, L_000001cd9c1da8f0, L_000001cd9c1daa30, L_000001cd9bfbdf10, C4<>;
S_000001cd9c0d51b0 .scope module, "AG" "addr_gen" 3 51, 4 1 0, S_000001cd9c0d4d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 8 "clk_counter";
    .port_info 4 /OUTPUT 7 "coef_addr";
    .port_info 5 /OUTPUT 5 "r_addr";
    .port_info 6 /OUTPUT 5 "w_addr";
L_000001cd9c1632e0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v000001cd9c0774c0_0 .net/2u *"_ivl_0", 7 0, L_000001cd9c1632e0;  1 drivers
v000001cd9c076ac0_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c076660_0 .net "clk_counter", 7 0, v000001cd9c1574f0_0;  1 drivers
v000001cd9c0768e0_0 .var "coef_addr", 6 0;
v000001cd9c076f20_0 .var "coef_addr_cnt", 6 0;
v000001cd9c076e80_0 .var "coef_addr_offset", 6 0;
v000001cd9c077380_0 .net "cycle_cnt_sub_2", 7 0, L_000001cd9c1dc010;  1 drivers
v000001cd9c076340_0 .var/i "i", 31 0;
v000001cd9c076d40_0 .net "mode", 1 0, v000001cd9c156cd0_0;  alias, 1 drivers
v000001cd9c076b60_0 .var "r_addr", 4 0;
v000001cd9c077560_0 .var "raddr_offset", 4 0;
v000001cd9c076de0_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c076fc0_0 .var "stage_offset", 4 0;
v000001cd9c077060_0 .var "w_addr", 4 0;
v000001cd9c077100 .array "waddr_shift_reg", 0 5, 4 0;
v000001cd9c077100_0 .array/port v000001cd9c077100, 0;
v000001cd9c077100_1 .array/port v000001cd9c077100, 1;
v000001cd9c077100_2 .array/port v000001cd9c077100, 2;
E_000001cd9c09e960/0 .event anyedge, v000001cd9c076d40_0, v000001cd9c077100_0, v000001cd9c077100_1, v000001cd9c077100_2;
v000001cd9c077100_3 .array/port v000001cd9c077100, 3;
v000001cd9c077100_4 .array/port v000001cd9c077100, 4;
v000001cd9c077100_5 .array/port v000001cd9c077100, 5;
E_000001cd9c09e960/1 .event anyedge, v000001cd9c077100_3, v000001cd9c077100_4, v000001cd9c077100_5, v000001cd9c076660_0;
E_000001cd9c09e960 .event/or E_000001cd9c09e960/0, E_000001cd9c09e960/1;
E_000001cd9c09df60 .event posedge, v000001cd9c076de0_0, v000001cd9c076ac0_0;
E_000001cd9c09e7a0 .event anyedge, v000001cd9c076d40_0, v000001cd9c076e80_0, v000001cd9c076f20_0;
E_000001cd9c09e5e0 .event anyedge, v000001cd9c076d40_0, v000001cd9c077560_0, v000001cd9c076660_0, v000001cd9c076fc0_0;
E_000001cd9c09e620 .event anyedge, v000001cd9c076d40_0, v000001cd9c076660_0;
E_000001cd9c09e6a0 .event anyedge, v000001cd9c076d40_0, v000001cd9c076660_0, v000001cd9c077380_0;
L_000001cd9c1dc010 .arith/sub 8, v000001cd9c1574f0_0, L_000001cd9c1632e0;
S_000001cd9c0d4210 .scope module, "BU" "butterfly" 3 33, 5 23 0, S_000001cd9c0d4d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 3 "stage";
    .port_info 4 /INPUT 1 "in_buf_pre_load";
    .port_info 5 /INPUT 1 "in_buf_load";
    .port_info 6 /INPUT 1 "type";
    .port_info 7 /INPUT 96 "in_data";
    .port_info 8 /INPUT 24 "in_coef";
    .port_info 9 /OUTPUT 96 "out_data";
L_000001cd9c01ce60 .functor BUFZ 12, v000001cd9c154610_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000001cd9c01e6e0 .functor BUFZ 12, v000001cd9c1553d0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000001cd9c01d170 .functor BUFZ 2, v000001cd9c156cd0_0, C4<00>, C4<00>, C4<00>;
L_000001cd9c01e0c0 .functor BUFZ 2, v000001cd9c156cd0_0, C4<00>, C4<00>, C4<00>;
L_000001cd9c163130 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c1498d0_0 .net/2u *"_ivl_35", 11 0, L_000001cd9c163130;  1 drivers
v000001cd9c148250_0 .net *"_ivl_38", 11 0, L_000001cd9c1dac10;  1 drivers
L_000001cd9c163178 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c1478f0_0 .net/2u *"_ivl_42", 11 0, L_000001cd9c163178;  1 drivers
v000001cd9c148cf0_0 .net *"_ivl_45", 11 0, L_000001cd9c1da5d0;  1 drivers
L_000001cd9c1631c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cd9c149a10_0 .net/2u *"_ivl_62", 1 0, L_000001cd9c1631c0;  1 drivers
v000001cd9c149010_0 .net *"_ivl_64", 0 0, L_000001cd9c1da990;  1 drivers
L_000001cd9c163208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c147a30_0 .net/2u *"_ivl_66", 1 0, L_000001cd9c163208;  1 drivers
L_000001cd9c163250 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cd9c148d90_0 .net/2u *"_ivl_70", 1 0, L_000001cd9c163250;  1 drivers
v000001cd9c1482f0_0 .net *"_ivl_72", 0 0, L_000001cd9c1db4d0;  1 drivers
L_000001cd9c163298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c148ed0_0 .net/2u *"_ivl_74", 1 0, L_000001cd9c163298;  1 drivers
v000001cd9c148f70_0 .var "bu_0_coef", 11 0;
v000001cd9c149ab0_0 .var "bu_0_in_1", 11 0;
v000001cd9c147ad0_0 .var "bu_0_in_2", 11 0;
v000001cd9c147cb0_0 .net "bu_0_mode", 1 0, L_000001cd9c01d170;  1 drivers
v000001cd9c149b50_0 .net "bu_0_out_1", 11 0, L_000001cd9c1b9460;  1 drivers
v000001cd9c147d50_0 .net "bu_0_out_2", 11 0, L_000001cd9c1b9fa0;  1 drivers
v000001cd9c154a70_0 .var "bu_1_coef", 11 0;
v000001cd9c156410_0 .var "bu_1_in_1", 11 0;
v000001cd9c155dd0_0 .var "bu_1_in_2", 11 0;
v000001cd9c156370_0 .net "bu_1_mode", 1 0, L_000001cd9c01e0c0;  1 drivers
v000001cd9c155470_0 .net "bu_1_out_1", 11 0, L_000001cd9c1bc0c0;  1 drivers
v000001cd9c1551f0_0 .net "bu_1_out_2", 11 0, L_000001cd9c1bca20;  1 drivers
v000001cd9c155fb0_0 .var "bu_2_coef", 11 0;
v000001cd9c155150_0 .var "bu_2_in_1", 11 0;
v000001cd9c154570_0 .var "bu_2_in_2", 11 0;
v000001cd9c155290_0 .net "bu_2_mode", 1 0, L_000001cd9c1dad50;  1 drivers
v000001cd9c156870_0 .net "bu_2_out_1", 11 0, L_000001cd9c1d5c10;  1 drivers
v000001cd9c154cf0_0 .net "bu_2_out_2", 11 0, L_000001cd9c1d4d10;  1 drivers
v000001cd9c155ab0_0 .var "bu_3_coef", 11 0;
v000001cd9c154110_0 .var "bu_3_in_1", 11 0;
v000001cd9c155c90_0 .var "bu_3_in_2", 11 0;
v000001cd9c1564b0_0 .net "bu_3_mode", 1 0, L_000001cd9c1dc0b0;  1 drivers
v000001cd9c155330_0 .net "bu_3_out_1", 11 0, L_000001cd9c1d94f0;  1 drivers
v000001cd9c154750_0 .net "bu_3_out_2", 11 0, L_000001cd9c1d87d0;  1 drivers
v000001cd9c155650_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c156690_0 .var/i "i", 31 0;
v000001cd9c156050 .array "in_buf_a", 0 7, 11 0;
v000001cd9c154890 .array "in_buf_a_pre", 0 7, 11 0;
v000001cd9c154250 .array "in_buf_b", 0 7, 11 0;
v000001cd9c1549d0_0 .net "in_buf_load", 0 0, v000001cd9c1587b0_0;  1 drivers
v000001cd9c156550_0 .net "in_buf_pre_load", 0 0, v000001cd9c157450_0;  1 drivers
v000001cd9c154d90_0 .net "in_coef", 23 0, L_000001cd9c1da530;  alias, 1 drivers
v000001cd9c155790 .array "in_coef_split", 0 1;
v000001cd9c155790_0 .net v000001cd9c155790 0, 11 0, L_000001cd9c1dbcf0; 1 drivers
v000001cd9c155790_1 .net v000001cd9c155790 1, 11 0, L_000001cd9c1d9a90; 1 drivers
v000001cd9c155b50 .array "in_coef_split_neg", 0 1;
v000001cd9c155b50_0 .net v000001cd9c155b50 0, 11 0, L_000001cd9c1db1b0; 1 drivers
v000001cd9c155b50_1 .net v000001cd9c155b50 1, 11 0, L_000001cd9c1dafd0; 1 drivers
v000001cd9c1541b0_0 .net "in_data", 95 0, v000001cd9c157d10_0;  1 drivers
v000001cd9c154e30 .array "in_data_split", 0 7;
v000001cd9c154e30_0 .net v000001cd9c154e30 0, 11 0, L_000001cd9c1db070; 1 drivers
v000001cd9c154e30_1 .net v000001cd9c154e30 1, 11 0, L_000001cd9c1dacb0; 1 drivers
v000001cd9c154e30_2 .net v000001cd9c154e30 2, 11 0, L_000001cd9c1daad0; 1 drivers
v000001cd9c154e30_3 .net v000001cd9c154e30 3, 11 0, L_000001cd9c1d9d10; 1 drivers
v000001cd9c154e30_4 .net v000001cd9c154e30 4, 11 0, L_000001cd9c1dbf70; 1 drivers
v000001cd9c154e30_5 .net v000001cd9c154e30 5, 11 0, L_000001cd9c1db890; 1 drivers
v000001cd9c154e30_6 .net v000001cd9c154e30 6, 11 0, L_000001cd9c1da210; 1 drivers
v000001cd9c154e30_7 .net v000001cd9c154e30 7, 11 0, L_000001cd9c1da350; 1 drivers
v000001cd9c155a10_0 .net "mode", 1 0, v000001cd9c156cd0_0;  alias, 1 drivers
v000001cd9c156190_0 .net "mul_reduce_in_1", 11 0, L_000001cd9c01ce60;  1 drivers
v000001cd9c155970_0 .net "mul_reduce_in_2", 11 0, L_000001cd9c01e6e0;  1 drivers
v000001cd9c154bb0_0 .net "mul_reduce_out", 11 0, L_000001cd9c1d9db0;  1 drivers
v000001cd9c1546b0_0 .var "mult_a0", 11 0;
v000001cd9c154610_0 .var "mult_a1", 11 0;
v000001cd9c154f70_0 .var "mult_b0", 11 0;
v000001cd9c155e70_0 .var "mult_b1", 11 0;
v000001cd9c1553d0_0 .var "mult_coef", 11 0;
v000001cd9c155f10 .array "out_buf", 0 7, 11 0;
v000001cd9c1565f0_0 .net "out_data", 95 0, L_000001cd9c1da8f0;  alias, 1 drivers
v000001cd9c1542f0 .array "out_data_split", 0 7, 11 0;
v000001cd9c154ed0_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c154b10_0 .net "stage", 2 0, v000001cd9c1578b0_0;  1 drivers
v000001cd9c155510 .array "stage_prop", 0 17, 2 0;
v000001cd9c1555b0_0 .net "type", 0 0, v000001cd9c1583f0_0;  1 drivers
v000001cd9c154390 .array "type_prop", 0 11, 0 0;
v000001cd9c155510_0 .array/port v000001cd9c155510, 0;
v000001cd9c155510_1 .array/port v000001cd9c155510, 1;
v000001cd9c155510_2 .array/port v000001cd9c155510, 2;
E_000001cd9c09e460/0 .event anyedge, v000001cd9c076d40_0, v000001cd9c155510_0, v000001cd9c155510_1, v000001cd9c155510_2;
v000001cd9c155510_3 .array/port v000001cd9c155510, 3;
v000001cd9c155510_4 .array/port v000001cd9c155510, 4;
v000001cd9c155510_5 .array/port v000001cd9c155510, 5;
v000001cd9c155510_6 .array/port v000001cd9c155510, 6;
E_000001cd9c09e460/1 .event anyedge, v000001cd9c155510_3, v000001cd9c155510_4, v000001cd9c155510_5, v000001cd9c155510_6;
v000001cd9c155510_7 .array/port v000001cd9c155510, 7;
v000001cd9c155510_8 .array/port v000001cd9c155510, 8;
v000001cd9c155510_9 .array/port v000001cd9c155510, 9;
v000001cd9c155510_10 .array/port v000001cd9c155510, 10;
E_000001cd9c09e460/2 .event anyedge, v000001cd9c155510_7, v000001cd9c155510_8, v000001cd9c155510_9, v000001cd9c155510_10;
v000001cd9c155510_11 .array/port v000001cd9c155510, 11;
v000001cd9c155510_12 .array/port v000001cd9c155510, 12;
v000001cd9c155510_13 .array/port v000001cd9c155510, 13;
v000001cd9c155510_14 .array/port v000001cd9c155510, 14;
E_000001cd9c09e460/3 .event anyedge, v000001cd9c155510_11, v000001cd9c155510_12, v000001cd9c155510_13, v000001cd9c155510_14;
v000001cd9c155510_15 .array/port v000001cd9c155510, 15;
v000001cd9c155510_16 .array/port v000001cd9c155510, 16;
v000001cd9c155510_17 .array/port v000001cd9c155510, 17;
v000001cd9c155f10_0 .array/port v000001cd9c155f10, 0;
E_000001cd9c09e460/4 .event anyedge, v000001cd9c155510_15, v000001cd9c155510_16, v000001cd9c155510_17, v000001cd9c155f10_0;
v000001cd9c155f10_1 .array/port v000001cd9c155f10, 1;
v000001cd9c155f10_2 .array/port v000001cd9c155f10, 2;
v000001cd9c155f10_3 .array/port v000001cd9c155f10, 3;
v000001cd9c155f10_4 .array/port v000001cd9c155f10, 4;
E_000001cd9c09e460/5 .event anyedge, v000001cd9c155f10_1, v000001cd9c155f10_2, v000001cd9c155f10_3, v000001cd9c155f10_4;
v000001cd9c155f10_5 .array/port v000001cd9c155f10, 5;
v000001cd9c155f10_6 .array/port v000001cd9c155f10, 6;
v000001cd9c155f10_7 .array/port v000001cd9c155f10, 7;
v000001cd9c154390_0 .array/port v000001cd9c154390, 0;
E_000001cd9c09e460/6 .event anyedge, v000001cd9c155f10_5, v000001cd9c155f10_6, v000001cd9c155f10_7, v000001cd9c154390_0;
v000001cd9c154390_1 .array/port v000001cd9c154390, 1;
v000001cd9c154390_2 .array/port v000001cd9c154390, 2;
v000001cd9c154390_3 .array/port v000001cd9c154390, 3;
v000001cd9c154390_4 .array/port v000001cd9c154390, 4;
E_000001cd9c09e460/7 .event anyedge, v000001cd9c154390_1, v000001cd9c154390_2, v000001cd9c154390_3, v000001cd9c154390_4;
v000001cd9c154390_5 .array/port v000001cd9c154390, 5;
v000001cd9c154390_6 .array/port v000001cd9c154390, 6;
v000001cd9c154390_7 .array/port v000001cd9c154390, 7;
v000001cd9c154390_8 .array/port v000001cd9c154390, 8;
E_000001cd9c09e460/8 .event anyedge, v000001cd9c154390_5, v000001cd9c154390_6, v000001cd9c154390_7, v000001cd9c154390_8;
v000001cd9c154390_9 .array/port v000001cd9c154390, 9;
v000001cd9c154390_10 .array/port v000001cd9c154390, 10;
v000001cd9c154390_11 .array/port v000001cd9c154390, 11;
E_000001cd9c09e460/9 .event anyedge, v000001cd9c154390_9, v000001cd9c154390_10, v000001cd9c154390_11, v000001cd9c12e140_0;
E_000001cd9c09e460/10 .event anyedge, v000001cd9c136480_0, v000001cd9c13d2d0_0, v000001cd9c14cad0_0, v000001cd9c12e1e0_0;
E_000001cd9c09e460/11 .event anyedge, v000001cd9c137060_0;
E_000001cd9c09e460 .event/or E_000001cd9c09e460/0, E_000001cd9c09e460/1, E_000001cd9c09e460/2, E_000001cd9c09e460/3, E_000001cd9c09e460/4, E_000001cd9c09e460/5, E_000001cd9c09e460/6, E_000001cd9c09e460/7, E_000001cd9c09e460/8, E_000001cd9c09e460/9, E_000001cd9c09e460/10, E_000001cd9c09e460/11;
v000001cd9c156050_0 .array/port v000001cd9c156050, 0;
v000001cd9c156050_1 .array/port v000001cd9c156050, 1;
E_000001cd9c09dda0/0 .event anyedge, v000001cd9c076d40_0, v000001cd9c154b10_0, v000001cd9c156050_0, v000001cd9c156050_1;
v000001cd9c156050_2 .array/port v000001cd9c156050, 2;
v000001cd9c156050_3 .array/port v000001cd9c156050, 3;
v000001cd9c156050_4 .array/port v000001cd9c156050, 4;
v000001cd9c156050_5 .array/port v000001cd9c156050, 5;
E_000001cd9c09dda0/1 .event anyedge, v000001cd9c156050_2, v000001cd9c156050_3, v000001cd9c156050_4, v000001cd9c156050_5;
v000001cd9c156050_6 .array/port v000001cd9c156050, 6;
v000001cd9c156050_7 .array/port v000001cd9c156050, 7;
v000001cd9c154250_0 .array/port v000001cd9c154250, 0;
v000001cd9c154250_1 .array/port v000001cd9c154250, 1;
E_000001cd9c09dda0/2 .event anyedge, v000001cd9c156050_6, v000001cd9c156050_7, v000001cd9c154250_0, v000001cd9c154250_1;
v000001cd9c154250_2 .array/port v000001cd9c154250, 2;
v000001cd9c154250_3 .array/port v000001cd9c154250, 3;
v000001cd9c154250_4 .array/port v000001cd9c154250, 4;
v000001cd9c154250_5 .array/port v000001cd9c154250, 5;
E_000001cd9c09dda0/3 .event anyedge, v000001cd9c154250_2, v000001cd9c154250_3, v000001cd9c154250_4, v000001cd9c154250_5;
v000001cd9c154250_6 .array/port v000001cd9c154250, 6;
v000001cd9c154250_7 .array/port v000001cd9c154250, 7;
E_000001cd9c09dda0/4 .event anyedge, v000001cd9c154250_6, v000001cd9c154250_7, v000001cd9c155790_0, v000001cd9c155790_1;
E_000001cd9c09dda0/5 .event anyedge, v000001cd9c155b50_0, v000001cd9c155b50_1;
E_000001cd9c09dda0 .event/or E_000001cd9c09dda0/0, E_000001cd9c09dda0/1, E_000001cd9c09dda0/2, E_000001cd9c09dda0/3, E_000001cd9c09dda0/4, E_000001cd9c09dda0/5;
E_000001cd9c09eb60/0 .event anyedge, v000001cd9c076d40_0, v000001cd9c154e30_0, v000001cd9c154e30_1, v000001cd9c154e30_2;
E_000001cd9c09eb60/1 .event anyedge, v000001cd9c154e30_3, v000001cd9c154e30_4, v000001cd9c154e30_5, v000001cd9c154e30_6;
E_000001cd9c09eb60/2 .event anyedge, v000001cd9c154e30_7, v000001cd9c155790_0, v000001cd9c155790_1, v000001cd9c154b10_0;
E_000001cd9c09eb60/3 .event anyedge, v000001cd9c155b50_0, v000001cd9c155b50_1, v000001cd9c1546b0_0, v000001cd9c154f70_0;
E_000001cd9c09eb60/4 .event anyedge, v000001cd9c155e70_0, v000001cd9c154610_0, v000001cd9c12e1e0_0, v000001cd9c149c90_0;
E_000001cd9c09eb60/5 .event anyedge, v000001cd9c136480_0, v000001cd9c137060_0, v000001cd9c12e140_0, v000001cd9c156050_0;
E_000001cd9c09eb60/6 .event anyedge, v000001cd9c156050_1, v000001cd9c156050_2, v000001cd9c156050_3, v000001cd9c156050_4;
E_000001cd9c09eb60/7 .event anyedge, v000001cd9c156050_5, v000001cd9c156050_6, v000001cd9c156050_7, v000001cd9c154250_0;
E_000001cd9c09eb60/8 .event anyedge, v000001cd9c154250_1, v000001cd9c154250_2, v000001cd9c154250_3, v000001cd9c154250_4;
E_000001cd9c09eb60/9 .event anyedge, v000001cd9c154250_5, v000001cd9c154250_6, v000001cd9c154250_7;
E_000001cd9c09eb60 .event/or E_000001cd9c09eb60/0, E_000001cd9c09eb60/1, E_000001cd9c09eb60/2, E_000001cd9c09eb60/3, E_000001cd9c09eb60/4, E_000001cd9c09eb60/5, E_000001cd9c09eb60/6, E_000001cd9c09eb60/7, E_000001cd9c09eb60/8, E_000001cd9c09eb60/9;
L_000001cd9c1db070 .part v000001cd9c157d10_0, 0, 12;
L_000001cd9c1dacb0 .part v000001cd9c157d10_0, 12, 12;
L_000001cd9c1daad0 .part v000001cd9c157d10_0, 24, 12;
L_000001cd9c1d9d10 .part v000001cd9c157d10_0, 36, 12;
L_000001cd9c1dbf70 .part v000001cd9c157d10_0, 48, 12;
L_000001cd9c1db890 .part v000001cd9c157d10_0, 60, 12;
L_000001cd9c1da210 .part v000001cd9c157d10_0, 72, 12;
L_000001cd9c1da350 .part v000001cd9c157d10_0, 84, 12;
L_000001cd9c1dbcf0 .part L_000001cd9c1da530, 0, 12;
L_000001cd9c1d9a90 .part L_000001cd9c1da530, 12, 12;
L_000001cd9c1dac10 .part L_000001cd9c1da530, 0, 12;
L_000001cd9c1db1b0 .arith/sub 12, L_000001cd9c163130, L_000001cd9c1dac10;
L_000001cd9c1da5d0 .part L_000001cd9c1da530, 12, 12;
L_000001cd9c1dafd0 .arith/sub 12, L_000001cd9c163178, L_000001cd9c1da5d0;
v000001cd9c1542f0_0 .array/port v000001cd9c1542f0, 0;
v000001cd9c1542f0_1 .array/port v000001cd9c1542f0, 1;
v000001cd9c1542f0_2 .array/port v000001cd9c1542f0, 2;
v000001cd9c1542f0_3 .array/port v000001cd9c1542f0, 3;
LS_000001cd9c1da8f0_0_0 .concat [ 12 12 12 12], v000001cd9c1542f0_0, v000001cd9c1542f0_1, v000001cd9c1542f0_2, v000001cd9c1542f0_3;
v000001cd9c1542f0_4 .array/port v000001cd9c1542f0, 4;
v000001cd9c1542f0_5 .array/port v000001cd9c1542f0, 5;
v000001cd9c1542f0_6 .array/port v000001cd9c1542f0, 6;
v000001cd9c1542f0_7 .array/port v000001cd9c1542f0, 7;
LS_000001cd9c1da8f0_0_4 .concat [ 12 12 12 12], v000001cd9c1542f0_4, v000001cd9c1542f0_5, v000001cd9c1542f0_6, v000001cd9c1542f0_7;
L_000001cd9c1da8f0 .concat [ 48 48 0 0], LS_000001cd9c1da8f0_0_0, LS_000001cd9c1da8f0_0_4;
L_000001cd9c1da990 .cmp/eq 2, v000001cd9c156cd0_0, L_000001cd9c1631c0;
L_000001cd9c1dad50 .functor MUXZ 2, v000001cd9c156cd0_0, L_000001cd9c163208, L_000001cd9c1da990, C4<>;
L_000001cd9c1db4d0 .cmp/eq 2, v000001cd9c156cd0_0, L_000001cd9c163250;
L_000001cd9c1dc0b0 .functor MUXZ 2, v000001cd9c156cd0_0, L_000001cd9c163298, L_000001cd9c1db4d0, C4<>;
S_000001cd9c0d3400 .scope module, "BU0" "butterfly_core" 5 59, 6 6 0, S_000001cd9c0d4210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000001cd9c0647c0 .functor OR 1, L_000001cd9c1b9e60, L_000001cd9c1ba2c0, C4<0>, C4<0>;
L_000001cd9c0648a0 .functor OR 1, L_000001cd9c1b8ec0, L_000001cd9c1b9500, C4<0>, C4<0>;
L_000001cd9c063720 .functor OR 1, L_000001cd9c1b8d80, L_000001cd9c1b95a0, C4<0>, C4<0>;
L_000001cd9c064ad0 .functor OR 1, L_000001cd9c1b86a0, L_000001cd9c1b9aa0, C4<0>, C4<0>;
L_000001cd9c063c60 .functor OR 1, L_000001cd9c1ba5e0, L_000001cd9c1b8740, C4<0>, C4<0>;
L_000001cd9c063fe0 .functor OR 1, L_000001cd9c1b8e20, L_000001cd9c1b8f60, C4<0>, C4<0>;
L_000001cd9c064130 .functor OR 1, L_000001cd9c1b8a60, L_000001cd9c1b9a00, C4<0>, C4<0>;
v000001cd9c12b8a0_0 .net *"_ivl_12", 0 0, L_000001cd9c0647c0;  1 drivers
L_000001cd9c1608b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c12bbc0_0 .net/2u *"_ivl_15", 1 0, L_000001cd9c1608b0;  1 drivers
v000001cd9c12d7e0_0 .net *"_ivl_17", 0 0, L_000001cd9c1b8ec0;  1 drivers
L_000001cd9c1608f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c12d420_0 .net/2u *"_ivl_19", 1 0, L_000001cd9c1608f8;  1 drivers
v000001cd9c12d2e0_0 .net *"_ivl_21", 0 0, L_000001cd9c1b9500;  1 drivers
v000001cd9c12cde0_0 .net *"_ivl_24", 0 0, L_000001cd9c0648a0;  1 drivers
L_000001cd9c160940 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c12c8e0_0 .net/2u *"_ivl_27", 1 0, L_000001cd9c160940;  1 drivers
v000001cd9c12b940_0 .net *"_ivl_29", 0 0, L_000001cd9c1b8d80;  1 drivers
L_000001cd9c160820 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c12d380_0 .net/2u *"_ivl_3", 1 0, L_000001cd9c160820;  1 drivers
L_000001cd9c160988 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c12ce80_0 .net/2u *"_ivl_31", 1 0, L_000001cd9c160988;  1 drivers
v000001cd9c12ba80_0 .net *"_ivl_33", 0 0, L_000001cd9c1b95a0;  1 drivers
v000001cd9c12d4c0_0 .net *"_ivl_36", 0 0, L_000001cd9c063720;  1 drivers
L_000001cd9c1609d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c12bb20_0 .net/2u *"_ivl_39", 1 0, L_000001cd9c1609d0;  1 drivers
v000001cd9c12bc60_0 .net *"_ivl_41", 0 0, L_000001cd9c1b86a0;  1 drivers
L_000001cd9c160a18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c12d880_0 .net/2u *"_ivl_43", 1 0, L_000001cd9c160a18;  1 drivers
v000001cd9c12d920_0 .net *"_ivl_45", 0 0, L_000001cd9c1b9aa0;  1 drivers
v000001cd9c12d9c0_0 .net *"_ivl_48", 0 0, L_000001cd9c064ad0;  1 drivers
v000001cd9c12bd00_0 .net *"_ivl_5", 0 0, L_000001cd9c1b9e60;  1 drivers
L_000001cd9c160a60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c12bf80_0 .net/2u *"_ivl_51", 1 0, L_000001cd9c160a60;  1 drivers
v000001cd9c12bda0_0 .net *"_ivl_53", 0 0, L_000001cd9c1ba5e0;  1 drivers
L_000001cd9c160aa8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c12c160_0 .net/2u *"_ivl_55", 1 0, L_000001cd9c160aa8;  1 drivers
v000001cd9c12c200_0 .net *"_ivl_57", 0 0, L_000001cd9c1b8740;  1 drivers
v000001cd9c12e960_0 .net *"_ivl_60", 0 0, L_000001cd9c063c60;  1 drivers
L_000001cd9c160af0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c12ea00_0 .net/2u *"_ivl_63", 1 0, L_000001cd9c160af0;  1 drivers
v000001cd9c12ebe0_0 .net *"_ivl_65", 0 0, L_000001cd9c1b8e20;  1 drivers
L_000001cd9c160b38 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c12eaa0_0 .net/2u *"_ivl_67", 1 0, L_000001cd9c160b38;  1 drivers
v000001cd9c12e780_0 .net *"_ivl_69", 0 0, L_000001cd9c1b8f60;  1 drivers
L_000001cd9c160868 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c12e3c0_0 .net/2u *"_ivl_7", 1 0, L_000001cd9c160868;  1 drivers
v000001cd9c12f680_0 .net *"_ivl_72", 0 0, L_000001cd9c063fe0;  1 drivers
L_000001cd9c160b80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c12f720_0 .net/2u *"_ivl_75", 1 0, L_000001cd9c160b80;  1 drivers
v000001cd9c12ef00_0 .net *"_ivl_77", 0 0, L_000001cd9c1b8a60;  1 drivers
L_000001cd9c160bc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c12f0e0_0 .net/2u *"_ivl_79", 1 0, L_000001cd9c160bc8;  1 drivers
v000001cd9c12ec80_0 .net *"_ivl_81", 0 0, L_000001cd9c1b9a00;  1 drivers
v000001cd9c12f4a0_0 .net *"_ivl_84", 0 0, L_000001cd9c064130;  1 drivers
v000001cd9c12e640_0 .net *"_ivl_9", 0 0, L_000001cd9c1ba2c0;  1 drivers
v000001cd9c12e0a0_0 .net "addsub_in_1", 11 0, L_000001cd9c1b9d20;  1 drivers
v000001cd9c12e820_0 .var "addsub_in_1_reg", 11 0;
v000001cd9c12efa0_0 .net "addsub_in_2", 11 0, L_000001cd9c1ba220;  1 drivers
v000001cd9c12f220_0 .var "addsub_in_2_reg", 11 0;
v000001cd9c12ed20_0 .net "addsub_out_1", 11 0, L_000001cd9c1538f0;  1 drivers
v000001cd9c12f5e0_0 .net "addsub_out_2", 11 0, L_000001cd9c1523b0;  1 drivers
v000001cd9c12eb40_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c12edc0_0 .net "coef", 11 0, v000001cd9c148f70_0;  1 drivers
v000001cd9c12e8c0_0 .var/i "i", 31 0;
v000001cd9c12e5a0_0 .net "in_1", 11 0, v000001cd9c149ab0_0;  1 drivers
v000001cd9c12e460_0 .net "in_2", 11 0, v000001cd9c147ad0_0;  1 drivers
v000001cd9c12f040_0 .net "mode", 1 0, L_000001cd9c01d170;  alias, 1 drivers
v000001cd9c12ee60_0 .net "mult_coef_in", 11 0, L_000001cd9c1b9f00;  1 drivers
v000001cd9c12f180_0 .var "mult_coef_in_reg", 11 0;
v000001cd9c12e280_0 .net "mult_in_1", 11 0, L_000001cd9c1b89c0;  1 drivers
v000001cd9c12f2c0 .array "mult_in_1_reg", 3 0, 11 0;
v000001cd9c12f360_0 .net "mult_in_2", 11 0, L_000001cd9c1b90a0;  1 drivers
v000001cd9c12f2c0_3 .array/port v000001cd9c12f2c0, 3;
v000001cd9c12f400_0 .net "mult_out_1", 11 0, v000001cd9c12f2c0_3;  1 drivers
v000001cd9c12f540_0 .net "mult_out_2", 11 0, L_000001cd9c152130;  1 drivers
v000001cd9c12e140_0 .net "out_1", 11 0, L_000001cd9c1b9460;  alias, 1 drivers
v000001cd9c12e1e0_0 .net "out_2", 11 0, L_000001cd9c1b9fa0;  alias, 1 drivers
v000001cd9c12e320_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1b9e60 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160820;
L_000001cd9c1ba2c0 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160868;
L_000001cd9c1b89c0 .functor MUXZ 12, v000001cd9c149ab0_0, L_000001cd9c1538f0, L_000001cd9c0647c0, C4<>;
L_000001cd9c1b8ec0 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c1608b0;
L_000001cd9c1b9500 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c1608f8;
L_000001cd9c1b90a0 .functor MUXZ 12, v000001cd9c147ad0_0, L_000001cd9c1523b0, L_000001cd9c0648a0, C4<>;
L_000001cd9c1b8d80 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160940;
L_000001cd9c1b95a0 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160988;
L_000001cd9c1b9f00 .functor MUXZ 12, v000001cd9c148f70_0, v000001cd9c12f180_0, L_000001cd9c063720, C4<>;
L_000001cd9c1b86a0 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c1609d0;
L_000001cd9c1b9aa0 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160a18;
L_000001cd9c1b9d20 .functor MUXZ 12, v000001cd9c12f2c0_3, v000001cd9c149ab0_0, L_000001cd9c064ad0, C4<>;
L_000001cd9c1ba5e0 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160a60;
L_000001cd9c1b8740 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160aa8;
L_000001cd9c1ba220 .functor MUXZ 12, L_000001cd9c152130, v000001cd9c147ad0_0, L_000001cd9c063c60, C4<>;
L_000001cd9c1b8e20 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160af0;
L_000001cd9c1b8f60 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160b38;
L_000001cd9c1b9460 .functor MUXZ 12, v000001cd9c12f2c0_3, L_000001cd9c1538f0, L_000001cd9c063fe0, C4<>;
L_000001cd9c1b8a60 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160b80;
L_000001cd9c1b9a00 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160bc8;
L_000001cd9c1b9fa0 .functor MUXZ 12, L_000001cd9c152130, L_000001cd9c1523b0, L_000001cd9c064130, C4<>;
S_000001cd9c0d3590 .scope module, "addition" "add" 6 65, 7 1 0, S_000001cd9c0d3400;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c0771a0_0 .net *"_ivl_0", 12 0, L_000001cd9c152630;  1 drivers
v000001cd9c0767a0_0 .net *"_ivl_10", 31 0, L_000001cd9c1524f0;  1 drivers
L_000001cd9c1603a0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c077240_0 .net *"_ivl_13", 18 0, L_000001cd9c1603a0;  1 drivers
L_000001cd9c1603e8 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c077600_0 .net/2u *"_ivl_14", 31 0, L_000001cd9c1603e8;  1 drivers
v000001cd9c075f80_0 .net *"_ivl_16", 0 0, L_000001cd9c153ad0;  1 drivers
L_000001cd9c160430 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c076020_0 .net/2u *"_ivl_18", 12 0, L_000001cd9c160430;  1 drivers
v000001cd9c076480_0 .net *"_ivl_20", 12 0, L_000001cd9c1526d0;  1 drivers
v000001cd9c076520_0 .net *"_ivl_22", 12 0, L_000001cd9c152770;  1 drivers
L_000001cd9c160478 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c0765c0_0 .net/2u *"_ivl_26", 1 0, L_000001cd9c160478;  1 drivers
v000001cd9c076700_0 .net *"_ivl_28", 0 0, L_000001cd9c153990;  1 drivers
L_000001cd9c160310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c076840_0 .net *"_ivl_3", 0 0, L_000001cd9c160310;  1 drivers
v000001cd9c076980_0 .net *"_ivl_31", 0 0, L_000001cd9c153030;  1 drivers
v000001cd9c075e40_0 .net *"_ivl_33", 10 0, L_000001cd9c1528b0;  1 drivers
v000001cd9c074180_0 .net *"_ivl_34", 11 0, L_000001cd9c152c70;  1 drivers
L_000001cd9c1604c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c073780_0 .net *"_ivl_37", 0 0, L_000001cd9c1604c0;  1 drivers
L_000001cd9c160508 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c073820_0 .net/2u *"_ivl_38", 11 0, L_000001cd9c160508;  1 drivers
v000001cd9c074220_0 .net *"_ivl_4", 12 0, L_000001cd9c153e90;  1 drivers
v000001cd9c073a00_0 .net *"_ivl_40", 11 0, L_000001cd9c1537b0;  1 drivers
v000001cd9c075a80_0 .net *"_ivl_43", 10 0, L_000001cd9c152e50;  1 drivers
v000001cd9c0758a0_0 .net *"_ivl_44", 11 0, L_000001cd9c153350;  1 drivers
L_000001cd9c160550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c0747c0_0 .net *"_ivl_47", 0 0, L_000001cd9c160550;  1 drivers
v000001cd9c074e00_0 .net *"_ivl_48", 11 0, L_000001cd9c1533f0;  1 drivers
L_000001cd9c160358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c074ea0_0 .net *"_ivl_7", 0 0, L_000001cd9c160358;  1 drivers
v000001cd9c075440_0 .net "in1", 11 0, v000001cd9c12e820_0;  1 drivers
v000001cd9c0756c0_0 .net "in2", 11 0, v000001cd9c12f220_0;  1 drivers
v000001cd9c075760_0 .net "mode", 1 0, L_000001cd9c01d170;  alias, 1 drivers
v000001cd9c073d20_0 .net "reduce_sum", 11 0, L_000001cd9c152810;  1 drivers
v000001cd9c073dc0_0 .net "res", 11 0, L_000001cd9c1538f0;  alias, 1 drivers
v000001cd9bfd98e0_0 .net "sum", 12 0, L_000001cd9c152db0;  1 drivers
L_000001cd9c152630 .concat [ 12 1 0 0], v000001cd9c12e820_0, L_000001cd9c160310;
L_000001cd9c153e90 .concat [ 12 1 0 0], v000001cd9c12f220_0, L_000001cd9c160358;
L_000001cd9c152db0 .arith/sum 13, L_000001cd9c152630, L_000001cd9c153e90;
L_000001cd9c1524f0 .concat [ 13 19 0 0], L_000001cd9c152db0, L_000001cd9c1603a0;
L_000001cd9c153ad0 .cmp/ge 32, L_000001cd9c1524f0, L_000001cd9c1603e8;
L_000001cd9c1526d0 .arith/sub 13, L_000001cd9c152db0, L_000001cd9c160430;
L_000001cd9c152770 .functor MUXZ 13, L_000001cd9c152db0, L_000001cd9c1526d0, L_000001cd9c153ad0, C4<>;
L_000001cd9c152810 .part L_000001cd9c152770, 0, 12;
L_000001cd9c153990 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160478;
L_000001cd9c153030 .part L_000001cd9c152810, 0, 1;
L_000001cd9c1528b0 .part L_000001cd9c152810, 1, 11;
L_000001cd9c152c70 .concat [ 11 1 0 0], L_000001cd9c1528b0, L_000001cd9c1604c0;
L_000001cd9c1537b0 .arith/sum 12, L_000001cd9c152c70, L_000001cd9c160508;
L_000001cd9c152e50 .part L_000001cd9c152810, 1, 11;
L_000001cd9c153350 .concat [ 11 1 0 0], L_000001cd9c152e50, L_000001cd9c160550;
L_000001cd9c1533f0 .functor MUXZ 12, L_000001cd9c153350, L_000001cd9c1537b0, L_000001cd9c153030, C4<>;
L_000001cd9c1538f0 .functor MUXZ 12, L_000001cd9c152810, L_000001cd9c1533f0, L_000001cd9c153990, C4<>;
S_000001cd9c0d2710 .scope module, "multiply" "mult" 6 35, 8 3 0, S_000001cd9c0d3400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v000001cd9c018560_0 .net *"_ivl_0", 23 0, L_000001cd9c1596b0;  1 drivers
L_000001cd9c160088 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c12dec0_0 .net *"_ivl_3", 11 0, L_000001cd9c160088;  1 drivers
v000001cd9c12df60_0 .net *"_ivl_4", 23 0, L_000001cd9c159390;  1 drivers
L_000001cd9c1600d0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c12d6a0_0 .net *"_ivl_7", 11 0, L_000001cd9c1600d0;  1 drivers
v000001cd9c12c340_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c12dba0_0 .net "in1", 11 0, L_000001cd9c1b90a0;  alias, 1 drivers
v000001cd9c12b9e0_0 .net "in2", 11 0, L_000001cd9c1b9f00;  alias, 1 drivers
v000001cd9c12da60_0 .net "product", 23 0, L_000001cd9c1594d0;  1 drivers
v000001cd9c12be40_0 .var "product_reg", 23 0;
v000001cd9c12d600_0 .var "reg1", 11 0;
v000001cd9c12cc00_0 .var "reg2", 11 0;
v000001cd9c12dc40_0 .net "res", 11 0, L_000001cd9c152130;  alias, 1 drivers
v000001cd9c12c980_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
E_000001cd9c09eba0 .event posedge, v000001cd9c076ac0_0;
L_000001cd9c1596b0 .concat [ 12 12 0 0], v000001cd9c12d600_0, L_000001cd9c160088;
L_000001cd9c159390 .concat [ 12 12 0 0], v000001cd9c12cc00_0, L_000001cd9c1600d0;
L_000001cd9c1594d0 .arith/mult 24, L_000001cd9c1596b0, L_000001cd9c159390;
S_000001cd9c12acd0 .scope module, "mod" "reduce" 8 31, 9 1 0, S_000001cd9c0d2710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000001cd9c064280 .functor OR 1, L_000001cd9c152270, L_000001cd9c1535d0, C4<0>, C4<0>;
v000001cd9bfd9f20_0 .net "Q_1", 12 0, L_000001cd9c1530d0;  1 drivers
v000001cd9bfda420_0 .var "Q_1_reg", 12 0;
v000001cd9bfda740_0 .net "R", 13 0, L_000001cd9c153210;  1 drivers
v000001cd9bfd90c0_0 .var "R_reg", 13 0;
v000001cd9bfd9200_0 .net *"_ivl_11", 10 0, L_000001cd9c159110;  1 drivers
v000001cd9bfda7e0_0 .net *"_ivl_12", 13 0, L_000001cd9c1591b0;  1 drivers
L_000001cd9c160160 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cd9bfd9160_0 .net *"_ivl_15", 2 0, L_000001cd9c160160;  1 drivers
v000001cd9bfd8940_0 .net *"_ivl_19", 7 0, L_000001cd9c153710;  1 drivers
v000001cd9bfd8bc0_0 .net *"_ivl_20", 13 0, L_000001cd9c152950;  1 drivers
L_000001cd9c1601a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd9bfd93e0_0 .net *"_ivl_23", 5 0, L_000001cd9c1601a8;  1 drivers
v000001cd9bfd9480_0 .net *"_ivl_31", 2 0, L_000001cd9c153170;  1 drivers
v000001cd9bfd9520_0 .net *"_ivl_33", 2 0, L_000001cd9c153530;  1 drivers
v000001cd9c006290_0 .net *"_ivl_34", 2 0, L_000001cd9c1529f0;  1 drivers
v000001cd9c006650_0 .net *"_ivl_40", 2 0, L_000001cd9c151ff0;  1 drivers
v000001cd9c005110_0 .net *"_ivl_44", 3 0, L_000001cd9c154070;  1 drivers
v000001cd9c005890_0 .net *"_ivl_46", 3 0, L_000001cd9c153490;  1 drivers
v000001cd9c005c50_0 .net *"_ivl_47", 3 0, L_000001cd9c153cb0;  1 drivers
v000001cd9c005430_0 .net *"_ivl_5", 12 0, L_000001cd9c159750;  1 drivers
v000001cd9c005570_0 .net *"_ivl_53", 1 0, L_000001cd9c153850;  1 drivers
v000001cd9c005cf0_0 .net *"_ivl_58", 13 0, L_000001cd9c1521d0;  1 drivers
v000001cd9c0066f0_0 .net *"_ivl_6", 13 0, L_000001cd9c1597f0;  1 drivers
L_000001cd9c1601f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c04e790_0 .net *"_ivl_61", 0 0, L_000001cd9c1601f0;  1 drivers
v000001cd9c04e1f0_0 .net *"_ivl_65", 0 0, L_000001cd9c152270;  1 drivers
v000001cd9c04efb0_0 .net *"_ivl_67", 12 0, L_000001cd9c152d10;  1 drivers
L_000001cd9c160238 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c04eb50_0 .net/2u *"_ivl_68", 12 0, L_000001cd9c160238;  1 drivers
v000001cd9c04d750_0 .net *"_ivl_70", 0 0, L_000001cd9c1535d0;  1 drivers
v000001cd9c04d890_0 .net *"_ivl_72", 0 0, L_000001cd9c064280;  1 drivers
v000001cd9c04da70_0 .net *"_ivl_75", 11 0, L_000001cd9c152bd0;  1 drivers
v000001cd9bfbca20_0 .net *"_ivl_77", 0 0, L_000001cd9c153670;  1 drivers
L_000001cd9c160280 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9bfbc480_0 .net/2u *"_ivl_78", 11 0, L_000001cd9c160280;  1 drivers
L_000001cd9c1602c8 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v000001cd9bfbcde0_0 .net/2u *"_ivl_80", 11 0, L_000001cd9c1602c8;  1 drivers
v000001cd9bfbc520_0 .net *"_ivl_82", 11 0, L_000001cd9c152590;  1 drivers
v000001cd9bfbc5c0_0 .net *"_ivl_84", 11 0, L_000001cd9c151eb0;  1 drivers
v000001cd9bfbcca0_0 .net *"_ivl_87", 11 0, L_000001cd9c153fd0;  1 drivers
L_000001cd9c160118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c0225e0_0 .net *"_ivl_9", 0 0, L_000001cd9c160118;  1 drivers
v000001cd9c0229a0_0 .net "c", 23 0, v000001cd9c12be40_0;  1 drivers
v000001cd9c021280_0 .net "c0", 7 0, L_000001cd9c159570;  1 drivers
v000001cd9c021780_0 .var "c0_reg", 7 0;
v000001cd9c021fa0_0 .net "c1", 15 0, L_000001cd9c159610;  1 drivers
v000001cd9c021320_0 .var "c1_reg", 5 0;
v000001cd9c05fdb0_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c05f630_0 .net "d1_sum", 13 0, L_000001cd9c153c10;  1 drivers
v000001cd9c05f6d0_0 .net "d_1", 13 0, L_000001cd9c153a30;  1 drivers
v000001cd9c060490_0 .net "r", 11 0, L_000001cd9c152130;  alias, 1 drivers
v000001cd9c0602b0_0 .net "r1c0", 13 0, L_000001cd9c152b30;  1 drivers
v000001cd9c060710_0 .net "r_1", 5 0, L_000001cd9c1532b0;  1 drivers
v000001cd9c016ee0_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c0172a0_0 .net "s_1", 5 0, L_000001cd9c152a90;  1 drivers
v000001cd9c0184c0_0 .net "s_2", 5 0, L_000001cd9c151cd0;  1 drivers
L_000001cd9c159570 .part v000001cd9c12be40_0, 0, 8;
L_000001cd9c159610 .part v000001cd9c12be40_0, 8, 16;
L_000001cd9c159750 .part L_000001cd9c159610, 3, 13;
L_000001cd9c1597f0 .concat [ 13 1 0 0], L_000001cd9c159750, L_000001cd9c160118;
L_000001cd9c159110 .part L_000001cd9c159610, 5, 11;
L_000001cd9c1591b0 .concat [ 11 3 0 0], L_000001cd9c159110, L_000001cd9c160160;
L_000001cd9c153a30 .arith/sum 14, L_000001cd9c1597f0, L_000001cd9c1591b0;
L_000001cd9c153710 .part L_000001cd9c153a30, 6, 8;
L_000001cd9c152950 .concat [ 8 6 0 0], L_000001cd9c153710, L_000001cd9c1601a8;
L_000001cd9c153c10 .arith/sub 14, L_000001cd9c153a30, L_000001cd9c152950;
L_000001cd9c1530d0 .part L_000001cd9c153c10, 1, 13;
L_000001cd9c153170 .part v000001cd9c021320_0, 3, 3;
L_000001cd9c153530 .part v000001cd9bfda420_0, 0, 3;
L_000001cd9c1529f0 .arith/sub 3, L_000001cd9c153170, L_000001cd9c153530;
L_000001cd9c152a90 .concat8 [ 3 3 0 0], L_000001cd9c151ff0, L_000001cd9c1529f0;
L_000001cd9c151ff0 .part v000001cd9c021320_0, 0, 3;
L_000001cd9c154070 .part v000001cd9bfda420_0, 2, 4;
L_000001cd9c153490 .part v000001cd9bfda420_0, 0, 4;
L_000001cd9c153cb0 .arith/sum 4, L_000001cd9c154070, L_000001cd9c153490;
L_000001cd9c151cd0 .concat8 [ 2 4 0 0], L_000001cd9c153850, L_000001cd9c153cb0;
L_000001cd9c153850 .part v000001cd9bfda420_0, 0, 2;
L_000001cd9c1532b0 .arith/sub 6, L_000001cd9c152a90, L_000001cd9c151cd0;
L_000001cd9c152b30 .concat [ 8 6 0 0], v000001cd9c021780_0, L_000001cd9c1532b0;
L_000001cd9c1521d0 .concat [ 13 1 0 0], v000001cd9bfda420_0, L_000001cd9c1601f0;
L_000001cd9c153210 .arith/sub 14, L_000001cd9c152b30, L_000001cd9c1521d0;
L_000001cd9c152270 .part v000001cd9bfd90c0_0, 13, 1;
L_000001cd9c152d10 .part v000001cd9bfd90c0_0, 0, 13;
L_000001cd9c1535d0 .cmp/ge 13, L_000001cd9c152d10, L_000001cd9c160238;
L_000001cd9c152bd0 .part v000001cd9bfd90c0_0, 0, 12;
L_000001cd9c153670 .part v000001cd9bfd90c0_0, 13, 1;
L_000001cd9c152590 .functor MUXZ 12, L_000001cd9c1602c8, L_000001cd9c160280, L_000001cd9c153670, C4<>;
L_000001cd9c151eb0 .arith/sum 12, L_000001cd9c152bd0, L_000001cd9c152590;
L_000001cd9c153fd0 .part v000001cd9bfd90c0_0, 0, 12;
L_000001cd9c152130 .functor MUXZ 12, L_000001cd9c153fd0, L_000001cd9c151eb0, L_000001cd9c064280, C4<>;
S_000001cd9c12aff0 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_000001cd9c0d3400;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c12d240_0 .net *"_ivl_0", 12 0, L_000001cd9c153b70;  1 drivers
v000001cd9c12d560_0 .net *"_ivl_11", 0 0, L_000001cd9c152090;  1 drivers
v000001cd9c12c700_0 .net *"_ivl_12", 31 0, L_000001cd9c151910;  1 drivers
L_000001cd9c160628 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c12d1a0_0 .net *"_ivl_15", 30 0, L_000001cd9c160628;  1 drivers
L_000001cd9c160670 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c12cb60_0 .net/2u *"_ivl_16", 31 0, L_000001cd9c160670;  1 drivers
v000001cd9c12cf20_0 .net *"_ivl_18", 0 0, L_000001cd9c153d50;  1 drivers
L_000001cd9c1606b8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c12db00_0 .net/2u *"_ivl_20", 12 0, L_000001cd9c1606b8;  1 drivers
v000001cd9c12c3e0_0 .net *"_ivl_22", 12 0, L_000001cd9c153df0;  1 drivers
v000001cd9c12dce0_0 .net *"_ivl_24", 12 0, L_000001cd9c153f30;  1 drivers
L_000001cd9c160700 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c12c480_0 .net/2u *"_ivl_28", 1 0, L_000001cd9c160700;  1 drivers
L_000001cd9c160598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c12c0c0_0 .net *"_ivl_3", 0 0, L_000001cd9c160598;  1 drivers
v000001cd9c12bee0_0 .net *"_ivl_30", 0 0, L_000001cd9c1519b0;  1 drivers
v000001cd9c12c7a0_0 .net *"_ivl_33", 0 0, L_000001cd9c151a50;  1 drivers
v000001cd9c12dd80_0 .net *"_ivl_35", 10 0, L_000001cd9c151af0;  1 drivers
v000001cd9c12ca20_0 .net *"_ivl_36", 11 0, L_000001cd9c151b90;  1 drivers
L_000001cd9c160748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c12c660_0 .net *"_ivl_39", 0 0, L_000001cd9c160748;  1 drivers
v000001cd9c12d740_0 .net *"_ivl_4", 12 0, L_000001cd9c152ef0;  1 drivers
L_000001cd9c160790 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c12c020_0 .net/2u *"_ivl_40", 11 0, L_000001cd9c160790;  1 drivers
v000001cd9c12c840_0 .net *"_ivl_42", 11 0, L_000001cd9c151c30;  1 drivers
v000001cd9c12d100_0 .net *"_ivl_45", 10 0, L_000001cd9c151d70;  1 drivers
v000001cd9c12c2a0_0 .net *"_ivl_46", 11 0, L_000001cd9c151e10;  1 drivers
L_000001cd9c1607d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c12cac0_0 .net *"_ivl_49", 0 0, L_000001cd9c1607d8;  1 drivers
v000001cd9c12cfc0_0 .net *"_ivl_50", 11 0, L_000001cd9c151f50;  1 drivers
L_000001cd9c1605e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c12de20_0 .net *"_ivl_7", 0 0, L_000001cd9c1605e0;  1 drivers
v000001cd9c12c520_0 .net "diff", 12 0, L_000001cd9c152f90;  1 drivers
v000001cd9c12cca0_0 .net "in1", 11 0, v000001cd9c12e820_0;  alias, 1 drivers
v000001cd9c12c5c0_0 .net "in2", 11 0, v000001cd9c12f220_0;  alias, 1 drivers
v000001cd9c12d060_0 .net "mode", 1 0, L_000001cd9c01d170;  alias, 1 drivers
v000001cd9c12cd40_0 .net "reduce_diff", 11 0, L_000001cd9c152310;  1 drivers
v000001cd9c12e000_0 .net "res", 11 0, L_000001cd9c1523b0;  alias, 1 drivers
L_000001cd9c153b70 .concat [ 12 1 0 0], v000001cd9c12e820_0, L_000001cd9c160598;
L_000001cd9c152ef0 .concat [ 12 1 0 0], v000001cd9c12f220_0, L_000001cd9c1605e0;
L_000001cd9c152f90 .arith/sub 13, L_000001cd9c153b70, L_000001cd9c152ef0;
L_000001cd9c152090 .part L_000001cd9c152f90, 12, 1;
L_000001cd9c151910 .concat [ 1 31 0 0], L_000001cd9c152090, L_000001cd9c160628;
L_000001cd9c153d50 .cmp/eq 32, L_000001cd9c151910, L_000001cd9c160670;
L_000001cd9c153df0 .arith/sum 13, L_000001cd9c152f90, L_000001cd9c1606b8;
L_000001cd9c153f30 .functor MUXZ 13, L_000001cd9c152f90, L_000001cd9c153df0, L_000001cd9c153d50, C4<>;
L_000001cd9c152310 .part L_000001cd9c153f30, 0, 12;
L_000001cd9c1519b0 .cmp/eq 2, L_000001cd9c01d170, L_000001cd9c160700;
L_000001cd9c151a50 .part L_000001cd9c152310, 0, 1;
L_000001cd9c151af0 .part L_000001cd9c152310, 1, 11;
L_000001cd9c151b90 .concat [ 11 1 0 0], L_000001cd9c151af0, L_000001cd9c160748;
L_000001cd9c151c30 .arith/sum 12, L_000001cd9c151b90, L_000001cd9c160790;
L_000001cd9c151d70 .part L_000001cd9c152310, 1, 11;
L_000001cd9c151e10 .concat [ 11 1 0 0], L_000001cd9c151d70, L_000001cd9c1607d8;
L_000001cd9c151f50 .functor MUXZ 12, L_000001cd9c151e10, L_000001cd9c151c30, L_000001cd9c151a50, C4<>;
L_000001cd9c1523b0 .functor MUXZ 12, L_000001cd9c152310, L_000001cd9c151f50, L_000001cd9c1519b0, C4<>;
S_000001cd9c12b310 .scope module, "BU1" "butterfly_core" 5 74, 6 6 0, S_000001cd9c0d4210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000001cd9c063db0 .functor OR 1, L_000001cd9c1bbc60, L_000001cd9c1bbd00, C4<0>, C4<0>;
L_000001cd9c0638e0 .functor OR 1, L_000001cd9c1baae0, L_000001cd9c1bc700, C4<0>, C4<0>;
L_000001cd9c063b80 .functor OR 1, L_000001cd9c1bbda0, L_000001cd9c1bbee0, C4<0>, C4<0>;
L_000001cd9c063e20 .functor OR 1, L_000001cd9c1bc520, L_000001cd9c1bb120, C4<0>, C4<0>;
L_000001cd9c065080 .functor OR 1, L_000001cd9c1bb620, L_000001cd9c1bb260, C4<0>, C4<0>;
L_000001cd9c0651d0 .functor OR 1, L_000001cd9c1bc020, L_000001cd9c1bad60, C4<0>, C4<0>;
L_000001cd9c065010 .functor OR 1, L_000001cd9c1bc5c0, L_000001cd9c1bc7a0, C4<0>, C4<0>;
v000001cd9c1349a0_0 .net *"_ivl_12", 0 0, L_000001cd9c063db0;  1 drivers
L_000001cd9c161438 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c133b40_0 .net/2u *"_ivl_15", 1 0, L_000001cd9c161438;  1 drivers
v000001cd9c134040_0 .net *"_ivl_17", 0 0, L_000001cd9c1baae0;  1 drivers
L_000001cd9c161480 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c133f00_0 .net/2u *"_ivl_19", 1 0, L_000001cd9c161480;  1 drivers
v000001cd9c135260_0 .net *"_ivl_21", 0 0, L_000001cd9c1bc700;  1 drivers
v000001cd9c1347c0_0 .net *"_ivl_24", 0 0, L_000001cd9c0638e0;  1 drivers
L_000001cd9c1614c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c133fa0_0 .net/2u *"_ivl_27", 1 0, L_000001cd9c1614c8;  1 drivers
v000001cd9c134860_0 .net *"_ivl_29", 0 0, L_000001cd9c1bbda0;  1 drivers
L_000001cd9c1613a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c1340e0_0 .net/2u *"_ivl_3", 1 0, L_000001cd9c1613a8;  1 drivers
L_000001cd9c161510 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c1353a0_0 .net/2u *"_ivl_31", 1 0, L_000001cd9c161510;  1 drivers
v000001cd9c135bc0_0 .net *"_ivl_33", 0 0, L_000001cd9c1bbee0;  1 drivers
v000001cd9c134f40_0 .net *"_ivl_36", 0 0, L_000001cd9c063b80;  1 drivers
L_000001cd9c161558 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c135c60_0 .net/2u *"_ivl_39", 1 0, L_000001cd9c161558;  1 drivers
v000001cd9c134400_0 .net *"_ivl_41", 0 0, L_000001cd9c1bc520;  1 drivers
L_000001cd9c1615a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c134e00_0 .net/2u *"_ivl_43", 1 0, L_000001cd9c1615a0;  1 drivers
v000001cd9c134ea0_0 .net *"_ivl_45", 0 0, L_000001cd9c1bb120;  1 drivers
v000001cd9c1344a0_0 .net *"_ivl_48", 0 0, L_000001cd9c063e20;  1 drivers
v000001cd9c134180_0 .net *"_ivl_5", 0 0, L_000001cd9c1bbc60;  1 drivers
L_000001cd9c1615e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c134220_0 .net/2u *"_ivl_51", 1 0, L_000001cd9c1615e8;  1 drivers
v000001cd9c134900_0 .net *"_ivl_53", 0 0, L_000001cd9c1bb620;  1 drivers
L_000001cd9c161630 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c1354e0_0 .net/2u *"_ivl_55", 1 0, L_000001cd9c161630;  1 drivers
v000001cd9c135d00_0 .net *"_ivl_57", 0 0, L_000001cd9c1bb260;  1 drivers
v000001cd9c1342c0_0 .net *"_ivl_60", 0 0, L_000001cd9c065080;  1 drivers
L_000001cd9c161678 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c134680_0 .net/2u *"_ivl_63", 1 0, L_000001cd9c161678;  1 drivers
v000001cd9c135760_0 .net *"_ivl_65", 0 0, L_000001cd9c1bc020;  1 drivers
L_000001cd9c1616c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c1345e0_0 .net/2u *"_ivl_67", 1 0, L_000001cd9c1616c0;  1 drivers
v000001cd9c135580_0 .net *"_ivl_69", 0 0, L_000001cd9c1bad60;  1 drivers
L_000001cd9c1613f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c133c80_0 .net/2u *"_ivl_7", 1 0, L_000001cd9c1613f0;  1 drivers
v000001cd9c135da0_0 .net *"_ivl_72", 0 0, L_000001cd9c0651d0;  1 drivers
L_000001cd9c161708 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c134540_0 .net/2u *"_ivl_75", 1 0, L_000001cd9c161708;  1 drivers
v000001cd9c1356c0_0 .net *"_ivl_77", 0 0, L_000001cd9c1bc5c0;  1 drivers
L_000001cd9c161750 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c134a40_0 .net/2u *"_ivl_79", 1 0, L_000001cd9c161750;  1 drivers
v000001cd9c134fe0_0 .net *"_ivl_81", 0 0, L_000001cd9c1bc7a0;  1 drivers
v000001cd9c135e40_0 .net *"_ivl_84", 0 0, L_000001cd9c065010;  1 drivers
v000001cd9c134ae0_0 .net *"_ivl_9", 0 0, L_000001cd9c1bbd00;  1 drivers
v000001cd9c134b80_0 .net "addsub_in_1", 11 0, L_000001cd9c1bcf20;  1 drivers
v000001cd9c135080_0 .var "addsub_in_1_reg", 11 0;
v000001cd9c135800_0 .net "addsub_in_2", 11 0, L_000001cd9c1bab80;  1 drivers
v000001cd9c1358a0_0 .var "addsub_in_2_reg", 11 0;
v000001cd9c135f80_0 .net "addsub_out_1", 11 0, L_000001cd9c1bbb20;  1 drivers
v000001cd9c136020_0 .net "addsub_out_2", 11 0, L_000001cd9c1bb580;  1 drivers
v000001cd9c1338c0_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c133a00_0 .net "coef", 11 0, v000001cd9c154a70_0;  1 drivers
v000001cd9c133aa0_0 .var/i "i", 31 0;
v000001cd9c133be0_0 .net "in_1", 11 0, v000001cd9c156410_0;  1 drivers
v000001cd9c133d20_0 .net "in_2", 11 0, v000001cd9c155dd0_0;  1 drivers
v000001cd9c136fc0_0 .net "mode", 1 0, L_000001cd9c01e0c0;  alias, 1 drivers
v000001cd9c137600_0 .net "mult_coef_in", 11 0, L_000001cd9c1bbf80;  1 drivers
v000001cd9c136ca0_0 .var "mult_coef_in_reg", 11 0;
v000001cd9c136660_0 .net "mult_in_1", 11 0, L_000001cd9c1ba900;  1 drivers
v000001cd9c137100 .array "mult_in_1_reg", 3 0, 11 0;
v000001cd9c136340_0 .net "mult_in_2", 11 0, L_000001cd9c1bb800;  1 drivers
v000001cd9c137100_3 .array/port v000001cd9c137100, 3;
v000001cd9c136a20_0 .net "mult_out_1", 11 0, v000001cd9c137100_3;  1 drivers
v000001cd9c1372e0_0 .net "mult_out_2", 11 0, L_000001cd9c1b82e0;  1 drivers
v000001cd9c136480_0 .net "out_1", 11 0, L_000001cd9c1bc0c0;  alias, 1 drivers
v000001cd9c137060_0 .net "out_2", 11 0, L_000001cd9c1bca20;  alias, 1 drivers
v000001cd9c136de0_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1bbc60 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c1613a8;
L_000001cd9c1bbd00 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c1613f0;
L_000001cd9c1ba900 .functor MUXZ 12, v000001cd9c156410_0, L_000001cd9c1bbb20, L_000001cd9c063db0, C4<>;
L_000001cd9c1baae0 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161438;
L_000001cd9c1bc700 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161480;
L_000001cd9c1bb800 .functor MUXZ 12, v000001cd9c155dd0_0, L_000001cd9c1bb580, L_000001cd9c0638e0, C4<>;
L_000001cd9c1bbda0 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c1614c8;
L_000001cd9c1bbee0 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161510;
L_000001cd9c1bbf80 .functor MUXZ 12, v000001cd9c154a70_0, v000001cd9c136ca0_0, L_000001cd9c063b80, C4<>;
L_000001cd9c1bc520 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161558;
L_000001cd9c1bb120 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c1615a0;
L_000001cd9c1bcf20 .functor MUXZ 12, v000001cd9c137100_3, v000001cd9c156410_0, L_000001cd9c063e20, C4<>;
L_000001cd9c1bb620 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c1615e8;
L_000001cd9c1bb260 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161630;
L_000001cd9c1bab80 .functor MUXZ 12, L_000001cd9c1b82e0, v000001cd9c155dd0_0, L_000001cd9c065080, C4<>;
L_000001cd9c1bc020 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161678;
L_000001cd9c1bad60 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c1616c0;
L_000001cd9c1bc0c0 .functor MUXZ 12, v000001cd9c137100_3, L_000001cd9c1bbb20, L_000001cd9c0651d0, C4<>;
L_000001cd9c1bc5c0 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161708;
L_000001cd9c1bc7a0 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161750;
L_000001cd9c1bca20 .functor MUXZ 12, L_000001cd9c1b82e0, L_000001cd9c1bb580, L_000001cd9c065010, C4<>;
S_000001cd9c12b4a0 .scope module, "addition" "add" 6 65, 7 1 0, S_000001cd9c12b310;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c12e500_0 .net *"_ivl_0", 12 0, L_000001cd9c1b8380;  1 drivers
v000001cd9c12e6e0_0 .net *"_ivl_10", 31 0, L_000001cd9c1b9140;  1 drivers
L_000001cd9c160f28 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c130530_0 .net *"_ivl_13", 18 0, L_000001cd9c160f28;  1 drivers
L_000001cd9c160f70 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c130990_0 .net/2u *"_ivl_14", 31 0, L_000001cd9c160f70;  1 drivers
v000001cd9c130fd0_0 .net *"_ivl_16", 0 0, L_000001cd9c1b8880;  1 drivers
L_000001cd9c160fb8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c131b10_0 .net/2u *"_ivl_18", 12 0, L_000001cd9c160fb8;  1 drivers
v000001cd9c1302b0_0 .net *"_ivl_20", 12 0, L_000001cd9c1b8920;  1 drivers
v000001cd9c130a30_0 .net *"_ivl_22", 12 0, L_000001cd9c1bb8a0;  1 drivers
L_000001cd9c161000 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c130350_0 .net/2u *"_ivl_26", 1 0, L_000001cd9c161000;  1 drivers
v000001cd9c131430_0 .net *"_ivl_28", 0 0, L_000001cd9c1bc480;  1 drivers
L_000001cd9c160e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c130ad0_0 .net *"_ivl_3", 0 0, L_000001cd9c160e98;  1 drivers
v000001cd9c131cf0_0 .net *"_ivl_31", 0 0, L_000001cd9c1bb9e0;  1 drivers
v000001cd9c1312f0_0 .net *"_ivl_33", 10 0, L_000001cd9c1bc200;  1 drivers
v000001cd9c1305d0_0 .net *"_ivl_34", 11 0, L_000001cd9c1bcfc0;  1 drivers
L_000001cd9c161048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c12fe50_0 .net *"_ivl_37", 0 0, L_000001cd9c161048;  1 drivers
L_000001cd9c161090 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c1314d0_0 .net/2u *"_ivl_38", 11 0, L_000001cd9c161090;  1 drivers
v000001cd9c131750_0 .net *"_ivl_4", 12 0, L_000001cd9c1b8420;  1 drivers
v000001cd9c130d50_0 .net *"_ivl_40", 11 0, L_000001cd9c1bd060;  1 drivers
v000001cd9c131bb0_0 .net *"_ivl_43", 10 0, L_000001cd9c1bc2a0;  1 drivers
v000001cd9c131070_0 .net *"_ivl_44", 11 0, L_000001cd9c1bc660;  1 drivers
L_000001cd9c1610d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c130670_0 .net *"_ivl_47", 0 0, L_000001cd9c1610d8;  1 drivers
v000001cd9c131570_0 .net *"_ivl_48", 11 0, L_000001cd9c1baa40;  1 drivers
L_000001cd9c160ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c1311b0_0 .net *"_ivl_7", 0 0, L_000001cd9c160ee0;  1 drivers
v000001cd9c131110_0 .net "in1", 11 0, v000001cd9c135080_0;  1 drivers
v000001cd9c1303f0_0 .net "in2", 11 0, v000001cd9c1358a0_0;  1 drivers
v000001cd9c131250_0 .net "mode", 1 0, L_000001cd9c01e0c0;  alias, 1 drivers
v000001cd9c131610_0 .net "reduce_sum", 11 0, L_000001cd9c1ba9a0;  1 drivers
v000001cd9c132010_0 .net "res", 11 0, L_000001cd9c1bbb20;  alias, 1 drivers
v000001cd9c130b70_0 .net "sum", 12 0, L_000001cd9c1b8600;  1 drivers
L_000001cd9c1b8380 .concat [ 12 1 0 0], v000001cd9c135080_0, L_000001cd9c160e98;
L_000001cd9c1b8420 .concat [ 12 1 0 0], v000001cd9c1358a0_0, L_000001cd9c160ee0;
L_000001cd9c1b8600 .arith/sum 13, L_000001cd9c1b8380, L_000001cd9c1b8420;
L_000001cd9c1b9140 .concat [ 13 19 0 0], L_000001cd9c1b8600, L_000001cd9c160f28;
L_000001cd9c1b8880 .cmp/ge 32, L_000001cd9c1b9140, L_000001cd9c160f70;
L_000001cd9c1b8920 .arith/sub 13, L_000001cd9c1b8600, L_000001cd9c160fb8;
L_000001cd9c1bb8a0 .functor MUXZ 13, L_000001cd9c1b8600, L_000001cd9c1b8920, L_000001cd9c1b8880, C4<>;
L_000001cd9c1ba9a0 .part L_000001cd9c1bb8a0, 0, 12;
L_000001cd9c1bc480 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161000;
L_000001cd9c1bb9e0 .part L_000001cd9c1ba9a0, 0, 1;
L_000001cd9c1bc200 .part L_000001cd9c1ba9a0, 1, 11;
L_000001cd9c1bcfc0 .concat [ 11 1 0 0], L_000001cd9c1bc200, L_000001cd9c161048;
L_000001cd9c1bd060 .arith/sum 12, L_000001cd9c1bcfc0, L_000001cd9c161090;
L_000001cd9c1bc2a0 .part L_000001cd9c1ba9a0, 1, 11;
L_000001cd9c1bc660 .concat [ 11 1 0 0], L_000001cd9c1bc2a0, L_000001cd9c1610d8;
L_000001cd9c1baa40 .functor MUXZ 12, L_000001cd9c1bc660, L_000001cd9c1bd060, L_000001cd9c1bb9e0, C4<>;
L_000001cd9c1bbb20 .functor MUXZ 12, L_000001cd9c1ba9a0, L_000001cd9c1baa40, L_000001cd9c1bc480, C4<>;
S_000001cd9c12b630 .scope module, "multiply" "mult" 6 35, 8 3 0, S_000001cd9c12b310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v000001cd9c132650_0 .net *"_ivl_0", 23 0, L_000001cd9c1b84c0;  1 drivers
L_000001cd9c160c10 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c132ab0_0 .net *"_ivl_3", 11 0, L_000001cd9c160c10;  1 drivers
v000001cd9c1326f0_0 .net *"_ivl_4", 23 0, L_000001cd9c1b8b00;  1 drivers
L_000001cd9c160c58 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c132b50_0 .net *"_ivl_7", 11 0, L_000001cd9c160c58;  1 drivers
v000001cd9c133550_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c133730_0 .net "in1", 11 0, L_000001cd9c1bb800;  alias, 1 drivers
v000001cd9c1334b0_0 .net "in2", 11 0, L_000001cd9c1bbf80;  alias, 1 drivers
v000001cd9c1335f0_0 .net "product", 23 0, L_000001cd9c1b96e0;  1 drivers
v000001cd9c132330_0 .var "product_reg", 23 0;
v000001cd9c1332d0_0 .var "reg1", 11 0;
v000001cd9c133050_0 .var "reg2", 11 0;
v000001cd9c132e70_0 .net "res", 11 0, L_000001cd9c1b82e0;  alias, 1 drivers
v000001cd9c132bf0_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1b84c0 .concat [ 12 12 0 0], v000001cd9c1332d0_0, L_000001cd9c160c10;
L_000001cd9c1b8b00 .concat [ 12 12 0 0], v000001cd9c133050_0, L_000001cd9c160c58;
L_000001cd9c1b96e0 .arith/mult 24, L_000001cd9c1b84c0, L_000001cd9c1b8b00;
S_000001cd9c129880 .scope module, "mod" "reduce" 8 31, 9 1 0, S_000001cd9c12b630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000001cd9c063d40 .functor OR 1, L_000001cd9c1ba4a0, L_000001cd9c1b98c0, C4<0>, C4<0>;
v000001cd9c131390_0 .net "Q_1", 12 0, L_000001cd9c1b8ce0;  1 drivers
v000001cd9c130030_0 .var "Q_1_reg", 12 0;
v000001cd9c131c50_0 .net "R", 13 0, L_000001cd9c1ba400;  1 drivers
v000001cd9c1319d0_0 .var "R_reg", 13 0;
v000001cd9c131a70_0 .net *"_ivl_11", 10 0, L_000001cd9c1b9b40;  1 drivers
v000001cd9c130850_0 .net *"_ivl_12", 13 0, L_000001cd9c1b87e0;  1 drivers
L_000001cd9c160ce8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cd9c130c10_0 .net *"_ivl_15", 2 0, L_000001cd9c160ce8;  1 drivers
v000001cd9c12f950_0 .net *"_ivl_19", 7 0, L_000001cd9c1b9dc0;  1 drivers
v000001cd9c1316b0_0 .net *"_ivl_20", 13 0, L_000001cd9c1b9640;  1 drivers
L_000001cd9c160d30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c131f70_0 .net *"_ivl_23", 5 0, L_000001cd9c160d30;  1 drivers
v000001cd9c12fa90_0 .net *"_ivl_31", 2 0, L_000001cd9c1b9320;  1 drivers
v000001cd9c1317f0_0 .net *"_ivl_33", 2 0, L_000001cd9c1b9c80;  1 drivers
v000001cd9c130490_0 .net *"_ivl_34", 2 0, L_000001cd9c1ba0e0;  1 drivers
v000001cd9c131d90_0 .net *"_ivl_40", 2 0, L_000001cd9c1ba360;  1 drivers
v000001cd9c12f9f0_0 .net *"_ivl_44", 3 0, L_000001cd9c1b9820;  1 drivers
v000001cd9c131e30_0 .net *"_ivl_46", 3 0, L_000001cd9c1b9960;  1 drivers
v000001cd9c12fef0_0 .net *"_ivl_47", 3 0, L_000001cd9c1ba7c0;  1 drivers
v000001cd9c131890_0 .net *"_ivl_5", 12 0, L_000001cd9c1b8c40;  1 drivers
v000001cd9c130cb0_0 .net *"_ivl_53", 1 0, L_000001cd9c1b9000;  1 drivers
v000001cd9c131ed0_0 .net *"_ivl_58", 13 0, L_000001cd9c1ba860;  1 drivers
v000001cd9c130df0_0 .net *"_ivl_6", 13 0, L_000001cd9c1b9280;  1 drivers
L_000001cd9c160d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c12fb30_0 .net *"_ivl_61", 0 0, L_000001cd9c160d78;  1 drivers
v000001cd9c130e90_0 .net *"_ivl_65", 0 0, L_000001cd9c1ba4a0;  1 drivers
v000001cd9c130f30_0 .net *"_ivl_67", 12 0, L_000001cd9c1ba540;  1 drivers
L_000001cd9c160dc0 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c131930_0 .net/2u *"_ivl_68", 12 0, L_000001cd9c160dc0;  1 drivers
v000001cd9c12f8b0_0 .net *"_ivl_70", 0 0, L_000001cd9c1b98c0;  1 drivers
v000001cd9c12fbd0_0 .net *"_ivl_72", 0 0, L_000001cd9c063d40;  1 drivers
v000001cd9c12fc70_0 .net *"_ivl_75", 11 0, L_000001cd9c1ba720;  1 drivers
v000001cd9c12ff90_0 .net *"_ivl_77", 0 0, L_000001cd9c1b8560;  1 drivers
L_000001cd9c160e08 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c12fd10_0 .net/2u *"_ivl_78", 11 0, L_000001cd9c160e08;  1 drivers
L_000001cd9c160e50 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v000001cd9c12fdb0_0 .net/2u *"_ivl_80", 11 0, L_000001cd9c160e50;  1 drivers
v000001cd9c1300d0_0 .net *"_ivl_82", 11 0, L_000001cd9c1b8100;  1 drivers
v000001cd9c130170_0 .net *"_ivl_84", 11 0, L_000001cd9c1b81a0;  1 drivers
v000001cd9c130210_0 .net *"_ivl_87", 11 0, L_000001cd9c1b8240;  1 drivers
L_000001cd9c160ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c130710_0 .net *"_ivl_9", 0 0, L_000001cd9c160ca0;  1 drivers
v000001cd9c1307b0_0 .net "c", 23 0, v000001cd9c132330_0;  1 drivers
v000001cd9c1308f0_0 .net "c0", 7 0, L_000001cd9c1b8ba0;  1 drivers
v000001cd9c1323d0_0 .var "c0_reg", 7 0;
v000001cd9c1328d0_0 .net "c1", 15 0, L_000001cd9c1b91e0;  1 drivers
v000001cd9c133690_0 .var "c1_reg", 5 0;
v000001cd9c132470_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c132970_0 .net "d1_sum", 13 0, L_000001cd9c1ba040;  1 drivers
v000001cd9c133230_0 .net "d_1", 13 0, L_000001cd9c1b9be0;  1 drivers
v000001cd9c132790_0 .net "r", 11 0, L_000001cd9c1b82e0;  alias, 1 drivers
v000001cd9c132290_0 .net "r1c0", 13 0, L_000001cd9c1ba680;  1 drivers
v000001cd9c132a10_0 .net "r_1", 5 0, L_000001cd9c1b93c0;  1 drivers
v000001cd9c132830_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c133370_0 .net "s_1", 5 0, L_000001cd9c1ba180;  1 drivers
v000001cd9c132510_0 .net "s_2", 5 0, L_000001cd9c1b9780;  1 drivers
L_000001cd9c1b8ba0 .part v000001cd9c132330_0, 0, 8;
L_000001cd9c1b91e0 .part v000001cd9c132330_0, 8, 16;
L_000001cd9c1b8c40 .part L_000001cd9c1b91e0, 3, 13;
L_000001cd9c1b9280 .concat [ 13 1 0 0], L_000001cd9c1b8c40, L_000001cd9c160ca0;
L_000001cd9c1b9b40 .part L_000001cd9c1b91e0, 5, 11;
L_000001cd9c1b87e0 .concat [ 11 3 0 0], L_000001cd9c1b9b40, L_000001cd9c160ce8;
L_000001cd9c1b9be0 .arith/sum 14, L_000001cd9c1b9280, L_000001cd9c1b87e0;
L_000001cd9c1b9dc0 .part L_000001cd9c1b9be0, 6, 8;
L_000001cd9c1b9640 .concat [ 8 6 0 0], L_000001cd9c1b9dc0, L_000001cd9c160d30;
L_000001cd9c1ba040 .arith/sub 14, L_000001cd9c1b9be0, L_000001cd9c1b9640;
L_000001cd9c1b8ce0 .part L_000001cd9c1ba040, 1, 13;
L_000001cd9c1b9320 .part v000001cd9c133690_0, 3, 3;
L_000001cd9c1b9c80 .part v000001cd9c130030_0, 0, 3;
L_000001cd9c1ba0e0 .arith/sub 3, L_000001cd9c1b9320, L_000001cd9c1b9c80;
L_000001cd9c1ba180 .concat8 [ 3 3 0 0], L_000001cd9c1ba360, L_000001cd9c1ba0e0;
L_000001cd9c1ba360 .part v000001cd9c133690_0, 0, 3;
L_000001cd9c1b9820 .part v000001cd9c130030_0, 2, 4;
L_000001cd9c1b9960 .part v000001cd9c130030_0, 0, 4;
L_000001cd9c1ba7c0 .arith/sum 4, L_000001cd9c1b9820, L_000001cd9c1b9960;
L_000001cd9c1b9780 .concat8 [ 2 4 0 0], L_000001cd9c1b9000, L_000001cd9c1ba7c0;
L_000001cd9c1b9000 .part v000001cd9c130030_0, 0, 2;
L_000001cd9c1b93c0 .arith/sub 6, L_000001cd9c1ba180, L_000001cd9c1b9780;
L_000001cd9c1ba680 .concat [ 8 6 0 0], v000001cd9c1323d0_0, L_000001cd9c1b93c0;
L_000001cd9c1ba860 .concat [ 13 1 0 0], v000001cd9c130030_0, L_000001cd9c160d78;
L_000001cd9c1ba400 .arith/sub 14, L_000001cd9c1ba680, L_000001cd9c1ba860;
L_000001cd9c1ba4a0 .part v000001cd9c1319d0_0, 13, 1;
L_000001cd9c1ba540 .part v000001cd9c1319d0_0, 0, 13;
L_000001cd9c1b98c0 .cmp/ge 13, L_000001cd9c1ba540, L_000001cd9c160dc0;
L_000001cd9c1ba720 .part v000001cd9c1319d0_0, 0, 12;
L_000001cd9c1b8560 .part v000001cd9c1319d0_0, 13, 1;
L_000001cd9c1b8100 .functor MUXZ 12, L_000001cd9c160e50, L_000001cd9c160e08, L_000001cd9c1b8560, C4<>;
L_000001cd9c1b81a0 .arith/sum 12, L_000001cd9c1ba720, L_000001cd9c1b8100;
L_000001cd9c1b8240 .part v000001cd9c1319d0_0, 0, 12;
L_000001cd9c1b82e0 .functor MUXZ 12, L_000001cd9c1b8240, L_000001cd9c1b81a0, L_000001cd9c063d40, C4<>;
S_000001cd9c12b180 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_000001cd9c12b310;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c1325b0_0 .net *"_ivl_0", 12 0, L_000001cd9c1bc160;  1 drivers
v000001cd9c132c90_0 .net *"_ivl_11", 0 0, L_000001cd9c1bb760;  1 drivers
v000001cd9c132d30_0 .net *"_ivl_12", 31 0, L_000001cd9c1bb940;  1 drivers
L_000001cd9c1611b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c1330f0_0 .net *"_ivl_15", 30 0, L_000001cd9c1611b0;  1 drivers
L_000001cd9c1611f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c132dd0_0 .net/2u *"_ivl_16", 31 0, L_000001cd9c1611f8;  1 drivers
v000001cd9c132f10_0 .net *"_ivl_18", 0 0, L_000001cd9c1bb440;  1 drivers
L_000001cd9c161240 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c132fb0_0 .net/2u *"_ivl_20", 12 0, L_000001cd9c161240;  1 drivers
v000001cd9c1320b0_0 .net *"_ivl_22", 12 0, L_000001cd9c1bba80;  1 drivers
v000001cd9c133190_0 .net *"_ivl_24", 12 0, L_000001cd9c1bcac0;  1 drivers
L_000001cd9c161288 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c133410_0 .net/2u *"_ivl_28", 1 0, L_000001cd9c161288;  1 drivers
L_000001cd9c161120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c132150_0 .net *"_ivl_3", 0 0, L_000001cd9c161120;  1 drivers
v000001cd9c1321f0_0 .net *"_ivl_30", 0 0, L_000001cd9c1bb4e0;  1 drivers
v000001cd9c135b20_0 .net *"_ivl_33", 0 0, L_000001cd9c1bacc0;  1 drivers
v000001cd9c134cc0_0 .net *"_ivl_35", 10 0, L_000001cd9c1bbe40;  1 drivers
v000001cd9c1359e0_0 .net *"_ivl_36", 11 0, L_000001cd9c1bc980;  1 drivers
L_000001cd9c1612d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c135a80_0 .net *"_ivl_39", 0 0, L_000001cd9c1612d0;  1 drivers
v000001cd9c135300_0 .net *"_ivl_4", 12 0, L_000001cd9c1bc340;  1 drivers
L_000001cd9c161318 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c134c20_0 .net/2u *"_ivl_40", 11 0, L_000001cd9c161318;  1 drivers
v000001cd9c133960_0 .net *"_ivl_42", 11 0, L_000001cd9c1bcb60;  1 drivers
v000001cd9c135440_0 .net *"_ivl_45", 10 0, L_000001cd9c1bcd40;  1 drivers
v000001cd9c134d60_0 .net *"_ivl_46", 11 0, L_000001cd9c1bb1c0;  1 drivers
L_000001cd9c161360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c135ee0_0 .net *"_ivl_49", 0 0, L_000001cd9c161360;  1 drivers
v000001cd9c1351c0_0 .net *"_ivl_50", 11 0, L_000001cd9c1bc3e0;  1 drivers
L_000001cd9c161168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c135940_0 .net *"_ivl_7", 0 0, L_000001cd9c161168;  1 drivers
v000001cd9c135120_0 .net "diff", 12 0, L_000001cd9c1bcc00;  1 drivers
v000001cd9c134360_0 .net "in1", 11 0, v000001cd9c135080_0;  alias, 1 drivers
v000001cd9c133e60_0 .net "in2", 11 0, v000001cd9c1358a0_0;  alias, 1 drivers
v000001cd9c133dc0_0 .net "mode", 1 0, L_000001cd9c01e0c0;  alias, 1 drivers
v000001cd9c134720_0 .net "reduce_diff", 11 0, L_000001cd9c1bcca0;  1 drivers
v000001cd9c135620_0 .net "res", 11 0, L_000001cd9c1bb580;  alias, 1 drivers
L_000001cd9c1bc160 .concat [ 12 1 0 0], v000001cd9c135080_0, L_000001cd9c161120;
L_000001cd9c1bc340 .concat [ 12 1 0 0], v000001cd9c1358a0_0, L_000001cd9c161168;
L_000001cd9c1bcc00 .arith/sub 13, L_000001cd9c1bc160, L_000001cd9c1bc340;
L_000001cd9c1bb760 .part L_000001cd9c1bcc00, 12, 1;
L_000001cd9c1bb940 .concat [ 1 31 0 0], L_000001cd9c1bb760, L_000001cd9c1611b0;
L_000001cd9c1bb440 .cmp/eq 32, L_000001cd9c1bb940, L_000001cd9c1611f8;
L_000001cd9c1bba80 .arith/sum 13, L_000001cd9c1bcc00, L_000001cd9c161240;
L_000001cd9c1bcac0 .functor MUXZ 13, L_000001cd9c1bcc00, L_000001cd9c1bba80, L_000001cd9c1bb440, C4<>;
L_000001cd9c1bcca0 .part L_000001cd9c1bcac0, 0, 12;
L_000001cd9c1bb4e0 .cmp/eq 2, L_000001cd9c01e0c0, L_000001cd9c161288;
L_000001cd9c1bacc0 .part L_000001cd9c1bcca0, 0, 1;
L_000001cd9c1bbe40 .part L_000001cd9c1bcca0, 1, 11;
L_000001cd9c1bc980 .concat [ 11 1 0 0], L_000001cd9c1bbe40, L_000001cd9c1612d0;
L_000001cd9c1bcb60 .arith/sum 12, L_000001cd9c1bc980, L_000001cd9c161318;
L_000001cd9c1bcd40 .part L_000001cd9c1bcca0, 1, 11;
L_000001cd9c1bb1c0 .concat [ 11 1 0 0], L_000001cd9c1bcd40, L_000001cd9c161360;
L_000001cd9c1bc3e0 .functor MUXZ 12, L_000001cd9c1bb1c0, L_000001cd9c1bcb60, L_000001cd9c1bacc0, C4<>;
L_000001cd9c1bb580 .functor MUXZ 12, L_000001cd9c1bcca0, L_000001cd9c1bc3e0, L_000001cd9c1bb4e0, C4<>;
S_000001cd9c129ec0 .scope module, "BU2" "butterfly_core" 5 89, 6 6 0, S_000001cd9c0d4210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000001cd9c064f30 .functor OR 1, L_000001cd9c1bda60, L_000001cd9c1bd880, C4<0>, C4<0>;
L_000001cd9c0650f0 .functor OR 1, L_000001cd9c1be000, L_000001cd9c1bfcc0, C4<0>, C4<0>;
L_000001cd9c064fa0 .functor OR 1, L_000001cd9c1bf9a0, L_000001cd9c1bfa40, C4<0>, C4<0>;
L_000001cd9bfe9940 .functor OR 1, L_000001cd9c1bfb80, L_000001cd9c1bfae0, C4<0>, C4<0>;
L_000001cd9bfe92b0 .functor OR 1, L_000001cd9c1bfd60, L_000001cd9c1bfe00, C4<0>, C4<0>;
L_000001cd9bfe8ad0 .functor OR 1, L_000001cd9c1bff40, L_000001cd9c1d6110, C4<0>, C4<0>;
L_000001cd9bfe9da0 .functor OR 1, L_000001cd9c1d6b10, L_000001cd9c1d5030, C4<0>, C4<0>;
v000001cd9c13c510_0 .net *"_ivl_12", 0 0, L_000001cd9c064f30;  1 drivers
L_000001cd9c161fc0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c13bb10_0 .net/2u *"_ivl_15", 1 0, L_000001cd9c161fc0;  1 drivers
v000001cd9c13a710_0 .net *"_ivl_17", 0 0, L_000001cd9c1be000;  1 drivers
L_000001cd9c162008 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c13b390_0 .net/2u *"_ivl_19", 1 0, L_000001cd9c162008;  1 drivers
v000001cd9c13a670_0 .net *"_ivl_21", 0 0, L_000001cd9c1bfcc0;  1 drivers
v000001cd9c13c0b0_0 .net *"_ivl_24", 0 0, L_000001cd9c0650f0;  1 drivers
L_000001cd9c162050 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c13bf70_0 .net/2u *"_ivl_27", 1 0, L_000001cd9c162050;  1 drivers
v000001cd9c13b890_0 .net *"_ivl_29", 0 0, L_000001cd9c1bf9a0;  1 drivers
L_000001cd9c161f30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c13b930_0 .net/2u *"_ivl_3", 1 0, L_000001cd9c161f30;  1 drivers
L_000001cd9c162098 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c13b2f0_0 .net/2u *"_ivl_31", 1 0, L_000001cd9c162098;  1 drivers
v000001cd9c13c010_0 .net *"_ivl_33", 0 0, L_000001cd9c1bfa40;  1 drivers
v000001cd9c13b570_0 .net *"_ivl_36", 0 0, L_000001cd9c064fa0;  1 drivers
L_000001cd9c1620e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c13b9d0_0 .net/2u *"_ivl_39", 1 0, L_000001cd9c1620e0;  1 drivers
v000001cd9c13bbb0_0 .net *"_ivl_41", 0 0, L_000001cd9c1bfb80;  1 drivers
L_000001cd9c162128 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c13c1f0_0 .net/2u *"_ivl_43", 1 0, L_000001cd9c162128;  1 drivers
v000001cd9c13c290_0 .net *"_ivl_45", 0 0, L_000001cd9c1bfae0;  1 drivers
v000001cd9c13acb0_0 .net *"_ivl_48", 0 0, L_000001cd9bfe9940;  1 drivers
v000001cd9c13c330_0 .net *"_ivl_5", 0 0, L_000001cd9c1bda60;  1 drivers
L_000001cd9c162170 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c13c830_0 .net/2u *"_ivl_51", 1 0, L_000001cd9c162170;  1 drivers
v000001cd9c13c3d0_0 .net *"_ivl_53", 0 0, L_000001cd9c1bfd60;  1 drivers
L_000001cd9c1621b8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c13c470_0 .net/2u *"_ivl_55", 1 0, L_000001cd9c1621b8;  1 drivers
v000001cd9c13c650_0 .net *"_ivl_57", 0 0, L_000001cd9c1bfe00;  1 drivers
v000001cd9c13a0d0_0 .net *"_ivl_60", 0 0, L_000001cd9bfe92b0;  1 drivers
L_000001cd9c162200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c13a850_0 .net/2u *"_ivl_63", 1 0, L_000001cd9c162200;  1 drivers
v000001cd9c13a170_0 .net *"_ivl_65", 0 0, L_000001cd9c1bff40;  1 drivers
L_000001cd9c162248 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c13a210_0 .net/2u *"_ivl_67", 1 0, L_000001cd9c162248;  1 drivers
v000001cd9c13a2b0_0 .net *"_ivl_69", 0 0, L_000001cd9c1d6110;  1 drivers
L_000001cd9c161f78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c13a350_0 .net/2u *"_ivl_7", 1 0, L_000001cd9c161f78;  1 drivers
v000001cd9c13a990_0 .net *"_ivl_72", 0 0, L_000001cd9bfe8ad0;  1 drivers
L_000001cd9c162290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c13a3f0_0 .net/2u *"_ivl_75", 1 0, L_000001cd9c162290;  1 drivers
v000001cd9c13aa30_0 .net *"_ivl_77", 0 0, L_000001cd9c1d6b10;  1 drivers
L_000001cd9c1622d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c13aad0_0 .net/2u *"_ivl_79", 1 0, L_000001cd9c1622d8;  1 drivers
v000001cd9c13ad50_0 .net *"_ivl_81", 0 0, L_000001cd9c1d5030;  1 drivers
v000001cd9c13e1d0_0 .net *"_ivl_84", 0 0, L_000001cd9bfe9da0;  1 drivers
v000001cd9c13d7d0_0 .net *"_ivl_9", 0 0, L_000001cd9c1bd880;  1 drivers
v000001cd9c13d050_0 .net "addsub_in_1", 11 0, L_000001cd9c1bfc20;  1 drivers
v000001cd9c13cfb0_0 .var "addsub_in_1_reg", 11 0;
v000001cd9c13d550_0 .net "addsub_in_2", 11 0, L_000001cd9c1bfea0;  1 drivers
v000001cd9c13df50_0 .var "addsub_in_2_reg", 11 0;
v000001cd9c13d870_0 .net "addsub_out_1", 11 0, L_000001cd9c1bdf60;  1 drivers
v000001cd9c13d910_0 .net "addsub_out_2", 11 0, L_000001cd9c1bd740;  1 drivers
v000001cd9c13dc30_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c13c970_0 .net "coef", 11 0, v000001cd9c155fb0_0;  1 drivers
v000001cd9c13d5f0_0 .var/i "i", 31 0;
v000001cd9c13ce70_0 .net "in_1", 11 0, v000001cd9c155150_0;  1 drivers
v000001cd9c13ef90_0 .net "in_2", 11 0, v000001cd9c154570_0;  1 drivers
v000001cd9c13cab0_0 .net "mode", 1 0, L_000001cd9c1dad50;  alias, 1 drivers
v000001cd9c13e090_0 .net "mult_coef_in", 11 0, L_000001cd9c1bffe0;  1 drivers
v000001cd9c13ea90_0 .var "mult_coef_in_reg", 11 0;
v000001cd9c13da50_0 .net "mult_in_1", 11 0, L_000001cd9c1bdc40;  1 drivers
v000001cd9c13d690 .array "mult_in_1_reg", 3 0, 11 0;
v000001cd9c13d0f0_0 .net "mult_in_2", 11 0, L_000001cd9c1bf900;  1 drivers
v000001cd9c13d690_3 .array/port v000001cd9c13d690, 3;
v000001cd9c13cc90_0 .net "mult_out_1", 11 0, v000001cd9c13d690_3;  1 drivers
v000001cd9c13e9f0_0 .net "mult_out_2", 11 0, L_000001cd9c1bdce0;  1 drivers
v000001cd9c13d2d0_0 .net "out_1", 11 0, L_000001cd9c1d5c10;  alias, 1 drivers
v000001cd9c13d9b0_0 .net "out_2", 11 0, L_000001cd9c1d4d10;  alias, 1 drivers
v000001cd9c13dff0_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1bda60 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c161f30;
L_000001cd9c1bd880 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c161f78;
L_000001cd9c1bdc40 .functor MUXZ 12, v000001cd9c155150_0, L_000001cd9c1bdf60, L_000001cd9c064f30, C4<>;
L_000001cd9c1be000 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c161fc0;
L_000001cd9c1bfcc0 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162008;
L_000001cd9c1bf900 .functor MUXZ 12, v000001cd9c154570_0, L_000001cd9c1bd740, L_000001cd9c0650f0, C4<>;
L_000001cd9c1bf9a0 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162050;
L_000001cd9c1bfa40 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162098;
L_000001cd9c1bffe0 .functor MUXZ 12, v000001cd9c155fb0_0, v000001cd9c13ea90_0, L_000001cd9c064fa0, C4<>;
L_000001cd9c1bfb80 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c1620e0;
L_000001cd9c1bfae0 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162128;
L_000001cd9c1bfc20 .functor MUXZ 12, v000001cd9c13d690_3, v000001cd9c155150_0, L_000001cd9bfe9940, C4<>;
L_000001cd9c1bfd60 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162170;
L_000001cd9c1bfe00 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c1621b8;
L_000001cd9c1bfea0 .functor MUXZ 12, L_000001cd9c1bdce0, v000001cd9c154570_0, L_000001cd9bfe92b0, C4<>;
L_000001cd9c1bff40 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162200;
L_000001cd9c1d6110 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162248;
L_000001cd9c1d5c10 .functor MUXZ 12, v000001cd9c13d690_3, L_000001cd9c1bdf60, L_000001cd9bfe8ad0, C4<>;
L_000001cd9c1d6b10 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c162290;
L_000001cd9c1d5030 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c1622d8;
L_000001cd9c1d4d10 .functor MUXZ 12, L_000001cd9c1bdce0, L_000001cd9c1bd740, L_000001cd9bfe9da0, C4<>;
S_000001cd9c129a10 .scope module, "addition" "add" 6 65, 7 1 0, S_000001cd9c129ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c1371a0_0 .net *"_ivl_0", 12 0, L_000001cd9c1bed20;  1 drivers
v000001cd9c136700_0 .net *"_ivl_10", 31 0, L_000001cd9c1befa0;  1 drivers
L_000001cd9c161ab0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c136520_0 .net *"_ivl_13", 18 0, L_000001cd9c161ab0;  1 drivers
L_000001cd9c161af8 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c136e80_0 .net/2u *"_ivl_14", 31 0, L_000001cd9c161af8;  1 drivers
v000001cd9c136f20_0 .net *"_ivl_16", 0 0, L_000001cd9c1bd380;  1 drivers
L_000001cd9c161b40 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c136200_0 .net/2u *"_ivl_18", 12 0, L_000001cd9c161b40;  1 drivers
v000001cd9c136980_0 .net *"_ivl_20", 12 0, L_000001cd9c1bf400;  1 drivers
v000001cd9c1368e0_0 .net *"_ivl_22", 12 0, L_000001cd9c1beb40;  1 drivers
L_000001cd9c161b88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c137240_0 .net/2u *"_ivl_26", 1 0, L_000001cd9c161b88;  1 drivers
v000001cd9c136ac0_0 .net *"_ivl_28", 0 0, L_000001cd9c1be3c0;  1 drivers
L_000001cd9c161a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c137380_0 .net *"_ivl_3", 0 0, L_000001cd9c161a20;  1 drivers
v000001cd9c136c00_0 .net *"_ivl_31", 0 0, L_000001cd9c1be0a0;  1 drivers
v000001cd9c1367a0_0 .net *"_ivl_33", 10 0, L_000001cd9c1bebe0;  1 drivers
v000001cd9c1365c0_0 .net *"_ivl_34", 11 0, L_000001cd9c1bd1a0;  1 drivers
L_000001cd9c161bd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c1363e0_0 .net *"_ivl_37", 0 0, L_000001cd9c161bd0;  1 drivers
L_000001cd9c161c18 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c137420_0 .net/2u *"_ivl_38", 11 0, L_000001cd9c161c18;  1 drivers
v000001cd9c136b60_0 .net *"_ivl_4", 12 0, L_000001cd9c1be820;  1 drivers
v000001cd9c1362a0_0 .net *"_ivl_40", 11 0, L_000001cd9c1bee60;  1 drivers
v000001cd9c136840_0 .net *"_ivl_43", 10 0, L_000001cd9c1bf040;  1 drivers
v000001cd9c1374c0_0 .net *"_ivl_44", 11 0, L_000001cd9c1bf0e0;  1 drivers
L_000001cd9c161c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c137560_0 .net *"_ivl_47", 0 0, L_000001cd9c161c60;  1 drivers
v000001cd9c136d40_0 .net *"_ivl_48", 11 0, L_000001cd9c1bf860;  1 drivers
L_000001cd9c161a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c1376a0_0 .net *"_ivl_7", 0 0, L_000001cd9c161a68;  1 drivers
v000001cd9c137740_0 .net "in1", 11 0, v000001cd9c13cfb0_0;  1 drivers
v000001cd9c1360c0_0 .net "in2", 11 0, v000001cd9c13df50_0;  1 drivers
v000001cd9c136160_0 .net "mode", 1 0, L_000001cd9c1dad50;  alias, 1 drivers
v000001cd9c138b90_0 .net "reduce_sum", 11 0, L_000001cd9c1bdd80;  1 drivers
v000001cd9c1396d0_0 .net "res", 11 0, L_000001cd9c1bdf60;  alias, 1 drivers
v000001cd9c1391d0_0 .net "sum", 12 0, L_000001cd9c1bf680;  1 drivers
L_000001cd9c1bed20 .concat [ 12 1 0 0], v000001cd9c13cfb0_0, L_000001cd9c161a20;
L_000001cd9c1be820 .concat [ 12 1 0 0], v000001cd9c13df50_0, L_000001cd9c161a68;
L_000001cd9c1bf680 .arith/sum 13, L_000001cd9c1bed20, L_000001cd9c1be820;
L_000001cd9c1befa0 .concat [ 13 19 0 0], L_000001cd9c1bf680, L_000001cd9c161ab0;
L_000001cd9c1bd380 .cmp/ge 32, L_000001cd9c1befa0, L_000001cd9c161af8;
L_000001cd9c1bf400 .arith/sub 13, L_000001cd9c1bf680, L_000001cd9c161b40;
L_000001cd9c1beb40 .functor MUXZ 13, L_000001cd9c1bf680, L_000001cd9c1bf400, L_000001cd9c1bd380, C4<>;
L_000001cd9c1bdd80 .part L_000001cd9c1beb40, 0, 12;
L_000001cd9c1be3c0 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c161b88;
L_000001cd9c1be0a0 .part L_000001cd9c1bdd80, 0, 1;
L_000001cd9c1bebe0 .part L_000001cd9c1bdd80, 1, 11;
L_000001cd9c1bd1a0 .concat [ 11 1 0 0], L_000001cd9c1bebe0, L_000001cd9c161bd0;
L_000001cd9c1bee60 .arith/sum 12, L_000001cd9c1bd1a0, L_000001cd9c161c18;
L_000001cd9c1bf040 .part L_000001cd9c1bdd80, 1, 11;
L_000001cd9c1bf0e0 .concat [ 11 1 0 0], L_000001cd9c1bf040, L_000001cd9c161c60;
L_000001cd9c1bf860 .functor MUXZ 12, L_000001cd9c1bf0e0, L_000001cd9c1bee60, L_000001cd9c1be0a0, C4<>;
L_000001cd9c1bdf60 .functor MUXZ 12, L_000001cd9c1bdd80, L_000001cd9c1bf860, L_000001cd9c1be3c0, C4<>;
S_000001cd9c129ba0 .scope module, "multiply" "mult" 6 35, 8 3 0, S_000001cd9c129ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v000001cd9c137ab0_0 .net *"_ivl_0", 23 0, L_000001cd9c1bc840;  1 drivers
L_000001cd9c161798 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c137b50_0 .net *"_ivl_3", 11 0, L_000001cd9c161798;  1 drivers
v000001cd9c137bf0_0 .net *"_ivl_4", 23 0, L_000001cd9c1bb300;  1 drivers
L_000001cd9c1617e0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c137c90_0 .net *"_ivl_7", 11 0, L_000001cd9c1617e0;  1 drivers
v000001cd9c137d30_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c138370_0 .net "in1", 11 0, L_000001cd9c1bf900;  alias, 1 drivers
v000001cd9c137dd0_0 .net "in2", 11 0, L_000001cd9c1bffe0;  alias, 1 drivers
v000001cd9c138e10_0 .net "product", 23 0, L_000001cd9c1bc8e0;  1 drivers
v000001cd9c138410_0 .var "product_reg", 23 0;
v000001cd9c138cd0_0 .var "reg1", 11 0;
v000001cd9c138d70_0 .var "reg2", 11 0;
v000001cd9c138f50_0 .net "res", 11 0, L_000001cd9c1bdce0;  alias, 1 drivers
v000001cd9c13be30_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1bc840 .concat [ 12 12 0 0], v000001cd9c138cd0_0, L_000001cd9c161798;
L_000001cd9c1bb300 .concat [ 12 12 0 0], v000001cd9c138d70_0, L_000001cd9c1617e0;
L_000001cd9c1bc8e0 .arith/mult 24, L_000001cd9c1bc840, L_000001cd9c1bb300;
S_000001cd9c12a690 .scope module, "mod" "reduce" 8 31, 9 1 0, S_000001cd9c129ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000001cd9c065160 .functor OR 1, L_000001cd9c1be5a0, L_000001cd9c1be140, C4<0>, C4<0>;
v000001cd9c139ef0_0 .net "Q_1", 12 0, L_000001cd9c1be8c0;  1 drivers
v000001cd9c138550_0 .var "Q_1_reg", 12 0;
v000001cd9c1389b0_0 .net "R", 13 0, L_000001cd9c1be1e0;  1 drivers
v000001cd9c138eb0_0 .var "R_reg", 13 0;
v000001cd9c1387d0_0 .net *"_ivl_11", 10 0, L_000001cd9c1baea0;  1 drivers
v000001cd9c138050_0 .net *"_ivl_12", 13 0, L_000001cd9c1bb6c0;  1 drivers
L_000001cd9c161870 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cd9c137f10_0 .net *"_ivl_15", 2 0, L_000001cd9c161870;  1 drivers
v000001cd9c138230_0 .net *"_ivl_19", 7 0, L_000001cd9c1bafe0;  1 drivers
v000001cd9c138a50_0 .net *"_ivl_20", 13 0, L_000001cd9c1bb080;  1 drivers
L_000001cd9c1618b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c139d10_0 .net *"_ivl_23", 5 0, L_000001cd9c1618b8;  1 drivers
v000001cd9c139310_0 .net *"_ivl_31", 2 0, L_000001cd9c1be280;  1 drivers
v000001cd9c1385f0_0 .net *"_ivl_33", 2 0, L_000001cd9c1be460;  1 drivers
v000001cd9c137e70_0 .net *"_ivl_34", 2 0, L_000001cd9c1bd9c0;  1 drivers
v000001cd9c1394f0_0 .net *"_ivl_40", 2 0, L_000001cd9c1be320;  1 drivers
v000001cd9c139770_0 .net *"_ivl_44", 3 0, L_000001cd9c1bf2c0;  1 drivers
v000001cd9c139450_0 .net *"_ivl_46", 3 0, L_000001cd9c1be640;  1 drivers
v000001cd9c139090_0 .net *"_ivl_47", 3 0, L_000001cd9c1bec80;  1 drivers
v000001cd9c139130_0 .net *"_ivl_5", 12 0, L_000001cd9c1bac20;  1 drivers
v000001cd9c138690_0 .net *"_ivl_53", 1 0, L_000001cd9c1bd920;  1 drivers
v000001cd9c139590_0 .net *"_ivl_58", 13 0, L_000001cd9c1bdb00;  1 drivers
v000001cd9c139270_0 .net *"_ivl_6", 13 0, L_000001cd9c1bae00;  1 drivers
L_000001cd9c161900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c1393b0_0 .net *"_ivl_61", 0 0, L_000001cd9c161900;  1 drivers
v000001cd9c1382d0_0 .net *"_ivl_65", 0 0, L_000001cd9c1be5a0;  1 drivers
v000001cd9c139630_0 .net *"_ivl_67", 12 0, L_000001cd9c1bef00;  1 drivers
L_000001cd9c161948 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c139810_0 .net/2u *"_ivl_68", 12 0, L_000001cd9c161948;  1 drivers
v000001cd9c13a030_0 .net *"_ivl_70", 0 0, L_000001cd9c1be140;  1 drivers
v000001cd9c138ff0_0 .net *"_ivl_72", 0 0, L_000001cd9c065160;  1 drivers
v000001cd9c1398b0_0 .net *"_ivl_75", 11 0, L_000001cd9c1be780;  1 drivers
v000001cd9c139950_0 .net *"_ivl_77", 0 0, L_000001cd9c1beaa0;  1 drivers
L_000001cd9c161990 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c139e50_0 .net/2u *"_ivl_78", 11 0, L_000001cd9c161990;  1 drivers
L_000001cd9c1619d8 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v000001cd9c1399f0_0 .net/2u *"_ivl_80", 11 0, L_000001cd9c1619d8;  1 drivers
v000001cd9c139a90_0 .net *"_ivl_82", 11 0, L_000001cd9c1bea00;  1 drivers
v000001cd9c138af0_0 .net *"_ivl_84", 11 0, L_000001cd9c1bedc0;  1 drivers
v000001cd9c137fb0_0 .net *"_ivl_87", 11 0, L_000001cd9c1bd560;  1 drivers
L_000001cd9c161828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c1384b0_0 .net *"_ivl_9", 0 0, L_000001cd9c161828;  1 drivers
v000001cd9c139c70_0 .net "c", 23 0, v000001cd9c138410_0;  1 drivers
v000001cd9c137a10_0 .net "c0", 7 0, L_000001cd9c1bcde0;  1 drivers
v000001cd9c139b30_0 .var "c0_reg", 7 0;
v000001cd9c139bd0_0 .net "c1", 15 0, L_000001cd9c1bce80;  1 drivers
v000001cd9c1380f0_0 .var "c1_reg", 5 0;
v000001cd9c138190_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c139db0_0 .net "d1_sum", 13 0, L_000001cd9c1bb3a0;  1 drivers
v000001cd9c138910_0 .net "d_1", 13 0, L_000001cd9c1baf40;  1 drivers
v000001cd9c139f90_0 .net "r", 11 0, L_000001cd9c1bdce0;  alias, 1 drivers
v000001cd9c138870_0 .net "r1c0", 13 0, L_000001cd9c1bde20;  1 drivers
v000001cd9c1378d0_0 .net "r_1", 5 0, L_000001cd9c1bf5e0;  1 drivers
v000001cd9c137970_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c138c30_0 .net "s_1", 5 0, L_000001cd9c1be960;  1 drivers
v000001cd9c138730_0 .net "s_2", 5 0, L_000001cd9c1be6e0;  1 drivers
L_000001cd9c1bcde0 .part v000001cd9c138410_0, 0, 8;
L_000001cd9c1bce80 .part v000001cd9c138410_0, 8, 16;
L_000001cd9c1bac20 .part L_000001cd9c1bce80, 3, 13;
L_000001cd9c1bae00 .concat [ 13 1 0 0], L_000001cd9c1bac20, L_000001cd9c161828;
L_000001cd9c1baea0 .part L_000001cd9c1bce80, 5, 11;
L_000001cd9c1bb6c0 .concat [ 11 3 0 0], L_000001cd9c1baea0, L_000001cd9c161870;
L_000001cd9c1baf40 .arith/sum 14, L_000001cd9c1bae00, L_000001cd9c1bb6c0;
L_000001cd9c1bafe0 .part L_000001cd9c1baf40, 6, 8;
L_000001cd9c1bb080 .concat [ 8 6 0 0], L_000001cd9c1bafe0, L_000001cd9c1618b8;
L_000001cd9c1bb3a0 .arith/sub 14, L_000001cd9c1baf40, L_000001cd9c1bb080;
L_000001cd9c1be8c0 .part L_000001cd9c1bb3a0, 1, 13;
L_000001cd9c1be280 .part v000001cd9c1380f0_0, 3, 3;
L_000001cd9c1be460 .part v000001cd9c138550_0, 0, 3;
L_000001cd9c1bd9c0 .arith/sub 3, L_000001cd9c1be280, L_000001cd9c1be460;
L_000001cd9c1be960 .concat8 [ 3 3 0 0], L_000001cd9c1be320, L_000001cd9c1bd9c0;
L_000001cd9c1be320 .part v000001cd9c1380f0_0, 0, 3;
L_000001cd9c1bf2c0 .part v000001cd9c138550_0, 2, 4;
L_000001cd9c1be640 .part v000001cd9c138550_0, 0, 4;
L_000001cd9c1bec80 .arith/sum 4, L_000001cd9c1bf2c0, L_000001cd9c1be640;
L_000001cd9c1be6e0 .concat8 [ 2 4 0 0], L_000001cd9c1bd920, L_000001cd9c1bec80;
L_000001cd9c1bd920 .part v000001cd9c138550_0, 0, 2;
L_000001cd9c1bf5e0 .arith/sub 6, L_000001cd9c1be960, L_000001cd9c1be6e0;
L_000001cd9c1bde20 .concat [ 8 6 0 0], v000001cd9c139b30_0, L_000001cd9c1bf5e0;
L_000001cd9c1bdb00 .concat [ 13 1 0 0], v000001cd9c138550_0, L_000001cd9c161900;
L_000001cd9c1be1e0 .arith/sub 14, L_000001cd9c1bde20, L_000001cd9c1bdb00;
L_000001cd9c1be5a0 .part v000001cd9c138eb0_0, 13, 1;
L_000001cd9c1bef00 .part v000001cd9c138eb0_0, 0, 13;
L_000001cd9c1be140 .cmp/ge 13, L_000001cd9c1bef00, L_000001cd9c161948;
L_000001cd9c1be780 .part v000001cd9c138eb0_0, 0, 12;
L_000001cd9c1beaa0 .part v000001cd9c138eb0_0, 13, 1;
L_000001cd9c1bea00 .functor MUXZ 12, L_000001cd9c1619d8, L_000001cd9c161990, L_000001cd9c1beaa0, C4<>;
L_000001cd9c1bedc0 .arith/sum 12, L_000001cd9c1be780, L_000001cd9c1bea00;
L_000001cd9c1bd560 .part v000001cd9c138eb0_0, 0, 12;
L_000001cd9c1bdce0 .functor MUXZ 12, L_000001cd9c1bd560, L_000001cd9c1bedc0, L_000001cd9c065160, C4<>;
S_000001cd9c12a9b0 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_000001cd9c129ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c13c5b0_0 .net *"_ivl_0", 12 0, L_000001cd9c1bf180;  1 drivers
v000001cd9c13b610_0 .net *"_ivl_11", 0 0, L_000001cd9c1bf7c0;  1 drivers
v000001cd9c13ba70_0 .net *"_ivl_12", 31 0, L_000001cd9c1bf360;  1 drivers
L_000001cd9c161d38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c13bd90_0 .net *"_ivl_15", 30 0, L_000001cd9c161d38;  1 drivers
L_000001cd9c161d80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c13a490_0 .net/2u *"_ivl_16", 31 0, L_000001cd9c161d80;  1 drivers
v000001cd9c13a530_0 .net *"_ivl_18", 0 0, L_000001cd9c1bdec0;  1 drivers
L_000001cd9c161dc8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c13bed0_0 .net/2u *"_ivl_20", 12 0, L_000001cd9c161dc8;  1 drivers
v000001cd9c13bc50_0 .net *"_ivl_22", 12 0, L_000001cd9c1bf720;  1 drivers
v000001cd9c13b750_0 .net *"_ivl_24", 12 0, L_000001cd9c1bf4a0;  1 drivers
L_000001cd9c161e10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c13adf0_0 .net/2u *"_ivl_28", 1 0, L_000001cd9c161e10;  1 drivers
L_000001cd9c161ca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13b4d0_0 .net *"_ivl_3", 0 0, L_000001cd9c161ca8;  1 drivers
v000001cd9c13b430_0 .net *"_ivl_30", 0 0, L_000001cd9c1bd100;  1 drivers
v000001cd9c13ac10_0 .net *"_ivl_33", 0 0, L_000001cd9c1bd240;  1 drivers
v000001cd9c13a5d0_0 .net *"_ivl_35", 10 0, L_000001cd9c1bd420;  1 drivers
v000001cd9c13b110_0 .net *"_ivl_36", 11 0, L_000001cd9c1be500;  1 drivers
L_000001cd9c161e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13af30_0 .net *"_ivl_39", 0 0, L_000001cd9c161e58;  1 drivers
v000001cd9c13c6f0_0 .net *"_ivl_4", 12 0, L_000001cd9c1bd2e0;  1 drivers
L_000001cd9c161ea0 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c13a7b0_0 .net/2u *"_ivl_40", 11 0, L_000001cd9c161ea0;  1 drivers
v000001cd9c13b1b0_0 .net *"_ivl_42", 11 0, L_000001cd9c1bdba0;  1 drivers
v000001cd9c13ae90_0 .net *"_ivl_45", 10 0, L_000001cd9c1bd4c0;  1 drivers
v000001cd9c13bcf0_0 .net *"_ivl_46", 11 0, L_000001cd9c1bd600;  1 drivers
L_000001cd9c161ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13c790_0 .net *"_ivl_49", 0 0, L_000001cd9c161ee8;  1 drivers
v000001cd9c13b6b0_0 .net *"_ivl_50", 11 0, L_000001cd9c1bd6a0;  1 drivers
L_000001cd9c161cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13c150_0 .net *"_ivl_7", 0 0, L_000001cd9c161cf0;  1 drivers
v000001cd9c13a8f0_0 .net "diff", 12 0, L_000001cd9c1bf220;  1 drivers
v000001cd9c13b7f0_0 .net "in1", 11 0, v000001cd9c13cfb0_0;  alias, 1 drivers
v000001cd9c13afd0_0 .net "in2", 11 0, v000001cd9c13df50_0;  alias, 1 drivers
v000001cd9c13b070_0 .net "mode", 1 0, L_000001cd9c1dad50;  alias, 1 drivers
v000001cd9c13b250_0 .net "reduce_diff", 11 0, L_000001cd9c1bf540;  1 drivers
v000001cd9c13ab70_0 .net "res", 11 0, L_000001cd9c1bd740;  alias, 1 drivers
L_000001cd9c1bf180 .concat [ 12 1 0 0], v000001cd9c13cfb0_0, L_000001cd9c161ca8;
L_000001cd9c1bd2e0 .concat [ 12 1 0 0], v000001cd9c13df50_0, L_000001cd9c161cf0;
L_000001cd9c1bf220 .arith/sub 13, L_000001cd9c1bf180, L_000001cd9c1bd2e0;
L_000001cd9c1bf7c0 .part L_000001cd9c1bf220, 12, 1;
L_000001cd9c1bf360 .concat [ 1 31 0 0], L_000001cd9c1bf7c0, L_000001cd9c161d38;
L_000001cd9c1bdec0 .cmp/eq 32, L_000001cd9c1bf360, L_000001cd9c161d80;
L_000001cd9c1bf720 .arith/sum 13, L_000001cd9c1bf220, L_000001cd9c161dc8;
L_000001cd9c1bf4a0 .functor MUXZ 13, L_000001cd9c1bf220, L_000001cd9c1bf720, L_000001cd9c1bdec0, C4<>;
L_000001cd9c1bf540 .part L_000001cd9c1bf4a0, 0, 12;
L_000001cd9c1bd100 .cmp/eq 2, L_000001cd9c1dad50, L_000001cd9c161e10;
L_000001cd9c1bd240 .part L_000001cd9c1bf540, 0, 1;
L_000001cd9c1bd420 .part L_000001cd9c1bf540, 1, 11;
L_000001cd9c1be500 .concat [ 11 1 0 0], L_000001cd9c1bd420, L_000001cd9c161e58;
L_000001cd9c1bdba0 .arith/sum 12, L_000001cd9c1be500, L_000001cd9c161ea0;
L_000001cd9c1bd4c0 .part L_000001cd9c1bf540, 1, 11;
L_000001cd9c1bd600 .concat [ 11 1 0 0], L_000001cd9c1bd4c0, L_000001cd9c161ee8;
L_000001cd9c1bd6a0 .functor MUXZ 12, L_000001cd9c1bd600, L_000001cd9c1bdba0, L_000001cd9c1bd240, C4<>;
L_000001cd9c1bd740 .functor MUXZ 12, L_000001cd9c1bf540, L_000001cd9c1bd6a0, L_000001cd9c1bd100, C4<>;
S_000001cd9c12ab40 .scope module, "BU3" "butterfly_core" 5 104, 6 6 0, S_000001cd9c0d4210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000001cd9bfea270 .functor OR 1, L_000001cd9c1d8410, L_000001cd9c1d8190, C4<0>, C4<0>;
L_000001cd9bfe8c20 .functor OR 1, L_000001cd9c1d85f0, L_000001cd9c1d8cd0, C4<0>, C4<0>;
L_000001cd9bfea2e0 .functor OR 1, L_000001cd9c1d8ff0, L_000001cd9c1d93b0, C4<0>, C4<0>;
L_000001cd9bfea3c0 .functor OR 1, L_000001cd9c1d7330, L_000001cd9c1d7970, C4<0>, C4<0>;
L_000001cd9bfea6d0 .functor OR 1, L_000001cd9c1d7ab0, L_000001cd9c1d8d70, C4<0>, C4<0>;
L_000001cd9bfea820 .functor OR 1, L_000001cd9c1d7bf0, L_000001cd9c1d8910, C4<0>, C4<0>;
L_000001cd9bfe8d00 .functor OR 1, L_000001cd9c1d9090, L_000001cd9c1d9270, C4<0>, C4<0>;
v000001cd9c14ebf0_0 .net *"_ivl_12", 0 0, L_000001cd9bfea270;  1 drivers
L_000001cd9c162b48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c14ca30_0 .net/2u *"_ivl_15", 1 0, L_000001cd9c162b48;  1 drivers
v000001cd9c14d570_0 .net *"_ivl_17", 0 0, L_000001cd9c1d85f0;  1 drivers
L_000001cd9c162b90 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c14e290_0 .net/2u *"_ivl_19", 1 0, L_000001cd9c162b90;  1 drivers
v000001cd9c14e650_0 .net *"_ivl_21", 0 0, L_000001cd9c1d8cd0;  1 drivers
v000001cd9c14dc50_0 .net *"_ivl_24", 0 0, L_000001cd9bfe8c20;  1 drivers
L_000001cd9c162bd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c14da70_0 .net/2u *"_ivl_27", 1 0, L_000001cd9c162bd8;  1 drivers
v000001cd9c14c990_0 .net *"_ivl_29", 0 0, L_000001cd9c1d8ff0;  1 drivers
L_000001cd9c162ab8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c14dcf0_0 .net/2u *"_ivl_3", 1 0, L_000001cd9c162ab8;  1 drivers
L_000001cd9c162c20 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c14edd0_0 .net/2u *"_ivl_31", 1 0, L_000001cd9c162c20;  1 drivers
v000001cd9c14e6f0_0 .net *"_ivl_33", 0 0, L_000001cd9c1d93b0;  1 drivers
v000001cd9c14ce90_0 .net *"_ivl_36", 0 0, L_000001cd9bfea2e0;  1 drivers
L_000001cd9c162c68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c14e150_0 .net/2u *"_ivl_39", 1 0, L_000001cd9c162c68;  1 drivers
v000001cd9c14efb0_0 .net *"_ivl_41", 0 0, L_000001cd9c1d7330;  1 drivers
L_000001cd9c162cb0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c14d110_0 .net/2u *"_ivl_43", 1 0, L_000001cd9c162cb0;  1 drivers
v000001cd9c14ea10_0 .net *"_ivl_45", 0 0, L_000001cd9c1d7970;  1 drivers
v000001cd9c14cb70_0 .net *"_ivl_48", 0 0, L_000001cd9bfea3c0;  1 drivers
v000001cd9c14ec90_0 .net *"_ivl_5", 0 0, L_000001cd9c1d8410;  1 drivers
L_000001cd9c162cf8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c14e790_0 .net/2u *"_ivl_51", 1 0, L_000001cd9c162cf8;  1 drivers
v000001cd9c14d1b0_0 .net *"_ivl_53", 0 0, L_000001cd9c1d7ab0;  1 drivers
L_000001cd9c162d40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c14e330_0 .net/2u *"_ivl_55", 1 0, L_000001cd9c162d40;  1 drivers
v000001cd9c14ed30_0 .net *"_ivl_57", 0 0, L_000001cd9c1d8d70;  1 drivers
v000001cd9c14d250_0 .net *"_ivl_60", 0 0, L_000001cd9bfea6d0;  1 drivers
L_000001cd9c162d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c14ee70_0 .net/2u *"_ivl_63", 1 0, L_000001cd9c162d88;  1 drivers
v000001cd9c14e470_0 .net *"_ivl_65", 0 0, L_000001cd9c1d7bf0;  1 drivers
L_000001cd9c162dd0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c14db10_0 .net/2u *"_ivl_67", 1 0, L_000001cd9c162dd0;  1 drivers
v000001cd9c14f050_0 .net *"_ivl_69", 0 0, L_000001cd9c1d8910;  1 drivers
L_000001cd9c162b00 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c14dbb0_0 .net/2u *"_ivl_7", 1 0, L_000001cd9c162b00;  1 drivers
v000001cd9c14dd90_0 .net *"_ivl_72", 0 0, L_000001cd9bfea820;  1 drivers
L_000001cd9c162e18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c14d610_0 .net/2u *"_ivl_75", 1 0, L_000001cd9c162e18;  1 drivers
v000001cd9c14d430_0 .net *"_ivl_77", 0 0, L_000001cd9c1d9090;  1 drivers
L_000001cd9c162e60 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cd9c14d2f0_0 .net/2u *"_ivl_79", 1 0, L_000001cd9c162e60;  1 drivers
v000001cd9c14d390_0 .net *"_ivl_81", 0 0, L_000001cd9c1d9270;  1 drivers
v000001cd9c14e830_0 .net *"_ivl_84", 0 0, L_000001cd9bfe8d00;  1 drivers
v000001cd9c14d750_0 .net *"_ivl_9", 0 0, L_000001cd9c1d8190;  1 drivers
v000001cd9c14eab0_0 .net "addsub_in_1", 11 0, L_000001cd9c1d7a10;  1 drivers
v000001cd9c14de30_0 .var "addsub_in_1_reg", 11 0;
v000001cd9c14d6b0_0 .net "addsub_in_2", 11 0, L_000001cd9c1d8730;  1 drivers
v000001cd9c14e8d0_0 .var "addsub_in_2_reg", 11 0;
v000001cd9c14d7f0_0 .net "addsub_out_1", 11 0, L_000001cd9c1d5850;  1 drivers
v000001cd9c14ccb0_0 .net "addsub_out_2", 11 0, L_000001cd9c1d78d0;  1 drivers
v000001cd9c14d890_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c14eb50_0 .net "coef", 11 0, v000001cd9c155ab0_0;  1 drivers
v000001cd9c14ded0_0 .var/i "i", 31 0;
v000001cd9c14df70_0 .net "in_1", 11 0, v000001cd9c154110_0;  1 drivers
v000001cd9c14e010_0 .net "in_2", 11 0, v000001cd9c155c90_0;  1 drivers
v000001cd9c14c8f0_0 .net "mode", 1 0, L_000001cd9c1dc0b0;  alias, 1 drivers
v000001cd9c14e0b0_0 .net "mult_coef_in", 11 0, L_000001cd9c1d8690;  1 drivers
v000001cd9c14e1f0_0 .var "mult_coef_in_reg", 11 0;
v000001cd9c14e3d0_0 .net "mult_in_1", 11 0, L_000001cd9c1d9310;  1 drivers
v000001cd9c14e510 .array "mult_in_1_reg", 3 0, 11 0;
v000001cd9c14e5b0_0 .net "mult_in_2", 11 0, L_000001cd9c1d8f50;  1 drivers
v000001cd9c14e510_3 .array/port v000001cd9c14e510, 3;
v000001cd9c14e970_0 .net "mult_out_1", 11 0, v000001cd9c14e510_3;  1 drivers
v000001cd9c14cfd0_0 .net "mult_out_2", 11 0, L_000001cd9c1d6e30;  1 drivers
v000001cd9c14cad0_0 .net "out_1", 11 0, L_000001cd9c1d94f0;  alias, 1 drivers
v000001cd9c14cd50_0 .net "out_2", 11 0, L_000001cd9c1d87d0;  alias, 1 drivers
v000001cd9c14cc10_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1d8410 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162ab8;
L_000001cd9c1d8190 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162b00;
L_000001cd9c1d9310 .functor MUXZ 12, v000001cd9c154110_0, L_000001cd9c1d5850, L_000001cd9bfea270, C4<>;
L_000001cd9c1d85f0 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162b48;
L_000001cd9c1d8cd0 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162b90;
L_000001cd9c1d8f50 .functor MUXZ 12, v000001cd9c155c90_0, L_000001cd9c1d78d0, L_000001cd9bfe8c20, C4<>;
L_000001cd9c1d8ff0 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162bd8;
L_000001cd9c1d93b0 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162c20;
L_000001cd9c1d8690 .functor MUXZ 12, v000001cd9c155ab0_0, v000001cd9c14e1f0_0, L_000001cd9bfea2e0, C4<>;
L_000001cd9c1d7330 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162c68;
L_000001cd9c1d7970 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162cb0;
L_000001cd9c1d7a10 .functor MUXZ 12, v000001cd9c14e510_3, v000001cd9c154110_0, L_000001cd9bfea3c0, C4<>;
L_000001cd9c1d7ab0 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162cf8;
L_000001cd9c1d8d70 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162d40;
L_000001cd9c1d8730 .functor MUXZ 12, L_000001cd9c1d6e30, v000001cd9c155c90_0, L_000001cd9bfea6d0, C4<>;
L_000001cd9c1d7bf0 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162d88;
L_000001cd9c1d8910 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162dd0;
L_000001cd9c1d94f0 .functor MUXZ 12, v000001cd9c14e510_3, L_000001cd9c1d5850, L_000001cd9bfea820, C4<>;
L_000001cd9c1d9090 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162e18;
L_000001cd9c1d9270 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162e60;
L_000001cd9c1d87d0 .functor MUXZ 12, L_000001cd9c1d6e30, L_000001cd9c1d78d0, L_000001cd9bfe8d00, C4<>;
S_000001cd9c12a370 .scope module, "addition" "add" 6 65, 7 1 0, S_000001cd9c12ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c13eb30_0 .net *"_ivl_0", 12 0, L_000001cd9c1d5cb0;  1 drivers
v000001cd9c13ee50_0 .net *"_ivl_10", 31 0, L_000001cd9c1d6570;  1 drivers
L_000001cd9c162638 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c13d730_0 .net *"_ivl_13", 18 0, L_000001cd9c162638;  1 drivers
L_000001cd9c162680 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c13db90_0 .net/2u *"_ivl_14", 31 0, L_000001cd9c162680;  1 drivers
v000001cd9c13cd30_0 .net *"_ivl_16", 0 0, L_000001cd9c1d4a90;  1 drivers
L_000001cd9c1626c8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c13e8b0_0 .net/2u *"_ivl_18", 12 0, L_000001cd9c1626c8;  1 drivers
v000001cd9c13dd70_0 .net *"_ivl_20", 12 0, L_000001cd9c1d4bd0;  1 drivers
v000001cd9c13ebd0_0 .net *"_ivl_22", 12 0, L_000001cd9c1d5df0;  1 drivers
L_000001cd9c162710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c13e130_0 .net/2u *"_ivl_26", 1 0, L_000001cd9c162710;  1 drivers
v000001cd9c13e4f0_0 .net *"_ivl_28", 0 0, L_000001cd9c1d5f30;  1 drivers
L_000001cd9c1625a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13e590_0 .net *"_ivl_3", 0 0, L_000001cd9c1625a8;  1 drivers
v000001cd9c13e270_0 .net *"_ivl_31", 0 0, L_000001cd9c1d6750;  1 drivers
v000001cd9c13e310_0 .net *"_ivl_33", 10 0, L_000001cd9c1d67f0;  1 drivers
v000001cd9c13d370_0 .net *"_ivl_34", 11 0, L_000001cd9c1d4c70;  1 drivers
L_000001cd9c162758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13e3b0_0 .net *"_ivl_37", 0 0, L_000001cd9c162758;  1 drivers
L_000001cd9c1627a0 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c13e630_0 .net/2u *"_ivl_38", 11 0, L_000001cd9c1627a0;  1 drivers
v000001cd9c13f030_0 .net *"_ivl_4", 12 0, L_000001cd9c1d5ad0;  1 drivers
v000001cd9c13e450_0 .net *"_ivl_40", 11 0, L_000001cd9c1d5530;  1 drivers
v000001cd9c13ec70_0 .net *"_ivl_43", 10 0, L_000001cd9c1d6890;  1 drivers
v000001cd9c13e6d0_0 .net *"_ivl_44", 11 0, L_000001cd9c1d57b0;  1 drivers
L_000001cd9c1627e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13cdd0_0 .net *"_ivl_47", 0 0, L_000001cd9c1627e8;  1 drivers
v000001cd9c13eef0_0 .net *"_ivl_48", 11 0, L_000001cd9c1d69d0;  1 drivers
L_000001cd9c1625f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13e810_0 .net *"_ivl_7", 0 0, L_000001cd9c1625f0;  1 drivers
v000001cd9c13e770_0 .net "in1", 11 0, v000001cd9c14de30_0;  1 drivers
v000001cd9c13cf10_0 .net "in2", 11 0, v000001cd9c14e8d0_0;  1 drivers
v000001cd9c13daf0_0 .net "mode", 1 0, L_000001cd9c1dc0b0;  alias, 1 drivers
v000001cd9c13ed10_0 .net "reduce_sum", 11 0, L_000001cd9c1d6610;  1 drivers
v000001cd9c13e950_0 .net "res", 11 0, L_000001cd9c1d5850;  alias, 1 drivers
v000001cd9c13edb0_0 .net "sum", 12 0, L_000001cd9c1d5d50;  1 drivers
L_000001cd9c1d5cb0 .concat [ 12 1 0 0], v000001cd9c14de30_0, L_000001cd9c1625a8;
L_000001cd9c1d5ad0 .concat [ 12 1 0 0], v000001cd9c14e8d0_0, L_000001cd9c1625f0;
L_000001cd9c1d5d50 .arith/sum 13, L_000001cd9c1d5cb0, L_000001cd9c1d5ad0;
L_000001cd9c1d6570 .concat [ 13 19 0 0], L_000001cd9c1d5d50, L_000001cd9c162638;
L_000001cd9c1d4a90 .cmp/ge 32, L_000001cd9c1d6570, L_000001cd9c162680;
L_000001cd9c1d4bd0 .arith/sub 13, L_000001cd9c1d5d50, L_000001cd9c1626c8;
L_000001cd9c1d5df0 .functor MUXZ 13, L_000001cd9c1d5d50, L_000001cd9c1d4bd0, L_000001cd9c1d4a90, C4<>;
L_000001cd9c1d6610 .part L_000001cd9c1d5df0, 0, 12;
L_000001cd9c1d5f30 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162710;
L_000001cd9c1d6750 .part L_000001cd9c1d6610, 0, 1;
L_000001cd9c1d67f0 .part L_000001cd9c1d6610, 1, 11;
L_000001cd9c1d4c70 .concat [ 11 1 0 0], L_000001cd9c1d67f0, L_000001cd9c162758;
L_000001cd9c1d5530 .arith/sum 12, L_000001cd9c1d4c70, L_000001cd9c1627a0;
L_000001cd9c1d6890 .part L_000001cd9c1d6610, 1, 11;
L_000001cd9c1d57b0 .concat [ 11 1 0 0], L_000001cd9c1d6890, L_000001cd9c1627e8;
L_000001cd9c1d69d0 .functor MUXZ 12, L_000001cd9c1d57b0, L_000001cd9c1d5530, L_000001cd9c1d6750, C4<>;
L_000001cd9c1d5850 .functor MUXZ 12, L_000001cd9c1d6610, L_000001cd9c1d69d0, L_000001cd9c1d5f30, C4<>;
S_000001cd9c129d30 .scope module, "multiply" "mult" 6 35, 8 3 0, S_000001cd9c12ab40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v000001cd9c14b6d0_0 .net *"_ivl_0", 23 0, L_000001cd9c1d55d0;  1 drivers
L_000001cd9c162320 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c14b310_0 .net *"_ivl_3", 11 0, L_000001cd9c162320;  1 drivers
v000001cd9c14b3b0_0 .net *"_ivl_4", 23 0, L_000001cd9c1d6070;  1 drivers
L_000001cd9c162368 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c14ab90_0 .net *"_ivl_7", 11 0, L_000001cd9c162368;  1 drivers
v000001cd9c14be50_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c14b450_0 .net "in1", 11 0, L_000001cd9c1d8f50;  alias, 1 drivers
v000001cd9c14c530_0 .net "in2", 11 0, L_000001cd9c1d8690;  alias, 1 drivers
v000001cd9c14bb30_0 .net "product", 23 0, L_000001cd9c1d5670;  1 drivers
v000001cd9c14b4f0_0 .var "product_reg", 23 0;
v000001cd9c14b590_0 .var "reg1", 11 0;
v000001cd9c14a4b0_0 .var "reg2", 11 0;
v000001cd9c14c0d0_0 .net "res", 11 0, L_000001cd9c1d6e30;  alias, 1 drivers
v000001cd9c14b630_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1d55d0 .concat [ 12 12 0 0], v000001cd9c14b590_0, L_000001cd9c162320;
L_000001cd9c1d6070 .concat [ 12 12 0 0], v000001cd9c14a4b0_0, L_000001cd9c162368;
L_000001cd9c1d5670 .arith/mult 24, L_000001cd9c1d55d0, L_000001cd9c1d6070;
S_000001cd9c12a050 .scope module, "mod" "reduce" 8 31, 9 1 0, S_000001cd9c129d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000001cd9bfe9f60 .functor OR 1, L_000001cd9c1d5fd0, L_000001cd9c1d6390, C4<0>, C4<0>;
v000001cd9c13c8d0_0 .net "Q_1", 12 0, L_000001cd9c1d5710;  1 drivers
v000001cd9c13dcd0_0 .var "Q_1_reg", 12 0;
v000001cd9c13de10_0 .net "R", 13 0, L_000001cd9c1d6d90;  1 drivers
v000001cd9c13ca10_0 .var "R_reg", 13 0;
v000001cd9c13deb0_0 .net *"_ivl_11", 10 0, L_000001cd9c1d6bb0;  1 drivers
v000001cd9c13cb50_0 .net *"_ivl_12", 13 0, L_000001cd9c1d49f0;  1 drivers
L_000001cd9c1623f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cd9c13cbf0_0 .net *"_ivl_15", 2 0, L_000001cd9c1623f8;  1 drivers
v000001cd9c13d190_0 .net *"_ivl_19", 7 0, L_000001cd9c1d6430;  1 drivers
v000001cd9c13d410_0 .net *"_ivl_20", 13 0, L_000001cd9c1d6c50;  1 drivers
L_000001cd9c162440 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c13d230_0 .net *"_ivl_23", 5 0, L_000001cd9c162440;  1 drivers
v000001cd9c13d4b0_0 .net *"_ivl_31", 2 0, L_000001cd9c1d5a30;  1 drivers
v000001cd9c13f490_0 .net *"_ivl_33", 2 0, L_000001cd9c1d4db0;  1 drivers
v000001cd9c13f350_0 .net *"_ivl_34", 2 0, L_000001cd9c1d53f0;  1 drivers
v000001cd9c13f3f0_0 .net *"_ivl_40", 2 0, L_000001cd9c1d5b70;  1 drivers
v000001cd9c13f0d0_0 .net *"_ivl_44", 3 0, L_000001cd9c1d6cf0;  1 drivers
v000001cd9c13f170_0 .net *"_ivl_46", 3 0, L_000001cd9c1d6f70;  1 drivers
v000001cd9c13f210_0 .net *"_ivl_47", 3 0, L_000001cd9c1d61b0;  1 drivers
v000001cd9c13f670_0 .net *"_ivl_5", 12 0, L_000001cd9c1d6a70;  1 drivers
v000001cd9c13f710_0 .net *"_ivl_53", 1 0, L_000001cd9c1d5490;  1 drivers
v000001cd9c13f2b0_0 .net *"_ivl_58", 13 0, L_000001cd9c1d6250;  1 drivers
v000001cd9c13f530_0 .net *"_ivl_6", 13 0, L_000001cd9c1d6ed0;  1 drivers
L_000001cd9c162488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c13f5d0_0 .net *"_ivl_61", 0 0, L_000001cd9c162488;  1 drivers
v000001cd9c13f7b0_0 .net *"_ivl_65", 0 0, L_000001cd9c1d5fd0;  1 drivers
v000001cd9c14bc70_0 .net *"_ivl_67", 12 0, L_000001cd9c1d58f0;  1 drivers
L_000001cd9c1624d0 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c14af50_0 .net/2u *"_ivl_68", 12 0, L_000001cd9c1624d0;  1 drivers
v000001cd9c14bef0_0 .net *"_ivl_70", 0 0, L_000001cd9c1d6390;  1 drivers
v000001cd9c14ac30_0 .net *"_ivl_72", 0 0, L_000001cd9bfe9f60;  1 drivers
v000001cd9c14c350_0 .net *"_ivl_75", 11 0, L_000001cd9c1d7010;  1 drivers
v000001cd9c14c3f0_0 .net *"_ivl_77", 0 0, L_000001cd9c1d70b0;  1 drivers
L_000001cd9c162518 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c14a9b0_0 .net/2u *"_ivl_78", 11 0, L_000001cd9c162518;  1 drivers
L_000001cd9c162560 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v000001cd9c14aa50_0 .net/2u *"_ivl_80", 11 0, L_000001cd9c162560;  1 drivers
v000001cd9c14bd10_0 .net *"_ivl_82", 11 0, L_000001cd9c1d62f0;  1 drivers
v000001cd9c14aff0_0 .net *"_ivl_84", 11 0, L_000001cd9c1d4b30;  1 drivers
v000001cd9c14bf90_0 .net *"_ivl_87", 11 0, L_000001cd9c1d4950;  1 drivers
L_000001cd9c1623b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c14ba90_0 .net *"_ivl_9", 0 0, L_000001cd9c1623b0;  1 drivers
v000001cd9c14ad70_0 .net "c", 23 0, v000001cd9c14b4f0_0;  1 drivers
v000001cd9c14acd0_0 .net "c0", 7 0, L_000001cd9c1d5350;  1 drivers
v000001cd9c14a550_0 .var "c0_reg", 7 0;
v000001cd9c14b130_0 .net "c1", 15 0, L_000001cd9c1d64d0;  1 drivers
v000001cd9c14b090_0 .var "c1_reg", 5 0;
v000001cd9c14c710_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c14c490_0 .net "d1_sum", 13 0, L_000001cd9c1d5e90;  1 drivers
v000001cd9c14a7d0_0 .net "d_1", 13 0, L_000001cd9c1d4ef0;  1 drivers
v000001cd9c14b1d0_0 .net "r", 11 0, L_000001cd9c1d6e30;  alias, 1 drivers
v000001cd9c14ae10_0 .net "r1c0", 13 0, L_000001cd9c1d6930;  1 drivers
v000001cd9c14bdb0_0 .net "r_1", 5 0, L_000001cd9c1d50d0;  1 drivers
v000001cd9c14c7b0_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c14b270_0 .net "s_1", 5 0, L_000001cd9c1d66b0;  1 drivers
v000001cd9c14aeb0_0 .net "s_2", 5 0, L_000001cd9c1d5990;  1 drivers
L_000001cd9c1d5350 .part v000001cd9c14b4f0_0, 0, 8;
L_000001cd9c1d64d0 .part v000001cd9c14b4f0_0, 8, 16;
L_000001cd9c1d6a70 .part L_000001cd9c1d64d0, 3, 13;
L_000001cd9c1d6ed0 .concat [ 13 1 0 0], L_000001cd9c1d6a70, L_000001cd9c1623b0;
L_000001cd9c1d6bb0 .part L_000001cd9c1d64d0, 5, 11;
L_000001cd9c1d49f0 .concat [ 11 3 0 0], L_000001cd9c1d6bb0, L_000001cd9c1623f8;
L_000001cd9c1d4ef0 .arith/sum 14, L_000001cd9c1d6ed0, L_000001cd9c1d49f0;
L_000001cd9c1d6430 .part L_000001cd9c1d4ef0, 6, 8;
L_000001cd9c1d6c50 .concat [ 8 6 0 0], L_000001cd9c1d6430, L_000001cd9c162440;
L_000001cd9c1d5e90 .arith/sub 14, L_000001cd9c1d4ef0, L_000001cd9c1d6c50;
L_000001cd9c1d5710 .part L_000001cd9c1d5e90, 1, 13;
L_000001cd9c1d5a30 .part v000001cd9c14b090_0, 3, 3;
L_000001cd9c1d4db0 .part v000001cd9c13dcd0_0, 0, 3;
L_000001cd9c1d53f0 .arith/sub 3, L_000001cd9c1d5a30, L_000001cd9c1d4db0;
L_000001cd9c1d66b0 .concat8 [ 3 3 0 0], L_000001cd9c1d5b70, L_000001cd9c1d53f0;
L_000001cd9c1d5b70 .part v000001cd9c14b090_0, 0, 3;
L_000001cd9c1d6cf0 .part v000001cd9c13dcd0_0, 2, 4;
L_000001cd9c1d6f70 .part v000001cd9c13dcd0_0, 0, 4;
L_000001cd9c1d61b0 .arith/sum 4, L_000001cd9c1d6cf0, L_000001cd9c1d6f70;
L_000001cd9c1d5990 .concat8 [ 2 4 0 0], L_000001cd9c1d5490, L_000001cd9c1d61b0;
L_000001cd9c1d5490 .part v000001cd9c13dcd0_0, 0, 2;
L_000001cd9c1d50d0 .arith/sub 6, L_000001cd9c1d66b0, L_000001cd9c1d5990;
L_000001cd9c1d6930 .concat [ 8 6 0 0], v000001cd9c14a550_0, L_000001cd9c1d50d0;
L_000001cd9c1d6250 .concat [ 13 1 0 0], v000001cd9c13dcd0_0, L_000001cd9c162488;
L_000001cd9c1d6d90 .arith/sub 14, L_000001cd9c1d6930, L_000001cd9c1d6250;
L_000001cd9c1d5fd0 .part v000001cd9c13ca10_0, 13, 1;
L_000001cd9c1d58f0 .part v000001cd9c13ca10_0, 0, 13;
L_000001cd9c1d6390 .cmp/ge 13, L_000001cd9c1d58f0, L_000001cd9c1624d0;
L_000001cd9c1d7010 .part v000001cd9c13ca10_0, 0, 12;
L_000001cd9c1d70b0 .part v000001cd9c13ca10_0, 13, 1;
L_000001cd9c1d62f0 .functor MUXZ 12, L_000001cd9c162560, L_000001cd9c162518, L_000001cd9c1d70b0, C4<>;
L_000001cd9c1d4b30 .arith/sum 12, L_000001cd9c1d7010, L_000001cd9c1d62f0;
L_000001cd9c1d4950 .part v000001cd9c13ca10_0, 0, 12;
L_000001cd9c1d6e30 .functor MUXZ 12, L_000001cd9c1d4950, L_000001cd9c1d4b30, L_000001cd9bfe9f60, C4<>;
S_000001cd9c12ae60 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_000001cd9c12ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v000001cd9c14c030_0 .net *"_ivl_0", 12 0, L_000001cd9c1d4e50;  1 drivers
v000001cd9c14aaf0_0 .net *"_ivl_11", 0 0, L_000001cd9c1d5210;  1 drivers
v000001cd9c14b770_0 .net *"_ivl_12", 31 0, L_000001cd9c1d52b0;  1 drivers
L_000001cd9c1628c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c14bbd0_0 .net *"_ivl_15", 30 0, L_000001cd9c1628c0;  1 drivers
L_000001cd9c162908 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c14c170_0 .net/2u *"_ivl_16", 31 0, L_000001cd9c162908;  1 drivers
v000001cd9c14c850_0 .net *"_ivl_18", 0 0, L_000001cd9c1d8c30;  1 drivers
L_000001cd9c162950 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c14b810_0 .net/2u *"_ivl_20", 12 0, L_000001cd9c162950;  1 drivers
v000001cd9c14b8b0_0 .net *"_ivl_22", 12 0, L_000001cd9c1d8e10;  1 drivers
v000001cd9c14b950_0 .net *"_ivl_24", 12 0, L_000001cd9c1d84b0;  1 drivers
L_000001cd9c162998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cd9c14a5f0_0 .net/2u *"_ivl_28", 1 0, L_000001cd9c162998;  1 drivers
L_000001cd9c162830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c14c670_0 .net *"_ivl_3", 0 0, L_000001cd9c162830;  1 drivers
v000001cd9c14c210_0 .net *"_ivl_30", 0 0, L_000001cd9c1d75b0;  1 drivers
v000001cd9c14c2b0_0 .net *"_ivl_33", 0 0, L_000001cd9c1d7b50;  1 drivers
v000001cd9c14a870_0 .net *"_ivl_35", 10 0, L_000001cd9c1d7d30;  1 drivers
v000001cd9c14c5d0_0 .net *"_ivl_36", 11 0, L_000001cd9c1d8af0;  1 drivers
L_000001cd9c1629e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c14a910_0 .net *"_ivl_39", 0 0, L_000001cd9c1629e0;  1 drivers
v000001cd9c14b9f0_0 .net *"_ivl_4", 12 0, L_000001cd9c1d4f90;  1 drivers
L_000001cd9c162a28 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c14a0f0_0 .net/2u *"_ivl_40", 11 0, L_000001cd9c162a28;  1 drivers
v000001cd9c14a410_0 .net *"_ivl_42", 11 0, L_000001cd9c1d8550;  1 drivers
v000001cd9c14a190_0 .net *"_ivl_45", 10 0, L_000001cd9c1d7790;  1 drivers
v000001cd9c14a230_0 .net *"_ivl_46", 11 0, L_000001cd9c1d96d0;  1 drivers
L_000001cd9c162a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c14a2d0_0 .net *"_ivl_49", 0 0, L_000001cd9c162a70;  1 drivers
v000001cd9c14a370_0 .net *"_ivl_50", 11 0, L_000001cd9c1d8b90;  1 drivers
L_000001cd9c162878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c14a690_0 .net *"_ivl_7", 0 0, L_000001cd9c162878;  1 drivers
v000001cd9c14a730_0 .net "diff", 12 0, L_000001cd9c1d5170;  1 drivers
v000001cd9c14d930_0 .net "in1", 11 0, v000001cd9c14de30_0;  alias, 1 drivers
v000001cd9c14d4d0_0 .net "in2", 11 0, v000001cd9c14e8d0_0;  alias, 1 drivers
v000001cd9c14ef10_0 .net "mode", 1 0, L_000001cd9c1dc0b0;  alias, 1 drivers
v000001cd9c14d9d0_0 .net "reduce_diff", 11 0, L_000001cd9c1d8eb0;  1 drivers
v000001cd9c14cf30_0 .net "res", 11 0, L_000001cd9c1d78d0;  alias, 1 drivers
L_000001cd9c1d4e50 .concat [ 12 1 0 0], v000001cd9c14de30_0, L_000001cd9c162830;
L_000001cd9c1d4f90 .concat [ 12 1 0 0], v000001cd9c14e8d0_0, L_000001cd9c162878;
L_000001cd9c1d5170 .arith/sub 13, L_000001cd9c1d4e50, L_000001cd9c1d4f90;
L_000001cd9c1d5210 .part L_000001cd9c1d5170, 12, 1;
L_000001cd9c1d52b0 .concat [ 1 31 0 0], L_000001cd9c1d5210, L_000001cd9c1628c0;
L_000001cd9c1d8c30 .cmp/eq 32, L_000001cd9c1d52b0, L_000001cd9c162908;
L_000001cd9c1d8e10 .arith/sum 13, L_000001cd9c1d5170, L_000001cd9c162950;
L_000001cd9c1d84b0 .functor MUXZ 13, L_000001cd9c1d5170, L_000001cd9c1d8e10, L_000001cd9c1d8c30, C4<>;
L_000001cd9c1d8eb0 .part L_000001cd9c1d84b0, 0, 12;
L_000001cd9c1d75b0 .cmp/eq 2, L_000001cd9c1dc0b0, L_000001cd9c162998;
L_000001cd9c1d7b50 .part L_000001cd9c1d8eb0, 0, 1;
L_000001cd9c1d7d30 .part L_000001cd9c1d8eb0, 1, 11;
L_000001cd9c1d8af0 .concat [ 11 1 0 0], L_000001cd9c1d7d30, L_000001cd9c1629e0;
L_000001cd9c1d8550 .arith/sum 12, L_000001cd9c1d8af0, L_000001cd9c162a28;
L_000001cd9c1d7790 .part L_000001cd9c1d8eb0, 1, 11;
L_000001cd9c1d96d0 .concat [ 11 1 0 0], L_000001cd9c1d7790, L_000001cd9c162a70;
L_000001cd9c1d8b90 .functor MUXZ 12, L_000001cd9c1d96d0, L_000001cd9c1d8550, L_000001cd9c1d7b50, C4<>;
L_000001cd9c1d78d0 .functor MUXZ 12, L_000001cd9c1d8eb0, L_000001cd9c1d8b90, L_000001cd9c1d75b0, C4<>;
S_000001cd9c12a1e0 .scope module, "MULT_COEF" "mult" 5 119, 8 3 0, S_000001cd9c0d4210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v000001cd9c1484d0_0 .net *"_ivl_0", 23 0, L_000001cd9c1d7e70;  1 drivers
L_000001cd9c162ea8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c149d30_0 .net *"_ivl_3", 11 0, L_000001cd9c162ea8;  1 drivers
v000001cd9c149dd0_0 .net *"_ivl_4", 23 0, L_000001cd9c1d7830;  1 drivers
L_000001cd9c162ef0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c148a70_0 .net *"_ivl_7", 11 0, L_000001cd9c162ef0;  1 drivers
v000001cd9c149e70_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c1496f0_0 .net "in1", 11 0, L_000001cd9c01ce60;  alias, 1 drivers
v000001cd9c1493d0_0 .net "in2", 11 0, L_000001cd9c01e6e0;  alias, 1 drivers
v000001cd9c1487f0_0 .net "product", 23 0, L_000001cd9c1d73d0;  1 drivers
v000001cd9c148430_0 .var "product_reg", 23 0;
v000001cd9c148bb0_0 .var "reg1", 11 0;
v000001cd9c149790_0 .var "reg2", 11 0;
v000001cd9c1495b0_0 .net "res", 11 0, L_000001cd9c1d9db0;  alias, 1 drivers
v000001cd9c14a050_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
L_000001cd9c1d7e70 .concat [ 12 12 0 0], v000001cd9c148bb0_0, L_000001cd9c162ea8;
L_000001cd9c1d7830 .concat [ 12 12 0 0], v000001cd9c149790_0, L_000001cd9c162ef0;
L_000001cd9c1d73d0 .arith/mult 24, L_000001cd9c1d7e70, L_000001cd9c1d7830;
S_000001cd9c12a500 .scope module, "mod" "reduce" 8 31, 9 1 0, S_000001cd9c12a1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000001cd9c01e9f0 .functor OR 1, L_000001cd9c1d7510, L_000001cd9c1d9ef0, C4<0>, C4<0>;
v000001cd9c14cdf0_0 .net "Q_1", 12 0, L_000001cd9c1d80f0;  1 drivers
v000001cd9c14d070_0 .var "Q_1_reg", 12 0;
v000001cd9c14f2d0_0 .net "R", 13 0, L_000001cd9c1d7290;  1 drivers
v000001cd9c14f5f0_0 .var "R_reg", 13 0;
v000001cd9c14f4b0_0 .net *"_ivl_11", 10 0, L_000001cd9c1d8230;  1 drivers
v000001cd9c14f410_0 .net *"_ivl_12", 13 0, L_000001cd9c1d7470;  1 drivers
L_000001cd9c162f80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cd9c14f550_0 .net *"_ivl_15", 2 0, L_000001cd9c162f80;  1 drivers
v000001cd9c14f190_0 .net *"_ivl_19", 7 0, L_000001cd9c1d9590;  1 drivers
v000001cd9c14f690_0 .net *"_ivl_20", 13 0, L_000001cd9c1d9630;  1 drivers
L_000001cd9c162fc8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c14f730_0 .net *"_ivl_23", 5 0, L_000001cd9c162fc8;  1 drivers
v000001cd9c14f7d0_0 .net *"_ivl_31", 2 0, L_000001cd9c1d82d0;  1 drivers
v000001cd9c14f230_0 .net *"_ivl_33", 2 0, L_000001cd9c1d9130;  1 drivers
v000001cd9c14f0f0_0 .net *"_ivl_34", 2 0, L_000001cd9c1d91d0;  1 drivers
v000001cd9c14f370_0 .net *"_ivl_40", 2 0, L_000001cd9c1d9770;  1 drivers
v000001cd9c1490b0_0 .net *"_ivl_44", 3 0, L_000001cd9c1d7c90;  1 drivers
v000001cd9c1491f0_0 .net *"_ivl_46", 3 0, L_000001cd9c1d7f10;  1 drivers
v000001cd9c147c10_0 .net *"_ivl_47", 3 0, L_000001cd9c1d89b0;  1 drivers
v000001cd9c149bf0_0 .net *"_ivl_5", 12 0, L_000001cd9c1d7fb0;  1 drivers
v000001cd9c148930_0 .net *"_ivl_53", 1 0, L_000001cd9c1d9810;  1 drivers
v000001cd9c149470_0 .net *"_ivl_58", 13 0, L_000001cd9c1d71f0;  1 drivers
v000001cd9c148890_0 .net *"_ivl_6", 13 0, L_000001cd9c1d8050;  1 drivers
L_000001cd9c163010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c149330_0 .net *"_ivl_61", 0 0, L_000001cd9c163010;  1 drivers
v000001cd9c147990_0 .net *"_ivl_65", 0 0, L_000001cd9c1d7510;  1 drivers
v000001cd9c148570_0 .net *"_ivl_67", 12 0, L_000001cd9c1dbed0;  1 drivers
L_000001cd9c163058 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c147e90_0 .net/2u *"_ivl_68", 12 0, L_000001cd9c163058;  1 drivers
v000001cd9c149fb0_0 .net *"_ivl_70", 0 0, L_000001cd9c1d9ef0;  1 drivers
v000001cd9c149f10_0 .net *"_ivl_72", 0 0, L_000001cd9c01e9f0;  1 drivers
v000001cd9c149290_0 .net *"_ivl_75", 11 0, L_000001cd9c1dbc50;  1 drivers
v000001cd9c149970_0 .net *"_ivl_77", 0 0, L_000001cd9c1dae90;  1 drivers
L_000001cd9c1630a0 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c149150_0 .net/2u *"_ivl_78", 11 0, L_000001cd9c1630a0;  1 drivers
L_000001cd9c1630e8 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v000001cd9c148390_0 .net/2u *"_ivl_80", 11 0, L_000001cd9c1630e8;  1 drivers
v000001cd9c147f30_0 .net *"_ivl_82", 11 0, L_000001cd9c1daf30;  1 drivers
v000001cd9c147df0_0 .net *"_ivl_84", 11 0, L_000001cd9c1db570;  1 drivers
v000001cd9c148750_0 .net *"_ivl_87", 11 0, L_000001cd9c1db250;  1 drivers
L_000001cd9c162f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd9c149650_0 .net *"_ivl_9", 0 0, L_000001cd9c162f38;  1 drivers
v000001cd9c149830_0 .net "c", 23 0, v000001cd9c148430_0;  1 drivers
v000001cd9c149510_0 .net "c0", 7 0, L_000001cd9c1d98b0;  1 drivers
v000001cd9c148c50_0 .var "c0_reg", 7 0;
v000001cd9c148610_0 .net "c1", 15 0, L_000001cd9c1d7650;  1 drivers
v000001cd9c148070_0 .var "c1_reg", 5 0;
v000001cd9c147fd0_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c148e30_0 .net "d1_sum", 13 0, L_000001cd9c1d7dd0;  1 drivers
v000001cd9c1486b0_0 .net "d_1", 13 0, L_000001cd9c1d76f0;  1 drivers
v000001cd9c149c90_0 .net "r", 11 0, L_000001cd9c1d9db0;  alias, 1 drivers
v000001cd9c1489d0_0 .net "r1c0", 13 0, L_000001cd9c1d7150;  1 drivers
v000001cd9c147b70_0 .net "r_1", 5 0, L_000001cd9c1d8a50;  1 drivers
v000001cd9c148b10_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c148110_0 .net "s_1", 5 0, L_000001cd9c1d8370;  1 drivers
v000001cd9c1481b0_0 .net "s_2", 5 0, L_000001cd9c1d8870;  1 drivers
L_000001cd9c1d98b0 .part v000001cd9c148430_0, 0, 8;
L_000001cd9c1d7650 .part v000001cd9c148430_0, 8, 16;
L_000001cd9c1d7fb0 .part L_000001cd9c1d7650, 3, 13;
L_000001cd9c1d8050 .concat [ 13 1 0 0], L_000001cd9c1d7fb0, L_000001cd9c162f38;
L_000001cd9c1d8230 .part L_000001cd9c1d7650, 5, 11;
L_000001cd9c1d7470 .concat [ 11 3 0 0], L_000001cd9c1d8230, L_000001cd9c162f80;
L_000001cd9c1d76f0 .arith/sum 14, L_000001cd9c1d8050, L_000001cd9c1d7470;
L_000001cd9c1d9590 .part L_000001cd9c1d76f0, 6, 8;
L_000001cd9c1d9630 .concat [ 8 6 0 0], L_000001cd9c1d9590, L_000001cd9c162fc8;
L_000001cd9c1d7dd0 .arith/sub 14, L_000001cd9c1d76f0, L_000001cd9c1d9630;
L_000001cd9c1d80f0 .part L_000001cd9c1d7dd0, 1, 13;
L_000001cd9c1d82d0 .part v000001cd9c148070_0, 3, 3;
L_000001cd9c1d9130 .part v000001cd9c14d070_0, 0, 3;
L_000001cd9c1d91d0 .arith/sub 3, L_000001cd9c1d82d0, L_000001cd9c1d9130;
L_000001cd9c1d8370 .concat8 [ 3 3 0 0], L_000001cd9c1d9770, L_000001cd9c1d91d0;
L_000001cd9c1d9770 .part v000001cd9c148070_0, 0, 3;
L_000001cd9c1d7c90 .part v000001cd9c14d070_0, 2, 4;
L_000001cd9c1d7f10 .part v000001cd9c14d070_0, 0, 4;
L_000001cd9c1d89b0 .arith/sum 4, L_000001cd9c1d7c90, L_000001cd9c1d7f10;
L_000001cd9c1d8870 .concat8 [ 2 4 0 0], L_000001cd9c1d9810, L_000001cd9c1d89b0;
L_000001cd9c1d9810 .part v000001cd9c14d070_0, 0, 2;
L_000001cd9c1d8a50 .arith/sub 6, L_000001cd9c1d8370, L_000001cd9c1d8870;
L_000001cd9c1d7150 .concat [ 8 6 0 0], v000001cd9c148c50_0, L_000001cd9c1d8a50;
L_000001cd9c1d71f0 .concat [ 13 1 0 0], v000001cd9c14d070_0, L_000001cd9c163010;
L_000001cd9c1d7290 .arith/sub 14, L_000001cd9c1d7150, L_000001cd9c1d71f0;
L_000001cd9c1d7510 .part v000001cd9c14f5f0_0, 13, 1;
L_000001cd9c1dbed0 .part v000001cd9c14f5f0_0, 0, 13;
L_000001cd9c1d9ef0 .cmp/ge 13, L_000001cd9c1dbed0, L_000001cd9c163058;
L_000001cd9c1dbc50 .part v000001cd9c14f5f0_0, 0, 12;
L_000001cd9c1dae90 .part v000001cd9c14f5f0_0, 13, 1;
L_000001cd9c1daf30 .functor MUXZ 12, L_000001cd9c1630e8, L_000001cd9c1630a0, L_000001cd9c1dae90, C4<>;
L_000001cd9c1db570 .arith/sum 12, L_000001cd9c1dbc50, L_000001cd9c1daf30;
L_000001cd9c1db250 .part v000001cd9c14f5f0_0, 0, 12;
L_000001cd9c1d9db0 .functor MUXZ 12, L_000001cd9c1db250, L_000001cd9c1db570, L_000001cd9c01e9f0, C4<>;
S_000001cd9c12a820 .scope module, "FACTOR" "twiddle_factor" 3 62, 11 2 0, S_000001cd9c0d4d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addr";
    .port_info 1 /OUTPUT 24 "dout";
v000001cd9c155d30_0 .net *"_ivl_0", 11 0, L_000001cd9c1db110;  1 drivers
v000001cd9c1556f0_0 .net *"_ivl_10", 11 0, L_000001cd9c1da0d0;  1 drivers
v000001cd9c1558d0_0 .net *"_ivl_12", 8 0, L_000001cd9c1db390;  1 drivers
L_000001cd9c1633b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c154430_0 .net *"_ivl_15", 1 0, L_000001cd9c1633b8;  1 drivers
v000001cd9c155010_0 .net *"_ivl_2", 31 0, L_000001cd9c1dadf0;  1 drivers
L_000001cd9c163328 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd9c1560f0_0 .net *"_ivl_5", 24 0, L_000001cd9c163328;  1 drivers
L_000001cd9c163370 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd9c155bf0_0 .net/2u *"_ivl_6", 31 0, L_000001cd9c163370;  1 drivers
v000001cd9c156230_0 .net *"_ivl_8", 31 0, L_000001cd9c1db2f0;  1 drivers
v000001cd9c1562d0_0 .net "addr", 6 0, v000001cd9c0768e0_0;  alias, 1 drivers
v000001cd9c1547f0 .array "data", 127 0, 11 0;
v000001cd9c156730_0 .net "dout", 23 0, L_000001cd9c1da530;  alias, 1 drivers
L_000001cd9c1db110 .array/port v000001cd9c1547f0, L_000001cd9c1db2f0;
L_000001cd9c1dadf0 .concat [ 7 25 0 0], v000001cd9c0768e0_0, L_000001cd9c163328;
L_000001cd9c1db2f0 .arith/sum 32, L_000001cd9c1dadf0, L_000001cd9c163370;
L_000001cd9c1da0d0 .array/port v000001cd9c1547f0, L_000001cd9c1db390;
L_000001cd9c1db390 .concat [ 7 2 0 0], v000001cd9c0768e0_0, L_000001cd9c1633b8;
L_000001cd9c1da530 .concat [ 12 12 0 0], L_000001cd9c1da0d0, L_000001cd9c1db110;
S_000001cd9c1516a0 .scope module, "ROM" "rom" 3 68, 12 1 0, S_000001cd9c0d4d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 96 "wdata";
    .port_info 3 /INPUT 5 "wdata_addr";
    .port_info 4 /INPUT 5 "rdata_addr";
    .port_info 5 /OUTPUT 96 "rdata";
L_000001cd9c01ead0 .functor BUFZ 96, L_000001cd9c1db430, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001cd9c1544d0 .array "ROM", 31 0, 95 0;
v000001cd9c1567d0_0 .net *"_ivl_0", 95 0, L_000001cd9c1db430;  1 drivers
v000001cd9c154930_0 .net *"_ivl_2", 6 0, L_000001cd9c1da670;  1 drivers
L_000001cd9c163400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd9c154c50_0 .net *"_ivl_5", 1 0, L_000001cd9c163400;  1 drivers
v000001cd9c1550b0_0 .net "clk", 0 0, v000001cd9c1571d0_0;  alias, 1 drivers
v000001cd9c157310_0 .var/i "i", 31 0;
v000001cd9c156ff0_0 .net "rdata", 95 0, L_000001cd9c01ead0;  alias, 1 drivers
v000001cd9c157590_0 .net "rdata_addr", 4 0, L_000001cd9c1db610;  alias, 1 drivers
v000001cd9c157f90_0 .net "rst", 0 0, v000001cd9c159430_0;  alias, 1 drivers
v000001cd9c158ad0_0 .net "wdata", 95 0, L_000001cd9c1da8f0;  alias, 1 drivers
v000001cd9c158350_0 .net "wdata_addr", 4 0, v000001cd9c077060_0;  alias, 1 drivers
L_000001cd9c1db430 .array/port v000001cd9c1544d0, L_000001cd9c1da670;
L_000001cd9c1da670 .concat [ 5 2 0 0], L_000001cd9c1db610, L_000001cd9c163400;
    .scope S_000001cd9c12acd0;
T_0 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c016ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001cd9bfda420_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cd9c021320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd9c021780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cd9bfd9f20_0;
    %assign/vec4 v000001cd9bfda420_0, 0;
    %load/vec4 v000001cd9c021fa0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001cd9c021320_0, 0;
    %load/vec4 v000001cd9c021280_0;
    %assign/vec4 v000001cd9c021780_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001cd9c12acd0;
T_1 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c016ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001cd9bfd90c0_0, 0, 14;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cd9bfda740_0;
    %assign/vec4 v000001cd9bfd90c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cd9c0d2710;
T_2 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c12c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c12d600_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c12cc00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cd9c12dba0_0;
    %assign/vec4 v000001cd9c12d600_0, 0;
    %load/vec4 v000001cd9c12b9e0_0;
    %assign/vec4 v000001cd9c12cc00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cd9c0d2710;
T_3 ;
    %wait E_000001cd9c09eba0;
    %load/vec4 v000001cd9c12da60_0;
    %assign/vec4 v000001cd9c12be40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cd9c0d3400;
T_4 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c12e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c12e8c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cd9c12e8c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c12e8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c12f2c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c12e8c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c12e8c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cd9c12e280_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c12f2c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cd9c12e8c0_0, 0, 32;
T_4.4 ;
    %load/vec4 v000001cd9c12e8c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v000001cd9c12e8c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c12f2c0, 4;
    %ix/getv/s 3, v000001cd9c12e8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c12f2c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c12e8c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c12e8c0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cd9c0d3400;
T_5 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c12e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c12e820_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c12f220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cd9c12e0a0_0;
    %assign/vec4 v000001cd9c12e820_0, 0;
    %load/vec4 v000001cd9c12efa0_0;
    %assign/vec4 v000001cd9c12f220_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cd9c0d3400;
T_6 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c12e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c12f180_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001cd9c12edc0_0;
    %assign/vec4 v000001cd9c12f180_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001cd9c129880;
T_7 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c132830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001cd9c130030_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cd9c133690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd9c1323d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001cd9c131390_0;
    %assign/vec4 v000001cd9c130030_0, 0;
    %load/vec4 v000001cd9c1328d0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001cd9c133690_0, 0;
    %load/vec4 v000001cd9c1308f0_0;
    %assign/vec4 v000001cd9c1323d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cd9c129880;
T_8 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c132830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001cd9c1319d0_0, 0, 14;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001cd9c131c50_0;
    %assign/vec4 v000001cd9c1319d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001cd9c12b630;
T_9 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c132bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c1332d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c133050_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001cd9c133730_0;
    %assign/vec4 v000001cd9c1332d0_0, 0;
    %load/vec4 v000001cd9c1334b0_0;
    %assign/vec4 v000001cd9c133050_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cd9c12b630;
T_10 ;
    %wait E_000001cd9c09eba0;
    %load/vec4 v000001cd9c1335f0_0;
    %assign/vec4 v000001cd9c132330_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cd9c12b310;
T_11 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c136de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c133aa0_0, 0, 32;
T_11.2 ;
    %load/vec4 v000001cd9c133aa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c133aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c137100, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c133aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c133aa0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001cd9c136660_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c137100, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cd9c133aa0_0, 0, 32;
T_11.4 ;
    %load/vec4 v000001cd9c133aa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.5, 5;
    %load/vec4 v000001cd9c133aa0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c137100, 4;
    %ix/getv/s 3, v000001cd9c133aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c137100, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c133aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c133aa0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cd9c12b310;
T_12 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c136de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c135080_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c1358a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001cd9c134b80_0;
    %assign/vec4 v000001cd9c135080_0, 0;
    %load/vec4 v000001cd9c135800_0;
    %assign/vec4 v000001cd9c1358a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cd9c12b310;
T_13 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c136de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c136ca0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001cd9c133a00_0;
    %assign/vec4 v000001cd9c136ca0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001cd9c12a690;
T_14 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c137970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001cd9c138550_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cd9c1380f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd9c139b30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001cd9c139ef0_0;
    %assign/vec4 v000001cd9c138550_0, 0;
    %load/vec4 v000001cd9c139bd0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001cd9c1380f0_0, 0;
    %load/vec4 v000001cd9c137a10_0;
    %assign/vec4 v000001cd9c139b30_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001cd9c12a690;
T_15 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c137970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001cd9c138eb0_0, 0, 14;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001cd9c1389b0_0;
    %assign/vec4 v000001cd9c138eb0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001cd9c129ba0;
T_16 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c13be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c138cd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c138d70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001cd9c138370_0;
    %assign/vec4 v000001cd9c138cd0_0, 0;
    %load/vec4 v000001cd9c137dd0_0;
    %assign/vec4 v000001cd9c138d70_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001cd9c129ba0;
T_17 ;
    %wait E_000001cd9c09eba0;
    %load/vec4 v000001cd9c138e10_0;
    %assign/vec4 v000001cd9c138410_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001cd9c129ec0;
T_18 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c13dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c13d5f0_0, 0, 32;
T_18.2 ;
    %load/vec4 v000001cd9c13d5f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c13d5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c13d690, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c13d5f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c13d5f0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001cd9c13da50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c13d690, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cd9c13d5f0_0, 0, 32;
T_18.4 ;
    %load/vec4 v000001cd9c13d5f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v000001cd9c13d5f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c13d690, 4;
    %ix/getv/s 3, v000001cd9c13d5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c13d690, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c13d5f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c13d5f0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001cd9c129ec0;
T_19 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c13dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c13cfb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c13df50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001cd9c13d050_0;
    %assign/vec4 v000001cd9c13cfb0_0, 0;
    %load/vec4 v000001cd9c13d550_0;
    %assign/vec4 v000001cd9c13df50_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001cd9c129ec0;
T_20 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c13dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c13ea90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001cd9c13c970_0;
    %assign/vec4 v000001cd9c13ea90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001cd9c12a050;
T_21 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c14c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001cd9c13dcd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cd9c14b090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd9c14a550_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001cd9c13c8d0_0;
    %assign/vec4 v000001cd9c13dcd0_0, 0;
    %load/vec4 v000001cd9c14b130_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001cd9c14b090_0, 0;
    %load/vec4 v000001cd9c14acd0_0;
    %assign/vec4 v000001cd9c14a550_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001cd9c12a050;
T_22 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c14c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001cd9c13ca10_0, 0, 14;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001cd9c13de10_0;
    %assign/vec4 v000001cd9c13ca10_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001cd9c129d30;
T_23 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c14b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c14b590_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c14a4b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001cd9c14b450_0;
    %assign/vec4 v000001cd9c14b590_0, 0;
    %load/vec4 v000001cd9c14c530_0;
    %assign/vec4 v000001cd9c14a4b0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001cd9c129d30;
T_24 ;
    %wait E_000001cd9c09eba0;
    %load/vec4 v000001cd9c14bb30_0;
    %assign/vec4 v000001cd9c14b4f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000001cd9c12ab40;
T_25 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c14cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c14ded0_0, 0, 32;
T_25.2 ;
    %load/vec4 v000001cd9c14ded0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c14ded0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c14e510, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c14ded0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c14ded0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001cd9c14e3d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c14e510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cd9c14ded0_0, 0, 32;
T_25.4 ;
    %load/vec4 v000001cd9c14ded0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.5, 5;
    %load/vec4 v000001cd9c14ded0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c14e510, 4;
    %ix/getv/s 3, v000001cd9c14ded0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c14e510, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd9c14ded0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001cd9c14ded0_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001cd9c12ab40;
T_26 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c14cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c14de30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c14e8d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001cd9c14eab0_0;
    %assign/vec4 v000001cd9c14de30_0, 0;
    %load/vec4 v000001cd9c14d6b0_0;
    %assign/vec4 v000001cd9c14e8d0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001cd9c12ab40;
T_27 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c14cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c14e1f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001cd9c14eb50_0;
    %assign/vec4 v000001cd9c14e1f0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001cd9c12a500;
T_28 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c148b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001cd9c14d070_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cd9c148070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd9c148c50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001cd9c14cdf0_0;
    %assign/vec4 v000001cd9c14d070_0, 0;
    %load/vec4 v000001cd9c148610_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001cd9c148070_0, 0;
    %load/vec4 v000001cd9c149510_0;
    %assign/vec4 v000001cd9c148c50_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001cd9c12a500;
T_29 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c148b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001cd9c14f5f0_0, 0, 14;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001cd9c14f2d0_0;
    %assign/vec4 v000001cd9c14f5f0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001cd9c12a1e0;
T_30 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c14a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c148bb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001cd9c149790_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001cd9c1496f0_0;
    %assign/vec4 v000001cd9c148bb0_0, 0;
    %load/vec4 v000001cd9c1493d0_0;
    %assign/vec4 v000001cd9c149790_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001cd9c12a1e0;
T_31 ;
    %wait E_000001cd9c09eba0;
    %load/vec4 v000001cd9c1487f0_0;
    %assign/vec4 v000001cd9c148430_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_000001cd9c0d4210;
T_32 ;
    %wait E_000001cd9c09eb60;
    %load/vec4 v000001cd9c155a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %load/vec4 v000001cd9c154b10_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.5, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c149ab0_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c147ad0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c156410_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155dd0_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c155150_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c154570_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c154110_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155c90_0, 0, 12;
    %jmp T_32.6;
T_32.5 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c149ab0_0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c147ad0_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c156410_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155dd0_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c155150_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c154570_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c154110_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155c90_0, 0, 12;
T_32.6 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c148f70_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c154a70_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c155fb0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c155ab0_0, 0, 12;
    %jmp T_32.4;
T_32.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c149ab0_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c147ad0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c156410_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c155dd0_0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c155150_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c154570_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c154110_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c155c90_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %store/vec4 v000001cd9c148f70_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %store/vec4 v000001cd9c154a70_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.7, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %jmp/1 T_32.8, 8;
T_32.7 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %jmp/0 T_32.8, 8;
 ; End of false expr.
    %blend;
T_32.8;
    %store/vec4 v000001cd9c155fb0_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.9, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %jmp/1 T_32.10, 8;
T_32.9 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %jmp/0 T_32.10, 8;
 ; End of false expr.
    %blend;
T_32.10;
    %store/vec4 v000001cd9c155ab0_0, 0, 12;
    %jmp T_32.4;
T_32.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c149ab0_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.11, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/1 T_32.12, 8;
T_32.11 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/0 T_32.12, 8;
 ; End of false expr.
    %blend;
T_32.12;
    %store/vec4 v000001cd9c147ad0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c156410_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.13, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/1 T_32.14, 8;
T_32.13 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/0 T_32.14, 8;
 ; End of false expr.
    %blend;
T_32.14;
    %store/vec4 v000001cd9c155dd0_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.15, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/1 T_32.16, 8;
T_32.15 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/0 T_32.16, 8;
 ; End of false expr.
    %blend;
T_32.16;
    %store/vec4 v000001cd9c155150_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c154570_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.17, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/1 T_32.18, 8;
T_32.17 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %jmp/0 T_32.18, 8;
 ; End of false expr.
    %blend;
T_32.18;
    %store/vec4 v000001cd9c154110_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154e30, 4;
    %store/vec4 v000001cd9c155c90_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.19, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %jmp/1 T_32.20, 8;
T_32.19 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %jmp/0 T_32.20, 8;
 ; End of false expr.
    %blend;
T_32.20;
    %store/vec4 v000001cd9c148f70_0, 0, 12;
    %load/vec4 v000001cd9c154b10_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.21, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %jmp/1 T_32.22, 8;
T_32.21 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %jmp/0 T_32.22, 8;
 ; End of false expr.
    %blend;
T_32.22;
    %store/vec4 v000001cd9c154a70_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %store/vec4 v000001cd9c155fb0_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %store/vec4 v000001cd9c155ab0_0, 0, 12;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v000001cd9c1546b0_0;
    %store/vec4 v000001cd9c149ab0_0, 0, 12;
    %load/vec4 v000001cd9c154f70_0;
    %store/vec4 v000001cd9c147ad0_0, 0, 12;
    %load/vec4 v000001cd9c1546b0_0;
    %store/vec4 v000001cd9c148f70_0, 0, 12;
    %load/vec4 v000001cd9c155e70_0;
    %store/vec4 v000001cd9c156410_0, 0, 12;
    %load/vec4 v000001cd9c154f70_0;
    %store/vec4 v000001cd9c155dd0_0, 0, 12;
    %load/vec4 v000001cd9c154610_0;
    %store/vec4 v000001cd9c154a70_0, 0, 12;
    %load/vec4 v000001cd9c147d50_0;
    %store/vec4 v000001cd9c155150_0, 0, 12;
    %load/vec4 v000001cd9c154bb0_0;
    %store/vec4 v000001cd9c154570_0, 0, 12;
    %load/vec4 v000001cd9c155470_0;
    %store/vec4 v000001cd9c155fb0_0, 0, 12;
    %load/vec4 v000001cd9c1551f0_0;
    %store/vec4 v000001cd9c154110_0, 0, 12;
    %load/vec4 v000001cd9c149b50_0;
    %store/vec4 v000001cd9c155c90_0, 0, 12;
    %load/vec4 v000001cd9c155470_0;
    %store/vec4 v000001cd9c155ab0_0, 0, 12;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001cd9c0d4210;
T_33 ;
    %wait E_000001cd9c09dda0;
    %load/vec4 v000001cd9c155a10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v000001cd9c154b10_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %jmp T_33.6;
T_33.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c1546b0_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c154f70_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c154610_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155e70_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %store/vec4 v000001cd9c1553d0_0, 0, 12;
    %jmp T_33.6;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c1546b0_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c154f70_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c154610_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155e70_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %store/vec4 v000001cd9c1553d0_0, 0, 12;
    %jmp T_33.6;
T_33.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c1546b0_0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c154f70_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c154610_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155e70_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155790, 4;
    %store/vec4 v000001cd9c1553d0_0, 0, 12;
    %jmp T_33.6;
T_33.5 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c1546b0_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c154f70_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c156050, 4;
    %store/vec4 v000001cd9c154610_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154250, 4;
    %store/vec4 v000001cd9c155e70_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155b50, 4;
    %store/vec4 v000001cd9c1553d0_0, 0, 12;
    %jmp T_33.6;
T_33.6 ;
    %pop/vec4 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c154610_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c155e70_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c1546b0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c154f70_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001cd9c1553d0_0, 0, 12;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001cd9c0d4210;
T_34 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c154ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_34.2 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155510, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_34.4 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_34.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c154390, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001cd9c154b10_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155510, 0, 4;
    %load/vec4 v000001cd9c1555b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c154390, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_34.6 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_34.7, 5;
    %load/vec4 v000001cd9c156690_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c155510, 4;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155510, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c154390, 4;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c154390, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_34.8 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_34.9, 5;
    %load/vec4 v000001cd9c156690_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c155510, 4;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155510, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_34.8;
T_34.9 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001cd9c0d4210;
T_35 ;
    %wait E_000001cd9c09eba0;
    %load/vec4 v000001cd9c154ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_35.2 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001cd9c155a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154390, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_35.11, 4;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.12;
T_35.11 ;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
T_35.12 ;
    %jmp T_35.10;
T_35.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_35.13, 4;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
T_35.14 ;
T_35.10 ;
    %jmp T_35.8;
T_35.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_35.15, 4;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.16;
T_35.15 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_35.17, 4;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.18;
T_35.17 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154390, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.19, 4;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
T_35.20 ;
T_35.18 ;
T_35.16 ;
    %jmp T_35.8;
T_35.5 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_35.23, 4;
    %flag_mov 8, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_35.23;
    %jmp/0xz  T_35.21, 4;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.22;
T_35.21 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154390, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.24, 4;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.25;
T_35.24 ;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154cf0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c154750_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
T_35.25 ;
T_35.22 ;
    %jmp T_35.8;
T_35.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %jmp T_35.30;
T_35.26 ;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.30;
T_35.27 ;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.30;
T_35.28 ;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.30;
T_35.29 ;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c155f10, 0, 4;
    %jmp T_35.30;
T_35.30 ;
    %pop/vec4 1;
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001cd9c0d4210;
T_36 ;
    %wait E_000001cd9c09e460;
    %load/vec4 v000001cd9c155a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_36.4 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.5, 5;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/getv/s 4, v000001cd9c156690_0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_36.4;
T_36.5 ;
    %jmp T_36.3;
T_36.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_36.8, 4;
    %flag_mov 8, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_36.8;
    %jmp/0xz  T_36.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_36.9 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.10, 5;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/getv/s 4, v000001cd9c156690_0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_36.9;
T_36.10 ;
    %jmp T_36.7;
T_36.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154390, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.11, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c156870_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c155330_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %jmp T_36.12;
T_36.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_36.13 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.14, 5;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/getv/s 4, v000001cd9c156690_0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_36.13;
T_36.14 ;
T_36.12 ;
T_36.7 ;
    %jmp T_36.3;
T_36.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_36.17, 4;
    %flag_mov 8, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155510, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_36.17;
    %jmp/0xz  T_36.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_36.18 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.19, 5;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/getv/s 4, v000001cd9c156690_0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_36.18;
T_36.19 ;
    %jmp T_36.16;
T_36.15 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c154390, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.20, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c149b50_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c155470_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c147d50_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c1551f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %jmp T_36.21;
T_36.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_36.22 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.23, 5;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c155f10, 4;
    %ix/getv/s 4, v000001cd9c156690_0;
    %store/vec4a v000001cd9c1542f0, 4, 0;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_36.22;
T_36.23 ;
T_36.21 ;
T_36.16 ;
    %jmp T_36.3;
T_36.3 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001cd9c0d4210;
T_37 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c154ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_37.2 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c154890, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001cd9c156550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_37.6 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_37.7, 5;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c154e30, 4;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c154890, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_37.6;
T_37.7 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001cd9c0d4210;
T_38 ;
    %wait E_000001cd9c09eba0;
    %load/vec4 v000001cd9c154ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_38.2 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c156050, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_38.4 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.5, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c154250, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_38.4;
T_38.5 ;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001cd9c1549d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
T_38.8 ;
    %load/vec4 v000001cd9c156690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.9, 5;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c154890, 4;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c156050, 0, 4;
    %ix/getv/s 4, v000001cd9c156690_0;
    %load/vec4a v000001cd9c154e30, 4;
    %ix/getv/s 3, v000001cd9c156690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c154250, 0, 4;
    %load/vec4 v000001cd9c156690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c156690_0, 0, 32;
    %jmp T_38.8;
T_38.9 ;
T_38.6 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001cd9c0d51b0;
T_39 ;
    %wait E_000001cd9c09e620;
    %load/vec4 v000001cd9c076d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.9;
T_39.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.9;
T_39.6 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.9;
T_39.7 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39.3;
T_39.1 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.15;
T_39.10 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.15;
T_39.11 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.15;
T_39.12 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.15;
T_39.13 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001cd9c076fc0_0, 0, 5;
    %jmp T_39.15;
T_39.15 ;
    %pop/vec4 1;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001cd9c0d51b0;
T_40 ;
    %wait E_000001cd9c09e6a0;
    %load/vec4 v000001cd9c076d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %pushi/vec4 1, 0, 7;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001cd9c076e80_0, 0, 7;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_40.5, 8;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %jmp/1 T_40.6, 8;
T_40.5 ; End of true expr.
    %load/vec4 v000001cd9c076660_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %pushi/vec4 5, 0, 3;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_40.6, 8;
 ; End of false expr.
    %blend;
T_40.6;
    %store/vec4 v000001cd9c076f20_0, 0, 7;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 1, 0, 7;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001cd9c076e80_0, 0, 7;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_40.7, 8;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %addi 2, 0, 7;
    %jmp/1 T_40.8, 8;
T_40.7 ; End of true expr.
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_40.11, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_40.11;
    %flag_mov 9, 4;
    %jmp/0 T_40.9, 9;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %addi 1, 0, 7;
    %jmp/1 T_40.10, 9;
T_40.9 ; End of true expr.
    %load/vec4 v000001cd9c076660_0;
    %parti/s 5, 0, 2;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %ix/vec4 4;
    %shiftr 4;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %jmp/0 T_40.12, 10;
    %pushi/vec4 2, 0, 7;
    %jmp/1 T_40.13, 10;
T_40.12 ; End of true expr.
    %pushi/vec4 1, 0, 7;
    %jmp/0 T_40.13, 10;
 ; End of false expr.
    %blend;
T_40.13;
    %add;
    %jmp/0 T_40.10, 9;
 ; End of false expr.
    %blend;
T_40.10;
    %jmp/0 T_40.8, 8;
 ; End of false expr.
    %blend;
T_40.8;
    %store/vec4 v000001cd9c076f20_0, 0, 7;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001cd9c076e80_0, 0, 7;
    %load/vec4 v000001cd9c077380_0;
    %parti/s 6, 2, 3;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cd9c076f20_0, 0, 7;
    %jmp T_40.4;
T_40.3 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001cd9c076e80_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001cd9c076f20_0, 0, 7;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001cd9c0d51b0;
T_41 ;
    %wait E_000001cd9c09e620;
    %load/vec4 v000001cd9c076d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.10;
T_41.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.10;
T_41.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.10;
T_41.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.10;
T_41.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 2, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.10;
T_41.10 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.16;
T_41.11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.16;
T_41.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.16;
T_41.13 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.16;
T_41.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 3, 2, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 6, 2, 3;
    %pad/u 5;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 6, 1, 2;
    %pad/u 5;
    %store/vec4 v000001cd9c077560_0, 0, 5;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_000001cd9c0d51b0;
T_42 ;
    %wait E_000001cd9c09e5e0;
    %load/vec4 v000001cd9c076d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %load/vec4 v000001cd9c077560_0;
    %store/vec4 v000001cd9c076b60_0, 0, 5;
    %jmp T_42.3;
T_42.0 ;
    %load/vec4 v000001cd9c077560_0;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 4, 1, 2;
    %pad/u 5;
    %add;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_42.4, 8;
    %load/vec4 v000001cd9c076fc0_0;
    %jmp/1 T_42.5, 8;
T_42.4 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_42.5, 8;
 ; End of false expr.
    %blend;
T_42.5;
    %add;
    %store/vec4 v000001cd9c076b60_0, 0, 5;
    %jmp T_42.3;
T_42.1 ;
    %load/vec4 v000001cd9c077560_0;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 4, 1, 2;
    %pad/u 5;
    %add;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_42.6, 8;
    %load/vec4 v000001cd9c076fc0_0;
    %jmp/1 T_42.7, 8;
T_42.6 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_42.7, 8;
 ; End of false expr.
    %blend;
T_42.7;
    %add;
    %store/vec4 v000001cd9c076b60_0, 0, 5;
    %jmp T_42.3;
T_42.3 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000001cd9c0d51b0;
T_43 ;
    %wait E_000001cd9c09e7a0;
    %load/vec4 v000001cd9c076d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %jmp T_43.4;
T_43.0 ;
    %load/vec4 v000001cd9c076e80_0;
    %load/vec4 v000001cd9c076f20_0;
    %add;
    %store/vec4 v000001cd9c0768e0_0, 0, 7;
    %jmp T_43.4;
T_43.1 ;
    %load/vec4 v000001cd9c076e80_0;
    %load/vec4 v000001cd9c076f20_0;
    %sub;
    %store/vec4 v000001cd9c0768e0_0, 0, 7;
    %jmp T_43.4;
T_43.2 ;
    %load/vec4 v000001cd9c076e80_0;
    %load/vec4 v000001cd9c076f20_0;
    %add;
    %store/vec4 v000001cd9c0768e0_0, 0, 7;
    %jmp T_43.4;
T_43.3 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001cd9c0768e0_0, 0, 7;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000001cd9c0d51b0;
T_44 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c076de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c076340_0, 0, 32;
T_44.2 ;
    %load/vec4 v000001cd9c076340_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v000001cd9c076340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c077100, 0, 4;
    %load/vec4 v000001cd9c076340_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c076340_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001cd9c076d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %jmp T_44.6;
T_44.4 ;
    %load/vec4 v000001cd9c076b60_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c077100, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cd9c076340_0, 0, 32;
T_44.7 ;
    %load/vec4 v000001cd9c076340_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_44.8, 5;
    %load/vec4 v000001cd9c076340_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c077100, 4;
    %ix/getv/s 3, v000001cd9c076340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c077100, 0, 4;
    %load/vec4 v000001cd9c076340_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c076340_0, 0, 32;
    %jmp T_44.7;
T_44.8 ;
    %jmp T_44.6;
T_44.5 ;
    %load/vec4 v000001cd9c076b60_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c077100, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cd9c076340_0, 0, 32;
T_44.9 ;
    %load/vec4 v000001cd9c076340_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_44.10, 5;
    %load/vec4 v000001cd9c076340_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001cd9c077100, 4;
    %ix/getv/s 3, v000001cd9c076340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c077100, 0, 4;
    %load/vec4 v000001cd9c076340_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c076340_0, 0, 32;
    %jmp T_44.9;
T_44.10 ;
    %jmp T_44.6;
T_44.6 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001cd9c0d51b0;
T_45 ;
    %wait E_000001cd9c09e960;
    %load/vec4 v000001cd9c076d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c077100, 4;
    %store/vec4 v000001cd9c077060_0, 0, 5;
    %jmp T_45.4;
T_45.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd9c077100, 4;
    %store/vec4 v000001cd9c077060_0, 0, 5;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 6, 2, 3;
    %subi 3, 0, 6;
    %pad/u 5;
    %store/vec4 v000001cd9c077060_0, 0, 5;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v000001cd9c076660_0;
    %parti/s 7, 1, 2;
    %subi 2, 0, 7;
    %pad/u 5;
    %store/vec4 v000001cd9c077060_0, 0, 5;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001cd9c12a820;
T_46 ;
    %pushi/vec4 1, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1729, 0, 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2580, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3289, 0, 12;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2642, 0, 12;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 630, 0, 12;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1897, 0, 12;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 848, 0, 12;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1062, 0, 12;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1919, 0, 12;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 193, 0, 12;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 797, 0, 12;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2786, 0, 12;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3260, 0, 12;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 569, 0, 12;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1746, 0, 12;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 296, 0, 12;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2447, 0, 12;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1339, 0, 12;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1476, 0, 12;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3046, 0, 12;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 56, 0, 12;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2240, 0, 12;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1333, 0, 12;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1426, 0, 12;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2094, 0, 12;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 535, 0, 12;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2882, 0, 12;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2393, 0, 12;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2879, 0, 12;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1974, 0, 12;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 821, 0, 12;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 289, 0, 12;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 331, 0, 12;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3253, 0, 12;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1756, 0, 12;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1197, 0, 12;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2304, 0, 12;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2277, 0, 12;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2055, 0, 12;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 650, 0, 12;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1977, 0, 12;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2513, 0, 12;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 632, 0, 12;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2865, 0, 12;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 33, 0, 12;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1320, 0, 12;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1915, 0, 12;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2319, 0, 12;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1435, 0, 12;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 807, 0, 12;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 452, 0, 12;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1438, 0, 12;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2868, 0, 12;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1534, 0, 12;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2402, 0, 12;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2647, 0, 12;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2617, 0, 12;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1481, 0, 12;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 648, 0, 12;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2474, 0, 12;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3110, 0, 12;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1227, 0, 12;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 910, 0, 12;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 17, 0, 12;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2761, 0, 12;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 583, 0, 12;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2649, 0, 12;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1637, 0, 12;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 723, 0, 12;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2288, 0, 12;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1100, 0, 12;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1409, 0, 12;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2662, 0, 12;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3281, 0, 12;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 233, 0, 12;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 756, 0, 12;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2156, 0, 12;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3015, 0, 12;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3050, 0, 12;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1703, 0, 12;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1651, 0, 12;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2789, 0, 12;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1789, 0, 12;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1847, 0, 12;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 952, 0, 12;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1461, 0, 12;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2687, 0, 12;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 939, 0, 12;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2308, 0, 12;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2437, 0, 12;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2388, 0, 12;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 733, 0, 12;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2337, 0, 12;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 268, 0, 12;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 641, 0, 12;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1584, 0, 12;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2298, 0, 12;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2037, 0, 12;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 3220, 0, 12;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 375, 0, 12;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2549, 0, 12;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2090, 0, 12;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1645, 0, 12;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1063, 0, 12;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 319, 0, 12;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2773, 0, 12;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 757, 0, 12;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2099, 0, 12;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 561, 0, 12;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2466, 0, 12;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2594, 0, 12;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2804, 0, 12;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1092, 0, 12;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 403, 0, 12;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1026, 0, 12;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1143, 0, 12;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2150, 0, 12;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2775, 0, 12;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 886, 0, 12;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1722, 0, 12;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1212, 0, 12;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1874, 0, 12;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 1029, 0, 12;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2110, 0, 12;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2935, 0, 12;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 885, 0, 12;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %pushi/vec4 2154, 0, 12;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1547f0, 0, 4;
    %end;
    .thread T_46;
    .scope S_000001cd9c1516a0;
T_47 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c157f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd9c157310_0, 0, 32;
T_47.2 ;
    %load/vec4 v000001cd9c157310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 96;
    %ix/getv/s 3, v000001cd9c157310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1544d0, 0, 4;
    %load/vec4 v000001cd9c157310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd9c157310_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001cd9c158ad0_0;
    %load/vec4 v000001cd9c158350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd9c1544d0, 0, 4;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001cd9c0d4d00;
T_48 ;
    %wait E_000001cd9c09df60;
    %load/vec4 v000001cd9c158170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd9c1574f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd9c158e90_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001cd9c158c10_0;
    %assign/vec4 v000001cd9c1574f0_0, 0;
    %load/vec4 v000001cd9c156f50_0;
    %assign/vec4 v000001cd9c158e90_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001cd9c0d4d00;
T_49 ;
    %wait E_000001cd9c09dba0;
    %load/vec4 v000001cd9c157db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %jmp T_49.4;
T_49.0 ;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v000001cd9c1578b0_0, 0, 3;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001cd9c1583f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c157450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c1587b0_0, 0, 1;
    %jmp T_49.4;
T_49.1 ;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v000001cd9c1578b0_0, 0, 3;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001cd9c1583f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c157450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c1587b0_0, 0, 1;
    %jmp T_49.4;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cd9c1578b0_0, 0, 3;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001cd9c157450_0, 0, 1;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001cd9c1587b0_0, 0, 1;
    %load/vec4 v000001cd9c157db0_0;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001cd9c1583f0_0, 0, 1;
    %jmp T_49.4;
T_49.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cd9c1578b0_0, 0, 3;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001cd9c157450_0, 0, 1;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001cd9c1587b0_0, 0, 1;
    %load/vec4 v000001cd9c158a30_0;
    %store/vec4 v000001cd9c1583f0_0, 0, 1;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001cd9c0d4d00;
T_50 ;
    %wait E_000001cd9c0ab9e0;
    %load/vec4 v000001cd9c158e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c158c10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c156c30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c157810_0, 0, 8;
    %jmp T_50.4;
T_50.0 ;
    %load/vec4 v000001cd9c156a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %load/vec4 v000001cd9c1580d0_0;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %load/vec4 v000001cd9c1574f0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001cd9c158c10_0, 0, 8;
    %jmp T_50.6;
T_50.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c158c10_0, 0, 8;
T_50.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c156c30_0, 0, 1;
    %load/vec4 v000001cd9c156910_0;
    %store/vec4 v000001cd9c157810_0, 0, 8;
    %load/vec4 v000001cd9c158210_0;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
    %jmp T_50.4;
T_50.1 ;
    %load/vec4 v000001cd9c1574f0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001cd9c158c10_0, 0, 8;
    %load/vec4 v000001cd9c157db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %jmp T_50.11;
T_50.7 ;
    %load/vec4 v000001cd9c1574f0_0;
    %cmpi/e 228, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.12, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.13, 8;
T_50.12 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.13, 8;
 ; End of false expr.
    %blend;
T_50.13;
    %pad/s 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %pushi/vec4 197, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001cd9c156c30_0, 0, 1;
    %load/vec4 v000001cd9c156910_0;
    %load/vec4 v000001cd9c157090_0;
    %pad/u 8;
    %add;
    %store/vec4 v000001cd9c157810_0, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_50.14, 4;
    %load/vec4 v000001cd9c1580d0_0;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %jmp T_50.15;
T_50.14 ;
    %load/vec4 v000001cd9c158490_0;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
T_50.15 ;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 3, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_50.16, 8;
    %load/vec4 v000001cd9c158210_0;
    %load/vec4 v000001cd9c158030_0;
    %pad/u 8;
    %add;
    %jmp/1 T_50.17, 8;
T_50.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_50.17, 8;
 ; End of false expr.
    %blend;
T_50.17;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
    %jmp T_50.11;
T_50.8 ;
    %load/vec4 v000001cd9c1574f0_0;
    %cmpi/e 228, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.19, 8;
T_50.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.19, 8;
 ; End of false expr.
    %blend;
T_50.19;
    %pad/s 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %pushi/vec4 197, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001cd9c156c30_0, 0, 1;
    %load/vec4 v000001cd9c156910_0;
    %load/vec4 v000001cd9c157090_0;
    %pad/u 8;
    %add;
    %store/vec4 v000001cd9c157810_0, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_50.20, 4;
    %load/vec4 v000001cd9c1580d0_0;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %jmp T_50.21;
T_50.20 ;
    %load/vec4 v000001cd9c158490_0;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
T_50.21 ;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 3, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_50.22, 8;
    %load/vec4 v000001cd9c158210_0;
    %load/vec4 v000001cd9c158030_0;
    %pad/u 8;
    %add;
    %jmp/1 T_50.23, 8;
T_50.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_50.23, 8;
 ; End of false expr.
    %blend;
T_50.23;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
    %jmp T_50.11;
T_50.9 ;
    %load/vec4 v000001cd9c1574f0_0;
    %cmpi/e 138, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.24, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.25, 8;
T_50.24 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.25, 8;
 ; End of false expr.
    %blend;
T_50.25;
    %pad/s 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %pushi/vec4 107, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001cd9c156c30_0, 0, 1;
    %load/vec4 v000001cd9c1580d0_0;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %load/vec4 v000001cd9c156910_0;
    %load/vec4 v000001cd9c1574f0_0;
    %subi 108, 0, 8;
    %add;
    %store/vec4 v000001cd9c157810_0, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.26, 4;
    %load/vec4 v000001cd9c158210_0;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %add;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
    %jmp T_50.27;
T_50.26 ;
    %load/vec4 v000001cd9c158990_0;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %add;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
T_50.27 ;
    %jmp T_50.11;
T_50.10 ;
    %load/vec4 v000001cd9c1574f0_0;
    %cmpi/e 66, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.28, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.29, 8;
T_50.28 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.29, 8;
 ; End of false expr.
    %blend;
T_50.29;
    %pad/s 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %pushi/vec4 35, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001cd9c156c30_0, 0, 1;
    %load/vec4 v000001cd9c1580d0_0;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %load/vec4 v000001cd9c156910_0;
    %load/vec4 v000001cd9c1574f0_0;
    %subi 36, 0, 8;
    %add;
    %store/vec4 v000001cd9c157810_0, 0, 8;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.30, 4;
    %load/vec4 v000001cd9c158210_0;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 7, 1, 2;
    %pad/u 8;
    %add;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
    %jmp T_50.31;
T_50.30 ;
    %load/vec4 v000001cd9c158990_0;
    %load/vec4 v000001cd9c1574f0_0;
    %parti/s 7, 1, 2;
    %pad/u 8;
    %add;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
T_50.31 ;
    %jmp T_50.11;
T_50.11 ;
    %pop/vec4 1;
    %jmp T_50.4;
T_50.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd9c156c30_0, 0, 1;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v000001cd9c157d10_0, 0, 96;
    %load/vec4 v000001cd9c156910_0;
    %load/vec4 v000001cd9c157090_0;
    %pad/u 8;
    %add;
    %store/vec4 v000001cd9c157810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c1569b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c158c10_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001cd9c156f50_0, 0, 2;
    %jmp T_50.4;
T_50.4 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000001cd9c0d5020;
T_51 ;
    %vpi_call 2 34 "$dumpfile", "ntt_tb_1.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cd9c0d4d00 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd9c159430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c1592f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001cd9c156cd0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c156d70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd9c157950_0, 0, 8;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c159430_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd9c1592f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001cd9c156cd0_0, 0, 2;
    %pushi/vec4 3238789185, 0, 36;
    %concati/vec4 2148540672, 0, 37;
    %concati/vec4 4096, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3775791201, 0, 36;
    %concati/vec4 3222544704, 0, 37;
    %concati/vec4 135200, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd9c1592f0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 3507290193, 0, 36;
    %concati/vec4 2685542688, 0, 37;
    %concati/vec4 69648, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4044292209, 0, 36;
    %concati/vec4 3759546720, 0, 37;
    %concati/vec4 200752, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3373039689, 0, 36;
    %concati/vec4 2417041680, 0, 37;
    %concati/vec4 36872, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3910041705, 0, 36;
    %concati/vec4 3491045712, 0, 37;
    %concati/vec4 167976, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3641540697, 0, 36;
    %concati/vec4 2954043696, 0, 37;
    %concati/vec4 102424, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4178542713, 0, 36;
    %concati/vec4 4028047728, 0, 37;
    %concati/vec4 233528, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3305914437, 0, 36;
    %concati/vec4 2282791176, 0, 37;
    %concati/vec4 20484, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3842916453, 0, 36;
    %concati/vec4 3356795208, 0, 37;
    %concati/vec4 151588, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3574415445, 0, 36;
    %concati/vec4 2819793192, 0, 37;
    %concati/vec4 86036, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4111417461, 0, 36;
    %concati/vec4 3893797224, 0, 37;
    %concati/vec4 217140, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3440164941, 0, 36;
    %concati/vec4 2551292184, 0, 37;
    %concati/vec4 53260, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3977166957, 0, 36;
    %concati/vec4 3625296216, 0, 37;
    %concati/vec4 184364, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3708665949, 0, 36;
    %concati/vec4 3088294200, 0, 37;
    %concati/vec4 118812, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4245667965, 0, 36;
    %concati/vec4 4162298232, 0, 37;
    %concati/vec4 249916, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3272351811, 0, 36;
    %concati/vec4 2215665924, 0, 37;
    %concati/vec4 12290, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3809353827, 0, 36;
    %concati/vec4 3289669956, 0, 37;
    %concati/vec4 143394, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3540852819, 0, 36;
    %concati/vec4 2752667940, 0, 37;
    %concati/vec4 77842, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4077854835, 0, 36;
    %concati/vec4 3826671972, 0, 37;
    %concati/vec4 208946, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3406602315, 0, 36;
    %concati/vec4 2484166932, 0, 37;
    %concati/vec4 45066, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3943604331, 0, 36;
    %concati/vec4 3558170964, 0, 37;
    %concati/vec4 176170, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3675103323, 0, 36;
    %concati/vec4 3021168948, 0, 37;
    %concati/vec4 110618, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4212105339, 0, 36;
    %concati/vec4 4095172980, 0, 37;
    %concati/vec4 241722, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3339477063, 0, 36;
    %concati/vec4 2349916428, 0, 37;
    %concati/vec4 28678, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3876479079, 0, 36;
    %concati/vec4 3423920460, 0, 37;
    %concati/vec4 159782, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3607978071, 0, 36;
    %concati/vec4 2886918444, 0, 37;
    %concati/vec4 94230, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4144980087, 0, 36;
    %concati/vec4 3960922476, 0, 37;
    %concati/vec4 225334, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3473727567, 0, 36;
    %concati/vec4 2618417436, 0, 37;
    %concati/vec4 61454, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4010729583, 0, 36;
    %concati/vec4 3692421468, 0, 37;
    %concati/vec4 192558, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3742228575, 0, 36;
    %concati/vec4 3155419452, 0, 37;
    %concati/vec4 127006, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4279230591, 0, 36;
    %concati/vec4 4229423484, 0, 37;
    %concati/vec4 258110, 0, 23;
    %store/vec4 v000001cd9c1576d0_0, 0, 96;
    %delay 600000, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_51;
    .scope S_000001cd9c0d5020;
T_52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd9c1571d0_0, 0, 1;
T_52.0 ;
    %delay 1000, 0;
    %load/vec4 v000001cd9c1571d0_0;
    %inv;
    %store/vec4 v000001cd9c1571d0_0, 0, 1;
    %jmp T_52.0;
    %end;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "ntt_tb.v";
    "./ntt_core.v";
    "./addr_gen.v";
    "./butterfly.v";
    "./butterfly_core.v";
    "./add.v";
    "./mult.v";
    "./reduce.v";
    "./sub.v";
    "./twiddle_factor.v";
    "./ntt_rom.v";
