cls_name: bag3_sync_sar_adc.layout.clk_sync_sar.SyncDivCounter
divcount: true
impl_cell: AAA_SyncDiv
impl_lib: AAA_Counter2_small
lay_class: bag3_sync_sar_adc.layout.clk_sync_sar.SyncDivCounter
params:
  pinfo:
    tile_specs:
      abut_list: []
      arr_info:
        lch: 30
        top_layer: 3
        tr_spaces: {}
        tr_widths:
          clk: {2: 1, 3: 2}
          sig: {2: 1, 3: 1}
          sup: {2: 2, 3: 2}
      place_info:
        counter_tile:
          bot_mirror: true
          priority: 1
          row_specs:
          - bot_wires:
              data: [sup, 'sig<0:2>']
              shared: [sup]
            flip: true
            mos_type: nch
            threshold: standard
            top_wires: ['sig<0:3>']
            width: 84
          - bot_wires: ['sig<2:0>']
            mos_type: pch
            threshold: standard
            top_wires:
              data: ['sig<0:1>', sup]
              shared: [sup]
            width: 110
          top_mirror: true
    tiles:
    - {name: counter_tile}
  ridx_n: 0
  ridx_p: -1
  seg_dict:
    buf_comp_clk: [2, 8, 24, 64]
    buf_in: [2, 4, 4]
    buf_out: [2, 4, 8, 16]
    flop: 2
    inv: 2
    nand: 2
    nor: 2
  total_cycles: 10
  w_n: 84
  w_p: 110
root_dir: gen_outputs/bag_sar
