
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/hmac/rtl/hmac_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: module hmac_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  14: </pre>
<pre style="margin:0; padding:0 ">  15:   // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   output tlul_pkg::tl_h2d_t tl_win_o  [1],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input  tlul_pkg::tl_d2h_t tl_win_i  [1],</pre>
<pre style="margin:0; padding:0 ">  18: </pre>
<pre style="margin:0; padding:0 ">  19:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   output hmac_reg_pkg::hmac_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input  hmac_reg_pkg::hmac_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  22: </pre>
<pre style="margin:0; padding:0 ">  23:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  25: );</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:   import hmac_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   localparam int AW = 12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  41: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_pkg::tl_h2d_t tl_socket_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   tlul_pkg::tl_d2h_t tl_socket_d2h [2];</pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54:   // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:   assign tl_reg_h2d = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   assign tl_socket_d2h[1] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="margin:0; padding:0 ">  60: </pre>
<pre style="margin:0; padding:0 ">  61:   // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:   tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .N          (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     .DReqPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .DRspPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .DReqDepth  ({2{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .DRspDepth  ({2{4'h0}})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:     .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  80:   );</pre>
<pre style="margin:0; padding:0 ">  81: </pre>
<pre style="margin:0; padding:0 ">  82:   // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:     reg_steer = 1;       // Default set to register</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre style="margin:0; padding:0 ">  86:     // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:     if (tl_i.a_address[AW-1:0] >= 2048) begin</pre>
<pre style="margin:0; padding:0 ">  88:       // Exceed or meet the address range. Removed the comparison of limit addr 'h 1000</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:       reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">  90:     end</pre>
<pre style="margin:0; padding:0 ">  91:   end</pre>
<pre style="margin:0; padding:0 ">  92: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  99: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "> 102: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 "> 110:   );</pre>
<pre style="margin:0; padding:0 "> 111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "> 114: </pre>
<pre style="margin:0; padding:0 "> 115:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 "> 116:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 "> 117:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic intr_state_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic intr_state_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic intr_state_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic intr_state_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic intr_state_fifo_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic intr_state_fifo_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_state_hmac_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_state_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_state_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_enable_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_enable_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_enable_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_enable_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_enable_fifo_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_enable_fifo_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_enable_hmac_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_enable_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_enable_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic intr_test_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic intr_test_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic intr_test_fifo_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic intr_test_fifo_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic intr_test_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic intr_test_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic cfg_hmac_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic cfg_hmac_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic cfg_hmac_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic cfg_hmac_en_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic cfg_sha_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic cfg_sha_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic cfg_sha_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic cfg_sha_en_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic cfg_endian_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic cfg_endian_swap_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic cfg_endian_swap_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic cfg_endian_swap_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic cfg_digest_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic cfg_digest_swap_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic cfg_digest_swap_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic cfg_digest_swap_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic cmd_hash_start_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic cmd_hash_start_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic cmd_hash_process_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic cmd_hash_process_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic status_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic status_fifo_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic status_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic status_fifo_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic [4:0] status_fifo_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic status_fifo_depth_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic [31:0] err_code_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic [31:0] wipe_secret_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic wipe_secret_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic [31:0] key0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic key0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic [31:0] key1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic key1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic [31:0] key2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic key2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic [31:0] key3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic key3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic [31:0] key4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic key4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic [31:0] key5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic key5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic [31:0] key6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic key6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic [31:0] key7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic key7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic [31:0] digest0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic digest0_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic [31:0] digest1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic digest1_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic [31:0] digest2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic digest2_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic [31:0] digest3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic digest3_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic [31:0] digest4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic digest4_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic [31:0] digest5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic digest5_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic [31:0] digest6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic digest6_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic [31:0] digest7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic digest7_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic [31:0] msg_length_lower_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic [31:0] msg_length_upper_qs;</pre>
<pre style="margin:0; padding:0 "> 205: </pre>
<pre style="margin:0; padding:0 "> 206:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 207:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 208: </pre>
<pre style="margin:0; padding:0 "> 209:   //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   ) u_intr_state_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 217: </pre>
<pre style="margin:0; padding:0 "> 218:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:     .we     (intr_state_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:     .wd     (intr_state_hmac_done_wd),</pre>
<pre style="margin:0; padding:0 "> 221: </pre>
<pre style="margin:0; padding:0 "> 222:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:     .de     (hw2reg.intr_state.hmac_done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:     .d      (hw2reg.intr_state.hmac_done.d ),</pre>
<pre style="margin:0; padding:0 "> 225: </pre>
<pre style="margin:0; padding:0 "> 226:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:     .q      (reg2hw.intr_state.hmac_done.q ),</pre>
<pre style="margin:0; padding:0 "> 229: </pre>
<pre style="margin:0; padding:0 "> 230:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:     .qs     (intr_state_hmac_done_qs)</pre>
<pre style="margin:0; padding:0 "> 232:   );</pre>
<pre style="margin:0; padding:0 "> 233: </pre>
<pre style="margin:0; padding:0 "> 234: </pre>
<pre style="margin:0; padding:0 "> 235:   //   F[fifo_full]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   ) u_intr_state_fifo_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 243: </pre>
<pre style="margin:0; padding:0 "> 244:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:     .we     (intr_state_fifo_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:     .wd     (intr_state_fifo_full_wd),</pre>
<pre style="margin:0; padding:0 "> 247: </pre>
<pre style="margin:0; padding:0 "> 248:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:     .de     (hw2reg.intr_state.fifo_full.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:     .d      (hw2reg.intr_state.fifo_full.d ),</pre>
<pre style="margin:0; padding:0 "> 251: </pre>
<pre style="margin:0; padding:0 "> 252:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:     .q      (reg2hw.intr_state.fifo_full.q ),</pre>
<pre style="margin:0; padding:0 "> 255: </pre>
<pre style="margin:0; padding:0 "> 256:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:     .qs     (intr_state_fifo_full_qs)</pre>
<pre style="margin:0; padding:0 "> 258:   );</pre>
<pre style="margin:0; padding:0 "> 259: </pre>
<pre style="margin:0; padding:0 "> 260: </pre>
<pre style="margin:0; padding:0 "> 261:   //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   ) u_intr_state_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 269: </pre>
<pre style="margin:0; padding:0 "> 270:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:     .we     (intr_state_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:     .wd     (intr_state_hmac_err_wd),</pre>
<pre style="margin:0; padding:0 "> 273: </pre>
<pre style="margin:0; padding:0 "> 274:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:     .de     (hw2reg.intr_state.hmac_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:     .d      (hw2reg.intr_state.hmac_err.d ),</pre>
<pre style="margin:0; padding:0 "> 277: </pre>
<pre style="margin:0; padding:0 "> 278:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:     .q      (reg2hw.intr_state.hmac_err.q ),</pre>
<pre style="margin:0; padding:0 "> 281: </pre>
<pre style="margin:0; padding:0 "> 282:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:     .qs     (intr_state_hmac_err_qs)</pre>
<pre style="margin:0; padding:0 "> 284:   );</pre>
<pre style="margin:0; padding:0 "> 285: </pre>
<pre style="margin:0; padding:0 "> 286: </pre>
<pre style="margin:0; padding:0 "> 287:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 288: </pre>
<pre style="margin:0; padding:0 "> 289:   //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   ) u_intr_enable_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 297: </pre>
<pre style="margin:0; padding:0 "> 298:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:     .we     (intr_enable_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:     .wd     (intr_enable_hmac_done_wd),</pre>
<pre style="margin:0; padding:0 "> 301: </pre>
<pre style="margin:0; padding:0 "> 302:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 305: </pre>
<pre style="margin:0; padding:0 "> 306:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:     .q      (reg2hw.intr_enable.hmac_done.q ),</pre>
<pre style="margin:0; padding:0 "> 309: </pre>
<pre style="margin:0; padding:0 "> 310:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:     .qs     (intr_enable_hmac_done_qs)</pre>
<pre style="margin:0; padding:0 "> 312:   );</pre>
<pre style="margin:0; padding:0 "> 313: </pre>
<pre style="margin:0; padding:0 "> 314: </pre>
<pre style="margin:0; padding:0 "> 315:   //   F[fifo_full]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   ) u_intr_enable_fifo_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 323: </pre>
<pre style="margin:0; padding:0 "> 324:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:     .we     (intr_enable_fifo_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:     .wd     (intr_enable_fifo_full_wd),</pre>
<pre style="margin:0; padding:0 "> 327: </pre>
<pre style="margin:0; padding:0 "> 328:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 331: </pre>
<pre style="margin:0; padding:0 "> 332:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:     .q      (reg2hw.intr_enable.fifo_full.q ),</pre>
<pre style="margin:0; padding:0 "> 335: </pre>
<pre style="margin:0; padding:0 "> 336:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:     .qs     (intr_enable_fifo_full_qs)</pre>
<pre style="margin:0; padding:0 "> 338:   );</pre>
<pre style="margin:0; padding:0 "> 339: </pre>
<pre style="margin:0; padding:0 "> 340: </pre>
<pre style="margin:0; padding:0 "> 341:   //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   ) u_intr_enable_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 349: </pre>
<pre style="margin:0; padding:0 "> 350:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:     .we     (intr_enable_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:     .wd     (intr_enable_hmac_err_wd),</pre>
<pre style="margin:0; padding:0 "> 353: </pre>
<pre style="margin:0; padding:0 "> 354:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 357: </pre>
<pre style="margin:0; padding:0 "> 358:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:     .q      (reg2hw.intr_enable.hmac_err.q ),</pre>
<pre style="margin:0; padding:0 "> 361: </pre>
<pre style="margin:0; padding:0 "> 362:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:     .qs     (intr_enable_hmac_err_qs)</pre>
<pre style="margin:0; padding:0 "> 364:   );</pre>
<pre style="margin:0; padding:0 "> 365: </pre>
<pre style="margin:0; padding:0 "> 366: </pre>
<pre style="margin:0; padding:0 "> 367:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 368: </pre>
<pre style="margin:0; padding:0 "> 369:   //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   ) u_intr_test_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:     .we     (intr_test_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:     .wd     (intr_test_hmac_done_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:     .qe     (reg2hw.intr_test.hmac_done.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:     .q      (reg2hw.intr_test.hmac_done.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 381:   );</pre>
<pre style="margin:0; padding:0 "> 382: </pre>
<pre style="margin:0; padding:0 "> 383: </pre>
<pre style="margin:0; padding:0 "> 384:   //   F[fifo_full]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   ) u_intr_test_fifo_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:     .we     (intr_test_fifo_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:     .wd     (intr_test_fifo_full_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:     .qe     (reg2hw.intr_test.fifo_full.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:     .q      (reg2hw.intr_test.fifo_full.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 396:   );</pre>
<pre style="margin:0; padding:0 "> 397: </pre>
<pre style="margin:0; padding:0 "> 398: </pre>
<pre style="margin:0; padding:0 "> 399:   //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:   ) u_intr_test_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:     .we     (intr_test_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:     .wd     (intr_test_hmac_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:     .qe     (reg2hw.intr_test.hmac_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:     .q      (reg2hw.intr_test.hmac_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 411:   );</pre>
<pre style="margin:0; padding:0 "> 412: </pre>
<pre style="margin:0; padding:0 "> 413: </pre>
<pre style="margin:0; padding:0 "> 414:   // R[cfg]: V(True)</pre>
<pre style="margin:0; padding:0 "> 415: </pre>
<pre style="margin:0; padding:0 "> 416:   //   F[hmac_en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:   ) u_cfg_hmac_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:     .re     (cfg_hmac_en_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 421:     .we     (cfg_hmac_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:     .wd     (cfg_hmac_en_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:     .d      (hw2reg.cfg.hmac_en.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:     .qe     (reg2hw.cfg.hmac_en.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:     .q      (reg2hw.cfg.hmac_en.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:     .qs     (cfg_hmac_en_qs)</pre>
<pre style="margin:0; padding:0 "> 428:   );</pre>
<pre style="margin:0; padding:0 "> 429: </pre>
<pre style="margin:0; padding:0 "> 430: </pre>
<pre style="margin:0; padding:0 "> 431:   //   F[sha_en]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:   ) u_cfg_sha_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:     .re     (cfg_sha_en_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:     .we     (cfg_sha_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:     .wd     (cfg_sha_en_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:     .d      (hw2reg.cfg.sha_en.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:     .qe     (reg2hw.cfg.sha_en.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:     .q      (reg2hw.cfg.sha_en.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:     .qs     (cfg_sha_en_qs)</pre>
<pre style="margin:0; padding:0 "> 443:   );</pre>
<pre style="margin:0; padding:0 "> 444: </pre>
<pre style="margin:0; padding:0 "> 445: </pre>
<pre style="margin:0; padding:0 "> 446:   //   F[endian_swap]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 447:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:   ) u_cfg_endian_swap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:     .re     (cfg_endian_swap_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:     .we     (cfg_endian_swap_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:     .wd     (cfg_endian_swap_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:     .d      (hw2reg.cfg.endian_swap.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:     .qe     (reg2hw.cfg.endian_swap.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:     .q      (reg2hw.cfg.endian_swap.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:     .qs     (cfg_endian_swap_qs)</pre>
<pre style="margin:0; padding:0 "> 458:   );</pre>
<pre style="margin:0; padding:0 "> 459: </pre>
<pre style="margin:0; padding:0 "> 460: </pre>
<pre style="margin:0; padding:0 "> 461:   //   F[digest_swap]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:   ) u_cfg_digest_swap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:     .re     (cfg_digest_swap_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:     .we     (cfg_digest_swap_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:     .wd     (cfg_digest_swap_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:     .d      (hw2reg.cfg.digest_swap.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:     .qe     (reg2hw.cfg.digest_swap.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:     .q      (reg2hw.cfg.digest_swap.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:     .qs     (cfg_digest_swap_qs)</pre>
<pre style="margin:0; padding:0 "> 473:   );</pre>
<pre style="margin:0; padding:0 "> 474: </pre>
<pre style="margin:0; padding:0 "> 475: </pre>
<pre style="margin:0; padding:0 "> 476:   // R[cmd]: V(True)</pre>
<pre style="margin:0; padding:0 "> 477: </pre>
<pre style="margin:0; padding:0 "> 478:   //   F[hash_start]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:   ) u_cmd_hash_start (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:     .we     (cmd_hash_start_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:     .wd     (cmd_hash_start_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:     .qe     (reg2hw.cmd.hash_start.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:     .q      (reg2hw.cmd.hash_start.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 490:   );</pre>
<pre style="margin:0; padding:0 "> 491: </pre>
<pre style="margin:0; padding:0 "> 492: </pre>
<pre style="margin:0; padding:0 "> 493:   //   F[hash_process]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:   ) u_cmd_hash_process (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 498:     .we     (cmd_hash_process_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 499:     .wd     (cmd_hash_process_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:     .qe     (reg2hw.cmd.hash_process.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:     .q      (reg2hw.cmd.hash_process.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 505:   );</pre>
<pre style="margin:0; padding:0 "> 506: </pre>
<pre style="margin:0; padding:0 "> 507: </pre>
<pre style="margin:0; padding:0 "> 508:   // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 "> 509: </pre>
<pre style="margin:0; padding:0 "> 510:   //   F[fifo_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:   ) u_status_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:     .re     (status_fifo_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:     .d      (hw2reg.status.fifo_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:     .qs     (status_fifo_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 522:   );</pre>
<pre style="margin:0; padding:0 "> 523: </pre>
<pre style="margin:0; padding:0 "> 524: </pre>
<pre style="margin:0; padding:0 "> 525:   //   F[fifo_full]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 526:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 527:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   ) u_status_fifo_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:     .re     (status_fifo_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:     .d      (hw2reg.status.fifo_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:     .qs     (status_fifo_full_qs)</pre>
<pre style="margin:0; padding:0 "> 537:   );</pre>
<pre style="margin:0; padding:0 "> 538: </pre>
<pre style="margin:0; padding:0 "> 539: </pre>
<pre style="margin:0; padding:0 "> 540:   //   F[fifo_depth]: 8:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 541:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 542:     .DW    (5)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:   ) u_status_fifo_depth (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:     .re     (status_fifo_depth_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:     .d      (hw2reg.status.fifo_depth.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:     .qs     (status_fifo_depth_qs)</pre>
<pre style="margin:0; padding:0 "> 552:   );</pre>
<pre style="margin:0; padding:0 "> 553: </pre>
<pre style="margin:0; padding:0 "> 554: </pre>
<pre style="margin:0; padding:0 "> 555:   // R[err_code]: V(False)</pre>
<pre style="margin:0; padding:0 "> 556: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:   ) u_err_code (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 564: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 567: </pre>
<pre style="margin:0; padding:0 "> 568:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 569:     .de     (hw2reg.err_code.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 570:     .d      (hw2reg.err_code.d ),</pre>
<pre style="margin:0; padding:0 "> 571: </pre>
<pre style="margin:0; padding:0 "> 572:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 575: </pre>
<pre style="margin:0; padding:0 "> 576:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:     .qs     (err_code_qs)</pre>
<pre style="margin:0; padding:0 "> 578:   );</pre>
<pre style="margin:0; padding:0 "> 579: </pre>
<pre style="margin:0; padding:0 "> 580: </pre>
<pre style="margin:0; padding:0 "> 581:   // R[wipe_secret]: V(True)</pre>
<pre style="margin:0; padding:0 "> 582: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:   ) u_wipe_secret (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:     .we     (wipe_secret_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:     .wd     (wipe_secret_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:     .qe     (reg2hw.wipe_secret.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:     .q      (reg2hw.wipe_secret.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 594:   );</pre>
<pre style="margin:0; padding:0 "> 595: </pre>
<pre style="margin:0; padding:0 "> 596: </pre>
<pre style="margin:0; padding:0 "> 597: </pre>
<pre style="margin:0; padding:0 "> 598:   // Subregister 0 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 599:   // R[key0]: V(True)</pre>
<pre style="margin:0; padding:0 "> 600: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 602:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:   ) u_key0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:     .we     (key0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:     .wd     (key0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:     .d      (hw2reg.key[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:     .qe     (reg2hw.key[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:     .q      (reg2hw.key[0].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 612:   );</pre>
<pre style="margin:0; padding:0 "> 613: </pre>
<pre style="margin:0; padding:0 "> 614:   // Subregister 1 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 615:   // R[key1]: V(True)</pre>
<pre style="margin:0; padding:0 "> 616: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:   ) u_key1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 621:     .we     (key1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 622:     .wd     (key1_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:     .d      (hw2reg.key[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:     .qe     (reg2hw.key[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:     .q      (reg2hw.key[1].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 628:   );</pre>
<pre style="margin:0; padding:0 "> 629: </pre>
<pre style="margin:0; padding:0 "> 630:   // Subregister 2 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 631:   // R[key2]: V(True)</pre>
<pre style="margin:0; padding:0 "> 632: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:   ) u_key2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:     .we     (key2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:     .wd     (key2_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:     .d      (hw2reg.key[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:     .qe     (reg2hw.key[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:     .q      (reg2hw.key[2].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 644:   );</pre>
<pre style="margin:0; padding:0 "> 645: </pre>
<pre style="margin:0; padding:0 "> 646:   // Subregister 3 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 647:   // R[key3]: V(True)</pre>
<pre style="margin:0; padding:0 "> 648: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:   ) u_key3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:     .we     (key3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:     .wd     (key3_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:     .d      (hw2reg.key[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:     .qe     (reg2hw.key[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:     .q      (reg2hw.key[3].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 660:   );</pre>
<pre style="margin:0; padding:0 "> 661: </pre>
<pre style="margin:0; padding:0 "> 662:   // Subregister 4 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 663:   // R[key4]: V(True)</pre>
<pre style="margin:0; padding:0 "> 664: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 665:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 666:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:   ) u_key4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:     .we     (key4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:     .wd     (key4_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:     .d      (hw2reg.key[4].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:     .qe     (reg2hw.key[4].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:     .q      (reg2hw.key[4].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 676:   );</pre>
<pre style="margin:0; padding:0 "> 677: </pre>
<pre style="margin:0; padding:0 "> 678:   // Subregister 5 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 679:   // R[key5]: V(True)</pre>
<pre style="margin:0; padding:0 "> 680: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:   ) u_key5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:     .we     (key5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .wd     (key5_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:     .d      (hw2reg.key[5].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 688:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:     .qe     (reg2hw.key[5].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:     .q      (reg2hw.key[5].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 691:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 692:   );</pre>
<pre style="margin:0; padding:0 "> 693: </pre>
<pre style="margin:0; padding:0 "> 694:   // Subregister 6 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 695:   // R[key6]: V(True)</pre>
<pre style="margin:0; padding:0 "> 696: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 697:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:   ) u_key6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:     .we     (key6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:     .wd     (key6_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:     .d      (hw2reg.key[6].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 705:     .qe     (reg2hw.key[6].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:     .q      (reg2hw.key[6].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 708:   );</pre>
<pre style="margin:0; padding:0 "> 709: </pre>
<pre style="margin:0; padding:0 "> 710:   // Subregister 7 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 711:   // R[key7]: V(True)</pre>
<pre style="margin:0; padding:0 "> 712: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 713:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 714:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:   ) u_key7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 717:     .we     (key7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 718:     .wd     (key7_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:     .d      (hw2reg.key[7].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 720:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 721:     .qe     (reg2hw.key[7].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 722:     .q      (reg2hw.key[7].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 724:   );</pre>
<pre style="margin:0; padding:0 "> 725: </pre>
<pre style="margin:0; padding:0 "> 726: </pre>
<pre style="margin:0; padding:0 "> 727: </pre>
<pre style="margin:0; padding:0 "> 728:   // Subregister 0 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 729:   // R[digest0]: V(True)</pre>
<pre style="margin:0; padding:0 "> 730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 731:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 732:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:   ) u_digest0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:     .re     (digest0_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:     .d      (hw2reg.digest[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .qs     (digest0_qs)</pre>
<pre style="margin:0; padding:0 "> 742:   );</pre>
<pre style="margin:0; padding:0 "> 743: </pre>
<pre style="margin:0; padding:0 "> 744:   // Subregister 1 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 745:   // R[digest1]: V(True)</pre>
<pre style="margin:0; padding:0 "> 746: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 747:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 748:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 749:   ) u_digest1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:     .re     (digest1_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 751:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 752:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:     .d      (hw2reg.digest[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .qs     (digest1_qs)</pre>
<pre style="margin:0; padding:0 "> 758:   );</pre>
<pre style="margin:0; padding:0 "> 759: </pre>
<pre style="margin:0; padding:0 "> 760:   // Subregister 2 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 761:   // R[digest2]: V(True)</pre>
<pre style="margin:0; padding:0 "> 762: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 763:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 765:   ) u_digest2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 766:     .re     (digest2_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:     .d      (hw2reg.digest[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:     .qs     (digest2_qs)</pre>
<pre style="margin:0; padding:0 "> 774:   );</pre>
<pre style="margin:0; padding:0 "> 775: </pre>
<pre style="margin:0; padding:0 "> 776:   // Subregister 3 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 777:   // R[digest3]: V(True)</pre>
<pre style="margin:0; padding:0 "> 778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 779:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 780:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:   ) u_digest3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:     .re     (digest3_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .d      (hw2reg.digest[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .qs     (digest3_qs)</pre>
<pre style="margin:0; padding:0 "> 790:   );</pre>
<pre style="margin:0; padding:0 "> 791: </pre>
<pre style="margin:0; padding:0 "> 792:   // Subregister 4 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 793:   // R[digest4]: V(True)</pre>
<pre style="margin:0; padding:0 "> 794: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 795:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 796:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:   ) u_digest4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:     .re     (digest4_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:     .d      (hw2reg.digest[4].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 804:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 805:     .qs     (digest4_qs)</pre>
<pre style="margin:0; padding:0 "> 806:   );</pre>
<pre style="margin:0; padding:0 "> 807: </pre>
<pre style="margin:0; padding:0 "> 808:   // Subregister 5 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 809:   // R[digest5]: V(True)</pre>
<pre style="margin:0; padding:0 "> 810: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 812:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 813:   ) u_digest5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:     .re     (digest5_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 817:     .d      (hw2reg.digest[5].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 818:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 821:     .qs     (digest5_qs)</pre>
<pre style="margin:0; padding:0 "> 822:   );</pre>
<pre style="margin:0; padding:0 "> 823: </pre>
<pre style="margin:0; padding:0 "> 824:   // Subregister 6 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 825:   // R[digest6]: V(True)</pre>
<pre style="margin:0; padding:0 "> 826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 828:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 829:   ) u_digest6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 830:     .re     (digest6_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 833:     .d      (hw2reg.digest[6].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 835:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:     .qs     (digest6_qs)</pre>
<pre style="margin:0; padding:0 "> 838:   );</pre>
<pre style="margin:0; padding:0 "> 839: </pre>
<pre style="margin:0; padding:0 "> 840:   // Subregister 7 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 841:   // R[digest7]: V(True)</pre>
<pre style="margin:0; padding:0 "> 842: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 843:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 844:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:   ) u_digest7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:     .re     (digest7_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 847:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 848:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .d      (hw2reg.digest[7].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 851:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:     .qs     (digest7_qs)</pre>
<pre style="margin:0; padding:0 "> 854:   );</pre>
<pre style="margin:0; padding:0 "> 855: </pre>
<pre style="margin:0; padding:0 "> 856: </pre>
<pre style="margin:0; padding:0 "> 857:   // R[msg_length_lower]: V(False)</pre>
<pre style="margin:0; padding:0 "> 858: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 859:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 861:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:   ) u_msg_length_lower (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 865:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 866: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 869: </pre>
<pre style="margin:0; padding:0 "> 870:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:     .de     (hw2reg.msg_length_lower.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 872:     .d      (hw2reg.msg_length_lower.d ),</pre>
<pre style="margin:0; padding:0 "> 873: </pre>
<pre style="margin:0; padding:0 "> 874:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 876:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 877: </pre>
<pre style="margin:0; padding:0 "> 878:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 879:     .qs     (msg_length_lower_qs)</pre>
<pre style="margin:0; padding:0 "> 880:   );</pre>
<pre style="margin:0; padding:0 "> 881: </pre>
<pre style="margin:0; padding:0 "> 882: </pre>
<pre style="margin:0; padding:0 "> 883:   // R[msg_length_upper]: V(False)</pre>
<pre style="margin:0; padding:0 "> 884: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 885:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 887:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:   ) u_msg_length_upper (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 891:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 892: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 895: </pre>
<pre style="margin:0; padding:0 "> 896:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 897:     .de     (hw2reg.msg_length_upper.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 898:     .d      (hw2reg.msg_length_upper.d ),</pre>
<pre style="margin:0; padding:0 "> 899: </pre>
<pre style="margin:0; padding:0 "> 900:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 903: </pre>
<pre style="margin:0; padding:0 "> 904:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 905:     .qs     (msg_length_upper_qs)</pre>
<pre style="margin:0; padding:0 "> 906:   );</pre>
<pre style="margin:0; padding:0 "> 907: </pre>
<pre style="margin:0; padding:0 "> 908: </pre>
<pre style="margin:0; padding:0 "> 909: </pre>
<pre style="margin:0; padding:0 "> 910: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 911:   logic [25:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 912:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 913:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:     addr_hit[ 0] = (reg_addr == HMAC_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 915:     addr_hit[ 1] = (reg_addr == HMAC_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 916:     addr_hit[ 2] = (reg_addr == HMAC_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 917:     addr_hit[ 3] = (reg_addr == HMAC_CFG_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 918:     addr_hit[ 4] = (reg_addr == HMAC_CMD_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 919:     addr_hit[ 5] = (reg_addr == HMAC_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 920:     addr_hit[ 6] = (reg_addr == HMAC_ERR_CODE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 921:     addr_hit[ 7] = (reg_addr == HMAC_WIPE_SECRET_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 922:     addr_hit[ 8] = (reg_addr == HMAC_KEY0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 923:     addr_hit[ 9] = (reg_addr == HMAC_KEY1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:     addr_hit[10] = (reg_addr == HMAC_KEY2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 925:     addr_hit[11] = (reg_addr == HMAC_KEY3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 926:     addr_hit[12] = (reg_addr == HMAC_KEY4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     addr_hit[13] = (reg_addr == HMAC_KEY5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     addr_hit[14] = (reg_addr == HMAC_KEY6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 929:     addr_hit[15] = (reg_addr == HMAC_KEY7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 930:     addr_hit[16] = (reg_addr == HMAC_DIGEST0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     addr_hit[17] = (reg_addr == HMAC_DIGEST1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:     addr_hit[18] = (reg_addr == HMAC_DIGEST2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 933:     addr_hit[19] = (reg_addr == HMAC_DIGEST3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 934:     addr_hit[20] = (reg_addr == HMAC_DIGEST4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     addr_hit[21] = (reg_addr == HMAC_DIGEST5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 936:     addr_hit[22] = (reg_addr == HMAC_DIGEST6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 937:     addr_hit[23] = (reg_addr == HMAC_DIGEST7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:     addr_hit[24] = (reg_addr == HMAC_MSG_LENGTH_LOWER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     addr_hit[25] = (reg_addr == HMAC_MSG_LENGTH_UPPER_OFFSET);</pre>
<pre style="margin:0; padding:0 "> 940:   end</pre>
<pre style="margin:0; padding:0 "> 941: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 "> 943: </pre>
<pre style="margin:0; padding:0 "> 944:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 945:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 946:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 947:     if (addr_hit[ 0] && reg_we && (HMAC_PERMIT[ 0] != (HMAC_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 948:     if (addr_hit[ 1] && reg_we && (HMAC_PERMIT[ 1] != (HMAC_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     if (addr_hit[ 2] && reg_we && (HMAC_PERMIT[ 2] != (HMAC_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:     if (addr_hit[ 3] && reg_we && (HMAC_PERMIT[ 3] != (HMAC_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 951:     if (addr_hit[ 4] && reg_we && (HMAC_PERMIT[ 4] != (HMAC_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 952:     if (addr_hit[ 5] && reg_we && (HMAC_PERMIT[ 5] != (HMAC_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     if (addr_hit[ 6] && reg_we && (HMAC_PERMIT[ 6] != (HMAC_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:     if (addr_hit[ 7] && reg_we && (HMAC_PERMIT[ 7] != (HMAC_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 955:     if (addr_hit[ 8] && reg_we && (HMAC_PERMIT[ 8] != (HMAC_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     if (addr_hit[ 9] && reg_we && (HMAC_PERMIT[ 9] != (HMAC_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     if (addr_hit[10] && reg_we && (HMAC_PERMIT[10] != (HMAC_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 958:     if (addr_hit[11] && reg_we && (HMAC_PERMIT[11] != (HMAC_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:     if (addr_hit[12] && reg_we && (HMAC_PERMIT[12] != (HMAC_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 960:     if (addr_hit[13] && reg_we && (HMAC_PERMIT[13] != (HMAC_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 961:     if (addr_hit[14] && reg_we && (HMAC_PERMIT[14] != (HMAC_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 962:     if (addr_hit[15] && reg_we && (HMAC_PERMIT[15] != (HMAC_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 963:     if (addr_hit[16] && reg_we && (HMAC_PERMIT[16] != (HMAC_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     if (addr_hit[17] && reg_we && (HMAC_PERMIT[17] != (HMAC_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 965:     if (addr_hit[18] && reg_we && (HMAC_PERMIT[18] != (HMAC_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 966:     if (addr_hit[19] && reg_we && (HMAC_PERMIT[19] != (HMAC_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     if (addr_hit[20] && reg_we && (HMAC_PERMIT[20] != (HMAC_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     if (addr_hit[21] && reg_we && (HMAC_PERMIT[21] != (HMAC_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 969:     if (addr_hit[22] && reg_we && (HMAC_PERMIT[22] != (HMAC_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 970:     if (addr_hit[23] && reg_we && (HMAC_PERMIT[23] != (HMAC_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     if (addr_hit[24] && reg_we && (HMAC_PERMIT[24] != (HMAC_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 972:     if (addr_hit[25] && reg_we && (HMAC_PERMIT[25] != (HMAC_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 "> 973:   end</pre>
<pre style="margin:0; padding:0 "> 974: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 975:   assign intr_state_hmac_done_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:   assign intr_state_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "> 977: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 978:   assign intr_state_fifo_full_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 979:   assign intr_state_fifo_full_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "> 980: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 981:   assign intr_state_hmac_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 982:   assign intr_state_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "> 983: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 984:   assign intr_enable_hmac_done_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:   assign intr_enable_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "> 986: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 987:   assign intr_enable_fifo_full_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 988:   assign intr_enable_fifo_full_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "> 989: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 990:   assign intr_enable_hmac_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 991:   assign intr_enable_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "> 992: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:   assign intr_test_hmac_done_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:   assign intr_test_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "> 995: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:   assign intr_test_fifo_full_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:   assign intr_test_fifo_full_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "> 998: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 999:   assign intr_test_hmac_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1000:   assign intr_test_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1001: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:   assign cfg_hmac_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1003:   assign cfg_hmac_en_wd = reg_wdata[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1004:   assign cfg_hmac_en_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1005: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:   assign cfg_sha_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1007:   assign cfg_sha_en_wd = reg_wdata[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1008:   assign cfg_sha_en_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1009: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:   assign cfg_endian_swap_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:   assign cfg_endian_swap_wd = reg_wdata[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:   assign cfg_endian_swap_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1013: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:   assign cfg_digest_swap_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1015:   assign cfg_digest_swap_wd = reg_wdata[3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1016:   assign cfg_digest_swap_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1017: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1018:   assign cmd_hash_start_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1019:   assign cmd_hash_start_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1020: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:   assign cmd_hash_process_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1022:   assign cmd_hash_process_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1023: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:   assign status_fifo_empty_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1025: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1026:   assign status_fifo_full_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1027: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:   assign status_fifo_depth_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1029: </pre>
<pre style="margin:0; padding:0 ">1030: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1031:   assign wipe_secret_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1032:   assign wipe_secret_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1033: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1034:   assign key0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:   assign key0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1036: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:   assign key1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:   assign key1_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1039: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:   assign key2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1041:   assign key2_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1042: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1043:   assign key3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1044:   assign key3_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1045: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:   assign key4_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1047:   assign key4_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1048: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1049:   assign key5_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1050:   assign key5_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1051: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:   assign key6_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:   assign key6_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1054: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1055:   assign key7_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1056:   assign key7_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1057: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1058:   assign digest0_re = addr_hit[16] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1059: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:   assign digest1_re = addr_hit[17] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1061: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1062:   assign digest2_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1063: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:   assign digest3_re = addr_hit[19] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1065: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1066:   assign digest4_re = addr_hit[20] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1067: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:   assign digest5_re = addr_hit[21] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1069: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:   assign digest6_re = addr_hit[22] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1071: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:   assign digest7_re = addr_hit[23] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1073: </pre>
<pre style="margin:0; padding:0 ">1074: </pre>
<pre style="margin:0; padding:0 ">1075: </pre>
<pre style="margin:0; padding:0 ">1076:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1078:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1079:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1080:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:         reg_rdata_next[0] = intr_state_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:         reg_rdata_next[1] = intr_state_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1083:         reg_rdata_next[2] = intr_state_hmac_err_qs;</pre>
<pre style="margin:0; padding:0 ">1084:       end</pre>
<pre style="margin:0; padding:0 ">1085: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1086:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1087:         reg_rdata_next[0] = intr_enable_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:         reg_rdata_next[1] = intr_enable_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:         reg_rdata_next[2] = intr_enable_hmac_err_qs;</pre>
<pre style="margin:0; padding:0 ">1090:       end</pre>
<pre style="margin:0; padding:0 ">1091: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1092:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1094:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1095:         reg_rdata_next[2] = '0;</pre>
<pre style="margin:0; padding:0 ">1096:       end</pre>
<pre style="margin:0; padding:0 ">1097: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1098:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:         reg_rdata_next[0] = cfg_hmac_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:         reg_rdata_next[1] = cfg_sha_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:         reg_rdata_next[2] = cfg_endian_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:         reg_rdata_next[3] = cfg_digest_swap_qs;</pre>
<pre style="margin:0; padding:0 ">1103:       end</pre>
<pre style="margin:0; padding:0 ">1104: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1105:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1106:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:         reg_rdata_next[1] = '0;</pre>
<pre style="margin:0; padding:0 ">1108:       end</pre>
<pre style="margin:0; padding:0 ">1109: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1110:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1111:         reg_rdata_next[0] = status_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1112:         reg_rdata_next[1] = status_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1113:         reg_rdata_next[8:4] = status_fifo_depth_qs;</pre>
<pre style="margin:0; padding:0 ">1114:       end</pre>
<pre style="margin:0; padding:0 ">1115: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1116:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:         reg_rdata_next[31:0] = err_code_qs;</pre>
<pre style="margin:0; padding:0 ">1118:       end</pre>
<pre style="margin:0; padding:0 ">1119: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1120:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1121:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1122:       end</pre>
<pre style="margin:0; padding:0 ">1123: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1124:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1125:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1126:       end</pre>
<pre style="margin:0; padding:0 ">1127: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1130:       end</pre>
<pre style="margin:0; padding:0 ">1131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1132:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1133:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1134:       end</pre>
<pre style="margin:0; padding:0 ">1135: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1136:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1137:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1138:       end</pre>
<pre style="margin:0; padding:0 ">1139: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1140:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1141:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1142:       end</pre>
<pre style="margin:0; padding:0 ">1143: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1145:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1146:       end</pre>
<pre style="margin:0; padding:0 ">1147: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1148:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1149:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1150:       end</pre>
<pre style="margin:0; padding:0 ">1151: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1154:       end</pre>
<pre style="margin:0; padding:0 ">1155: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1157:         reg_rdata_next[31:0] = digest0_qs;</pre>
<pre style="margin:0; padding:0 ">1158:       end</pre>
<pre style="margin:0; padding:0 ">1159: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1160:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1161:         reg_rdata_next[31:0] = digest1_qs;</pre>
<pre style="margin:0; padding:0 ">1162:       end</pre>
<pre style="margin:0; padding:0 ">1163: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1164:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1165:         reg_rdata_next[31:0] = digest2_qs;</pre>
<pre style="margin:0; padding:0 ">1166:       end</pre>
<pre style="margin:0; padding:0 ">1167: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:         reg_rdata_next[31:0] = digest3_qs;</pre>
<pre style="margin:0; padding:0 ">1170:       end</pre>
<pre style="margin:0; padding:0 ">1171: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1172:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1173:         reg_rdata_next[31:0] = digest4_qs;</pre>
<pre style="margin:0; padding:0 ">1174:       end</pre>
<pre style="margin:0; padding:0 ">1175: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1176:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:         reg_rdata_next[31:0] = digest5_qs;</pre>
<pre style="margin:0; padding:0 ">1178:       end</pre>
<pre style="margin:0; padding:0 ">1179: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1180:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:         reg_rdata_next[31:0] = digest6_qs;</pre>
<pre style="margin:0; padding:0 ">1182:       end</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1184:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:         reg_rdata_next[31:0] = digest7_qs;</pre>
<pre style="margin:0; padding:0 ">1186:       end</pre>
<pre style="margin:0; padding:0 ">1187: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1188:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1189:         reg_rdata_next[31:0] = msg_length_lower_qs;</pre>
<pre style="margin:0; padding:0 ">1190:       end</pre>
<pre style="margin:0; padding:0 ">1191: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1192:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1193:         reg_rdata_next[31:0] = msg_length_upper_qs;</pre>
<pre style="margin:0; padding:0 ">1194:       end</pre>
<pre style="margin:0; padding:0 ">1195: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">1198:       end</pre>
<pre style="margin:0; padding:0 ">1199:     endcase</pre>
<pre style="margin:0; padding:0 ">1200:   end</pre>
<pre style="margin:0; padding:0 ">1201: </pre>
<pre style="margin:0; padding:0 ">1202:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">1203:   `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1204:   `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1205: </pre>
<pre style="margin:0; padding:0 ">1206:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1207: </pre>
<pre style="margin:0; padding:0 ">1208:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1209: </pre>
<pre style="margin:0; padding:0 ">1210:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">1211:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">1212:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">1213: </pre>
<pre style="margin:0; padding:0 ">1214: endmodule</pre>
<pre style="margin:0; padding:0 ">1215: </pre>
</body>
</html>
