# This is a maptable for nelsis <--> seadif conversion, generated/maintained by 'nelsea'
# Written on: Mon Jan  5 11:42:24 2015
# You can edit this file to control the mapping process
# Each line contains the name of a nelsis cell and its corresponding seadif cell
# The status field may contain the following values:
#    'written'       the cell was successfully written into seadif resp. nelsis
#    'primitive'     the cell is a primitive which should not be read or converted
#    [anything else] the cell will be written if necessary
# To check the consistency of this table: use 'nelsea -C'
#    N E L S I S     |                   S E A D I F                     | nelsis->sdf sdf->nelsis
# view    cellname   | library      function     circuit      layout     |   status      status
#--------------------+---------------------------------------------------+------------------------
 layout   Error_Marker_ test         Error_Marker_ Error_Marker_ Error_Marker_ not_written not_written
 layout   reg_cluster  test         reg_cluster  reg_cluster  reg_cluster  not_written not_written
 layout   instr_buf    test         instr_buf    instr_buf    instr_buf    not_written not_written
 layout   decoder      test         decoder      decoder      decoder      not_written not_written
 layout   iv110        g_digilib5_99 iv110        iv110        iv110        not_written not_written
 layout   buf40        g_digilib5_99 buf40        buf40        buf40        not_written not_written
 layout   buf_arg      test         buf_arg      buf_arg      buf_arg      not_written not_written
 layout   pc_counter   test         pc_counter   pc_counter   pc_counter   not_written not_written
 layout   buf_a        test         buf_a        buf_a        buf_a        not_written not_written
 layout   reg_a        test         reg_a        reg_a        reg_a        not_written not_written
 layout   alu          test         alu          alu          alu          not_written not_written
 layout   Tmpcpu8077   test         cpu          cpu          Tmp_Cell_    not_written written
 circuit  cap          primitives   cap          cap          $dummy       primitive   primitive
 circuit  res          primitives   res          res          $dummy       primitive   primitive
 circuit  penh         primitives   penh         penh         $dummy       primitive   primitive
 circuit  nenh         primitives   nenh         nenh         $dummy       primitive   primitive
 layout   Error_Marker tmplib       Error_Marker Error_Marker Error_Marker primitive   primitive
