INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/Testsong.srcs/sources_1/new/buz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/Testsong.srcs/sources_1/new/music.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/Testsong.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/Testsong.srcs/sim_1/new/buz_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buz_tb
