<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\byte_buffer32.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\echo_ctrl.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\uart_baud_gen.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\uart_rx.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\uart_tx.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\clkDivMain.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\clkDivSecondary.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\datLinesCtrl.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\pulseLUT_sync.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\txFrameDriver.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\txResetOneShot.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\masterControler.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\LFSR.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\gowin_rpll\sys_clk100.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\top_uart_echo32.vhd<br>
D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\data_package.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 10 15:43:53 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>masterControler</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.233s, Peak memory usage = 476.941MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 476.941MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 476.941MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 476.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 476.941MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 476.941MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 476.941MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>247</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>33</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>642</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>89</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>163</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>390</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>700(652 LUT, 0 ALU, 8 RAM16) / 20736</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>247 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>247 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>digitalController/n6_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>digitalController/n6_s2/F </td>
</tr>
<tr>
<td>3</td>
<td>mainDivider/DA1_SCLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>mainDivider/fClkInternal_s1/Q </td>
</tr>
<tr>
<td>4</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286</td>
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286</td>
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143</td>
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429</td>
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>80.913(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>digitalController/n6_6</td>
<td>100.000(MHz)</td>
<td>94.967(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mainDivider/DA1_SCLK_d</td>
<td>100.000(MHz)</td>
<td>214.915(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.286(MHz)</td>
<td>77.071(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s12/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_lfsr_ms_timer/n287_s12/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s49/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s49/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s46/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s46/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s18/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n287_s18/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s27/I0</td>
</tr>
<tr>
<td>6.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s17/I1</td>
</tr>
<tr>
<td>7.228</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s17/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/I1</td>
</tr>
<tr>
<td>9.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s8/I0</td>
</tr>
<tr>
<td>10.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_lfsr_ms_timer/n284_s8/F</td>
</tr>
<tr>
<td>10.713</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s9/I1</td>
</tr>
<tr>
<td>11.268</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s9/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n285_s1/I1</td>
</tr>
<tr>
<td>12.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n285_s1/F</td>
</tr>
<tr>
<td>12.771</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n285_s0/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n285_s0/F</td>
</tr>
<tr>
<td>13.800</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.471</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.831</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>10.796</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.546, 50.587%; route: 6.162, 47.620%; tC2Q: 0.232, 1.793%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s12/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_lfsr_ms_timer/n287_s12/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s49/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s49/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s46/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s46/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s18/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n287_s18/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s27/I0</td>
</tr>
<tr>
<td>6.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s17/I1</td>
</tr>
<tr>
<td>7.228</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s17/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/I1</td>
</tr>
<tr>
<td>9.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s8/I0</td>
</tr>
<tr>
<td>10.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_lfsr_ms_timer/n284_s8/F</td>
</tr>
<tr>
<td>10.713</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s6/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>11.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n289_s1/I1</td>
</tr>
<tr>
<td>12.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n289_s1/F</td>
</tr>
<tr>
<td>12.733</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n289_s0/I1</td>
</tr>
<tr>
<td>13.288</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n289_s0/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.471</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.831</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.796</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.508, 50.442%; route: 6.162, 47.760%; tC2Q: 0.232, 1.798%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s12/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_lfsr_ms_timer/n287_s12/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s49/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s49/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s46/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s46/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s18/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n287_s18/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s27/I0</td>
</tr>
<tr>
<td>6.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s17/I1</td>
</tr>
<tr>
<td>7.228</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s17/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/I1</td>
</tr>
<tr>
<td>9.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s8/I0</td>
</tr>
<tr>
<td>10.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_lfsr_ms_timer/n284_s8/F</td>
</tr>
<tr>
<td>10.713</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s9/I1</td>
</tr>
<tr>
<td>11.268</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s9/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s2/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_lfsr_ms_timer/n284_s2/F</td>
</tr>
<tr>
<td>12.669</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s0/I1</td>
</tr>
<tr>
<td>13.224</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s0/F</td>
</tr>
<tr>
<td>13.698</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.471</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.831</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>10.796</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.444, 50.195%; route: 6.162, 47.998%; tC2Q: 0.232, 1.807%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s12/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_lfsr_ms_timer/n287_s12/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s49/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s49/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s24/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_lfsr_ms_timer/n287_s24/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s40/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s40/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s36/I0</td>
</tr>
<tr>
<td>6.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s36/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s53/I1</td>
</tr>
<tr>
<td>7.228</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n284_s53/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s9/I1</td>
</tr>
<tr>
<td>8.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s9/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s5/I1</td>
</tr>
<tr>
<td>9.286</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_lfsr_ms_timer/n287_s5/F</td>
</tr>
<tr>
<td>9.760</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n288_s5/I1</td>
</tr>
<tr>
<td>10.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_lfsr_ms_timer/n288_s5/F</td>
</tr>
<tr>
<td>10.789</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s5/I3</td>
</tr>
<tr>
<td>11.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_lfsr_ms_timer/n284_s5/F</td>
</tr>
<tr>
<td>11.634</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s2/I0</td>
</tr>
<tr>
<td>12.151</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s2/F</td>
</tr>
<tr>
<td>12.625</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s0/I1</td>
</tr>
<tr>
<td>13.180</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s0/F</td>
</tr>
<tr>
<td>13.654</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.471</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.831</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>10.796</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.400, 50.024%; route: 6.162, 48.163%; tC2Q: 0.232, 1.813%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>u_lfsr_ms_timer/lfsr_q_8_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s12/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_lfsr_ms_timer/n287_s12/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s49/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s49/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s46/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s46/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n287_s18/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n287_s18/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s27/I0</td>
</tr>
<tr>
<td>6.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s17/I1</td>
</tr>
<tr>
<td>7.228</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_lfsr_ms_timer/n284_s17/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s24/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/I1</td>
</tr>
<tr>
<td>9.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s14/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s8/I0</td>
</tr>
<tr>
<td>10.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_lfsr_ms_timer/n284_s8/F</td>
</tr>
<tr>
<td>10.713</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n284_s6/I0</td>
</tr>
<tr>
<td>11.230</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>11.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n288_s2/I2</td>
</tr>
<tr>
<td>12.157</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n288_s2/F</td>
</tr>
<tr>
<td>12.631</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n288_s0/I2</td>
</tr>
<tr>
<td>13.084</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/n288_s0/F</td>
</tr>
<tr>
<td>13.558</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.471</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.831</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>10.796</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.304, 49.646%; route: 6.162, 48.527%; tC2Q: 0.232, 1.827%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
