
---------- Begin Simulation Statistics ----------
final_tick                               162433487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 360447                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681940                       # Number of bytes of host memory used
host_op_rate                                   361155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   277.43                       # Real time elapsed on the host
host_tick_rate                              585486752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162433                       # Number of seconds simulated
sim_ticks                                162433487000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615508                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096245                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104336                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728851                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1023                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              722                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479251                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.624335                       # CPI: cycles per instruction
system.cpu.discardedOps                        190747                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614977                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408071                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002165                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29965454                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.615637                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162433487                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132468033                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       187969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        378204                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       557973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1116683                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38799                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              59945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       154041                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33890                       # Transaction distribution
system.membus.trans_dist::ReadExReq            130328                       # Transaction distribution
system.membus.trans_dist::ReadExResp           130327                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59945                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       568476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 568476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     88144128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88144128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            190273                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  190273    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              190273                       # Request fanout histogram
system.membus.respLayer1.occupancy         3323429000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2842860000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            300437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       666946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           81                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          115275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           258274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          258273                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           307                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       300130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1674698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1675393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    274254848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              274354176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          224330                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39434496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           783041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217585                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 744093     95.03%     95.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38927      4.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             783041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5220571000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5025631995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2763000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               368398                       # number of demand (read+write) hits
system.l2.demand_hits::total                   368433                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data              368398                       # number of overall hits
system.l2.overall_hits::total                  368433                       # number of overall hits
system.l2.demand_misses::.cpu.inst                272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             190006                       # number of demand (read+write) misses
system.l2.demand_misses::total                 190278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               272                       # number of overall misses
system.l2.overall_misses::.cpu.data            190006                       # number of overall misses
system.l2.overall_misses::total                190278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25249507000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25281588000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32081000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25249507000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25281588000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           558404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               558711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          558404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              558711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.885993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.340266                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.340566                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.885993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.340266                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.340566                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117944.852941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132887.945644                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132866.584681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117944.852941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132887.945644                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132866.584681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              154041                       # number of writebacks
system.l2.writebacks::total                    154041                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        190001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            190273                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       190001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           190273                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21449021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21475662000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21449021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21475662000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.885993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.340257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.340557                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.885993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.340257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.340557                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97944.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112888.990058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112867.627041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97944.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112888.990058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112867.627041                       # average overall mshr miss latency
system.l2.replacements                         224330                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           72                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               72                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           72                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           72                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2400                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2400                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            127946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                127946                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          130328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              130328                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17791621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17791621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        258274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            258274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.504611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 136514.187281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136514.187281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       130328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         130328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15185081000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15185081000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.504611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116514.340740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116514.340740                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32081000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32081000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.885993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.885993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117944.852941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117944.852941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.885993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.885993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97944.852941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97944.852941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        240452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            240452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7457886000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7457886000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       300130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        300130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.198841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.198841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124968.765709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124968.765709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6263940000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6263940000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.198824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.198824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104971.092454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104971.092454                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2021.900175                       # Cycle average of tags in use
system.l2.tags.total_refs                     1114129                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    226378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.921543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     103.023648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.218013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1910.658513                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.932939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987256                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2459448                       # Number of tag accesses
system.l2.tags.data_accesses                  2459448                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       48640256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48709888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     39434496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39434496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          190001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              190273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       154041                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             154041                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            428680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         299447219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             299875899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       428680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           428680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242773191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242773191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242773191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           428680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        299447219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            542649091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    616133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    755089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.051665190750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32993                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32993                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1105493                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             583755                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      190273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     154041                       # Number of write requests accepted
system.mem_ctrls.readBursts                    761092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   616164                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4915                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             56515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             48308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37896                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  26626360000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3780885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             40804678750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35211.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53961.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   623130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  488594                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                761092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               616164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  165861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  173905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   26589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  30820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  29429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       260547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.070793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.759559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.909002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9062      3.48%      3.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11622      4.46%      7.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       196778     75.52%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1462      0.56%     84.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14162      5.44%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          408      0.16%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4634      1.78%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          195      0.07%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22224      8.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       260547                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.918104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.668326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         32969     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32993                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.673840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.508908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.537839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12095     36.66%     36.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              813      2.46%     39.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2723      8.25%     47.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1116      3.38%     50.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12489     37.85%     88.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              484      1.47%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              243      0.74%     90.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              292      0.89%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             2447      7.42%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              101      0.31%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               29      0.09%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.04%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              133      0.40%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                7      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32993                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48395328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  314560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39430784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48709888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39434496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       297.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       242.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    299.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  162433376000                       # Total gap between requests
system.mem_ctrls.avgGap                     471759.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        69632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     48325696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39430784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 428680.078757405514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 297510672.783870041370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 242750338.789439409971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       760004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       616164                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42505000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  40762173750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3914969605250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39067.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53634.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6353778.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            890001000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            473023980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2608591860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1549014120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12822005040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30510353520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36681529920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85534519440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.581809                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95013408500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5423860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61996218500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            970390260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            515751885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2790511920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1667059200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12822005040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30738859110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36489104160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85993681575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.408579                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  94510407250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5423860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62499219750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019119                       # number of overall hits
system.cpu.icache.overall_hits::total         7019119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          307                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            307                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          307                       # number of overall misses
system.cpu.icache.overall_misses::total           307                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34482000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34482000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34482000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34482000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019426                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 112319.218241                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112319.218241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 112319.218241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112319.218241                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           81                       # number of writebacks
system.cpu.icache.writebacks::total                81                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          307                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          307                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33868000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33868000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 110319.218241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 110319.218241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 110319.218241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 110319.218241                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          307                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           307                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34482000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34482000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 112319.218241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112319.218241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33868000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33868000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 110319.218241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 110319.218241                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           206.917785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019426                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               307                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22864.579805                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   206.917785                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.404136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.404136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.441406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7019733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7019733                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51490011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51490011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51490698                       # number of overall hits
system.cpu.dcache.overall_hits::total        51490698                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       573881                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         573881                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       581615                       # number of overall misses
system.cpu.dcache.overall_misses::total        581615                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37623551000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37623551000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37623551000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37623551000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072313                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65559.847773                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65559.847773                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64688.068568                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64688.068568                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512905                       # number of writebacks
system.cpu.dcache.writebacks::total            512905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       556424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       556424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       558404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       558404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34639902000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34639902000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34869234000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34869234000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010724                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62254.507354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62254.507354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62444.455985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62444.455985                       # average overall mshr miss latency
system.cpu.dcache.replacements                 557891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40813337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40813337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       300469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        300469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14070125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14070125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41113806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41113806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46827.210128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46827.210128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       298150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       298150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13323233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13323233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007252                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007252                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44686.342445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44686.342445                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10676674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10676674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       273412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       273412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23553426000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23553426000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86146.277413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86146.277413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       258274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       258274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21316669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21316669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82535.094512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82535.094512                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    229332000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    229332000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115824.242424                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115824.242424                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.096459                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52049177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            558403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.210776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.096459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104703181                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104703181                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162433487000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
