{:input (genetic.crossover/dumb-crossover 1351930050 (genetic.mutation/change-names-remove-clause 1503074408 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")))) (genetic.mutation/change-constant-value 135210111 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_12, \\wire:missing_edge , wire13_18_20, wire14_18, wire16_12);\n  wire \\:missing_edge ;\n  output wire0_12;\n  wire wire0_12;\n  input wire13_18_20;\n  wire wire13_18_20;\n  input wire14_18;\n  wire wire14_18;\n  output wire16_12;\n  wire wire16_12;\n  wire wire17;\n  wire \\wire19_:missing ;\n  wire \\wire20_:missing ;\n  wire wire3;\n  wire wire5_11;\n  wire \\wire5_19_:missing ;\n  wire wire5_22;\n  wire wire5_23;\n  wire wire5_7;\n  wire wire5_9;\n  wire \\wire5_:missing_7 ;\n  wire \\wire5_:missing_8 ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_19_21 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing_8  = 2'h1 >> \\wire5_:missing_7 ;\n  assign \\wire19_:missing  = 4'h8 >> { \\wire5_19_:missing , \\wire:missing_19_21  };\n  assign \\wire20_:missing  = 4'h8 >> { wire13_18_20, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'he >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire14_18, wire13_18_20 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire3 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire17 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire5_23;\n  assign \\wire:missing_edge  = wire5_22;\n  assign \\wire:missing_19_21  = \\wire:missing_edge ;\n  assign wire0_12 = \\wire:missing_edge ;\n  assign \\wire:missing_11  = wire5_11;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_9  = wire5_9;\n  assign \\wire:missing_edge  = \\wire5_:missing_8 ;\n  assign \\wire5_:missing_7  = wire5_7;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:3.1-49.10\" *)\nmodule postsynth(wire0_12, \\wire:missing_edge , wire13_18_20, wire14_18, wire16_12);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:5.10-5.18\" *)\n  output wire0_12;\n  wire wire0_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:7.9-7.21\" *)\n  input wire13_18_20;\n  wire wire13_18_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:9.9-9.18\" *)\n  input wire14_18;\n  wire wire14_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:11.10-11.19\" *)\n  output wire16_12;\n  wire wire16_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:13.8-13.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:16.8-16.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:19.8-19.16\" *)\n  wire wire5_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:20.8-20.16\" *)\n  wire wire5_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:24.8-24.25\" *)\n  wire \\wire5_:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:26.8-26.27\" *)\n  wire \\wire:missing_19_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/55771045.v:28.10-28.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_12 = 1'h0;\n  assign wire16_12 = 1'hx;\n  assign wire17 = 1'h0;\n  assign wire3 = 1'h0;\n  assign wire5_22 = 1'h0;\n  assign wire5_23 = 1'h0;\n  assign \\wire5_:missing_8  = 1'h0;\n  assign \\wire:missing_19_21  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:16:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u/src/top.v'.\nSBY  1:16:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] Copy '/tmp/fuzzmount2DDF5D8C/55771045.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u/src/55771045.v'.\nSBY  1:16:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] Copy '/tmp/fuzzmount2DDF5D8C/55771045.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u/src/55771045.post.v'.\nSBY  1:16:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] engine_0: abc pdr\nSBY  1:16:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:16:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/55771045.v:34$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/55771045.v:34$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:16:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/55771045.v:30$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/55771045.v:30$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:16:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] base: Warning: Wire presynth.\\wire16_12 is used but has no driver.\nSBY  1:16:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:16:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:16:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] base: finished (returncode=0)\nSBY  1:16:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:16:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] aig: Warning: Wire presynth.\\wire16_12 is used but has no driver.\nSBY  1:16:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:16:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] aig: finished (returncode=0)\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] engine_0: Warning: The network has no constraints.\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] engine_0: finished (returncode=0)\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] engine_0: Status returned by engine: FAIL\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u'.\nSBY  1:16:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqeep930u] DONE (FAIL, rc=2)\n", :err ""}}}