
*** Running vivado
    with args -log reference_nic_wrapper.rds -m64 -mode batch -messageDb vivado.pb -source reference_nic_wrapper.tcl


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source reference_nic_wrapper.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7vx690tffg1761-2
# set_property board xilinx.com:virtex7:vc709:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /root/NetFPGA-10G-VC709-bkup/projects/nf10_input_arbiter
#   /root/NetFPGA-10G-VC709-bkup/projects/nf10_bram_output_queues
#   /root/NetFPGA-10G-VC709-bkup/projects/nf10_nic_output_port_lookup
#   /root/NetFPGA-10G-VC709-bkup/projects/vc709_10g_interface
#   /root/NetFPGA-10G-VC709-bkup/projects/nf10_user_datapath
# } [current_fileset]
# add_files /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/reference_nic.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-bkup/projects/nf10_input_arbiter'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-bkup/projects/nf10_bram_output_queues'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-bkup/projects/nf10_nic_output_port_lookup'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-bkup/projects/vc709_10g_interface'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-bkup/projects/nf10_user_datapath'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 217.957 ; gain = 66.262
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/reference_nic_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/reference_nic_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/reference_nic_proc_sys_reset_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0_OOC.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/reference_nic_microblaze_1_0.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/reference_nic_microblaze_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/reference_nic_dlmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/reference_nic_dlmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_v10_1/reference_nic_ilmb_v10_1.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_v10_1/reference_nic_ilmb_v10_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/reference_nic_dlmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_bram_if_cntlr_1/reference_nic_ilmb_bram_if_cntlr_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_lmb_bram_0/reference_nic_lmb_bram_0/reference_nic_lmb_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/reference_nic_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/reference_nic_mdm_1_0_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/reference_nic.bd]
# read_verilog /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/imports/hdl/reference_nic_wrapper.v
# read_xdc /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709-bkup/projects/reference_nic [current_project]
# synth_design -top reference_nic_wrapper -part xc7vx690tffg1761-2
Command: synth_design -top reference_nic_wrapper -part xc7vx690tffg1761-2

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
WARNING: [Runs 36-283] File "fallthrough_small_fifo_v2.v" is used by both "nf10_input_arbiter_0" and "nf10_bram_output_queues_0", but with different contents. This may lead to unpredictable results. Please use the report_ip_status command to resolve the differences or synthesize the modules independently. (Files are: "/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v" and "/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v")
WARNING: [Runs 36-283] File "fallthrough_small_fifo_v2.v" is used by both "nf10_input_arbiter_0" and "nf10_bram_output_queues_0", but with different contents. This may lead to unpredictable results. Please use the report_ip_status command to resolve the differences or synthesize the modules independently. (Files are: "/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v" and "/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v")
Xilinx IP preload is disabled
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:38]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fallthrough_small_fifo [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:88]
starting Rtl Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 250.168 ; gain = 135.664
WARNING: [Synth 8-1090] 'fifo18e2' is not compiled in library work [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/builtin/builtin_prim.vhd:380]
WARNING: [Synth 8-1090] 'fifo36e2' is not compiled in library work [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/builtin/builtin_prim.vhd:441]
INFO: [Synth 8-638] synthesizing module 'reference_nic_wrapper' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/imports/hdl/reference_nic_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/imports/hdl/reference_nic_wrapper.v:21]
INFO: [Synth 8-638] synthesizing module 'reference_nic' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:519]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2345]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2345]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26989]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26989]
INFO: [Synth 8-638] synthesizing module 'reference_nic_clk_wiz_1_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0.v:69]
INFO: [Synth 8-638] synthesizing module 'reference_nic_clk_wiz_1_0_clk_wiz' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6384]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (3#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6384]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (4#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_clk_wiz_1_0_clk_wiz' (6#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_clk_wiz_1_0' (7#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0.v:69]
INFO: [Synth 8-638] synthesizing module 'reference_nic_mdm_1_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/synth/reference_nic_mdm_1_0.vhd:73]
INFO: [Synth 8-3491] module 'MDM' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm.vhd:110' bound to instance 'U0' of component 'MDM' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/synth/reference_nic_mdm_1_0.vhd:392]
INFO: [Synth 8-638] synthesizing module 'MDM' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm.vhd:470]
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm.vhd:898]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm.vhd:928]
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm_core.vhd:94' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm.vhd:947]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm_core.vhd:446]
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:95' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm_core.vhd:912]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:158]
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:309]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:329]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:329]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:329]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:329]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:329]
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:396]
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:427]
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:441]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:469]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:483]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (8#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/jtag_control.vhd:158]
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[1] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[2] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[3] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[4] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[5] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[6] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[7] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[8] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[9] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[10] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[11] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[12] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[13] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[14] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[15] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[16] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[17] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[18] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[19] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[20] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[21] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[22] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[23] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[24] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[25] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[26] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[27] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[28] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[29] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[30] in module/entity MDM_Core does not have driver.
WARNING: [Synth 8-3848] Net Dbg_Reg_En_I[31] in module/entity MDM_Core does not have driver.
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (9#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm_core.vhd:446]
WARNING: [Synth 8-3848] Net S_AXI_AWREADY in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_WREADY in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_BRESP in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_BVALID in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_ARREADY in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RDATA in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RRESP in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RVALID in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net bscan_ext_tdo in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net bus2ip_clk in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net bus2ip_resetn in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net bus2ip_data in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net bus2ip_rdce in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net bus2ip_wrce in module/entity MDM does not have driver.
WARNING: [Synth 8-3848] Net bus2ip_cs in module/entity MDM does not have driver.
INFO: [Synth 8-256] done synthesizing module 'MDM' (10#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/mdm_v3_0/hdl/vhdl/mdm.vhd:470]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_mdm_1_0' (11#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_mdm_1_0/synth/reference_nic_mdm_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'reference_nic_microblaze_1_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/synth/reference_nic_microblaze_1_0.vhd:134]
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze.vhd:152' bound to instance 'U0' of component 'MicroBlaze' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/synth/reference_nic_microblaze_1_0.vhd:692]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze.vhd:824]
INFO: [Synth 8-3491] module 'MicroBlaze_Core' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_core.vhd:150' bound to instance 'MicroBlaze_Core_I' of component 'MicroBlaze_Core' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze.vhd:2193]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_core.vhd:849]
INFO: [Synth 8-3491] module 'interrupt_mode_converter' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/interrupt_mode_converter.vhd:142' bound to instance 'interrupt_mode_converter_I' of component 'interrupt_mode_converter' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_core.vhd:6506]
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/interrupt_mode_converter.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter' (12#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/interrupt_mode_converter.vhd:156]
INFO: [Synth 8-3491] module 'Decode_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:164' bound to instance 'Decode_I' of component 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_core.vhd:6529]
INFO: [Synth 8-638] synthesizing module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:557]
INFO: [Synth 8-3491] module 'PC_Module_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:219' bound to instance 'PC_Module_I' of component 'PC_Module_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1316]
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:300]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:438]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:445]
WARNING: [Synth 8-4448] missing assignment for 'if_pc' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:483]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:546]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:529]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
WARNING: [Synth 8-4448] missing assignment for 'ex_pc_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:615]
WARNING: [Synth 8-4448] missing assignment for 'mem_pc_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:634]
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti' (13#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pc_module_gti.vhd:300]
INFO: [Synth 8-3491] module 'PreFetch_Buffer_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/prefetch_buffer_gti.vhd:152' bound to instance 'PreFetch_Buffer_I1' of component 'PreFetch_Buffer_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1389]
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/prefetch_buffer_gti.vhd:201]
WARNING: [Synth 8-3848] Net of_ibuf_sel_orig in module/entity PreFetch_Buffer_gti does not have driver.
WARNING: [Synth 8-3848] Net of_buffer_sel_i_orig in module/entity PreFetch_Buffer_gti does not have driver.
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti' (14#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/prefetch_buffer_gti.vhd:201]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'if_pc_incr_carry_and_0' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1557]
INFO: [Synth 8-638] synthesizing module 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'carry_and' (15#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:161]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'if_pc_incr_carry_and_1' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1565]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'if_pc_incr_carry_and_3' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1589]
WARNING: [Synth 8-4448] missing assignment for 'of_Take_Interrupt_hold' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1752]
WARNING: [Synth 8-4448] missing assignment for 'of_Take_Ext_BRK_hold' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1768]
WARNING: [Synth 8-4448] missing assignment for 'OF_Take_Exception_hold' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1785]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2097]
WARNING: [Synth 8-4448] missing assignment for 'ex_mfsmsr_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2288]
WARNING: [Synth 8-4448] missing assignment for 'ex_MSR_set_decode' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2299]
WARNING: [Synth 8-4448] missing assignment for 'ex_MSR_clear_decode' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2299]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_ESR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_EAR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_EDR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_FSR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_PVR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_BTR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_SLR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_Sel_SPR_SHR' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'ex_PVR_Select' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2322]
WARNING: [Synth 8-4448] missing assignment for 'of_read_imm_reg_ii' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2435]
WARNING: [Synth 8-4448] missing assignment for 'ex_Interrupt_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2494]
WARNING: [Synth 8-4448] missing assignment for 'ex_Ext_NM_BRK_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2494]
WARNING: [Synth 8-4448] missing assignment for 'ex_Ext_BRK_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2494]
WARNING: [Synth 8-4448] missing assignment for 'ex_Interrupt_Brk_combo' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2494]
WARNING: [Synth 8-4448] missing assignment for 'ex_atomic_Instruction_Pair' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2494]
WARNING: [Synth 8-4448] missing assignment for 'FSL_Will_Dbg_Break' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2494]
WARNING: [Synth 8-4448] missing assignment for 'Dbg_Clean_Stop' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2494]
WARNING: [Synth 8-4448] missing assignment for 'ex_Take_Intr_or_Exc_keep' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2924]
WARNING: [Synth 8-4448] missing assignment for 'ex_opcode' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2939]
WARNING: [Synth 8-4448] missing assignment for 'ex_which_branch' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2954]
INFO: [Synth 8-3491] module 'jump_logic' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:156' bound to instance 'jump_logic_I1' of component 'Jump_Logic' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2982]
INFO: [Synth 8-638] synthesizing module 'jump_logic' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:195]
WARNING: [Synth 8-4448] missing assignment for 'ex_missed_fetch_on_branch_ended_hold' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:214]
WARNING: [Synth 8-4448] missing assignment for 'ex_jump_q' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:233]
WARNING: [Synth 8-4448] missing assignment for 'ex_op1_cmp_eq' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
WARNING: [Synth 8-4448] missing assignment for 'ex_op1_cmp_eq_n' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
WARNING: [Synth 8-4448] missing assignment for 'force1' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
WARNING: [Synth 8-4448] missing assignment for 'force_Val1' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
WARNING: [Synth 8-4448] missing assignment for 'use_Reg_Neg_S' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
WARNING: [Synth 8-4448] missing assignment for 'use_Reg_Neg_DI' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
WARNING: [Synth 8-4448] missing assignment for 'force_Val2_N' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
WARNING: [Synth 8-4448] missing assignment for 'force2' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:511]
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (16#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/jump_logic_gti.vhd:195]
WARNING: [Synth 8-4448] missing assignment for 'ex_jump_nodelay' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3042]
WARNING: [Synth 8-4448] missing assignment for 'ex_delayslot_Instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3083]
WARNING: [Synth 8-4448] missing assignment for 'ex_branch_with_delayslot' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3083]
WARNING: [Synth 8-4448] missing assignment for 'ex_read_imm_reg' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3110]
WARNING: [Synth 8-4448] missing assignment for 'ex_read_imm_reg_1' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3110]
WARNING: [Synth 8-4448] missing assignment for 'EX_ALU_Op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3127]
WARNING: [Synth 8-4448] missing assignment for 'EX_Use_Carry' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3127]
WARNING: [Synth 8-4448] missing assignment for 'EX_CMP_Op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3127]
WARNING: [Synth 8-4448] missing assignment for 'EX_Unsigned_Op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3127]
WARNING: [Synth 8-4448] missing assignment for 'ex_load_alu_carry' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3127]
WARNING: [Synth 8-4448] missing assignment for 'ex_enable_alu_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3127]
WARNING: [Synth 8-4448] missing assignment for 'ex_alu_sel_logic_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3127]
WARNING: [Synth 8-4448] missing assignment for 'EX_Shift_Op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_Logic_Op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_Sext_Op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_Pattern_Cmp_Sel' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_CLZ_Instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_SWAP_Instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_SWAP_BYTE_Instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_Logic_Sel' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'EX_Sign_Extend_Sel' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'ex_enable_sext_shift_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'ex_load_shift_carry' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3210]
WARNING: [Synth 8-4448] missing assignment for 'ex_sel_alu_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3318]
WARNING: [Synth 8-4448] missing assignment for 'EX_Left_Shift' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3437]
WARNING: [Synth 8-4448] missing assignment for 'EX_Arith_Shift' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3437]
WARNING: [Synth 8-4448] missing assignment for 'ex_set_bip' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3549]
WARNING: [Synth 8-4448] missing assignment for 'ex_set_MSR_IE_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3572]
WARNING: [Synth 8-4448] missing assignment for 'ex_set_MSR_EE_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3604]
WARNING: [Synth 8-4448] missing assignment for 'ex_is_multi_or_load_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3635]
WARNING: [Synth 8-4448] missing assignment for 'ex_is_multi_instr2' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3666]
WARNING: [Synth 8-4448] missing assignment for 'ex_is_mul_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3684]
WARNING: [Synth 8-4448] missing assignment for 'EX_FPU_Op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3699]
WARNING: [Synth 8-4448] missing assignment for 'EX_FPU_Cond' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3699]
WARNING: [Synth 8-4448] missing assignment for 'ex_start_fpu_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3699]
WARNING: [Synth 8-4448] missing assignment for 'EX_Not_FPU_Instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3699]
WARNING: [Synth 8-4448] missing assignment for 'ex_is_fpu_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3699]
WARNING: [Synth 8-4448] missing assignment for 'ex_is_bs_instr_I' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3729]
WARNING: [Synth 8-4448] missing assignment for 'ex_is_fsl_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3746]
WARNING: [Synth 8-4448] missing assignment for 'EX_Div_Unsigned' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3763]
WARNING: [Synth 8-4448] missing assignment for 'ex_is_div_instr_I' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3780]
WARNING: [Synth 8-4448] missing assignment for 'ex_gpr_write' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3943]
WARNING: [Synth 8-4448] missing assignment for 'ex_gpr_write_dbg' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3943]
WARNING: [Synth 8-4448] missing assignment for 'ex_valid' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3999]
WARNING: [Synth 8-4448] missing assignment for 'ex_valid_jump' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4012]
WARNING: [Synth 8-4448] missing assignment for 'ex_valid_keep' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4030]
WARNING: [Synth 8-4448] missing assignment for 'ex_gpr_write_addr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4062]
WARNING: [Synth 8-4448] missing assignment for 'MEM_DataBus_Addr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4130]
WARNING: [Synth 8-4448] missing assignment for 'MEM_DataBus_Access' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4130]
WARNING: [Synth 8-4448] missing assignment for 'MEM_DataBus_Read' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4130]
WARNING: [Synth 8-4448] missing assignment for 'MEM_DataBus_Write' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4130]
WARNING: [Synth 8-4448] missing assignment for 'MEM_DataBus_Exclusive' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4130]
WARNING: [Synth 8-4448] missing assignment for 'ex_branch_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4226]
WARNING: [Synth 8-4448] missing assignment for 'ex_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4253]
WARNING: [Synth 8-4448] missing assignment for 'ex_Write_ICache_i' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4265]
WARNING: [Synth 8-4448] missing assignment for 'ex_Write_DCache_decode' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4265]
WARNING: [Synth 8-4448] missing assignment for 'ex_mbar_decode' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4265]
WARNING: [Synth 8-4448] missing assignment for 'ex_mbar_is_sleep' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4265]
WARNING: [Synth 8-4448] missing assignment for 'ex_fpu_div_op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4471]
WARNING: [Synth 8-4448] missing assignment for 'ex_fpu_cmp_op' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4471]
INFO: [Synth 8-3491] module 'carry_or' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_or.vhd:151' bound to instance 'mem_wait_on_ready_N_carry_or' of component 'carry_or' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4523]
INFO: [Synth 8-638] synthesizing module 'carry_or' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_or.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'carry_or' (17#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_or.vhd:161]
INFO: [Synth 8-3491] module 'carry_and' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/carry_and.vhd:151' bound to instance 'mem_PipeRun_carry_and' of component 'carry_and' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4539]
WARNING: [Synth 8-4448] missing assignment for 'mem_is_bs_instr' on 'NULL' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4554]
INFO: [Common 17-14] Message 'Synth 8-4448' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3888] merging register 'WB_Div_Overflow_reg' into 'ex_start_div_i_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:6149]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1737]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti' (18#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:557]
INFO: [Synth 8-3491] module 'Data_Flow_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:190' bound to instance 'Data_Flow_I' of component 'Data_Flow_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_core.vhd:6882]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:612]
INFO: [Synth 8-3491] module 'Register_File_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/register_file_gti.vhd:184' bound to instance 'Register_File_I' of component 'Register_File_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1360]
INFO: [Synth 8-638] synthesizing module 'Register_File_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/register_file_gti.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti' (19#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/register_file_gti.vhd:216]
INFO: [Synth 8-3491] module 'Operand_Select_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/operand_select_gti.vhd:211' bound to instance 'Operand_Select_I' of component 'Operand_Select_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1389]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/operand_select_gti.vhd:281]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/operand_select_gti.vhd:316]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/operand_select_gti.vhd:402]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/operand_select_gti.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti' (20#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/operand_select_gti.vhd:281]
INFO: [Synth 8-3491] module 'ALU' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:186' bound to instance 'ALU_I' of component 'ALU' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1450]
INFO: [Synth 8-638] synthesizing module 'ALU' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:213]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit' (21#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized1' (21#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU' (22#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/alu.vhd:213]
INFO: [Synth 8-3491] module 'Shift_Logic_Module_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/shift_logic_gti.vhd:162' bound to instance 'Shift_Logic_Module_I' of component 'Shift_Logic_Module_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1479]
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/shift_logic_gti.vhd:192]
WARNING: [Synth 8-3848] Net mask_0_15_orig in module/entity Shift_Logic_Module_gti does not have driver.
WARNING: [Synth 8-3848] Net mask_16_23_orig in module/entity Shift_Logic_Module_gti does not have driver.
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti' (23#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/shift_logic_gti.vhd:192]
INFO: [Synth 8-3491] module 'mul_unit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/mul_unit.vhd:162' bound to instance 'MUL_Unit_I' of component 'MUL_Unit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1511]
INFO: [Synth 8-638] synthesizing module 'mul_unit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/mul_unit.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (24#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/mul_unit.vhd:188]
INFO: [Synth 8-3491] module 'Barrel_Shifter_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/barrel_shifter_gti.vhd:169' bound to instance 'Barrel_Shifter_I' of component 'Barrel_Shifter_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1540]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/barrel_shifter_gti.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti' (25#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/barrel_shifter_gti.vhd:193]
INFO: [Synth 8-3491] module 'WB_Mux' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:158' bound to instance 'WB_Mux_I' of component 'WB_Mux' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1636]
INFO: [Synth 8-638] synthesizing module 'WB_Mux' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:223]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit' (26#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:185]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-3491] module 'WB_Mux_Bit' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_bit_gti.vhd:164' bound to instance 'Wb_Mux_I1' of component 'WB_Mux_Bit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:555]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux' (27#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/wb_mux_gti.vhd:223]
INFO: [Synth 8-3491] module 'Zero_Detect_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/zero_detect_gti.vhd:177' bound to instance 'Zero_Detect_I' of component 'Zero_Detect_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1706]
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/zero_detect_gti.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti' (28#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/zero_detect_gti.vhd:194]
INFO: [Synth 8-3491] module 'Byte_Doublet_Handle_gti' declared at '/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/byte_doublet_handle_gti.vhd:216' bound to instance 'Byte_Doublet_Handle_gti_I' of component 'Byte_Doublet_Handle_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:1732]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/byte_doublet_handle_gti.vhd:362]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/byte_doublet_handle_gti.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti' (29#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_logic_gti.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic' (30#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_logic_gti.vhd:223]
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/msr_reg_gti.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti' (31#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/msr_reg_gti.vhd:213]
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/exception_registers_gti.vhd:209]
INFO: [Synth 8-638] synthesizing module 'mux_bus' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/mux_bus.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'mux_bus' (32#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/mux_bus.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti' (33#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/exception_registers_gti.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Fpu' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/fpu.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'Fpu' (34#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/fpu.vhd:202]
INFO: [Synth 8-638] synthesizing module 'PVR' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pvr.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'PVR' (35#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/pvr.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti' (36#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/data_flow_gti.vhd:612]
INFO: [Synth 8-638] synthesizing module 'read_data_mux' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/read_data_mux_gti.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'read_data_mux' (37#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/read_data_mux_gti.vhd:155]
INFO: [Synth 8-638] synthesizing module 'DAXI_interface' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/daxi_interface.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface' (38#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/daxi_interface.vhd:235]
INFO: [Synth 8-638] synthesizing module 'instr_mux' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/instr_mux.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'instr_mux' (39#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/instr_mux.vhd:173]
INFO: [Synth 8-638] synthesizing module 'IAXI_Interface' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/iaxi_interface.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'IAXI_Interface' (40#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/iaxi_interface.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Debug' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/debug.vhd:332]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (41#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (41#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (41#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (41#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized7' (41#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized9' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized9' (41#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized11' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized11' (41#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/debug.vhd:877]
INFO: [Synth 8-638] synthesizing module 'address_hit' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/address_hit.vhd:172]
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E' (42#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_primitives.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'address_hit' (43#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/address_hit.vhd:172]
WARNING: [Synth 8-3848] Net Stop_CPU in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_stop_cpu_i in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_dbg_inhibit_ex_i in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_dbg_stop_instr_fetch_i in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_wb_gpr_wr_dbg in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_stopping_allowed in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_pc_brk_insert in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_single_Step_CPU in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_single_Step_CPU_1 in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_single_Step_CPU_2 in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_dbg_clean_stop_i in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_new_dbg_instr_shifting_CLK in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_start_dbg_exec in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_start_single_step in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_continue_from_brk in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_force_stop_cmd in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_point_hit in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_of_brki_hit in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_pc_brk in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_watchpoint_brk_hold in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_normal_stop_cmd in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_if_debug_ready_i in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_read_register_PC_1 in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_read_register_MSR_1 in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_capture_info in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_control_reg in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_status_Reg in module/entity Debug does not have driver.
WARNING: [Synth 8-3848] Net Debug_data_rd_reg in module/entity Debug does not have driver.
INFO: [Synth 8-256] done synthesizing module 'Debug' (44#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/debug.vhd:332]
INFO: [Synth 8-638] synthesizing module 'MMU' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/mmu.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'MMU' (45#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/mmu.vhd:256]
WARNING: [Synth 8-3848] Net M_AXI_IC_AWDOMAIN in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_AWSNOOP in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_AWBAR in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_WACK in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_ARDOMAIN in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_ARSNOOP in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_ARBAR in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_RACK in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_ACREADY in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_CRVALID in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_CRRESP in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_CDVALID in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_CDDATA in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_IC_CDLAST in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_AWDOMAIN in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_AWSNOOP in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_AWBAR in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_WACK in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_ARDOMAIN in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_ARSNOOP in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_ARBAR in module/entity MicroBlaze_Core does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_DC_RACK in module/entity MicroBlaze_Core does not have driver.
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core' (46#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze_core.vhd:849]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze' (47#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/microblaze.vhd:824]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_microblaze_1_0' (48#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/synth/reference_nic_microblaze_1_0.vhd:134]
WARNING: [Synth 8-350] instance 'microblaze_1' of module 'reference_nic_microblaze_1_0' requires 70 connections, but only 58 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:636]
INFO: [Synth 8-638] synthesizing module 'reference_nic_microblaze_1_axi_periph_1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:845]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_2HBMK9' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:3]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_2HBMK9' (49#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:3]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1S5EB47' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:135]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1S5EB47' (50#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:135]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1TZR6L7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:1325]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1TZR6L7' (51#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:1325]
INFO: [Synth 8-638] synthesizing module 'reference_nic_xbar_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/synth/reference_nic_xbar_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_axi_crossbar' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' (52#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder' (53#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter' (54#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' (54#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc' (55#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' (55#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' (55#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice' (56#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' (56#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_decerr_slave' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_decerr_slave' (57#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' (58#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_axi_crossbar' (59#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_xbar_0' (60#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/synth/reference_nic_xbar_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_microblaze_1_axi_periph_1' (61#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:845]
WARNING: [Synth 8-350] instance 'microblaze_1_axi_periph' of module 'reference_nic_microblaze_1_axi_periph_1' requires 63 connections, but only 52 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:695]
INFO: [Synth 8-638] synthesizing module 'microblaze_1_local_memory_imp_1R0RFIH' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:281]
INFO: [Synth 8-638] synthesizing module 'reference_nic_dlmb_bram_if_cntlr_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/synth/reference_nic_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (62#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (63#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (64#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_dlmb_bram_if_cntlr_0' (65#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_bram_if_cntlr_0/synth/reference_nic_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'reference_nic_dlmb_v10_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/synth/reference_nic_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:144]
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-256] done synthesizing module 'FDS' (66#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (67#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_dlmb_v10_0' (68#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/synth/reference_nic_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'reference_nic_dlmb_v10_0' requires 25 connections, but only 24 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:430]
INFO: [Synth 8-638] synthesizing module 'reference_nic_ilmb_bram_if_cntlr_1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_bram_if_cntlr_1/synth/reference_nic_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_ilmb_bram_if_cntlr_1' (69#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_bram_if_cntlr_1/synth/reference_nic_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'reference_nic_ilmb_v10_1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_v10_1/synth/reference_nic_ilmb_v10_1.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_ilmb_v10_1' (70#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_v10_1/synth/reference_nic_ilmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'reference_nic_ilmb_v10_1' requires 25 connections, but only 24 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:476]
INFO: [Synth 8-638] synthesizing module 'reference_nic_lmb_bram_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_lmb_bram_0/synth/reference_nic_lmb_bram_0.vhd:75]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (71#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6' (72#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (73#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' (73#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (73#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (74#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (75#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (76#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth' (77#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0' (78#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_lmb_bram_0' (79#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_lmb_bram_0/synth/reference_nic_lmb_bram_0.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'microblaze_1_local_memory_imp_1R0RFIH' (80#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:281]
INFO: [Synth 8-638] synthesizing module 'reference_nic_nf10_datapath_1_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/synth/reference_nic_nf10_datapath_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_datapath' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/new/nf10_datapath.v:23]
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (81#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (82#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter' (83#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter_0' (84#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (84#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (84#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup' (85#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup_0' (86#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/synth/nf10_bram_output_queues_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized1' (86#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized1' (86#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized2' (86#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized2' (86#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:289]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues' (87#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues_0' (88#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/synth/nf10_bram_output_queues_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'nf10_datapath' (89#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/work/nf10_user_datapath.srcs/sources_1/new/nf10_datapath.v:23]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_nf10_datapath_1_0' (90#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_nf10_datapath_1_0/synth/reference_nic_nf10_datapath_1_0.v:55]
WARNING: [Synth 8-350] instance 'nf10_datapath_1' of module 'reference_nic_nf10_datapath_1_0' requires 79 connections, but only 49 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:770]
INFO: [Synth 8-638] synthesizing module 'reference_nic_proc_sys_reset_1_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/synth/reference_nic_proc_sys_reset_1_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26296]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (91#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26296]
INFO: [Synth 8-256] done synthesizing module 'lpf' (92#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (93#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'sequence' (94#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (95#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_proc_sys_reset_1_0' (96#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/synth/reference_nic_proc_sys_reset_1_0.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'reference_nic_proc_sys_reset_1_0' requires 10 connections, but only 9 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:820]
INFO: [Synth 8-638] synthesizing module 'reference_nic_vc709_10g_interface_1_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/synth/reference_nic_vc709_10g_interface_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'vc709_10g_interface' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/vc709_10g_interface.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_control' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/clock_control/clock_control.vhd:114]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (97#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-638] synthesizing module 'clock_control_program' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control_program' (98#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (99#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/clock_control/clock_control.vhd:114]
INFO: [Synth 8-638] synthesizing module 'network_module' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_block' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (100#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' (101#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_wrapper' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' (102#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' (103#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'RAM16X1D' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-256] done synthesizing module 'RAM16X1D' (104#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-638] synthesizing module 'FDE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'FDE' (105#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' (106#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (107#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' (108#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' (109#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' (110#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' (111#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:786]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' (112#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' (113#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' (114#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' (115#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' (116#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' (117#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:330]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:372]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:385]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' (118#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:216]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' (119#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' (120#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' (121#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' (122#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' (123#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' (124#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' (124#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' (124#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' (125#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'FDR' (126#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' (127#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' (128#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' (129#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' (130#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' (131#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' (132#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' (133#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:226]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:285]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' (134#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' (135#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' (136#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' (137#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' (138#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' (139#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
WARNING: [Synth 8-350] instance 'management_inst' of module 'ten_gig_eth_pcs_pma_v3_0_management_top' requires 109 connections, but only 103 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:614]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' (140#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' (141#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' (141#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' (141#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' (141#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' (142#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' (143#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-3888] merging register 'pcs_reset_clear_core_intr_reg' into 'pma_pmd_reset_clear_core_intr_reg' in module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:419]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' (144#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' (145#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_wrapper' (146#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0' (147#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
WARNING: [Synth 8-350] instance 'ten_gig_eth_pcs_pma_ip_core' of module 'ten_gig_eth_pcs_pma_v3_0' requires 65 connections, but only 39 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:225]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (148#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' (149#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:408]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_block' (150#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip' (151#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip_block' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_v12_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'xgmac_gen' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (152#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-638] synthesizing module 'tx' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-638] synthesizing module 'tx_config_sync' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'tx_config_sync' (153#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_tx_xgmac' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:283]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:371]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:531]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:208]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'axi_tx_xgmac' (154#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-638] synthesizing module 'tx_pause_control' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'tx_pause_control' (155#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-638] synthesizing module 'tx_framing' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:305]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'tx_framing' (156#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-638] synthesizing module 'tx_addr_decode' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tx_addr_decode' (157#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tx_crc_pipeline' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tx_pipeline' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'tx_pipeline' (158#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-638] synthesizing module 'tx_crc' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-638] synthesizing module 'tx_crc32_64' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'tx_crc32_64' (159#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'tx_crc' (160#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-638] synthesizing module 'tx_crc_insert' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:161]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_insert' (161#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_pipeline' (162#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tx_start_align' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'tx_start_align' (163#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-638] synthesizing module 'tx_controller' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tx_state' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:354]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1084]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1245]
INFO: [Synth 8-3888] merging register 'data_avail_reg_reg[7:0]' into 'data_avail_direct_reg[7:0]' in module 'tx_state' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1503]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:532]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:386]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:402]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:798]
INFO: [Synth 8-256] done synthesizing module 'tx_state' (164#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_control' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:274]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_calc' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_calc' (165#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_counter' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_counter' (166#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_control' (167#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'tx_controller' (168#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'tx' (169#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-638] synthesizing module 'rx' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_rx_xgmac' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_rx_xgmac' (170#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-638] synthesizing module 'rx_config_sync' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'rx_config_sync' (171#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ddr_synchronise' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'ddr_synchronise' (172#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-638] synthesizing module 'decode_frame' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'decode_frame' (173#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-638] synthesizing module 'rx_crc32_64' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'rx_crc32_64' (174#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-638] synthesizing module 'error_check' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-3888] merging register 'statistics_valid_reg' into 'reset_errors_reg' in module 'error_check' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'error_check' (175#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-638] synthesizing module 'add_recognition' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'add_recognition' (176#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rx_control' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'rx_control' (177#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rx_pause_control' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx_pause_control' (178#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx' (179#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-638] synthesizing module 'rs' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (180#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-638] synthesizing module 'link_fail_tx' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'link_fail_tx' (181#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-638] synthesizing module 'link_fail_rx' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'link_fail_rx' (182#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'rs' (183#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'xgmac_gen' (184#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_v12_0' (185#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip_block' (186#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip' (187#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_interface' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple' (188#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple__parameterized0' (188#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (189#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized1' (190#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory' (191#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (192#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (193#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (194#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (195#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (196#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (197#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (198#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (199#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (200#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (201#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (202#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (203#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (204#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (205#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (206#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth' (207#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0' (208#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
WARNING: [Synth 8-689] width (16) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/rx_interface.v:548]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/rx_interface.v:549]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo_xgemac_rxif' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized3' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized3' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (209#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (210#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (210#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (210#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (211#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (211#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (211#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (211#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (211#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized0' (211#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized1' (211#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo_xgemac_rxif' (212#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'rx_interface' (213#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'tx_interface' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/tx_interface.v:160]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/tx_interface.v:161]
INFO: [Synth 8-256] done synthesizing module 'tx_interface' (214#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'network_module' (215#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (216#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-638] synthesizing module 'xgbaser_gt_same_quad_wrapper' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/imports/network_interface/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (217#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
WARNING: [Synth 8-350] instance 'clkgen_i' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/imports/network_interface/xgbaser_gt_same_quad_wrapper.v:140]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (218#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (219#489) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' (220#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'xgbaser_gt_same_quad_wrapper' (221#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/imports/network_interface/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-256] done synthesizing module 'vc709_10g_interface' (222#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/vc709_10g_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_vc709_10g_interface_1_0' (223#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/synth/reference_nic_vc709_10g_interface_1_0.v:55]
WARNING: [Synth 8-350] instance 'vc709_10g_interface_1' of module 'reference_nic_vc709_10g_interface_1_0' requires 26 connections, but only 12 given [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:830]
INFO: [Synth 8-256] done synthesizing module 'reference_nic' (224#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/hdl/reference_nic.v:519]
INFO: [Synth 8-256] done synthesizing module 'reference_nic_wrapper' (225#489) [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/imports/hdl/reference_nic_wrapper.v:3]
finished Rtl Elaboration : Time (s): cpu = 00:03:56 ; elapsed = 00:04:01 . Memory (MB): peak = 578.422 ; gain = 463.918
Start RTL Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:01 . Memory (MB): peak = 578.422 ; gain = 463.918
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_1[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_2[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_3[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_4[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_5[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_6[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_7[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_8[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_9[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_10[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_11[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_12[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_13[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_13[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_13[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MDM_Core:Dbg_Reg_En_13[3] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Netlist 29-17] Analyzing 2641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst'
INFO: [Project 1-258] One or more synthesis constraints were not read correctly while reading constraint file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/.Xil/reference_nic_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/.Xil/reference_nic_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/reference_nic_proc_sys_reset_1_0_board.xdc] for cell 'reference_nic_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/reference_nic_proc_sys_reset_1_0_board.xdc] for cell 'reference_nic_i/proc_sys_reset_1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/reference_nic_proc_sys_reset_1_0.xdc] for cell 'reference_nic_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_proc_sys_reset_1_0/reference_nic_proc_sys_reset_1_0.xdc] for cell 'reference_nic_i/proc_sys_reset_1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0_board.xdc] for cell 'reference_nic_i/clk_wiz_1/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0_board.xdc] for cell 'reference_nic_i/clk_wiz_1/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0.xdc] for cell 'reference_nic_i/clk_wiz_1/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0.xdc] for cell 'reference_nic_i/clk_wiz_1/inst'
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_clk_wiz_1_0/reference_nic_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/.Xil/reference_nic_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/.Xil/reference_nic_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/reference_nic_microblaze_1_0.xdc] for cell 'reference_nic_i/microblaze_1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/reference_nic_microblaze_1_0.xdc] for cell 'reference_nic_i/microblaze_1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/reference_nic_dlmb_v10_0.xdc] for cell 'reference_nic_i/microblaze_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_dlmb_v10_0/reference_nic_dlmb_v10_0.xdc] for cell 'reference_nic_i/microblaze_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_v10_1/reference_nic_ilmb_v10_1.xdc] for cell 'reference_nic_i/microblaze_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_ilmb_v10_1/reference_nic_ilmb_v10_1.xdc] for cell 'reference_nic_i/microblaze_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc]
INFO: [Project 1-258] One or more synthesis constraints were not read correctly while reading constraint file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/.Xil/reference_nic_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/.Xil/reference_nic_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
INFO: [Common 17-14] Message 'Vivado 12-1399' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'reference_nic_i/vc709_10g_interface_1/inst/network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Completed Processing XDC Constraints

Generating merged BMM file for the design top 'reference_nic_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2609 instances were transformed.
  FD => FDCE: 48 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDCE: 584 instances
  FDR => FDRE: 160 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 130 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  MULT_AND => LUT2: 2 instances
  MUXCY_L => MUXCY: 361 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  SRL16 => SRL16E: 741 instances

Phase 0 | Netlist Checksum: e4095fca
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:06:08 ; elapsed = 00:05:56 . Memory (MB): peak = 1760.469 ; gain = 1645.965

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
WARNING: set_property VCCAUX_IO could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 5).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 6).
WARNING: set_property VCCAUX_IO could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 9).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 10).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 11).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 12).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 26).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 27).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 36).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 37).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 38).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 39).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 40).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 41).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 42).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 43).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 90).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 91).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 92).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 93).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 95).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 96).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 97).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 98).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 100).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 101).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 102).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 103).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 105).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 106).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 107).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 108).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 127).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 128).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 129).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 130).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 131).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 132).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 133).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 134).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 136).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 137).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 138).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 139).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 140).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 141).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 142).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 143).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 145).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 146).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 147).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 148).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 149).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 150).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 151).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 152).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 153).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 154).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 155).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 156).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 157).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 158).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 159).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 160).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 164).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 165).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 166).
WARNING: set_property PULLUP could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 167).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 168).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 170).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 171).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 172).
WARNING: set_property PULLUP could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 173).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 174).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 176).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 177).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 178).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 179).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 181).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 182).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 183).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 184).
WARNING: set_property VCCAUX_IO could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 5).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 6).
WARNING: set_property VCCAUX_IO could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 9).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 10).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 11).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 12).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 26).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 27).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 36).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 37).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 38).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 39).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 40).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 41).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 42).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 43).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 86).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 87).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 88).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 89).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 90).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 92).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 93).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 94).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 95).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 96).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 98).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 99).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 100).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 101).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 102).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 104).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 105).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 106).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 107).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 108).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 131).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 132).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 133).
WARNING: set_property PULLUP could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 134).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 135).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 137).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 138).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 139).
WARNING: set_property PULLUP could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 140).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 141).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 143).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 144).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 145).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 146).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 148).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 149).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 150).
WARNING: set_property PACKAGE_PIN could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 151).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 193).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 194).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 207).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 208).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 209).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 210).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 211).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 212).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 213).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 214).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 217).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 218).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 219).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 220).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 221).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 222).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 223).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 224).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 226).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 227).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 228).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 229).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 230).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 231).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 232).
WARNING: set_property SLEW could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 233).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 234).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 235).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 236).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 237).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 238).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 239).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 240).
WARNING: set_property DRIVE could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 241).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 268).
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 269).
WARNING: set_property PULLUP could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 270).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc, line 283).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:17 ; elapsed = 00:06:05 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:06:17 ; elapsed = 00:06:05 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------

INFO: [Synth 8-3888] merging register 'ex_MSR_clear_decode_reg' into 'ex_MSR_set_decode_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2304]
INFO: [Synth 8-3888] merging register 'ex_Sel_SPR_EAR_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2327]
INFO: [Synth 8-3888] merging register 'ex_Sel_SPR_EDR_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2328]
INFO: [Synth 8-3888] merging register 'ex_Sel_SPR_FSR_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2329]
INFO: [Synth 8-3888] merging register 'ex_Sel_SPR_PVR_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2330]
INFO: [Synth 8-3888] merging register 'ex_Sel_SPR_BTR_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2331]
INFO: [Synth 8-3888] merging register 'ex_Sel_SPR_SLR_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2332]
INFO: [Synth 8-3888] merging register 'ex_Sel_SPR_SHR_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2333]
INFO: [Synth 8-3888] merging register 'ex_Interrupt_Brk_combo_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2501]
INFO: [Synth 8-3888] merging register 'FSL_Will_Dbg_Break_reg' into 'ex_MSR_set_decode_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:2505]
INFO: [Synth 8-3888] merging register 'ex_Take_Intr_or_Exc_keep_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:1361]
INFO: [Synth 8-3888] merging register 'EX_CLZ_Instr_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3218]
INFO: [Synth 8-3888] merging register 'ex_is_mul_instr_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3688]
INFO: [Synth 8-3888] merging register 'ex_is_fpu_instr_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3707]
INFO: [Synth 8-3888] merging register 'EX_Div_Unsigned_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3769]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_ESR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4815]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_EAR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4816]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_EDR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4817]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_FSR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4818]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_PVR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4819]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_BTR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4820]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_SLR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4821]
INFO: [Synth 8-3888] merging register 'mem_Sel_SPR_SHR_I_reg' into 'mem_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4822]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_ESR_reg' into 'wb_is_fpu_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5209]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_EAR_reg' into 'wb_is_fpu_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5210]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_EDR_reg' into 'wb_is_fpu_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5211]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_FSR_reg' into 'wb_is_fpu_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5212]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_PVR_reg' into 'wb_is_mul_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5213]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_BTR_reg' into 'wb_is_fpu_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5214]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_SLR_reg' into 'wb_is_fpu_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5215]
INFO: [Synth 8-3888] merging register 'WB_Sel_SPR_SHR_reg' into 'ex_MSR_set_decode_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5216]
INFO: [Synth 8-3888] merging register 'ex_potential_exception_reg' into 'ex_Sel_SPR_ESR_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:5416]
INFO: [Synth 8-3888] merging register 'wb_clr_ESR_l_reg' into 'wb_is_fpu_instr_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:6105]
INFO: [Synth 8-3888] merging register 'WB_Word_Access_reg' into 'WB_Quadlet_Access_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:6134]
INFO: [Synth 8-3888] merging register 'ex_start_fpu_i_reg' into 'ex_Write_ICache_i_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:3705]
INFO: [Synth 8-3888] merging register 'ex_Write_DCache_decode_reg' into 'ex_Write_ICache_i_reg' in module 'Decode_gti' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_microblaze_1_0/microblaze_v9_1/hdl/vhdl/decode_gti.vhd:4270]
INFO: [Synth 8-3888] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' in module 'axi_crossbar_v2_0_decerr_slave' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:135]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-802] inferred FSM for state register 'axi_tx_state_reg' in module 'axi_tx_xgmac'
INFO: [Synth 8-3888] merging register 'underrun_reg_reg' into 'is_underrun_reg' in module 'tx_state' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:930]
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (2 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-3354] encoded FSM with state register 'axi_tx_state_reg' using encoding 'one-hot' in module 'axi_tx_xgmac'
Report RTL Partitions: 
-----+--------------------------------------+-----------+---------
     |RTL Partition                         |Replication|Instances
-----+--------------------------------------+-----------+---------
1    |reference_nic_clk_wiz_1_0_clk_wiz__GC0|          1|        3
2    |ten_gig_eth_pcs_pma_ip_block          |          4|    16255
3    |ten_gig_eth_mac_ip_block              |          4|    18537
4    |network_module__xdcDup__1__GC0        |          1|     2122
5    |network_module__xdcDup__2__GC0        |          1|     2122
6    |network_module__xdcDup__3__GC0        |          1|     2122
7    |network_module__GC0                   |          1|     2122
8    |vc709_10g_interface__GC0              |          1|      537
9    |reference_nic__GC0                    |          1|    33084
-----+--------------------------------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:37 ; elapsed = 00:06:26 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[7] ) is unused and will be removed from module reg__646.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[6] ) is unused and will be removed from module reg__646.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[5] ) is unused and will be removed from module reg__646.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[4] ) is unused and will be removed from module reg__646.
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module reg__204.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[1] ) is unused and will be removed from module reg__213.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[2] ) is unused and will be removed from module reg__213.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[6] ) is unused and will be removed from module reg__213.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[7] ) is unused and will be removed from module reg__213.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[9] ) is unused and will be removed from module reg__213.
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module reg__1884.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[1] ) is unused and will be removed from module reg__1885.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[2] ) is unused and will be removed from module reg__1885.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[6] ) is unused and will be removed from module reg__1885.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[7] ) is unused and will be removed from module reg__1885.
WARNING: [Synth 8-3332] Sequential element (\control_reg_reg[9] ) is unused and will be removed from module reg__1885.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[3] ) is unused and will be removed from module reg__416.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[2] ) is unused and will be removed from module reg__416.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[1] ) is unused and will be removed from module reg__416.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[0] ) is unused and will be removed from module reg__416.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[3] ) is unused and will be removed from module reg__417.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[2] ) is unused and will be removed from module reg__417.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[1] ) is unused and will be removed from module reg__417.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[0] ) is unused and will be removed from module reg__417.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[3] ) is unused and will be removed from module reg__418.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[2] ) is unused and will be removed from module reg__418.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[1] ) is unused and will be removed from module reg__418.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[0] ) is unused and will be removed from module reg__418.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[3] ) is unused and will be removed from module reg__419.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[2] ) is unused and will be removed from module reg__419.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module reg__419.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module reg__419.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module reg__524.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module reg__524.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v3_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v3_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[3] ) is unused and will be removed from module reg__554.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[2] ) is unused and will be removed from module reg__554.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[1] ) is unused and will be removed from module reg__554.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65520_all/q_reg[0] ) is unused and will be removed from module reg__554.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[15] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[14] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[13] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[12] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[11] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[10] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[9] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[8] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[7] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[6] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[5] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[4] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[3] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[2] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[1] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[0] ) is unused and will be removed from module reg__1407.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[15] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[14] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[13] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[12] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[11] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[10] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[9] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[8] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[7] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[6] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[5] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[4] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[3] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[2] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[1] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65522_all/q_reg[0] ) is unused and will be removed from module reg__555.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[20] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[19] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[18] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[17] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[16] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[15] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[14] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[13] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[12] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[11] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[10] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[9] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[8] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[7] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[6] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[5] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[4] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[3] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[2] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[1] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[0] ) is unused and will be removed from module reg__556.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[31] ) is unused and will be removed from module reg__559.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[30] ) is unused and will be removed from module reg__559.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[29] ) is unused and will be removed from module reg__559.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[28] ) is unused and will be removed from module reg__559.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[27] ) is unused and will be removed from module reg__559.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[26] ) is unused and will be removed from module reg__559.
WARNING: [Synth 8-3332] Sequential element (\drp_ipif_i/synch_1/word0_reg[25] ) is unused and will be removed from module reg__559.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_1_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_1_8_11/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_8_11/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_14/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_13_8/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_7_0/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/ipif_addr_dclk_reg' and it is trimmed from '16' to '9' bits. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:195]
INFO: [Synth 8-3888] merging register 'ifg_control_inst/axi_eof_reg_reg' into 'state_inst/axi_eof_d1_reg' in module 'partition' [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:407]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg' and it is trimmed from '64' to '49' bits. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data1_reg' and it is trimmed from '36' to '35' bits. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data2_reg' and it is trimmed from '36' to '35' bits. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:152]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:43 ; elapsed = 00:06:32 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal inst/output_queues[0].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[1].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[2].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[3].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[4].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reference_nic_i/vc709_10g_interface_1/inst/network_inst_3i_4/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reference_nic_i/vc709_10g_interface_1/inst/network_inst_2i_3/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reference_nic_i/vc709_10g_interface_1/inst/network_inst_1i_2/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reference_nic_i/vc709_10g_interface_1/inst/network_inst_0i_1/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reference_nic_i/vc709_10g_interface_1/inst/i_0/\cc_inst/processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reference_nic_i/vc709_10g_interface_1/inst/i_0/\cc_inst/in_port_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/data_bytes_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rsgen/detect_link_fail/seq_cnt_rst_val_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rsgen/detect_link_fail/seq_cnt_inc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /txgen/tx_controller_inst/\state_inst/reg_next_terminate_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/full_bytes_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /txgen/\config_sync_i/G_ASYNC.tx_1588_inband_cmd_enable_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ten_gig_eth_pcs_pma_ip_block:/\ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i /\rx_pcs_i/rx_decoder_i /\mcp1_dec_c4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_ip_block:/\ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:30 ; elapsed = 00:07:20 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 1 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:1]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 21 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:21]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/sources_1/bd/reference_nic/ip/reference_nic_vc709_10g_interface_1_0/work/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 1 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:1]
WARNING: [Synth 8-565] redefining clock 'xgemac_clk_156'
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 21 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:21]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 30 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:30]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 31 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:31]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 32 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:32]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 110 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:110]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 111 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:111]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 112 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:112]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 113 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:113]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 114 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:114]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 115 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:115]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 116 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:116]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 117 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:117]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 289 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:289]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 293 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:293]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 298 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:298]
WARNING: [Synth 8-3321] Empty to list for constraint at line 305 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:305]
WARNING: [Synth 8-3321] Empty from list for constraint at line 312 of /root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc. [/root/NetFPGA-10G-VC709-bkup/projects/reference_nic/reference_nic.srcs/constrs_1/imports/new/vc709_10g_interface.xdc:312]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:49 ; elapsed = 00:07:39 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------

info: (0) optimizing 'reference_nic_i/vc709_10g_interface_1/inst/\network_inst_0/ten_gig_eth_pcs_pma_inst /inst/gt0_rxresetdone_i_rega_reg/D' (path group default) @ -1359.1ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:52 ; elapsed = 00:07:42 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (777). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 770 flops. Number of control sets: before: 481 after: 320
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:29 ; elapsed = 00:08:19 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:36 ; elapsed = 00:08:27 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:37 ; elapsed = 00:08:27 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:45 ; elapsed = 00:08:36 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+---------------+-----
     |Cell           |Count
-----+---------------+-----
1    |AND2B1L        |    1
2    |BSCANE2        |    1
3    |BUFG           |    8
4    |BUFH           |    4
5    |BUFHCE_1       |    1
6    |CARRY4         |  486
7    |GND            |    1
8    |GTHE2_CHANNEL_1|    4
9    |GTHE2_COMMON   |    1
10   |IBUFDS_GTE2    |    1
11   |INV            |    1
12   |LUT1           | 1282
13   |LUT2           | 3479
14   |LUT3           | 8780
15   |LUT4           | 3120
16   |LUT5           | 5663
17   |LUT6           |11198
18   |LUT6_2         |  111
19   |MMCME2_ADV     |    1
20   |MMCME2_BASE    |    1
21   |MULT_AND       |    1
22   |MUXCY          |  278
23   |MUXCY_L        |  326
24   |MUXF7          |  313
25   |MUXF8          |    4
26   |RAM16X1D       |  552
27   |RAM32M         |  130
28   |RAM64M         |    2
29   |RAMB18E1_1     |    5
30   |RAMB18E1_2     |    8
31   |RAMB18E1_3     |    4
32   |RAMB36E1_1     |    2
33   |RAMB36E1_2     |   56
34   |RAMB36E1_3     |    1
35   |RAMB36E1_4     |   16
36   |SRL16          |  737
37   |SRL16E         |  105
38   |SRLC16E        |    8
39   |VCC            |    1
40   |XORCY          |   89
41   |FD             |   47
42   |FDCE           | 1787
43   |FDC_1          |    1
44   |FDE            |  584
45   |FDPE           |  325
46   |FDR            |  119
47   |FDRE           |34779
48   |FDRE_1         |    1
49   |FDS            |    5
50   |FDSE           | 1158
51   |IBUF           |    3
52   |IBUFGDS        |    1
-----+---------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:48 ; elapsed = 00:08:39 . Memory (MB): peak = 1760.469 ; gain = 1645.965
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 18 critical warnings and 9740 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:08:48 ; elapsed = 00:08:39 . Memory (MB): peak = 1760.469 ; gain = 1645.965
INFO: [Netlist 29-17] Analyzing 2714 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Opt 31-138] Pushed 12 inverter(s).
Generating merged BMM file for the design top 'reference_nic_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2500 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 207 instances
  FD => FDCE: 47 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDCE: 584 instances
  FDR => FDRE: 119 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 111 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  MULT_AND => LUT2: 1 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 130 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  SRL16 => SRL16E: 737 instances
  SRLC16E => SRL16E: 1 instances

Phase 0 | Netlist Checksum: 6594111c
937 Infos, 475 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:04 ; elapsed = 00:08:55 . Memory (MB): peak = 2106.719 ; gain = 1888.762
# write_checkpoint reference_nic_wrapper.dcp
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.719 ; gain = 0.000
# report_utilization -file reference_nic_wrapper_utilization_synth.rpt -pb reference_nic_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2106.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 13:04:15 2013...
