Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Apr 15 00:01:44 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.689        0.000                      0                 8104        0.043        0.000                      0                 8104        2.550        0.000                       0                  3609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.330}        6.660           150.150         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.689        0.000                      0                 8104        0.043        0.000                      0                 8104        2.550        0.000                       0                  3609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/jx_0_4_reg_2416_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_2_3_2_reg_2603_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ap_clk rise@6.660ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.361ns (6.014%)  route 5.642ns (93.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.221 - 6.660 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3614, unset)         1.538     1.538    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X16Y178        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/jx_0_4_reg_2416_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDRE (Prop_fdre_C_Q)         0.308     1.846 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/jx_0_4_reg_2416_reg[1]/Q
                         net (fo=101, routed)         5.642     7.488    ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_2_U/process_r_lineBufbkb_ram_U/jx_0_4_reg_2416_reg[1]
    SLICE_X24Y209        LUT6 (Prop_lut6_I1_O)        0.053     7.541 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_2_U/process_r_lineBufbkb_ram_U/win_tmp_2_3_2_reg_2603[25]_i_1/O
                         net (fo=1, routed)           0.000     7.541    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_2_3_2_fu_1313_p3[25]
    SLICE_X24Y209        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_2_3_2_reg_2603_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.660     6.660 r  
                                                      0.000     6.660 r  ap_clk (IN)
                         net (fo=3614, unset)         1.561     8.221    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X24Y209        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_2_3_2_reg_2603_reg[25]/C
                         clock pessimism              0.009     8.230    
                         clock uncertainty           -0.035     8.195    
    SLICE_X24Y209        FDRE (Setup_fdre_C_D)        0.035     8.230    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_2_3_2_reg_2603_reg[25]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  0.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp8_reg_2789_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.297ns (71.743%)  route 0.117ns (28.257%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3614, unset)         0.624     0.624    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X22Y198        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp8_reg_2789_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118     0.742 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp8_reg_2789_reg[14]/Q
                         net (fo=2, routed)           0.116     0.858    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp8_reg_2789[14]
    SLICE_X23Y198        LUT4 (Prop_lut4_I2_O)        0.028     0.886 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804[15]_i_7/O
                         net (fo=1, routed)           0.000     0.886    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804[15]_i_7_n_0
    SLICE_X23Y198        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.971 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.971    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[15]_i_1_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.996 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.997    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[19]_i_1_n_0
    SLICE_X23Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.038 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.038    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_fu_1831_p2[20]
    SLICE_X23Y200        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3614, unset)         0.933     0.933    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X23Y200        FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[20]/C
                         clock pessimism             -0.009     0.924    
    SLICE_X23Y200        FDRE (Hold_fdre_C_D)         0.071     0.995    ccGaussianFilterGKer_U0/grp_process_r_fu_18/tmp6_i_reg_2804_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.330 }
Period(ns):         6.660
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         6.660       3.368      DSP48_X2Y79    ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_0_U/buff0_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X18Y170  ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_enable_reg_pp0_iter9_reg_srl5___ccGaussianFilterGKer_U0_grp_process_r_fu_18_ap_enable_reg_pp0_iter9_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X22Y193  ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_reg_pp0_iter6_win_2_2_load_reg_2281_reg[0]_srl3/CLK



