
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -execute set asictop torus_credit; set datawidth 32 -files asic-par.tcl 
Date:		Fri Dec  6 15:06:54 2024
Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[15:06:54.232364] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS  fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Executing cmd 'set asictop torus_credit; set datawidth 32' ...
Sourcing file "asic-par.tcl" ...
<CMD> set init_mmmc_file setup-timing.tcl
<CMD> set init_verilog asic-post-synth.torus_credit.32.v
<CMD> set init_top_cell torus_credit_D_W32
<CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/06 15:07:11, mem=918.2M)
#% End Load MMMC data ... (date=12/06 15:07:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=919.2M, current mem=919.2M)
rc_corner

Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file low_swing_rx.lef ...

Loading LEF file low_swing_tx.lef ...

Loading LEF file torus_xbar_1b.lef ...
**WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from setup-timing.tcl
Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
Read 816 cells in library 'tcbn65gpluswc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
Read 1 cells in library 'low_swing_rx_wc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
Read 1 cells in library 'low_swing_tx_wc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=96.5M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1064.6M) ***
#% Begin Load netlist data ... (date=12/06 15:07:14, mem=956.9M)
*** Begin netlist parsing (mem=1064.6M) ***
Created 819 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'asic-post-synth.torus_credit.32.v'

*** Memory Usage v#1 (Current mem = 1112.633M, initial mem = 486.906M) ***
*** End netlist parsing (cpu=0:00:00.7, real=0:00:00.0, mem=1112.6M) ***
#% End Load netlist data ... (date=12/06 15:07:14, total cpu=0:00:00.7, real=0:00:01.0, peak res=1057.1M, current mem=1057.1M)
Set top cell to torus_credit_D_W32.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Hooked 819 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell torus_credit_D_W32 ...
*** Netlist is unique.
** info: there are 1003 modules.
** info: there are 111108 stdCell insts.
** info: there are 4955 multi-height stdCell insts (3 stdCells)

*** Memory Usage v#1 (Current mem = 1225.016M, initial mem = 486.906M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: view_functional_wcl_slow
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_fast
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_typical
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
Read 816 cells in library 'tcbn65gplusbc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
Read 1 cells in library 'low_swing_rx_bc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
Read 1 cells in library 'low_swing_tx_bc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 816 cells in library 'tcbn65gplustc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library 'torus_xbar_1b_tc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
Read 1 cells in library 'low_swing_rx_tc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
Read 1 cells in library 'low_swing_tx_tc' 
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.7, real=0:00:27.0, peak res=1560.4M, current mem=1560.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1567.8M, current mem=1567.8M)
Current (total cpu=0:00:26.7, real=0:00:28.0, peak res=1567.8M, current mem=1567.8M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1567.9M, current mem=1567.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.1M, current mem=1568.1M)
Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1568.1M, current mem=1568.1M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:26.8, real=0:00:28.0, peak res=1568.1M, current mem=1568.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.5M, current mem=1568.5M)
Current (total cpu=0:00:26.9, real=0:00:28.0, peak res=1568.5M, current mem=1568.5M)
Total number of combinational cells: 485
Total number of sequential cells: 303
Total number of tristate cells: 12
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 19
List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
Total number of usable buffers: 10
List of unusable buffers: BUFFD20 GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 5
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 18
List of identified unusable delay cells: BUFFD24 CKBD20 CKBD24 GBUFFD3
Total number of identified unusable delay cells: 4

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
*** Message Summary: 3323 warning(s), 30 error(s)

<CMD> floorPlan -d 1500 1500 2 2 2 2
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
106729 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
106153 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
4379 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
4955 new gnd-pin connections were made to global net 'VSS'.
<CMD> sroute -nets {VDD VSS}
#% Begin sroute (date=12/06 15:07:22, mem=1603.1M)

viaInitial starts at Fri Dec  6 15:07:22 2024
viaInitial ends at Fri Dec  6 15:07:22 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 15:07:22 2024 ***
SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3024.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 858 macros, 85 used
Read in 85 components
  85 core components: 85 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 2 special nets
Read in 170 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 1664
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 832
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3047.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 832 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       832      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/06 15:07:23, total cpu=0:00:00.8, real=0:00:01.0, peak res=1643.9M, current mem=1627.6M)
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
#% Begin addRing (date=12/06 15:07:23, mem=1627.6M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=12/06 15:07:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1627.8M, current mem=1627.8M)
<CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 15:07:23, mem=1627.8M)

Initialize fgc environment(mem: 1691.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 600 wires.
ViaGen created 995072 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |     248768     |        0       |
|  VIA2  |     248768     |        0       |
|  VIA3  |     248768     |        0       |
|  VIA4  |     248768     |        0       |
|   M5   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 15:07:54, total cpu=0:00:30.4, real=0:00:31.0, peak res=1821.2M, current mem=1805.7M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 15:07:54, mem=1805.7M)

Initialize fgc environment(mem: 1869.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1869.2M)
Loading via instances (cpu: 0:00:01.4, real: 0:00:01.0, peak mem: 2181.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2181.2M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2181.2M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2182.2M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 600 wires.
ViaGen created 178802 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |     178802     |        0       |
|   M6   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 15:08:11, total cpu=0:00:17.6, real=0:00:17.0, peak res=2150.8M, current mem=1980.1M)
<CMD> createInstGroup poly0_0_sw
<CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_0_cli
<CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
<CMD> createInstGroup poly0_0_rx_ew
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_0_tx_ew
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_0_rx_ns
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_0_tx_ns
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_1_sw
<CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_1_cli
<CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
<CMD> createInstGroup poly0_1_rx_ew
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_1_tx_ew
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_1_rx_ns
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_1_tx_ns
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_2_sw
<CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_2_cli
<CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
<CMD> createInstGroup poly0_2_rx_ew
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_2_tx_ew
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_2_rx_ns
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_2_tx_ns
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_3_sw
<CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_3_cli
<CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
<CMD> createInstGroup poly0_3_rx_ew
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly0_3_tx_ew
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly0_3_rx_ns
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_3_tx_ns
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_0_sw
<CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_0_cli
<CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
<CMD> createInstGroup poly1_0_rx_ew
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_0_tx_ew
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_0_rx_ns
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_0_tx_ns
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_1_sw
<CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_1_cli
<CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
<CMD> createInstGroup poly1_1_rx_ew
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_1_tx_ew
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_1_rx_ns
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_1_tx_ns
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_2_sw
<CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_2_cli
<CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
<CMD> createInstGroup poly1_2_rx_ew
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_2_tx_ew
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_2_rx_ns
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_2_tx_ns
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_3_sw
<CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_3_cli
<CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
<CMD> createInstGroup poly1_3_rx_ew
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly1_3_tx_ew
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly1_3_rx_ns
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_3_tx_ns
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_0_sw
<CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_0_cli
<CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
<CMD> createInstGroup poly2_0_rx_ew
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_0_tx_ew
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_0_rx_ns
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_0_tx_ns
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_1_sw
<CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_1_cli
<CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
<CMD> createInstGroup poly2_1_rx_ew
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_1_tx_ew
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_1_rx_ns
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_1_tx_ns
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_2_sw
<CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_2_cli
<CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
<CMD> createInstGroup poly2_2_rx_ew
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_2_tx_ew
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_2_rx_ns
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_2_tx_ns
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_3_sw
<CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_3_cli
<CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
<CMD> createInstGroup poly2_3_rx_ew
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly2_3_tx_ew
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly2_3_rx_ns
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_3_tx_ns
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_0_sw
<CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_0_cli
<CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
<CMD> createInstGroup poly3_0_rx_ew
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_0_tx_ew
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_0_rx_ns
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_0_tx_ns
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_1_sw
<CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_1_cli
<CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
<CMD> createInstGroup poly3_1_rx_ew
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_1_tx_ew
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_1_rx_ns
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_1_tx_ns
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_2_sw
<CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_2_cli
<CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
<CMD> createInstGroup poly3_2_rx_ew
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_2_tx_ew
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_2_rx_ns
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_2_tx_ns
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_3_sw
<CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_3_cli
<CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
<CMD> createInstGroup poly3_3_rx_ew
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_rx_vc}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[0].west_tx_g}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_rx_vc}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_vc_info[1].west_tx_g}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[0].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[1].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[2].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[3].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[4].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[5].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[6].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[7].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[8].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[9].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[10].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[11].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[12].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[13].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[14].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[15].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[16].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[17].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[18].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[19].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[20].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[21].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[22].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[23].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[24].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[25].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[26].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[27].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[28].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[29].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[30].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_data[31].west_rx_data}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[0].west_rx_addr}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[1].west_rx_addr}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[2].west_rx_addr}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].conns_addr[3].west_rx_addr}
<CMD> createInstGroup poly3_3_tx_ew
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_tx_vc}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[0].east_rx_g}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_tx_vc}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_vc_info[1].east_rx_g}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[0].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[1].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[2].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[3].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[4].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[5].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[6].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[7].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[8].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[9].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[10].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[11].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[12].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[13].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[14].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[15].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[16].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[17].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[18].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[19].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[20].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[21].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[22].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[23].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[24].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[25].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[26].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[27].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[28].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[29].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[30].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_data[31].east_tx_data}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[0].east_tx_addr}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[1].east_tx_addr}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[2].east_tx_addr}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].conns_addr[3].east_tx_addr}
<CMD> createInstGroup poly3_3_rx_ns
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_3_tx_ns
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
<CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
<CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
#WARNING (NRDB-530) Cannot find NET matching "e_tx*"
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:16.6/0:01:17.1 (1.0), mem = 2134.1M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 4675 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:08.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1664445 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2243.94 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2247.95)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 108533
Total number of fetched objects 108533
Total number of fetched objects 108533
End delay calculation. (MEM=2691.58 CPU=0:00:33.8 REAL=0:00:34.0)
End delay calculation (fullDC). (MEM=2691.58 CPU=0:00:38.9 REAL=0:00:39.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Inst-group poly0_0_rx_ns has no instances; so deleting it.
Inst-group poly0_1_rx_ns has no instances; so deleting it.
Inst-group poly0_2_rx_ns has no instances; so deleting it.
Inst-group poly0_3_rx_ns has no instances; so deleting it.
Inst-group poly1_0_rx_ns has no instances; so deleting it.
Inst-group poly1_1_rx_ns has no instances; so deleting it.
Inst-group poly1_2_rx_ns has no instances; so deleting it.
Inst-group poly1_3_rx_ns has no instances; so deleting it.
Inst-group poly2_0_rx_ns has no instances; so deleting it.
Inst-group poly2_1_rx_ns has no instances; so deleting it.
Inst-group poly2_2_rx_ns has no instances; so deleting it.
Inst-group poly2_3_rx_ns has no instances; so deleting it.
Inst-group poly3_0_rx_ns has no instances; so deleting it.
Inst-group poly3_1_rx_ns has no instances; so deleting it.
Inst-group poly3_2_rx_ns has no instances; so deleting it.
Inst-group poly3_3_rx_ns has no instances; so deleting it.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2668.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.7 mem=2684.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.4 mem=2684.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 98435 (91.2%) nets
3		: 2647 (2.5%) nets
4     -	14	: 3680 (3.4%) nets
15    -	39	: 1704 (1.6%) nets
40    -	79	: 824 (0.8%) nets
80    -	159	: 592 (0.5%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=106545 (0 fixed + 106545 movable) #buf cell=0 #inv cell=2468 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=107884 #term=463018 #term/net=4.29, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 104705 single + 576 double + 1264 multi
Total standard cell length = 385.2934 (mm), area = 0.7194 (mm^2)
**Info: (IMPSP-307): Design contains fractional 3 cells.
Estimated cell power/ground rail width = 0.365 um

Average module density = 1.029.
Density for module 'poly3_3_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly3_3_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_3_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_3_sw' (box = {535.000 534.800 731.000 731.000}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116137 sites (41809 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_2_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly3_2_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_2_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_2_sw' (box = {535.000 1285.400 731.000 1481.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116044 sites (41776 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_1_tx_ns' = 0.330.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly3_1_tx_ew' = 0.311.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly3_1_rx_ew' = 0.016.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly3_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_1_sw' (box = {535.000 909.200 731.000 1105.400}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116044 sites (41776 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly3_0_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly3_0_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_0_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly3_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
**WARN: (IMPSP-452):	Density for module 'poly3_0_sw' (box = {535.000 160.400 731.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116035 sites (41773 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_3_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly2_3_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly2_3_rx_ew' = 0.018.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10240 sites (3686 um^2).
Density for module 'poly2_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 238280 sites (85781 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_3_sw' (box = {1285.000 534.800 1481.000 731.000}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116137 sites (41809 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_2_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly2_2_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly2_2_rx_ew' = 0.018.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10240 sites (3686 um^2).
Density for module 'poly2_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_2_sw' (box = {1285.000 1285.400 1481.000 1481.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116049 sites (41778 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_1_tx_ns' = 0.330.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly2_1_tx_ew' = 0.311.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly2_1_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10320 sites (3715 um^2).
Density for module 'poly2_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236415 sites (85109 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_1_sw' (box = {1285.000 909.200 1481.000 1105.400}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116049 sites (41778 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly2_0_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly2_0_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly2_0_rx_ew' = 0.018.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10240 sites (3686 um^2).
Density for module 'poly2_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 235255 sites (84692 um^2).
**WARN: (IMPSP-452):	Density for module 'poly2_0_sw' (box = {1285.000 160.400 1481.000 356.600}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116038 sites (41774 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_3_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly1_3_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_3_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 238675 sites (85923 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_3_sw' (box = {910.000 534.800 1106.000 731.000}) is greater than 100% (1.086) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116058 sites (41781 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_2_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly1_2_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_2_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_2_sw' (box = {910.000 1285.400 1106.000 1481.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116256 sites (41852 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_1_tx_ns' = 0.330.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly1_1_tx_ew' = 0.311.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly1_1_rx_ew' = 0.016.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly1_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236805 sites (85250 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_1_sw' (box = {910.000 909.200 1106.000 1105.400}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116256 sites (41852 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly1_0_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly1_0_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_0_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly1_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 235640 sites (84830 um^2).
**WARN: (IMPSP-452):	Density for module 'poly1_0_sw' (box = {910.000 160.400 1106.000 356.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116245 sites (41848 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_3_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly0_3_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_3_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_3_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 236595 sites (85174 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_3_sw' (box = {160.000 534.800 356.000 731.000}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116148 sites (41813 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_2_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly0_2_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_2_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_2_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_2_sw' (box = {160.000 1285.400 356.000 1481.600}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116161 sites (41818 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_1_tx_ns' = 0.330.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9800 sites (3528 um^2).
Density for module 'poly0_1_tx_ew' = 0.311.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly0_1_rx_ew' = 0.016.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10965 sites (3947 um^2).
Density for module 'poly0_1_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 234735 sites (84505 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_1_sw' (box = {160.000 909.200 356.000 1105.400}) is greater than 100% (1.087) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116153 sites (41815 um^2) / alloc_area 106820 sites (38455 um^2).
Density for module 'poly0_0_tx_ns' = 0.367.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8820 sites (3175 um^2).
Density for module 'poly0_0_tx_ew' = 0.314.
       = stdcell_area 3414 sites (1229 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_0_rx_ew' = 0.017.
       = stdcell_area 180 sites (65 um^2) / alloc_area 10880 sites (3917 um^2).
Density for module 'poly0_0_cli' = 0.007.
       = stdcell_area 1662 sites (598 um^2) / alloc_area 233570 sites (84085 um^2).
**WARN: (IMPSP-452):	Density for module 'poly0_0_sw' (box = {160.000 160.400 356.000 356.600}) is greater than 100% (1.088) since the available site area for this module is smaller than sum of module instance area and blockage area. Most probably this is caused due to overlapping floorplan constraints such as guides, regions or fences. Correct the floorplanning constraints for this module and re-run placement again.
Type 'man IMPSP-452' for more detail.
       = stdcell_area 116230 sites (41843 um^2) / alloc_area 106820 sites (38455 um^2).
Density for the rest of the design = 0.018.
       = stdcell_area 4316 sites (1554 um^2) / alloc_area 233595 sites (84094 um^2).
Density for the design = 0.321.
       = stdcell_area 1998210 sites (719356 um^2) / alloc_area 6215880 sites (2237717 um^2).
Pin Density = 0.07449.
            = total # of pins 463018 / total area 6215880.
Identified 16 spare or floating instances, with no clusters.





=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.732e-08 (6.12e-09 1.12e-08)
              Est.  stn bbox = 1.848e-08 (6.46e-09 1.20e-08)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 3156.7M
Iteration  2: Total net bbox = 1.732e-08 (6.12e-09 1.12e-08)
              Est.  stn bbox = 1.848e-08 (6.46e-09 1.20e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3158.3M
Iteration  3: Total net bbox = 1.499e+04 (1.24e+04 2.63e+03)
              Est.  stn bbox = 2.738e+04 (2.43e+04 3.10e+03)
              cpu = 0:00:16.4 real = 0:00:17.0 mem = 3289.2M
Active setup views:
    view_functional_wcl_slow
Iteration  4: Total net bbox = 6.076e+05 (3.14e+05 2.93e+05)
              Est.  stn bbox = 9.304e+05 (6.18e+05 3.13e+05)
              cpu = 0:00:39.6 real = 0:00:40.0 mem = 3409.1M
Active setup views:
    view_functional_wcl_slow
Iteration  5: Total net bbox = 1.214e+06 (6.14e+05 6.00e+05)
              Est.  stn bbox = 1.787e+06 (1.06e+06 7.27e+05)
              cpu = 0:00:27.1 real = 0:00:28.0 mem = 3572.1M
Active setup views:
    view_functional_wcl_slow
Iteration  6: Total net bbox = 1.641e+06 (7.15e+05 9.26e+05)
              Est.  stn bbox = 2.366e+06 (1.20e+06 1.16e+06)
              cpu = 0:00:47.4 real = 0:00:48.0 mem = 3456.1M
Iteration  7: Total net bbox = 1.763e+06 (8.26e+05 9.37e+05)
              Est.  stn bbox = 2.499e+06 (1.32e+06 1.18e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3456.1M
Iteration  8: Total net bbox = 1.763e+06 (8.26e+05 9.37e+05)
              Est.  stn bbox = 2.499e+06 (1.32e+06 1.18e+06)
              cpu = 0:00:18.9 real = 0:00:19.0 mem = 3456.1M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration  9: Total net bbox = 1.853e+06 (9.02e+05 9.51e+05)
              Est.  stn bbox = 2.840e+06 (1.55e+06 1.29e+06)
              cpu = 0:01:08 real = 0:01:09 mem = 3613.8M
Iteration 10: Total net bbox = 1.853e+06 (9.02e+05 9.51e+05)
              Est.  stn bbox = 2.840e+06 (1.55e+06 1.29e+06)
              cpu = 0:00:18.8 real = 0:00:18.0 mem = 3613.8M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 11: Total net bbox = 1.902e+06 (9.34e+05 9.67e+05)
              Est.  stn bbox = 3.006e+06 (1.65e+06 1.36e+06)
              cpu = 0:00:56.0 real = 0:00:57.0 mem = 3488.0M
Iteration 12: Total net bbox = 1.902e+06 (9.34e+05 9.67e+05)
              Est.  stn bbox = 3.006e+06 (1.65e+06 1.36e+06)
              cpu = 0:00:18.8 real = 0:00:19.0 mem = 3488.0M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 13: Total net bbox = 2.026e+06 (9.96e+05 1.03e+06)
              Est.  stn bbox = 3.131e+06 (1.72e+06 1.42e+06)
              cpu = 0:01:03 real = 0:01:03 mem = 3488.0M
Iteration 14: Total net bbox = 2.026e+06 (9.96e+05 1.03e+06)
              Est.  stn bbox = 3.131e+06 (1.72e+06 1.42e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3488.0M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 15: Total net bbox = 2.026e+06 (9.99e+05 1.03e+06)
              Est.  stn bbox = 3.123e+06 (1.71e+06 1.41e+06)
              cpu = 0:00:40.6 real = 0:00:41.0 mem = 3488.0M
Iteration 16: Total net bbox = 2.026e+06 (9.99e+05 1.03e+06)
              Est.  stn bbox = 3.123e+06 (1.71e+06 1.41e+06)
              cpu = 0:00:18.8 real = 0:00:19.0 mem = 3488.0M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 17: Total net bbox = 2.122e+06 (1.01e+06 1.11e+06)
              Est.  stn bbox = 3.222e+06 (1.73e+06 1.49e+06)
              cpu = 0:01:18 real = 0:01:18 mem = 3488.0M
Iteration 18: Total net bbox = 2.122e+06 (1.01e+06 1.11e+06)
              Est.  stn bbox = 3.222e+06 (1.73e+06 1.49e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3488.0M
*** cost = 2.122e+06 (1.01e+06 1.11e+06) (cpu for global=0:08:46) real=0:08:50***
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:06:18 real: 0:06:22
Core Placement runtime cpu: 0:07:12 real: 0:07:17
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.

*** Starting refinePlace (0:11:55 mem=3488.0M) ***
Total net bbox length = 2.122e+06 (1.014e+06 1.108e+06) (ext = 1.634e+04)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][17]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[11][6]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][32]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[5][5]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[29][6]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[1][6]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[25][13]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[15][34]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[29][29]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[23][14]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[12][6]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[13][25]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[16][33]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][25]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[16][13]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[4][7]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[0][13]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[31][32]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[4][24]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <17963> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 106544 insts, mean move: 15.70 um, max move: 314.90 um 
	Max move on inst (ys[2].xs[2].torus_switch_xy/U8): (1289.50, 1316.00) --> (1473.00, 1447.40)
	Runtime: CPU: 0:00:22.0 REAL: 0:00:22.0 MEM: 3456.0MB
Summary Report:
Instances move: 106544 (out of 106545 movable)
Instances flipped: 0
Mean displacement: 15.70 um
Max displacement: 314.90 um (Instance: ys[2].xs[2].torus_switch_xy/U8) (1289.5, 1316) -> (1473, 1447.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0, constraint:Fence
Total net bbox length = 4.257e+06 (2.213e+06 2.044e+06) (ext = 1.547e+04)
Runtime: CPU: 0:00:22.2 REAL: 0:00:22.0 MEM: 3456.0MB
*** Finished refinePlace (0:12:17 mem=3456.0M) ***
*** End of Placement (cpu=0:09:57, real=0:10:01, mem=2916.6M) ***
**Info: (IMPSP-307): Design contains fractional 3 cells.

default core: bins with density > 0.750 = 24.31 % ( 1715 / 7056 )
Density distribution unevenness ratio = 64.262%
*** Free Virtual Timing Model ...(mem=2932.6M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1664445 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2907.78)
Total number of fetched objects 108533
End delay calculation. (MEM=3127.98 CPU=0:00:11.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3127.98 CPU=0:00:13.5 REAL=0:00:13.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 107883 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107852
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.720744e+05um
[NR-eGR] Layer group 2: route 107260 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.33% H + 0.52% V. EstWL: 5.243492e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5037( 0.73%)       229( 0.03%)         5( 0.00%)   ( 0.76%) 
[NR-eGR]      M3 ( 3)      2285( 0.33%)        30( 0.00%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]      M4 ( 4)       819( 0.12%)         8( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M5 ( 5)      2352( 0.34%)         1( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M6 ( 6)      3024( 0.44%)        12( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]      M7 ( 7)       425( 0.06%)         5( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8 ( 8)       109( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     14051( 0.24%)       285( 0.00%)         5( 0.00%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.08% V
Early Global Route congestion estimation runtime: 5.57 seconds, mem = 3197.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 17.30, normalized total congestion hotspot area = 20.51 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 3 cells.


Iteration  7: Total net bbox = 1.739e+06 (8.03e+05 9.36e+05)
              Est.  stn bbox = 2.728e+06 (1.46e+06 1.27e+06)
              cpu = 0:00:33.9 real = 0:00:34.0 mem = 3480.4M
Iteration  8: Total net bbox = 1.701e+06 (7.88e+05 9.13e+05)
              Est.  stn bbox = 2.752e+06 (1.47e+06 1.28e+06)
              cpu = 0:00:21.5 real = 0:00:22.0 mem = 3425.4M
Iteration  9: Total net bbox = 1.873e+06 (8.80e+05 9.94e+05)
              Est.  stn bbox = 2.959e+06 (1.59e+06 1.37e+06)
              cpu = 0:00:47.7 real = 0:00:48.0 mem = 3384.4M
Iteration 10: Total net bbox = 1.896e+06 (8.88e+05 1.01e+06)
              Est.  stn bbox = 2.980e+06 (1.59e+06 1.39e+06)
              cpu = 0:02:22 real = 0:02:22 mem = 3422.9M
Iteration 11: Total net bbox = 1.935e+06 (9.06e+05 1.03e+06)
              Est.  stn bbox = 3.026e+06 (1.61e+06 1.41e+06)
              cpu = 0:02:21 real = 0:02:21 mem = 3516.7M
Iteration 12: Total net bbox = 2.037e+06 (9.48e+05 1.09e+06)
              Est.  stn bbox = 3.130e+06 (1.65e+06 1.48e+06)
              cpu = 0:01:29 real = 0:01:29 mem = 3824.3M
Iteration 13: Total net bbox = 1.981e+06 (8.99e+05 1.08e+06)
              Est.  stn bbox = 3.066e+06 (1.60e+06 1.47e+06)
              cpu = 0:00:19.8 real = 0:00:20.0 mem = 3837.7M
Move report: Congestion Driven Placement moves 106532 insts, mean move: 27.15 um, max move: 468.32 um 
	Max move on inst (ys[3].xs[0].conns_vc_info[2].east_tx_vc): (534.00, 528.50) --> (906.02, 624.80)

Finished Incremental Placement (cpu=0:08:33, real=0:08:36, mem=3791.2M)
**Info: (IMPSP-307): Design contains fractional 3 cells.

*** Starting refinePlace (0:21:26 mem=3048.7M) ***
Total net bbox length = 2.125e+06 (1.021e+06 1.104e+06) (ext = 1.652e+04)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[9][1]' (Cell EDFQD1).
Type 'man IMPSP-2020' for more detail.
**WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPSP-2021):	Could not legalize <18228> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 106532 insts, mean move: 15.31 um, max move: 281.20 um 
	Max move on inst (ys[2].xs[3].torus_switch_xy/east_conn_tx/U71): (538.21, 1314.19) --> (691.60, 1442.00)
	Runtime: CPU: 0:00:18.7 REAL: 0:00:19.0 MEM: 3159.0MB
Summary Report:
Instances move: 106532 (out of 106545 movable)
Instances flipped: 4
Mean displacement: 15.31 um
Max displacement: 281.20 um (Instance: ys[2].xs[3].torus_switch_xy/east_conn_tx/U71) (538.208, 1314.19) -> (691.6, 1442)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D0, constraint:Fence
Total net bbox length = 4.429e+06 (2.235e+06 2.194e+06) (ext = 1.566e+04)
Runtime: CPU: 0:00:18.8 REAL: 0:00:19.0 MEM: 3159.0MB
*** Finished refinePlace (0:21:45 mem=3159.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 107883 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107851
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.780936e+05um
[NR-eGR] Layer group 2: route 107259 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.44% H + 0.77% V. EstWL: 5.405139e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5688( 0.82%)       393( 0.06%)         9( 0.00%)   ( 0.88%) 
[NR-eGR]      M3 ( 3)      2711( 0.39%)        99( 0.01%)         3( 0.00%)   ( 0.40%) 
[NR-eGR]      M4 ( 4)      1321( 0.19%)        16( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5 ( 5)      2543( 0.37%)         2( 0.00%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]      M6 ( 6)      4105( 0.59%)        20( 0.00%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]      M7 ( 7)       534( 0.08%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M8 ( 8)       137( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     17039( 0.30%)       533( 0.01%)        12( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.15% V
Early Global Route congestion estimation runtime: 5.77 seconds, mem = 3216.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 16.48, normalized total congestion hotspot area = 53.81 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   462386 
[NR-eGR]  M2  (2V)        976542   739482 
[NR-eGR]  M3  (3H)       1353660   152200 
[NR-eGR]  M4  (4V)        912182    83343 
[NR-eGR]  M5  (5H)        271060    53961 
[NR-eGR]  M6  (6V)        433814    50957 
[NR-eGR]  M7  (7H)       1108286     5542 
[NR-eGR]  M8  (8V)        446031      723 
[NR-eGR]  M9  (9H)         43888        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5545464  1548594 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4428926um
[NR-eGR] Total length: 5545464um, number of vias: 1548594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 179863um, number of vias: 168917
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.26 seconds, mem = 3104.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:09:09, real=0:09:11)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0:20:38, real = 0:20:45, mem = 2912.3M **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-452           16  Density for module '%s' (%s = {%.3f %.3f...
ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
WARNING   NRDB-530             1  Cannot find %s matching "%s"             
WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
*** Message Summary: 59 warning(s), 2 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:20:38.3/0:20:45.8 (1.0), totSession cpu/real = 0:21:54.9/0:22:02.9 (1.0), mem = 2912.3M
<CMD> ccopt_design
#% Begin ccopt_design (date=12/06 15:28:57, mem=2520.1M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:21:54.9/0:22:02.9 (1.0), mem = 2912.3M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 58160 sinks and 0 clock gates.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/functional_wcl_slow was created. It contains 58160 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_fast was created. It contains 58160 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_typical was created. It contains 58160 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2964.0M, init mem=2994.4M)
Region/Fence Violation:	475
Overlapping with other instance:	35153
Orientation Violation:	9528
*info: Placed = 106545        
*info: Unplaced = 0           
Placement Density:32.15%(719356/2237717)
Placement Density (including fixed std cells):32.15%(719356/2237717)
Finished checkPlace (total: cpu=0:00:01.6, real=0:00:02.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=2994.4M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:01.7)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:01.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:01.7)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:22:09.5/0:22:17.5 (1.0), mem = 2994.4M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 58160 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 58160 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2959.40 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 107883 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107851
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.780936e+05um
[NR-eGR] Layer group 2: route 107259 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.44% H + 0.77% V. EstWL: 5.405139e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      5688( 0.82%)       393( 0.06%)         9( 0.00%)   ( 0.88%) 
[NR-eGR]      M3 ( 3)      2711( 0.39%)        99( 0.01%)         3( 0.00%)   ( 0.40%) 
[NR-eGR]      M4 ( 4)      1321( 0.19%)        16( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5 ( 5)      2543( 0.37%)         2( 0.00%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]      M6 ( 6)      4105( 0.59%)        20( 0.00%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]      M7 ( 7)       534( 0.08%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M8 ( 8)       137( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     17039( 0.30%)       533( 0.01%)        12( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.15% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   462386 
[NR-eGR]  M2  (2V)        976542   739482 
[NR-eGR]  M3  (3H)       1353660   152200 
[NR-eGR]  M4  (4V)        912182    83343 
[NR-eGR]  M5  (5H)        271060    53961 
[NR-eGR]  M6  (6V)        433814    50957 
[NR-eGR]  M7  (7H)       1108286     5542 
[NR-eGR]  M8  (8V)        446031      723 
[NR-eGR]  M9  (9H)         43888        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5545464  1548594 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4428917um
[NR-eGR] Total length: 5545464um, number of vias: 1548594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 179863um, number of vias: 168917
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.88 sec, Real: 8.89 sec, Curr Mem: 3168.30 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.3 real=0:00:09.4)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.1 real=0:00:02.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup done. (took cpu=0:00:02.8 real=0:00:02.8)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CKBD4 CKBD2 CKBD1}
  Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
  Slew time target (leaf):    0.133ns
  Slew time target (trunk):   0.133ns
  Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.058ns
  Buffer max distance: 303.515um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
  Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
  Sources:                     pin clk
  Total number of sinks:       58160
  Delay constrained sinks:     58160
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_corner_wcl_slow:both.late:
  Skew target:                 0.058ns
Primary reporting skew groups are:
skew_group ideal_clock/functional_wcl_fast with 58160 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:04.3 real=0:00:04.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:16.8 real=0:00:16.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree ideal_clock...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.5 real=0:00:01.5)
      Clustering clock_tree ideal_clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=1404, i=0, icg=0, dcg=0, l=0, total=1404
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=4548.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4548.960um^2
      hp wire lengths  : top=0.000um, trunk=20510.600um, leaf=59821.700um, total=80332.300um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD4: 1404 
    Bottom-up phase done. (took cpu=0:00:40.2 real=0:00:40.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:23:09 mem=3280.9M) ***
Total net bbox length = 4.508e+06 (2.275e+06 2.233e+06) (ext = 1.711e+04)
Move report: Detail placement moves 102573 insts, mean move: 8.25 um, max move: 134.60 um 
	Max move on inst (ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U277): (1400.00, 1397.00) --> (1351.80, 1483.40)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 3301.4MB
Summary Report:
Instances move: 102573 (out of 107949 movable)
Instances flipped: 66
Mean displacement: 8.25 um
Max displacement: 134.60 um (Instance: ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U277) (1400, 1397) -> (1351.8, 1483.4)
	Length: 8 sites, height: 1 rows, site name: core, cell type: AOI221D0
Total net bbox length = 4.954e+06 (2.583e+06 2.371e+06) (ext = 1.709e+04)
Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 3301.4MB
*** Finished refinePlace (0:23:18 mem=3301.4M) ***
    ClockRefiner summary
    All clock instances: Moved 56939, flipped 28166 and cell swapped 0 (out of a total of 59564).
    The largest move was 47.4 um for ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][34].
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.8 real=0:00:09.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.54)              6
    [0.54,0.88)            13
    [0.88,1.22)             7
    [1.22,1.56)             1
    [1.56,1.9)             14
    [1.9,2.24)             15
    [2.24,2.58)            56
    [2.58,2.92)             2
    [2.92,3.26)             2
    [3.26,3.6)             12
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (263.400,1033.400)     (263.400,1037.000)     CTS_ccl_a_buf_00943 (a lib_cell CKBD4) at (263.400,1037.000), in power domain auto-default
         3.6         (1068.400,239.600)     (1068.400,236.000)     CTS_ccl_a_buf_01360 (a lib_cell CKBD4) at (1068.400,236.000), in power domain auto-default
         3.6         (1001.800,655.400)     (1001.800,651.800)     CTS_ccl_a_buf_01284 (a lib_cell CKBD4) at (1001.800,651.800), in power domain auto-default
         3.6         (258.200,579.800)      (258.200,576.200)      CTS_ccl_a_buf_00311 (a lib_cell CKBD4) at (258.200,576.200), in power domain auto-default
         3.6         (623.800,223.400)      (623.800,219.800)      CTS_ccl_a_buf_01015 (a lib_cell CKBD4) at (623.800,219.800), in power domain auto-default
         3.6         (635.000,1332.200)     (635.000,1335.800)     CTS_ccl_a_buf_01295 (a lib_cell CKBD4) at (635.000,1335.800), in power domain auto-default
         3.6         (1372.600,1001.000)    (1372.600,1004.600)    CTS_ccl_a_buf_00753 (a lib_cell CKBD4) at (1372.600,1004.600), in power domain auto-default
         3.6         (1326.400,1350.200)    (1330.000,1350.200)    CTS_ccl_a_buf_00410 (a lib_cell CKBD4) at (1330.000,1350.200), in power domain auto-default
         3.6         (1372.200,1001.000)    (1372.200,997.400)     CTS_ccl_a_buf_01328 (a lib_cell CKBD4) at (1372.200,997.400), in power domain auto-default
         3.6         (977.400,443.000)      (977.400,439.400)      CTS_ccl_buf_01401 (a lib_cell CKBD4) at (977.400,439.400), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:13.4 real=0:00:13.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=1404, i=0, icg=0, dcg=0, l=0, total=1404
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=4548.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4548.960um^2
      cell capacitance : b=2.559pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.559pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=3.632pF, leaf=29.369pF, total=33.001pF
      wire lengths     : top=0.000um, trunk=28485.700um, leaf=205494.932um, total=233980.632um
      hp wire lengths  : top=0.000um, trunk=20621.800um, leaf=75799.700um, total=96421.500um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=213, worst=[0.017ns, 0.016ns, 0.015ns, 0.014ns, 0.013ns, 0.013ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, ...]} avg=0.004ns sd=0.004ns sum=0.897ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.133ns count=138 avg=0.102ns sd=0.020ns min=0.004ns max=0.132ns {15 <= 0.080ns, 53 <= 0.106ns, 43 <= 0.120ns, 25 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=1267 avg=0.125ns sd=0.008ns min=0.089ns max=0.150ns {0 <= 0.080ns, 27 <= 0.106ns, 265 <= 0.120ns, 410 <= 0.126ns, 352 <= 0.133ns} {170 <= 0.140ns, 37 <= 0.146ns, 6 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD4: 1404 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.789, avg=0.742, sd=0.026], skew [0.119 vs 0.058*], 72.4% {0.722, 0.780} (wid=0.027 ws=0.017) (gid=0.772 gs=0.118)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.789, avg=0.742, sd=0.026], skew [0.119 vs 0.058*], 72.4% {0.722, 0.780} (wid=0.027 ws=0.017) (gid=0.772 gs=0.118)
    Legalizer API calls during this step: 21079 succeeded with high effort: 21079 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:55.4 real=0:00:55.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:      1405 (unrouted=1405, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132430 (unrouted=24580, trialRouted=107850, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24547, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1405 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1405 nets for routing of which 1405 have one or more fixed wires.
(ccopt eGR): Start to route 1405 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 109286 nets ( ignored 107882 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1404 clock nets ( 1404 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1404
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1404 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.241612e+05um
[NR-eGR] Create a new net group with 286 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 286 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.645226e+05um
[NR-eGR] Create a new net group with 276 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 276 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.037572e+05um
[NR-eGR] Create a new net group with 251 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 251 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.395592e+05um
[NR-eGR] Create a new net group with 242 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 242 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.117302e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         8( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        34( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        45( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   465418 
[NR-eGR]  M2  (2V)        932490   708165 
[NR-eGR]  M3  (3H)       1391572   179595 
[NR-eGR]  M4  (4V)        972290    83507 
[NR-eGR]  M5  (5H)        271109    54072 
[NR-eGR]  M6  (6V)        433847    51069 
[NR-eGR]  M7  (7H)       1108590     5585 
[NR-eGR]  M8  (8V)        446133      723 
[NR-eGR]  M9  (9H)         43888        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      5599919  1548134 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4954460um
[NR-eGR] Total length: 5599919um, number of vias: 1548134
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 234317um, number of vias: 168457
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   60967 
[NR-eGR]  M2  (2V)         58726   79191 
[NR-eGR]  M3  (3H)        114366   27869 
[NR-eGR]  M4  (4V)         60739     164 
[NR-eGR]  M5  (5H)            49     111 
[NR-eGR]  M6  (6V)            32     112 
[NR-eGR]  M7  (7H)           304      43 
[NR-eGR]  M8  (8V)           102       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       234317  168457 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 96563um
[NR-eGR] Total length: 234317um, number of vias: 168457
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 234317um, number of vias: 168457
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.01 sec, Real: 5.02 sec, Curr Mem: 3299.09 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:05.6 real=0:00:05.6)
    Routing using eGR only done.
Net route status summary:
  Clock:      1405 (unrouted=1, trialRouted=0, noStatus=0, routed=1404, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132430 (unrouted=24580, trialRouted=107850, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24547, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:23:31.0/0:23:39.0 (1.0), mem = 3299.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1404  Num Prerouted Wires = 171181
[NR-eGR] Read 109286 nets ( ignored 1404 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 107882
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.790962e+05um
[NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.28% H + 0.24% V. EstWL: 5.791439e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2796( 0.40%)       226( 0.03%)         8( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]      M3 ( 3)      2599( 0.37%)       250( 0.04%)         8( 0.00%)         1( 0.00%)   ( 0.41%) 
[NR-eGR]      M4 ( 4)      1095( 0.16%)        69( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M5 ( 5)      3904( 0.56%)       197( 0.03%)         5( 0.00%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]      M6 ( 6)      5101( 0.73%)       439( 0.06%)        15( 0.00%)         0( 0.00%)   ( 0.80%) 
[NR-eGR]      M7 ( 7)       955( 0.14%)       112( 0.02%)        14( 0.00%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]      M8 ( 8)       135( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total     16585( 0.29%)      1293( 0.02%)        52( 0.00%)         3( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.06% V
Early Global Route congestion estimation runtime: 6.53 seconds, mem = 3545.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.65, normalized total congestion hotspot area = 2.69 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   465788 
[NR-eGR]  M2  (2V)        915327   693079 
[NR-eGR]  M3  (3H)       1285367   218629 
[NR-eGR]  M4  (4V)       1010811   131543 
[NR-eGR]  M5  (5H)        365239    81682 
[NR-eGR]  M6  (6V)        555452    77491 
[NR-eGR]  M7  (7H)       1416486     8767 
[NR-eGR]  M8  (8V)        486170     1674 
[NR-eGR]  M9  (9H)         98095        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6132946  1678653 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4954460um
[NR-eGR] Total length: 6132946um, number of vias: 1678653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.02 seconds, mem = 3472.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:09.6, real=0:00:10.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:09.6/0:00:09.7 (1.0), totSession cpu/real = 0:23:40.6/0:23:48.7 (1.0), mem = 3472.5M
    Congestion Repair done. (took cpu=0:00:09.7 real=0:00:09.7)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:19.6 real=0:00:19.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=107949 and nets=133835 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 3502.922M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.6)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=1404, i=0, icg=0, dcg=0, l=0, total=1404
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=4548.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4548.960um^2
    cell capacitance : b=2.559pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.559pF
    sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=3.617pF, leaf=29.428pF, total=33.044pF
    wire lengths     : top=0.000um, trunk=28485.700um, leaf=205494.932um, total=233980.632um
    hp wire lengths  : top=0.000um, trunk=20621.800um, leaf=75799.700um, total=96421.500um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=211, worst=[0.019ns, 0.017ns, 0.016ns, 0.015ns, 0.014ns, 0.013ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, ...]} avg=0.004ns sd=0.004ns sum=0.932ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.133ns count=138 avg=0.102ns sd=0.020ns min=0.004ns max=0.132ns {14 <= 0.080ns, 54 <= 0.106ns, 44 <= 0.120ns, 25 <= 0.126ns, 1 <= 0.133ns}
    Leaf  : target=0.133ns count=1267 avg=0.125ns sd=0.008ns min=0.089ns max=0.152ns {0 <= 0.080ns, 26 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 353 <= 0.133ns} {165 <= 0.140ns, 41 <= 0.146ns, 5 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD4: 1404 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.792, avg=0.744, sd=0.027], skew [0.121 vs 0.058*], 71.6% {0.724, 0.783} (wid=0.027 ws=0.017) (gid=0.772 gs=0.119)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.670, max=0.792, avg=0.744, sd=0.027], skew [0.121 vs 0.058*], 71.6% {0.724, 0.783} (wid=0.027 ws=0.017) (gid=0.772 gs=0.119)
  CongRepair After Initial Clustering done. (took cpu=0:00:24.9 real=0:00:24.9)
  Stage::Clustering done. (took cpu=0:01:21 real=0:01:21)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=1648, i=0, icg=0, dcg=0, l=0, total=1648
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5309.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5309.280um^2
      cell capacitance : b=2.981pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.981pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.575pF
      wire lengths     : top=0.000um, trunk=34038.893um, leaf=203956.063um, total=237994.956um
      hp wire lengths  : top=0.000um, trunk=25919.000um, leaf=78788.300um, total=104707.300um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.133ns count=264 avg=0.067ns sd=0.041ns min=0.004ns max=0.132ns {140 <= 0.080ns, 53 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD4: 1620 CKBD2: 28 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838], skew [0.161 vs 0.058*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838], skew [0.161 vs 0.058*]
    Legalizer API calls during this step: 16497 succeeded with high effort: 16497 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:36.5 real=0:00:36.6)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=1648, i=0, icg=0, dcg=0, l=0, total=1648
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5309.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5309.280um^2
      cell capacitance : b=2.981pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.981pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.575pF
      wire lengths     : top=0.000um, trunk=34038.893um, leaf=203956.063um, total=237994.956um
      hp wire lengths  : top=0.000um, trunk=25919.000um, leaf=78788.300um, total=104707.300um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.133ns count=264 avg=0.067ns sd=0.041ns min=0.004ns max=0.132ns {140 <= 0.080ns, 53 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD4: 1620 CKBD2: 28 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838, avg=0.746, sd=0.028], skew [0.161 vs 0.058*], 70.5% {0.725, 0.784} (wid=0.027 ws=0.017) (gid=0.814 gs=0.154)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.677, max=0.838, avg=0.746, sd=0.028], skew [0.161 vs 0.058*], 70.5% {0.725, 0.784} (wid=0.027 ws=0.017) (gid=0.814 gs=0.154)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::DRV Fixing done. (took cpu=0:00:37.8 real=0:00:37.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=1647, i=0, icg=0, dcg=0, l=0, total=1647
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5306.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5306.040um^2
      cell capacitance : b=2.979pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.979pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.574pF
      wire lengths     : top=0.000um, trunk=34037.679um, leaf=203956.063um, total=237993.742um
      hp wire lengths  : top=0.000um, trunk=25654.000um, leaf=78788.300um, total=104442.300um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.133ns count=263 avg=0.067ns sd=0.041ns min=0.007ns max=0.132ns {140 <= 0.080ns, 52 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD4: 1619 CKBD2: 28 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=1647, i=0, icg=0, dcg=0, l=0, total=1647
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5306.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5306.040um^2
      cell capacitance : b=2.979pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.979pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.574pF
      wire lengths     : top=0.000um, trunk=34037.679um, leaf=203956.063um, total=237993.742um
      hp wire lengths  : top=0.000um, trunk=25654.000um, leaf=78788.300um, total=104442.300um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.133ns count=263 avg=0.067ns sd=0.041ns min=0.007ns max=0.132ns {140 <= 0.080ns, 52 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD4: 1619 CKBD2: 28 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=1647, i=0, icg=0, dcg=0, l=0, total=1647
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5306.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5306.040um^2
      cell capacitance : b=2.979pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.979pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.337pF, leaf=29.238pF, total=33.574pF
      wire lengths     : top=0.000um, trunk=34037.679um, leaf=203956.063um, total=237993.742um
      hp wire lengths  : top=0.000um, trunk=25654.000um, leaf=78788.300um, total=104442.300um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.133ns count=263 avg=0.067ns sd=0.041ns min=0.007ns max=0.132ns {140 <= 0.080ns, 52 <= 0.106ns, 37 <= 0.120ns, 23 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {206 <= 0.080ns, 28 <= 0.106ns, 259 <= 0.120ns, 418 <= 0.126ns, 474 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD4: 1619 CKBD2: 28 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.595, max=0.756], skew [0.161 vs 0.058*]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5288.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5288.760um^2
      cell capacitance : b=2.970pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.970pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.351pF, leaf=29.272pF, total=33.622pF
      wire lengths     : top=0.000um, trunk=34167.480um, leaf=204230.161um, total=238397.641um
      hp wire lengths  : top=0.000um, trunk=25723.000um, leaf=79024.000um, total=104747.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.133ns count=257 avg=0.069ns sd=0.042ns min=0.007ns max=0.133ns {135 <= 0.080ns, 44 <= 0.106ns, 37 <= 0.120ns, 26 <= 0.126ns, 15 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {208 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 477 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD4: 1615 CKBD2: 26 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.727], skew [0.133 vs 0.058*]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.727], skew [0.133 vs 0.058*]
    Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:02.6 real=0:00:02.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5288.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5288.760um^2
      cell capacitance : b=2.970pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.970pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.346pF, leaf=29.271pF, total=33.617pF
      wire lengths     : top=0.000um, trunk=34147.380um, leaf=204222.061um, total=238369.441um
      hp wire lengths  : top=0.000um, trunk=25721.400um, leaf=79016.800um, total=104738.200um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.133ns count=257 avg=0.069ns sd=0.042ns min=0.007ns max=0.133ns {135 <= 0.080ns, 44 <= 0.106ns, 37 <= 0.120ns, 26 <= 0.126ns, 15 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {208 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 477 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD4: 1615 CKBD2: 26 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717, avg=0.656, sd=0.022], skew [0.123 vs 0.058*], 83% {0.618, 0.676} (wid=0.032 ws=0.022) (gid=0.702 gs=0.125)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717, avg=0.656, sd=0.022], skew [0.123 vs 0.058*], 83% {0.618, 0.676} (wid=0.032 ws=0.022) (gid=0.702 gs=0.125)
    Legalizer API calls during this step: 372 succeeded with high effort: 372 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.9 real=0:00:06.9)
  CCOpt::Phase::Construction done. (took cpu=0:02:05 real=0:02:05)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5288.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5288.760um^2
      cell capacitance : b=2.970pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.970pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.236pF, leaf=29.271pF, total=33.507pF
      wire lengths     : top=0.000um, trunk=33282.383um, leaf=204222.061um, total=237504.444um
      hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.133ns count=257 avg=0.068ns sd=0.043ns min=0.007ns max=0.133ns {135 <= 0.080ns, 42 <= 0.106ns, 39 <= 0.120ns, 28 <= 0.126ns, 13 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {208 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 477 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD4: 1615 CKBD2: 26 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717], skew [0.123 vs 0.058*]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.594, max=0.717], skew [0.123 vs 0.058*]
    Legalizer API calls during this step: 906 succeeded with high effort: 906 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:02.2 real=0:00:02.3)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5101.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5101.200um^2
      cell capacitance : b=2.872pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.872pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
      wire lengths     : top=0.000um, trunk=33268.582um, leaf=204221.661um, total=237490.244um
      hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.133ns count=257 avg=0.084ns sd=0.030ns min=0.007ns max=0.133ns {111 <= 0.080ns, 72 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CKBD4: 1500 CKBD2: 53 CKBD1: 88 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
      cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
      wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
      hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
      cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
      wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
      hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724], skew [0.106 vs 0.058*]
    Legalizer API calls during this step: 10125 succeeded with high effort: 10125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:11.4 real=0:00:11.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
      cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
      wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
      hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724, avg=0.662, sd=0.023], skew [0.106 vs 0.058*], 79.2% {0.623, 0.681} (wid=0.032 ws=0.022) (gid=0.708 gs=0.116)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.618, max=0.724, avg=0.662, sd=0.023], skew [0.106 vs 0.058*], 79.2% {0.623, 0.681} (wid=0.032 ws=0.022) (gid=0.708 gs=0.116)
    Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::Reducing Power done. (took cpu=0:00:15.2 real=0:00:15.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:03.7 real=0:00:03.7)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 2.995ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:01.3 real=0:00:01.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 1643 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=1641, i=0, icg=0, dcg=0, l=0, total=1641
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5095.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5095.080um^2
          cell capacitance : b=2.870pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.870pF
          sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.235pF, leaf=29.271pF, total=33.505pF
          wire lengths     : top=0.000um, trunk=33269.182um, leaf=204221.661um, total=237490.844um
          hp wire lengths  : top=0.000um, trunk=25052.600um, leaf=79016.800um, total=104069.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.133ns count=257 avg=0.085ns sd=0.029ns min=0.007ns max=0.133ns {109 <= 0.080ns, 74 <= 0.106ns, 40 <= 0.120ns, 24 <= 0.126ns, 10 <= 0.133ns}
          Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 416 <= 0.126ns, 478 <= 0.133ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD4: 1497 CKBD2: 52 CKBD1: 92 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:01.0 real=0:00:01.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=1697, i=0, icg=0, dcg=0, l=0, total=1697
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5259.960um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5259.960um^2
          cell capacitance : b=2.960pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.960pF
          sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.506pF, leaf=29.271pF, total=33.777pF
          wire lengths     : top=0.000um, trunk=35367.181um, leaf=204221.661um, total=239588.842um
          hp wire lengths  : top=0.000um, trunk=27827.200um, leaf=79016.800um, total=106844.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.133ns count=313 avg=0.074ns sd=0.031ns min=0.007ns max=0.133ns {176 <= 0.080ns, 73 <= 0.106ns, 36 <= 0.120ns, 19 <= 0.126ns, 9 <= 0.133ns}
          Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD4: 1539 CKBD2: 64 CKBD1: 94 
        Legalizer API calls during this step: 149 succeeded with high effort: 149 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:03.8 real=0:00:03.8)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
          cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
          sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
          wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
          hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
          Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
          cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
          sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
          wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
          hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
          Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.4 real=0:00:03.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
      cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
      wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
      hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
    Legalizer API calls during this step: 1129 succeeded with high effort: 1129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:13.9 real=0:00:13.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
    cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
    sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
    wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
    hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
    Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
      cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
      wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
      hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:01.5 real=0:00:01.5)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:02.0 real=0:00:02.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
          cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
          sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
          wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
          hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
          Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
      cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
      wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
      hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:03.5 real=0:00:03.5)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
      cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
      wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
      hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724], skew [0.058 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.7 real=0:00:00.7)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
      cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
      wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
      hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 419 <= 0.126ns, 475 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724, avg=0.696, sd=0.015], skew [0.058 vs 0.058], 100% {0.665, 0.724} (wid=0.032 ws=0.021) (gid=0.711 gs=0.070)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.665, max=0.724, avg=0.696, sd=0.015], skew [0.058 vs 0.058], 100% {0.665, 0.724} (wid=0.032 ws=0.021) (gid=0.711 gs=0.070)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Balancing done. (took cpu=0:00:21.8 real=0:00:21.8)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.6 real=0:00:01.7)
  Clock DAG stats before polishing:
    cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5374.800um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5374.800um^2
    cell capacitance : b=3.032pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.032pF
    sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=4.660pF, leaf=29.271pF, total=33.931pF
    wire lengths     : top=0.000um, trunk=36542.381um, leaf=204221.661um, total=240764.042um
    hp wire lengths  : top=0.000um, trunk=28902.200um, leaf=79016.800um, total=107919.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.133ns count=375 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {239 <= 0.080ns, 71 <= 0.106ns, 37 <= 0.120ns, 17 <= 0.126ns, 11 <= 0.133ns}
    Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 418 <= 0.126ns, 476 <= 0.133ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD4: 1552 CKBD2: 67 CKBD1: 140 
  Primary reporting skew groups before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
  Skew group summary before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
  Merging balancing drivers for power...
    Tried: 1759 Succeeded: 2
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=1757, i=0, icg=0, dcg=0, l=0, total=1757
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5373.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5373.720um^2
      cell capacitance : b=3.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.031pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.648pF, leaf=29.271pF, total=33.919pF
      wire lengths     : top=0.000um, trunk=36450.081um, leaf=204221.661um, total=240671.742um
      hp wire lengths  : top=0.000um, trunk=28846.200um, leaf=79016.800um, total=107863.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.133ns count=373 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {237 <= 0.080ns, 71 <= 0.106ns, 38 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns}
      Leaf  : target=0.133ns count=1385 avg=0.116ns sd=0.019ns min=0.070ns max=0.133ns {207 <= 0.080ns, 27 <= 0.106ns, 257 <= 0.120ns, 418 <= 0.126ns, 476 <= 0.133ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD4: 1553 CKBD2: 67 CKBD1: 137 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.664, max=0.724], skew [0.060 vs 0.058*]
    Legalizer API calls during this step: 189 succeeded with high effort: 189 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:03.7 real=0:00:03.7)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Iteration 2...
    Iteration 2 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5380.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5380.200um^2
      cell capacitance : b=3.034pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.034pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.648pF, leaf=29.272pF, total=33.921pF
      wire lengths     : top=0.000um, trunk=36450.681um, leaf=204233.261um, total=240683.942um
      hp wire lengths  : top=0.000um, trunk=28851.000um, leaf=79028.400um, total=107879.400um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.133ns count=373 avg=0.067ns sd=0.033ns min=0.007ns max=0.133ns {237 <= 0.080ns, 71 <= 0.106ns, 38 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns}
      Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.017ns max=0.133ns {209 <= 0.080ns, 27 <= 0.106ns, 256 <= 0.120ns, 419 <= 0.126ns, 476 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD4: 1555 CKBD2: 67 CKBD1: 137 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.666, max=0.724, avg=0.695, sd=0.016], skew [0.058 vs 0.058], 100% {0.666, 0.724} (wid=0.031 ws=0.020) (gid=0.711 gs=0.069)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.666, max=0.724, avg=0.695, sd=0.016], skew [0.058 vs 0.058], 100% {0.666, 0.724} (wid=0.031 ws=0.020) (gid=0.711 gs=0.069)
    Legalizer API calls during this step: 436 succeeded with high effort: 436 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:02.7 real=0:00:02.7)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
        Legalizer API calls during this step: 11042 succeeded with high effort: 11042 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:18.5 real=0:00:18.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 24626 succeeded with high effort: 24626 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:34.0 real=0:00:34.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 198 paths.
        	The smallest offset applied was -0.001ns.
        	The largest offset applied was 0.005ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.9 real=0:00:00.9)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
        Legalizer API calls during this step: 10498 succeeded with high effort: 10498 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:10.9 real=0:00:10.9)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 24626 succeeded with high effort: 24626 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:26.2 real=0:00:26.2)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5380.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5380.200um^2
      cell capacitance : b=3.034pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.034pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.060pF, leaf=28.640pF, total=32.700pF
      wire lengths     : top=0.000um, trunk=31795.583um, leaf=199283.715um, total=231079.297um
      hp wire lengths  : top=0.000um, trunk=26246.200um, leaf=77816.900um, total=104063.100um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.133ns count=373 avg=0.061ns sd=0.032ns min=0.007ns max=0.136ns {261 <= 0.080ns, 66 <= 0.106ns, 31 <= 0.120ns, 11 <= 0.126ns, 3 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.017ns max=0.134ns {208 <= 0.080ns, 32 <= 0.106ns, 324 <= 0.120ns, 448 <= 0.126ns, 373 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD4: 1555 CKBD2: 67 CKBD1: 137 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.720, avg=0.685, sd=0.015], skew [0.063 vs 0.058*], 99.9% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.078)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.720, avg=0.685, sd=0.015], skew [0.063 vs 0.058*], 99.9% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.078)
    Legalizer API calls during this step: 70792 succeeded with high effort: 70792 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:01:34 real=0:01:34)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 50 paths.
      	The smallest offset applied was -0.002ns.
      	The largest offset applied was 0.003ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
    Initial gate capacitance is (rise=44.996pF fall=44.153pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=44.985pF fall=44.144pF).
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
      cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.060pF, leaf=28.640pF, total=32.700pF
      wire lengths     : top=0.000um, trunk=31798.983um, leaf=199283.515um, total=231082.497um
      hp wire lengths  : top=0.000um, trunk=26246.200um, leaf=77816.900um, total=104063.100um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.133ns count=373 avg=0.063ns sd=0.031ns min=0.007ns max=0.136ns {260 <= 0.080ns, 67 <= 0.106ns, 31 <= 0.120ns, 11 <= 0.126ns, 3 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.024ns max=0.134ns {207 <= 0.080ns, 32 <= 0.106ns, 324 <= 0.120ns, 448 <= 0.126ns, 374 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
    Legalizer API calls during this step: 3688 succeeded with high effort: 3688 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.7 real=0:00:05.7)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
      cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.060pF, leaf=28.640pF, total=32.700pF
      wire lengths     : top=0.000um, trunk=31798.983um, leaf=199283.515um, total=231082.497um
      hp wire lengths  : top=0.000um, trunk=26246.200um, leaf=77816.900um, total=104063.100um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.133ns count=373 avg=0.063ns sd=0.031ns min=0.007ns max=0.136ns {260 <= 0.080ns, 67 <= 0.106ns, 31 <= 0.120ns, 11 <= 0.126ns, 3 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.024ns max=0.134ns {207 <= 0.080ns, 32 <= 0.106ns, 324 <= 0.120ns, 448 <= 0.126ns, 374 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.720, avg=0.687, sd=0.015], skew [0.061 vs 0.058*], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.709 gs=0.077)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:01.1 real=0:00:01.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group ideal_clock/functional_wcl_fast, artificially shortened or lengthened 25 paths.
        	The smallest offset applied was 0.003ns.
        	The largest offset applied was 0.003ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.5 real=0:00:00.5)
      Global shorten wires A0...
        Legalizer API calls during this step: 1514 succeeded with high effort: 1514 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - core...
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=175, computed=1584, moveTooSmall=2764, resolved=0, predictFail=628, currentlyIllegal=0, legalizationFail=60, legalizedMoveTooSmall=1800, ignoredLeafDriver=0, worse=3030, accepted=226
        Max accepted move=34.400um, total accepted move=2334.000um, average move=10.327um
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=178, computed=1581, moveTooSmall=2832, resolved=0, predictFail=671, currentlyIllegal=0, legalizationFail=70, legalizedMoveTooSmall=2041, ignoredLeafDriver=0, worse=3183, accepted=81
        Max accepted move=44.600um, total accepted move=713.000um, average move=8.802um
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=178, computed=1581, moveTooSmall=2856, resolved=0, predictFail=689, currentlyIllegal=0, legalizationFail=68, legalizedMoveTooSmall=2100, ignoredLeafDriver=0, worse=3225, accepted=31
        Max accepted move=22.000um, total accepted move=246.800um, average move=7.961um
        Legalizer API calls during this step: 17903 succeeded with high effort: 17903 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:21.2 real=0:00:21.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 1534 succeeded with high effort: 1534 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1543, computed=216, moveTooSmall=2792, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=212, ignoredLeafDriver=0, worse=92, accepted=5
        Max accepted move=7.200um, total accepted move=20.000um, average move=4.000um
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1546, computed=213, moveTooSmall=2792, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=214, ignoredLeafDriver=0, worse=92, accepted=1
        Max accepted move=4.000um, total accepted move=4.000um, average move=4.000um
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1546, computed=213, moveTooSmall=2794, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=214, ignoredLeafDriver=0, worse=93, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 965 succeeded with high effort: 965 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.7 real=0:00:02.7)
      Global shorten wires B...
        Legalizer API calls during this step: 8111 succeeded with high effort: 8111 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:04.6 real=0:00:04.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=0, computed=1759, moveTooSmall=0, resolved=0, predictFail=44, currentlyIllegal=0, legalizationFail=7, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1790, accepted=59
        Max accepted move=2.400um, total accepted move=33.000um, average move=0.559um
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1665, computed=94, moveTooSmall=0, resolved=0, predictFail=3137, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=66, accepted=2
        Max accepted move=0.400um, total accepted move=0.600um, average move=0.300um
        Move for wirelength. considered=1760, filtered=1760, permitted=1759, cannotCompute=1722, computed=37, moveTooSmall=0, resolved=0, predictFail=3251, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=1.200um, total accepted move=1.200um, average move=1.200um
        Legalizer API calls during this step: 2061 succeeded with high effort: 2061 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:03.0 real=0:00:03.0)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
        cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
        sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=3.928pF, leaf=28.629pF, total=32.557pF
        wire lengths     : top=0.000um, trunk=30747.593um, leaf=199190.405um, total=229937.998um
        hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.136ns {264 <= 0.080ns, 68 <= 0.106ns, 30 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.023ns max=0.134ns {207 <= 0.080ns, 31 <= 0.106ns, 328 <= 0.120ns, 445 <= 0.126ns, 375 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.717, avg=0.684, sd=0.015], skew [0.058 vs 0.058], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.706 gs=0.074)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.659, max=0.717, avg=0.684, sd=0.015], skew [0.058 vs 0.058], 100% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.706 gs=0.074)
      Legalizer API calls during this step: 32088 succeeded with high effort: 32088 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:34.5 real=0:00:34.5)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 1761 , Succeeded = 317 , Constraints Broken = 1442 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:02.7 real=0:00:02.7)
    Optimizing orientation done. (took cpu=0:00:02.7 real=0:00:02.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
      cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=3.891pF, leaf=28.610pF, total=32.500pF
      wire lengths     : top=0.000um, trunk=30441.891um, leaf=199031.204um, total=229473.096um
      hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.136ns {265 <= 0.080ns, 69 <= 0.106ns, 28 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Leaf  : target=0.133ns count=1387 avg=0.115ns sd=0.019ns min=0.022ns max=0.134ns {207 <= 0.080ns, 31 <= 0.106ns, 330 <= 0.120ns, 444 <= 0.126ns, 374 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.683, sd=0.015], skew [0.061 vs 0.058*], 99.7% {0.656, 0.714} (wid=0.031 ws=0.019) (gid=0.703 gs=0.071)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.683, sd=0.015], skew [0.061 vs 0.058*], 99.7% {0.656, 0.714} (wid=0.031 ws=0.019) (gid=0.703 gs=0.071)
    Legalizer API calls during this step: 32088 succeeded with high effort: 32088 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:40.6 real=0:00:40.7)
  Total capacitance is (rise=77.486pF fall=76.644pF), of which (rise=32.500pF fall=32.500pF) is wire, and (rise=44.985pF fall=44.144pF) is gate.
  Stage::Polishing done. (took cpu=0:02:30 real=0:02:31)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 1759 clock instances.
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:27:41 mem=3499.9M) ***
Total net bbox length = 4.962e+06 (2.586e+06 2.375e+06) (ext = 1.708e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3499.9MB
Summary Report:
Instances move: 0 (out of 108304 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.962e+06 (2.586e+06 2.375e+06) (ext = 1.708e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3499.9MB
*** Finished refinePlace (0:27:41 mem=3499.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59919).
  Restoring pStatusCts on 1759 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::Implementation done. (took cpu=0:03:09 real=0:03:09)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:      1760 (unrouted=1760, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1760 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1760 nets for routing of which 1760 have one or more fixed wires.
(ccopt eGR): Start to route 1760 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 109642 nets ( ignored 107882 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1760 clock nets ( 1760 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1760
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1760 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.226600e+05um
[NR-eGR] Create a new net group with 291 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 291 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.605968e+05um
[NR-eGR] Create a new net group with 280 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 280 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.978190e+05um
[NR-eGR] Create a new net group with 249 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 249 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.311334e+05um
[NR-eGR] Create a new net group with 241 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 241 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.983202e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        29( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        38( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   466499 
[NR-eGR]  M2  (2V)        916363   694374 
[NR-eGR]  M3  (3H)       1284121   217844 
[NR-eGR]  M4  (4V)       1009158   131489 
[NR-eGR]  M5  (5H)        365209    81659 
[NR-eGR]  M6  (6V)        555447    77466 
[NR-eGR]  M7  (7H)       1416404     8770 
[NR-eGR]  M8  (8V)        486217     1674 
[NR-eGR]  M9  (9H)         98095        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6131014  1679775 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4961579um
[NR-eGR] Total length: 6131014um, number of vias: 1679775
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 232385um, number of vias: 169579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   61678 
[NR-eGR]  M2  (2V)         59763   80486 
[NR-eGR]  M3  (3H)        113120   27084 
[NR-eGR]  M4  (4V)         59087     110 
[NR-eGR]  M5  (5H)            18      88 
[NR-eGR]  M6  (6V)            28      87 
[NR-eGR]  M7  (7H)           222      46 
[NR-eGR]  M8  (8V)           148       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       232385  169579 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 103686um
[NR-eGR] Total length: 232385um, number of vias: 169579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 232385um, number of vias: 169579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.24 sec, Real: 5.25 sec, Curr Mem: 3543.09 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:05.8 real=0:00:05.9)
      Routing using eGR only done.
Net route status summary:
  Clock:      1760 (unrouted=0, trialRouted=0, noStatus=0, routed=1760, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.4 real=0:00:07.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=108304 and nets=134029 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3543.086M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.7 real=0:00:01.7)
        Reset bufferability constraints done. (took cpu=0:00:01.7 real=0:00:01.7)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
          cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
          sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
          wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
          hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=73, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.085ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {208 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {72 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.685, sd=0.015], skew [0.061 vs 0.058*], 99.6% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.705 gs=0.071)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.685, sd=0.015], skew [0.061 vs 0.058*], 99.6% {0.659, 0.717} (wid=0.031 ws=0.020) (gid=0.705 gs=0.071)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         1
            Processed:             1
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=5346.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5346.360um^2
            cell capacitance : b=3.024pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.024pF
            sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
            wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
            hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=73, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.085ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
            Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {208 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {72 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD4: 1543 CKBD2: 50 CKBD1: 166 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:01.4 real=0:00:01.4)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 429 long paths. The largest offset applied was 0.002ns.
            
            
            Skew Group Offsets:
            
            -------------------------------------------------------------------------------------------------------------
            Skew Group                         Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -------------------------------------------------------------------------------------------------------------
            ideal_clock/functional_wcl_fast    58160      429        0.738%      0.002ns       0.717ns         0.715ns
            -------------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        20
              0.000      and above     409
            -------------------------------
            
            Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.3 real=0:00:00.3)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 8, numUnchanged = 320, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1182, numSkippedDueToCloseToSkewTarget = 250
          CCOpt-eGRPC Downsizing: considered: 328, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 328, unsuccessful: 0, sized: 8
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 2, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 6
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=5336.640um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5336.640um^2
            cell capacitance : b=3.018pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.018pF
            sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
            wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
            hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=73, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.085ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
            Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {208 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {72 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD4: 1536 CKBD2: 54 CKBD1: 169 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
          Legalizer API calls during this step: 349 succeeded with high effort: 349 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.4 real=0:00:02.4)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1760, tested: 1760, violation detected: 73, violation ignored (due to small violation): 59, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 1
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          --------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
          --------------------------------------------------------------------------------------------------------------------------
          top                0                    0                  0            0                    0                  0
          trunk              1 [7.1%]             0                  0            0                    0 (0.0%)           1 (100.0%)
          leaf              13 [92.9%]            1 (7.7%)           0            0                    1 (7.7%)          12 (92.3%)
          --------------------------------------------------------------------------------------------------------------------------
          Total             14 [100.0%]           1 (7.1%)           0            0                    1 (7.1%)          13 (92.9%)
          --------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 1.080um^2 (0.020%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
            sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
            misc counts      : r=1, pp=0
            cell areas       : b=5337.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5337.720um^2
            cell capacitance : b=3.019pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.019pF
            sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
            wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
            hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78003.000um, total=103812.600um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=72, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.082ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
            Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {209 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {71 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD4: 1537 CKBD2: 53 CKBD1: 169 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717], skew [0.061 vs 0.058*]
          Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.4 real=0:00:00.4)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
        Moving clock insts towards fanout...
        Move to sink centre: considered=72, unsuccessful=0, alreadyClose=0, noImprovementFound=67, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=5
        Moving clock insts towards fanout done. (took cpu=0:00:02.9 real=0:00:02.9)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
          sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
          misc counts      : r=1, pp=0
          cell areas       : b=5337.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5337.720um^2
          cell capacitance : b=3.019pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.019pF
          sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=3.955pF, leaf=29.182pF, total=33.136pF
          wire lengths     : top=0.000um, trunk=30715.703um, leaf=201669.800um, total=232385.503um
          hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=78000.000um, total=103809.600um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=72, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.082ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.137ns {264 <= 0.080ns, 70 <= 0.106ns, 27 <= 0.120ns, 7 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Leaf  : target=0.133ns count=1387 avg=0.116ns sd=0.019ns min=0.022ns max=0.139ns {209 <= 0.080ns, 26 <= 0.106ns, 291 <= 0.120ns, 423 <= 0.126ns, 367 <= 0.133ns} {71 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD4: 1537 CKBD2: 53 CKBD1: 169 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.686, sd=0.015], skew [0.061 vs 0.058*], 99.4% {0.658, 0.716} (wid=0.031 ws=0.020) (gid=0.705 gs=0.073)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.656, max=0.717, avg=0.686, sd=0.015], skew [0.061 vs 0.058*], 99.4% {0.658, 0.716} (wid=0.031 ws=0.020) (gid=0.705 gs=0.073)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 1759 clock instances.
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:28:04 mem=3539.2M) ***
Total net bbox length = 4.962e+06 (2.586e+06 2.375e+06) (ext = 1.708e+04)
Move report: Detail placement moves 66409 insts, mean move: 1.30 um, max move: 105.00 um 
	Max move on inst (ys[2].xs[3].msg_txrx[24].south_tx): (604.00, 1442.89) --> (502.60, 1446.50)
	Runtime: CPU: 0:00:07.5 REAL: 0:00:08.0 MEM: 3523.2MB
Summary Report:
Instances move: 66409 (out of 108304 movable)
Instances flipped: 0
Mean displacement: 1.30 um
Max displacement: 105.00 um (Instance: ys[2].xs[3].msg_txrx[24].south_tx) (604, 1442.89) -> (502.6, 1446.5)
	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 5.003e+06 (2.613e+06 2.390e+06) (ext = 1.708e+04)
Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 3523.2MB
*** Finished refinePlace (0:28:12 mem=3523.2M) ***
  ClockRefiner summary
  All clock instances: Moved 37122, flipped 6545 and cell swapped 0 (out of a total of 59919).
  The largest move was 31.2 um for ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg[9][4].
  Restoring pStatusCts on 1759 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.4 real=0:00:08.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:31.2 real=0:00:31.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:      1760 (unrouted=0, trialRouted=0, noStatus=0, routed=1760, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1760 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1760 nets for routing of which 1760 have one or more fixed wires.
(ccopt eGR): Start to route 1760 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 109642 nets ( ignored 107882 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1760 clock nets ( 1760 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1760
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1760 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.262708e+05um
[NR-eGR] Create a new net group with 304 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 304 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.649510e+05um
[NR-eGR] Create a new net group with 286 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 286 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.017610e+05um
[NR-eGR] Create a new net group with 261 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 261 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.360960e+05um
[NR-eGR] Create a new net group with 245 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 245 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.055724e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        25( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        32( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)             0   466499 
[NR-eGR]  M2  (2V)        915721   693862 
[NR-eGR]  M3  (3H)       1286625   218608 
[NR-eGR]  M4  (4V)       1011116   131505 
[NR-eGR]  M5  (5H)        365230    81662 
[NR-eGR]  M6  (6V)        555448    77468 
[NR-eGR]  M7  (7H)       1416361     8787 
[NR-eGR]  M8  (8V)        486231     1674 
[NR-eGR]  M9  (9H)         98095        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6134828  1680065 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5002852um
[NR-eGR] Total length: 6134828um, number of vias: 1680065
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 236200um, number of vias: 169869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   61678 
[NR-eGR]  M2  (2V)         59121   79974 
[NR-eGR]  M3  (3H)        115623   27848 
[NR-eGR]  M4  (4V)         61045     126 
[NR-eGR]  M5  (5H)            40      91 
[NR-eGR]  M6  (6V)            29      89 
[NR-eGR]  M7  (7H)           180      63 
[NR-eGR]  M8  (8V)           163       0 
[NR-eGR]  M9  (9H)             0       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       236200  169869 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 105135um
[NR-eGR] Total length: 236200um, number of vias: 169869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 236200um, number of vias: 169869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.23 sec, Real: 5.24 sec, Curr Mem: 3516.75 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.8 real=0:00:05.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1760 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/06 15:35:23, mem=3087.7M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 15:35:23 2024
#
#num needed restored net=0
#need_extraction net=0 (total=134029)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1760
#Total wire length = 236200 um.
#Total half perimeter of net bounding box = 106936 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 59121 um.
#Total wire length on LAYER M3 = 115623 um.
#Total wire length on LAYER M4 = 61045 um.
#Total wire length on LAYER M5 = 40 um.
#Total wire length on LAYER M6 = 29 um.
#Total wire length on LAYER M7 = 180 um.
#Total wire length on LAYER M8 = 163 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 169869
#Up-Via Summary (total 169869):
#           
#-----------------------
# M1              61678
# M2              79974
# M3              27848
# M4                126
# M5                 91
# M6                 89
# M7                 63
#-----------------------
#                169869 
#
#Start routing data preparation on Fri Dec  6 15:35:25 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 134027 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3102.64 (MB), peak = 3549.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3107.15 (MB), peak = 3549.88 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2           98506 ( 73.5%)
#          3            2807 (  2.1%)
#          4            1042 (  0.8%)
#          5            1477 (  1.1%)
#          6             516 (  0.4%)
#          7             340 (  0.3%)
#          8              50 (  0.0%)
#          9             259 (  0.2%)
#  10  -  19             139 (  0.1%)
#  20  -  29             235 (  0.2%)
#  30  -  39            1738 (  1.3%)
#  40  -  49            1011 (  0.8%)
#  50  -  59             145 (  0.1%)
#  70  -  79             784 (  0.6%)
#  90  -  99             576 (  0.4%)
#  100 - 199              16 (  0.0%)
#  400 - 499               1 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 134029 nets, 109642 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed         1760 ( 1.6%)
#  Clock                       1760
#  Extra space                 1760
#  Prefer layer range        109642
#
#Nets in 3 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#              -----             9 M9*     107290 ( 97.9%)
#               3 M3             4 M4        1760 (  1.6%)
#               8 M8             8 M8         592 (  0.5%)
#
#1760 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 66.88 (MB)
#Total memory = 3258.28 (MB)
#Peak memory = 3549.88 (MB)
#End Line Assignment: cpu:00:00:16, real:00:00:17, mem:3.2 GB, peak:3.5 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1760
#Total wire length = 236127 um.
#Total half perimeter of net bounding box = 106936 um.
#Total wire length on LAYER M1 = 582 um.
#Total wire length on LAYER M2 = 64020 um.
#Total wire length on LAYER M3 = 113308 um.
#Total wire length on LAYER M4 = 57847 um.
#Total wire length on LAYER M5 = 9 um.
#Total wire length on LAYER M6 = 8 um.
#Total wire length on LAYER M7 = 183 um.
#Total wire length on LAYER M8 = 171 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 155352
#Up-Via Summary (total 155352):
#           
#-----------------------
# M1              61677
# M2              71462
# M3              21896
# M4                 88
# M5                 83
# M6                 83
# M7                 63
#-----------------------
#                155352 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 148.13 (MB)
#Total memory = 3241.76 (MB)
#Peak memory = 3549.88 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 15 violations
#    elapsed time = 00:00:23, memory = 3295.09 (MB)
#    completing 20% with 47 violations
#    elapsed time = 00:00:56, memory = 3293.46 (MB)
#    completing 30% with 59 violations
#    elapsed time = 00:01:22, memory = 3305.04 (MB)
#    completing 40% with 45 violations
#    elapsed time = 00:01:48, memory = 3305.43 (MB)
#    completing 50% with 68 violations
#    elapsed time = 00:02:19, memory = 3308.05 (MB)
#    completing 60% with 69 violations
#    elapsed time = 00:02:39, memory = 3307.95 (MB)
#    completing 70% with 50 violations
#    elapsed time = 00:03:07, memory = 3310.54 (MB)
#    completing 80% with 40 violations
#    elapsed time = 00:03:29, memory = 3309.95 (MB)
#    completing 90% with 41 violations
#    elapsed time = 00:03:49, memory = 3309.14 (MB)
#    completing 100% with 5 violations
#    elapsed time = 00:04:16, memory = 3311.45 (MB)
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            0        2        2
#	M4            1        2        3
#	Totals        1        4        5
#cpu time = 00:04:16, elapsed time = 00:04:16, memory = 3254.18 (MB), peak = 3549.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3256.27 (MB), peak = 3549.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1760
#Total wire length = 252449 um.
#Total half perimeter of net bounding box = 106936 um.
#Total wire length on LAYER M1 = 46 um.
#Total wire length on LAYER M2 = 32301 um.
#Total wire length on LAYER M3 = 141922 um.
#Total wire length on LAYER M4 = 77981 um.
#Total wire length on LAYER M5 = 8 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 142 um.
#Total wire length on LAYER M8 = 44 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 157706
#Total number of multi-cut vias = 1544 (  1.0%)
#Total number of single cut vias = 156162 ( 99.0%)
#Up-Via Summary (total 157706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             60089 ( 97.5%)      1537 (  2.5%)      61626
# M2             60158 (100.0%)         0 (  0.0%)      60158
# M3             35839 (100.0%)         0 (  0.0%)      35839
# M4                27 (100.0%)         0 (  0.0%)         27
# M5                22 (100.0%)         0 (  0.0%)         22
# M6                15 ( 68.2%)         7 ( 31.8%)         22
# M7                12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#               156162 ( 99.0%)      1544 (  1.0%)     157706 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:19
#Elapsed time = 00:04:19
#Increased memory = 14.43 (MB)
#Total memory = 3256.27 (MB)
#Peak memory = 3549.88 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:04:19
#Elapsed time = 00:04:19
#Increased memory = 14.52 (MB)
#Total memory = 3256.27 (MB)
#Peak memory = 3549.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:50
#Elapsed time = 00:04:51
#Increased memory = 131.58 (MB)
#Total memory = 3219.49 (MB)
#Peak memory = 3549.88 (MB)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 15:40:14 2024
#
% End globalDetailRoute (date=12/06 15:40:14, total cpu=0:04:50, real=0:04:51, peak res=3310.8M, current mem=3216.7M)
        NanoRoute done. (took cpu=0:04:50 real=0:04:51)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1760 net(s)
Set FIXED placed status on 1759 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3579.85 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1760  Num Prerouted Wires = 153351
[NR-eGR] Read 109642 nets ( ignored 1760 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 107882
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.793176e+05um
[NR-eGR] Layer group 2: route 107290 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.30% H + 0.23% V. EstWL: 5.840334e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      2721( 0.39%)        13( 0.00%)         0( 0.00%)   ( 0.39%) 
[NR-eGR]      M3 ( 3)      3027( 0.44%)        14( 0.00%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]      M4 ( 4)      1121( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5 ( 5)      4579( 0.66%)         6( 0.00%)         0( 0.00%)   ( 0.66%) 
[NR-eGR]      M6 ( 6)      5637( 0.81%)        18( 0.00%)         0( 0.00%)   ( 0.81%) 
[NR-eGR]      M7 ( 7)      1103( 0.16%)        12( 0.00%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]      M8 ( 8)       136( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total     18324( 0.32%)        63( 0.00%)         1( 0.00%)   ( 0.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.06% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)            46   466447 
[NR-eGR]  M2  (2V)        937426   678478 
[NR-eGR]  M3  (3H)       1281461   224475 
[NR-eGR]  M4  (4V)        987284   139414 
[NR-eGR]  M5  (5H)        386354    85786 
[NR-eGR]  M6  (6V)        564288    81703 
[NR-eGR]  M7  (7H)       1449145     9148 
[NR-eGR]  M8  (8V)        488083     1819 
[NR-eGR]  M9  (9H)        105813        2 
[NR-eGR]  AP  (10V)            1        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      6199902  1687272 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5002852um
[NR-eGR] Total length: 6199902um, number of vias: 1687272
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 9.68 sec, Real: 9.71 sec, Curr Mem: 3698.75 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:09.7 real=0:00:09.8)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:      1760 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1760, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132269 (unrouted=24387, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24386, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:05:08 real=0:05:08)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_credit_D_W32' of instances=108304 and nets=134029 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3598.746M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.5 real=0:00:01.5)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock DAG stats after routing clock trees:
    cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5337.720um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5337.720um^2
    cell capacitance : b=3.019pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.019pF
    sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=3.954pF, leaf=31.604pF, total=35.558pF
    wire lengths     : top=0.000um, trunk=30745.303um, leaf=221708.000um, total=252453.303um
    hp wire lengths  : top=0.000um, trunk=25809.600um, leaf=79444.300um, total=105253.900um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=277, worst=[0.013ns, 0.012ns, 0.012ns, 0.011ns, 0.011ns, 0.011ns, 0.010ns, 0.010ns, 0.009ns, 0.009ns, ...]} avg=0.003ns sd=0.003ns sum=0.906ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.133ns count=373 avg=0.062ns sd=0.030ns min=0.007ns max=0.138ns {262 <= 0.080ns, 73 <= 0.106ns, 27 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Leaf  : target=0.133ns count=1387 avg=0.120ns sd=0.020ns min=0.023ns max=0.146ns {184 <= 0.080ns, 44 <= 0.106ns, 133 <= 0.120ns, 318 <= 0.126ns, 432 <= 0.133ns} {251 <= 0.140ns, 24 <= 0.146ns, 1 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD4: 1537 CKBD2: 53 CKBD1: 169 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723, avg=0.688, sd=0.015], skew [0.066 vs 0.058*], 99.2% {0.660, 0.719} (wid=0.030 ws=0.020) (gid=0.708 gs=0.076)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723, avg=0.688, sd=0.015], skew [0.066 vs 0.058*], 99.2% {0.660, 0.719} (wid=0.030 ws=0.020) (gid=0.708 gs=0.076)
  CCOpt::Phase::Routing done. (took cpu=0:05:13 real=0:05:13)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.2 real=0:00:02.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1760, tested: 1760, violation detected: 277, violation ignored (due to small violation): 0, cannot run: 0, attempted: 277, unsuccessful: 0, sized: 23
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      --------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
      --------------------------------------------------------------------------------------------------------------------------
      top                0                    0                  0            0                    0                  0
      trunk              1 [0.4%]             0                  0            0                    0 (0.0%)           1 (100.0%)
      leaf             276 [99.6%]           23 (8.3%)           0            0                   23 (8.3%)         253 (91.7%)
      --------------------------------------------------------------------------------------------------------------------------
      Total            277 [100.0%]          23 (8.3%)           0            0                   23 (8.3%)         254 (91.7%)
      --------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 23, Downsized: 0, Sized but same area: 0, Unchanged: 254, Area change: 24.840um^2 (0.465%)
      Max. move: 2.163um (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_csf_buf_01493 and 22 others), Min. move: 0.000um, Avg. move: 0.025um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5362.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5362.560um^2
        cell capacitance : b=3.038pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.038pF
        sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=3.954pF, leaf=31.604pF, total=35.558pF
        wire lengths     : top=0.000um, trunk=30745.303um, leaf=221708.000um, total=252453.303um
        hp wire lengths  : top=0.000um, trunk=25811.400um, leaf=79444.900um, total=105256.300um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=254, worst=[0.013ns, 0.011ns, 0.010ns, 0.010ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.770ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.133ns count=373 avg=0.063ns sd=0.030ns min=0.007ns max=0.138ns {262 <= 0.080ns, 73 <= 0.106ns, 27 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1387 avg=0.119ns sd=0.020ns min=0.023ns max=0.146ns {207 <= 0.080ns, 44 <= 0.106ns, 133 <= 0.120ns, 318 <= 0.126ns, 432 <= 0.133ns} {236 <= 0.140ns, 16 <= 0.146ns, 1 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD4: 1560 CKBD2: 30 CKBD1: 169 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
      Legalizer API calls during this step: 303 succeeded with high effort: 303 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:02.0 real=0:00:02.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:05.4 real=0:00:05.4)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1760, tested: 1760, violation detected: 254, violation ignored (due to small violation): 0, cannot run: 0, attempted: 254, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [0.4%]             0           0            0                    0 (0.0%)           1 (100.0%)
      leaf             253 [99.6%]            0           0            0                    0 (0.0%)         253 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total            254 [100.0%]           0           0            0                    0 (0.0%)         254 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 254, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=1759, i=0, icg=0, dcg=0, l=0, total=1759
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5362.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5362.560um^2
        cell capacitance : b=3.038pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.038pF
        sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=3.954pF, leaf=31.604pF, total=35.558pF
        wire lengths     : top=0.000um, trunk=30745.303um, leaf=221708.000um, total=252453.303um
        hp wire lengths  : top=0.000um, trunk=25811.400um, leaf=79444.900um, total=105256.300um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=254, worst=[0.013ns, 0.011ns, 0.010ns, 0.010ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, ...]} avg=0.003ns sd=0.002ns sum=0.770ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.133ns count=373 avg=0.063ns sd=0.030ns min=0.007ns max=0.138ns {262 <= 0.080ns, 73 <= 0.106ns, 27 <= 0.120ns, 6 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1387 avg=0.119ns sd=0.020ns min=0.023ns max=0.146ns {207 <= 0.080ns, 44 <= 0.106ns, 133 <= 0.120ns, 318 <= 0.126ns, 432 <= 0.133ns} {236 <= 0.140ns, 16 <= 0.146ns, 1 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD4: 1560 CKBD2: 30 CKBD1: 169 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.657, max=0.723], skew [0.066 vs 0.058*]
      Legalizer API calls during this step: 604 succeeded with high effort: 604 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:04.1 real=0:00:04.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 241 buffers and inverters.
    success count. Default: 0, QS: 11, QD: 92, FS: 46, MQS: 0
    CCOpt-PostConditioning: nets considered: 1760, nets tested: 1760, nets violation detected: 254, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 254, nets unsuccessful: 105, buffered: 149
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
      sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
      misc counts      : r=1, pp=0
      cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
      cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
      sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=4.152pF, leaf=31.674pF, total=35.826pF
      wire lengths     : top=0.000um, trunk=31331.703um, leaf=221121.600um, total=252453.303um
      hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82142.300um, total=109085.700um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
    Buffering to fix DRVs done. (took cpu=0:00:07.7 real=0:00:07.7)
    PostConditioning Fixing Skew by cell sizing...
**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk             11 [84.6%]            0           0            0                    0 (0.0%)          11 (100.0%)
      leaf               2 [15.4%]            0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             13 [100.0%]           0           0            0                    0 (0.0%)          13 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
        sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
        misc counts      : r=1, pp=0
        cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
        cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
        sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=4.152pF, leaf=31.674pF, total=35.826pF
        wire lengths     : top=0.000um, trunk=31331.703um, leaf=221121.600um, total=252453.303um
        hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82142.300um, total=109085.700um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.730, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.5% {0.660, 0.718} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
      Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.2 real=0:00:01.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.7 real=0:00:00.7)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 2000 clock instances.
    Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:33:50 mem=3645.4M) ***
Total net bbox length = 5.007e+06 (2.615e+06 2.392e+06) (ext = 1.708e+04)
Move report: Detail placement moves 17757 insts, mean move: 0.91 um, max move: 46.80 um 
	Max move on inst (ys[1].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst): (1356.60, 939.80) --> (1371.00, 972.20)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 3648.0MB
Summary Report:
Instances move: 17757 (out of 108545 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 46.80 um (Instance: ys[1].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst) (1356.6, 939.8) -> (1371, 972.2)
	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
Total net bbox length = 5.014e+06 (2.620e+06 2.394e+06) (ext = 1.708e+04)
Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 3648.0MB
*** Finished refinePlace (0:33:57 mem=3648.0M) ***
    ClockRefiner summary
    All clock instances: Moved 9852, flipped 909 and cell swapped 0 (out of a total of 60160).
    The largest move was 10.4 um for ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[15].
    Restoring pStatusCts on 2000 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.2 real=0:00:08.2)
  PostConditioning done.
Net route status summary:
  Clock:      2001 (unrouted=0, trialRouted=0, noStatus=2, routed=0, fixed=1999, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 132150 (unrouted=24268, trialRouted=107882, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24267, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
    sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
    misc counts      : r=1, pp=0
    cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
    cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
    sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=4.159pF, leaf=31.682pF, total=35.841pF
    wire lengths     : top=0.000um, trunk=32160.058um, leaf=222235.020um, total=254395.078um
    hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82439.200um, total=109382.600um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:36.0 real=0:00:36.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                   2000     5907.240       3.353
  Inverters                    0        0.000       0.000
  Integrated Clock Gates       0        0.000       0.000
  Discrete Clock Gates         0        0.000       0.000
  Clock Logic                  0        0.000       0.000
  All                       2000     5907.240       3.353
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             58160
  Enable Latch            0
  Load Capacitance        0
  Antenna Diode           0
  Node Sink               0
  Total               58160
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     32160.058
  Leaf     222235.020
  Total    254395.078
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top             0.000
  Trunk       26943.400
  Leaf        82439.200
  Total      109382.600
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     3.267     4.159     7.426
  Leaf     42.047    31.682    73.729
  Total    45.314    35.841    81.155
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ------------------------------------------------
  Total     Average    Std. Dev.    Min      Max
  ------------------------------------------------
  41.961     0.001       0.000      0.001    0.001
  ------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        105      0.003       0.002      0.334    [0.009, 0.008, 0.008, 0.008, 0.008, 0.007, 0.006, 0.006, 0.006, 0.006, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                        Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.133      476      0.056       0.029      0.007    0.138    {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns}          {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Leaf        0.133     1525      0.111       0.026      0.018    0.142    {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns}    {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------
  Name     Type      Inst     Inst Area 
                     Count    (um^2)
  --------------------------------------
  CKBD4    buffer    1653      5355.720
  CKBD2    buffer      72       155.520
  CKBD1    buffer     275       396.000
  --------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.626     0.731     0.104      0.058*         0.020           0.002           0.690        0.019     89.4% {0.659, 0.717}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.626     0.731     0.104      0.058*         0.020           0.002           0.690        0.019     89.4% {0.659, 0.717}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min/Max    Delay    Pin
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.626    ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg[17][15]/CP
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.731    ys[2].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/CP
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 5183 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                   amount     target  achieved  touch  net?   source         
                                                                net?                         
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][27]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][8]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[20][2]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[19][26]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[18][26]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[17][10]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][23]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][10]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[16][5]/CP
  delay_corner_wcl_slow:both.late    0.009    0.133    0.142    N      N      auto computed  ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00991/Z
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.5 real=0:00:01.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3692.12)
Total number of fetched objects 110533
Total number of fetched objects 110533
Total number of fetched objects 110533
End delay calculation. (MEM=3831.81 CPU=0:00:15.1 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=3831.81 CPU=0:00:24.3 REAL=0:00:24.0)
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.320645
	 Executing: set_clock_latency -source -early -max -rise -0.320645 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.320645
	 Executing: set_clock_latency -source -late -max -rise -0.320645 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.304331
	 Executing: set_clock_latency -source -early -max -fall -0.304331 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.304331
	 Executing: set_clock_latency -source -late -max -fall -0.304331 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.450257
	 Executing: set_clock_latency -source -early -max -rise -0.450257 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.450257
	 Executing: set_clock_latency -source -late -max -rise -0.450257 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.420263
	 Executing: set_clock_latency -source -early -max -fall -0.420263 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.420263
	 Executing: set_clock_latency -source -late -max -fall -0.420263 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.68811
	 Executing: set_clock_latency -source -early -max -rise -0.68811 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.68811
	 Executing: set_clock_latency -source -late -max -rise -0.68811 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.644411
	 Executing: set_clock_latency -source -early -max -fall -0.644411 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.644411
	 Executing: set_clock_latency -source -late -max -fall -0.644411 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:39.7 real=0:00:39.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=2000, i=0, icg=0, dcg=0, l=0, total=2000
  sink counts      : regular=58160, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=58160
  misc counts      : r=1, pp=0
  cell areas       : b=5907.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5907.240um^2
  cell capacitance : b=3.353pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=3.353pF
  sink capacitance : total=41.961pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=4.159pF, leaf=31.682pF, total=35.841pF
  wire lengths     : top=0.000um, trunk=32160.058um, leaf=222235.020um, total=254395.078um
  hp wire lengths  : top=0.000um, trunk=26943.400um, leaf=82439.200um, total=109382.600um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=105, worst=[0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.334ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.133ns count=476 avg=0.056ns sd=0.029ns min=0.007ns max=0.138ns {368 <= 0.080ns, 72 <= 0.106ns, 27 <= 0.120ns, 4 <= 0.126ns, 4 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Leaf  : target=0.133ns count=1525 avg=0.111ns sd=0.026ns min=0.018ns max=0.142ns {351 <= 0.080ns, 110 <= 0.106ns, 148 <= 0.120ns, 331 <= 0.126ns, 481 <= 0.133ns} {99 <= 0.140ns, 5 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD4: 1653 CKBD2: 72 CKBD1: 275 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
Skew group summary after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.626, max=0.731, avg=0.690, sd=0.019], skew [0.104 vs 0.058*], 89.4% {0.659, 0.717} (wid=0.030 ws=0.020) (gid=0.717 gs=0.112)
Logging CTS constraint violations...
  Clock tree ideal_clock has 100 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00991 (a lib_cell CKBD4) at (711.600,288.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00991/Z with a slew time target of 0.133ns. Achieved a slew time of 0.142ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01021 (a lib_cell CKBD4) at (569.000,219.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01021/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01019 (a lib_cell CKBD4) at (557.400,173.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_01019/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[1].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00769 (a lib_cell CKBD4) at (1375.000,984.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00769/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_csf_buf_01472 (a lib_cell CKBD4) at (987.200,1035.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[1].torus_switch_xy/west_conn_rx/CTS_csf_buf_01472/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00441 (a lib_cell CKBD4) at (1488.400,1332.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00441/Z with a slew time target of 0.133ns. Achieved a slew time of 0.140ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00825 (a lib_cell CKBD4) at (932.000,1082.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00825/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00192 (a lib_cell CKBD4) at (960.800,588.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00192/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00697 (a lib_cell CKBD4) at (541.400,970.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/CTS_ccl_a_buf_00697/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 48 slew violations below cell ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00053 (a lib_cell CKBD4) at (548.000,608.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00053/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00975 (a lib_cell CKBD4) at (706.200,219.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00975/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[3].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00123 (a lib_cell CKBD4) at (1482.200,646.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00123/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00655 (a lib_cell CKBD4) at (697.000,1047.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00655/Z with a slew time target of 0.133ns. Achieved a slew time of 0.139ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00703 (a lib_cell CKBD4) at (548.200,1053.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00703/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00088 (a lib_cell CKBD4) at (1276.000,596.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00088/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00496 (a lib_cell CKBD4) at (931.800,1308.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[1].torus_switch_xy/west_conn_rx/CTS_ccl_a_buf_00496/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00998 (a lib_cell CKBD4) at (693.400,342.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00998/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00937 (a lib_cell CKBD4) at (168.000,1078.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_ccl_a_buf_00937/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_csf_buf_01572 (a lib_cell CKBD4) at (212.600,1109.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/CTS_csf_buf_01572/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01042 (a lib_cell CKBD4) at (1343.800,191.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[2].torus_switch_xy/CTS_ccl_a_buf_01042/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.104ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:41.6 real=0:00:41.2)
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Runtime done. (took cpu=0:12:50 real=0:12:50)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS         349.28 (Init 8.17, Construction 94.51, Implementation 188.50, eGRPC 15.50, PostConditioning 27.86, Other 14.75)
Clock Runtime:  (44%) CTS services     338.10 (RefinePlace 27.35, EarlyGlobalClock 15.79, NanoRoute 290.68, ExtractRC 4.28, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS         69.83 (Init 11.01, CongRepair/EGR-DP 19.43, TimingUpdate 39.38, Other 0.00)
Clock Runtime: (100%) Total            757.21

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:12:35.1/0:12:35.7 (1.0), totSession cpu/real = 0:34:44.6/0:34:53.2 (1.0), mem = 3797.5M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3078.6M, totSessionCpu=0:34:45 **
**WARN: (IMPOPT-576):	36 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:34:44.7/0:34:53.3 (1.0), mem = 3474.5M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 3 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcoreExt.
	Cell LVLLHCD2, site bcoreExt.
	Cell LVLLHCD4, site bcoreExt.
	Cell LVLLHCD8, site bcoreExt.
	Cell LVLLHD1, site bcoreExt.
	Cell LVLLHD2, site bcoreExt.
	Cell LVLLHD4, site bcoreExt.
	Cell LVLLHD8, site bcoreExt.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2992.2M, totSessionCpu=0:34:56 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3335.6M)
AAE DB initialization (MEM=3421.99 CPU=0:00:00.1 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3606.95)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 110533
Total number of fetched objects 110533
Total number of fetched objects 110533
End delay calculation. (MEM=3719.33 CPU=0:00:51.5 REAL=0:00:51.0)
End delay calculation (fullDC). (MEM=3719.33 CPU=0:01:01 REAL=0:01:00.0)
*** Done Building Timing Graph (cpu=0:01:13 real=0:01:13 totSessionCpu=0:36:20 mem=3711.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -45.877 | -45.877 |  1.959  |
|           TNS (ns):|-1.2e+06 |-1.2e+06 |  0.000  |
|    Violating Paths:|1.13e+05 |1.13e+05 |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   3843 (3843)    |   -0.247   |   3843 (3843)    |
|   max_tran     |  12065 (141654)  |  -176.840  |  12065 (141768)  |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 32.411%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:41, mem = 3351.4M, totSessionCpu=0:36:26 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:41.7/0:01:41.3 (1.0), totSession cpu/real = 0:36:26.3/0:36:34.5 (1.0), mem = 3686.3M
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 3 cells.
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:36.9/0:36:45.1 (1.0), mem = 3686.3M
+--------+---------+-------------+-------------+--------+--------+------------+--------+
|  WNS   | All WNS |     TNS     |   All TNS   |   M8   |   M9   | Real Time  |  Mem   |
+--------+---------+-------------+-------------+--------+--------+------------+--------+
| -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:02.0| 3695.96|
| -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:02.0| 3695.96|
| -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:03.0| 3695.96|
| -45.877|  -45.877| -1198503.800| -1198503.800|       0|       0|   0:00:03.0| 3695.96|
+--------+---------+-------------+-------------+--------+--------+------------+--------+

Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2001 | default  |
| M8 (z=8)  |        592 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:36:40.1/0:36:48.4 (1.0), mem = 3696.0M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:40.2/0:36:48.4 (1.0), mem = 3696.0M
Info: 1999 nets with fixed/cover wires excluded.
Info: 2001 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10

Netlist preparation processing... 
Removed 96 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:36:44.7/0:36:53.0 (1.0), mem = 3701.3M
*** Starting optimizing excluded clock nets MEM= 3701.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3701.3M) ***
*** Starting optimizing excluded clock nets MEM= 3701.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3701.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:45.4/0:36:53.7 (1.0), mem = 3703.3M
Info: 1999 nets with fixed/cover wires excluded.
Info: 2001 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:36:50.7/0:36:59.0 (1.0), mem = 3701.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:52.9/0:37:01.1 (1.0), mem = 3711.1M
Info: 1999 nets with fixed/cover wires excluded.
Info: 2001 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 18081|154986|  -176.98|  5096| 13768|    -0.26|     0|     0|     0|     0|   -45.88|-1.20e+06|       0|       0|       0| 32.40%|          |         |
|  6647| 57992|  -127.25|  1163|  3108|    -0.26|     0|     0|     0|     0|   -31.75|-3.30e+05|    4137|    2605|    2161| 33.31%|   0:05:54|  4078.6M|
|  3767| 29146|  -127.24|   421|  1146|    -0.26|     0|     0|     0|     0|   -25.33|-1.18e+05|     850|     557|    1008| 33.55%|   0:02:28|  4078.6M|
|  3348| 21922|  -127.24|   259|   712|    -0.26|     0|     0|     0|     0|   -24.27|-60926.37|     171|      34|     315| 33.61%|   0:01:06|  4078.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2001 | default  |
| M8 (z=8)  |       1517 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3327 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   265 net(s): Could not be fixed because the routing congestion check has rejected the solution.
*info:  1864 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:   949 net(s): Could not be fixed because of exceeding max local density.
*info:     2 net(s): Could not be fixed because usable cell area larger than available area.
*info:   246 net(s): Could not be fixed because buffering engine can't find a solution.

*info: Total 89 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:09:32 real=0:09:33 mem=4078.6M) ***

*** Starting refinePlace (0:46:31 mem=3837.6M) ***
Total net bbox length = 5.126e+06 (2.677e+06 2.449e+06) (ext = 1.708e+04)
Move report: Detail placement moves 94415 insts, mean move: 2.49 um, max move: 106.40 um 
	Max move on inst (ys[2].xs[3].msg_txrx[19].south_tx): (603.22, 1428.50) --> (496.82, 1428.50)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:09.0 MEM: 3861.3MB
Summary Report:
Instances move: 94415 (out of 114803 movable)
Instances flipped: 0
Mean displacement: 2.49 um
Max displacement: 106.40 um (Instance: ys[2].xs[3].msg_txrx[19].south_tx) (603.22, 1428.5) -> (496.82, 1428.5)
	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 5.274e+06 (2.767e+06 2.507e+06) (ext = 1.707e+04)
Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 3861.3MB
*** Finished refinePlace (0:46:40 mem=3861.3M) ***
*** maximum move = 106.40 um ***
*** Finished re-routing un-routed nets (3826.3M) ***

*** Finish Physical Update (cpu=0:00:18.7 real=0:00:19.0 mem=3842.3M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:09:59.2/0:10:00.4 (1.0), totSession cpu/real = 0:46:52.1/0:47:01.5 (1.0), mem = 3736.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:12:08, real = 0:12:08, mem = 3411.6M, totSessionCpu=0:46:52 **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1999 nets with fixed/cover wires excluded.
Info: 2001 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:47:08.9/0:47:18.3 (1.0), mem = 3793.2M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 2001 clock nets excluded
*info: 1298 no-driver nets excluded.
*info: 1999 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -24.300  TNS Slack -66647.031 
+--------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
| -24.300|-66647.031|   33.61%|   0:00:00.0| 3812.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -23.049|-23315.740|   33.56%|   0:00:45.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -22.861|-22751.932|   33.61%|   0:00:13.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -22.861|-22751.932|   33.61%|   0:00:02.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -21.739|-20802.896|   33.87%|   0:02:41.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -21.543|-20605.838|   33.88%|   0:00:39.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -21.440|-20506.742|   33.89%|   0:00:08.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -21.440|-20506.742|   33.89%|   0:00:01.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.864|-20063.344|   34.02%|   0:01:47.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.841|-19936.910|   34.03%|   0:00:26.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.788|-19852.754|   34.04%|   0:00:06.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.788|-19852.754|   34.04%|   0:00:01.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.839|-19767.600|   34.17%|   0:00:51.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.743|-19689.500|   34.19%|   0:00:27.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.743|-19664.398|   34.20%|   0:00:04.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.743|-19664.398|   34.20%|   0:00:02.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.676|-19569.852|   34.28%|   0:00:35.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.656|-19507.576|   34.30%|   0:00:28.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.656|-19520.371|   34.31%|   0:00:04.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.656|-19520.371|   34.31%|   0:00:01.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.649|-19481.346|   34.38%|   0:00:32.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
| -20.635|-19435.688|   34.40%|   0:00:33.0| 3966.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[24][1]/D              |
+--------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:10:25 real=0:10:26 mem=3966.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:10:25 real=0:10:26 mem=3966.6M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2001 | default  |
| M8 (z=8)  |       1517 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -20.635  TNS Slack -19435.688 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:10:33.5/0:10:34.8 (1.0), totSession cpu/real = 0:57:42.4/0:57:53.1 (1.0), mem = 3743.5M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -20.635
*** Check timing (0:00:00.2)
Info: 1999 nets with fixed/cover wires excluded.
Info: 2001 clock nets excluded from IPO operation.

**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:57:44.3/0:57:55.0 (1.0), mem = 3800.7M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -20.635  TNS Slack -19435.688 Density 34.40
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   34.40%|        -| -20.635|-19435.688|   0:00:00.0| 3812.4M|
|   34.40%|        0| -20.635|-19435.688|   0:00:03.0| 3824.0M|
|   34.40%|        0| -20.635|-19435.688|   0:00:01.0| 3824.0M|
|   34.35%|      499| -20.635|-19431.910|   0:00:09.0| 3847.6M|
|   33.94%|     8716| -20.630|-19452.744|   0:01:24.0| 3866.6M|
|   33.94%|      186| -20.630|-19449.629|   0:00:07.0| 3866.6M|
|   33.94%|       13| -20.630|-19449.629|   0:00:01.0| 3866.6M|
|   33.94%|        1| -20.630|-19449.629|   0:00:01.0| 3866.6M|
|   33.94%|        0| -20.630|-19449.629|   0:00:00.0| 3866.6M|
|   33.94%|        0| -20.630|-19449.629|   0:00:01.0| 3866.6M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -20.630  TNS Slack -19449.629 Density 33.94
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2001 | default  |
| M8 (z=8)  |       1516 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:49) (real = 0:01:50) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:49.3/0:01:49.5 (1.0), totSession cpu/real = 0:59:33.6/0:59:44.5 (1.0), mem = 3866.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:50, real=0:01:50, mem=3746.56M, totSessionCpu=0:59:34).
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:35.7/0:59:46.7 (1.0), mem = 3756.2M
Info: 1999 nets with fixed/cover wires excluded.
Info: 2001 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  3219| 19273|  -114.49|   234|   417|    -0.26|     0|     0|     0|     0|   -20.63|-19449.63|       0|       0|       0| 33.94%|          |         |
|  3026|  7044|  -113.01|    46|    75|    -0.24|     0|     0|     0|     0|   -16.83|-10323.97|     461|     177|     138| 34.00%| 0:00:29.0|  3992.7M|
|  2993|  6715|  -113.01|    29|    49|    -0.24|     0|     0|     0|     0|   -17.09|-10451.67|      64|       4|      44| 34.02%| 0:00:19.0|  4011.8M|
|  2986|  6701|  -113.01|    29|    49|    -0.24|     0|     0|     0|     0|   -17.09|-11157.09|       7|       0|      15| 34.02%| 0:00:18.0|  4011.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2001 | default  |
| M8 (z=8)  |       1524 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3027 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the routing congestion check has rejected the solution.
*info:  2254 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:   704 net(s): Could not be fixed because of exceeding max local density.
*info:    65 net(s): Could not be fixed because buffering engine can't find a solution.

*info: Total 8 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:01:10 real=0:01:11 mem=4011.8M) ***

*** Starting refinePlace (1:00:52 mem=3843.8M) ***
Total net bbox length = 5.313e+06 (2.786e+06 2.527e+06) (ext = 1.707e+04)
Move report: Detail placement moves 76404 insts, mean move: 2.35 um, max move: 89.60 um 
	Max move on inst (ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U849): (981.60, 648.20) --> (938.80, 601.40)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:07.0 MEM: 3867.7MB
Summary Report:
Instances move: 76404 (out of 115642 movable)
Instances flipped: 0
Mean displacement: 2.35 um
Max displacement: 89.60 um (Instance: ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U849) (981.6, 648.2) -> (938.8, 601.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D1
Total net bbox length = 5.415e+06 (2.848e+06 2.568e+06) (ext = 1.707e+04)
Runtime: CPU: 0:00:08.2 REAL: 0:00:09.0 MEM: 3867.7MB
*** Finished refinePlace (1:01:00 mem=3867.7M) ***
*** maximum move = 89.60 um ***
*** Finished re-routing un-routed nets (3831.7M) ***

*** Finish Physical Update (cpu=0:00:15.0 real=0:00:15.0 mem=3847.7M) ***
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:01:32.6/0:01:32.7 (1.0), totSession cpu/real = 1:01:08.3/1:01:19.4 (1.0), mem = 3751.6M
End: GigaOpt DRV Optimization


------------------------------------------------------------------
     Summary (cpu=1.54min real=1.55min mem=3751.6M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -17.091 | -17.091 |  3.021  |
|           TNS (ns):|-12688.9 |-12688.9 |  0.000  |
|    Violating Paths:|  2757   |  2757   |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.219   |     18 (18)      |
|   max_tran     |   2650 (5302)    |  -112.875  |   2650 (5794)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 34.025%
Routing Overflow: 0.04% H and 0.06% V
------------------------------------------------------------------
**optDesign ... cpu = 0:26:29, real = 0:26:31, mem = 3452.7M, totSessionCpu=1:01:13 **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow 
  Hold  views: view_functional_wcl_slow 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in WNS mode
Info: 1999 nets with fixed/cover wires excluded.
Info: 2001 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:01:26.4/1:01:37.5 (1.0), mem = 3799.6M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 2001 clock nets excluded
*info: 1340 no-driver nets excluded.
*info: 1999 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -17.091 TNS Slack -12688.853 Density 34.02
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |  3.021|     0.000|
|reg2reg   |-17.091|-12688.853|
|HEPG      |-17.091|-12688.853|
|All Paths |-17.091|-12688.853|
+----------+-------+----------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -17.091ns TNS -12688.852ns; HEPG WNS -17.091ns TNS -12688.852ns; all paths WNS -17.091ns TNS -12688.852ns; Real time 0:39:41
Active Path Group: reg2reg  
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
| -17.091|  -17.091|-12688.853|-12688.853|   34.02%|   0:00:00.0| 3818.6M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][5]/D              |
| -15.512|  -15.512|-11050.401|-11050.401|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
| -14.572|  -14.572| -9564.245| -9564.245|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][28]/D             |
| -14.214|  -14.214| -8169.071| -8169.071|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[23][20]/D             |
| -13.038|  -13.038| -6812.084| -6812.084|   34.02%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[27][0]/D              |
|  -8.562|   -8.562| -5565.127| -5565.127|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[0][12]/D              |
|  -7.326|   -7.326| -4749.376| -4749.376|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][34]/D             |
|  -7.113|   -7.113| -4050.492| -4050.492|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_y_reg_reg[1]/D   |
|  -6.894|   -6.894| -4043.379| -4043.379|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[3]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -6.833|   -6.833| -4036.486| -4036.486|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -6.662|   -6.662| -4029.652| -4029.652|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
|  -6.618|   -6.618| -4013.352| -4013.352|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][16]/D             |
|  -6.550|   -6.550| -3380.357| -3380.357|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[29] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -6.493|   -6.493| -3373.807| -3373.807|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
|  -6.461|   -6.461| -3370.763| -3370.763|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
|  -6.417|   -6.417| -3366.549| -3366.549|   34.03%|   0:00:01.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[6][29]/D              |
|  -6.393|   -6.393| -3362.363| -3362.363|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
|  -6.385|   -6.385| -3360.958| -3360.958|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
|  -6.351|   -6.351| -3357.054| -3357.054|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
|  -6.339|   -6.339| -3355.893| -3355.893|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
|  -6.331|   -6.331| -3354.984| -3354.984|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
|  -6.318|   -6.318| -3353.175| -3353.175|   34.03%|   0:00:00.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[30][29]/D             |
|  -6.310|   -6.310| -3351.096| -3351.096|   34.03%|   0:00:01.0| 3845.3M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
|  -6.301|   -6.301| -3349.729| -3349.729|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
|  -6.291|   -6.291| -3348.395| -3348.395|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
|  -6.290|   -6.290| -3348.062| -3348.062|   34.03%|   0:00:01.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
|  -6.285|   -6.285| -3347.011| -3347.011|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
|  -6.269|   -6.269| -3344.937| -3344.937|   34.03%|   0:00:01.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][29]/D             |
|  -6.255|   -6.255| -3343.916| -3343.916|   34.04%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
|  -6.226|   -6.226| -3341.250| -3341.250|   34.04%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
|  -5.959|   -5.959| -2821.684| -2821.684|   34.04%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[7][33]/D              |
|  -5.933|   -5.933| -2814.599| -2814.599|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -5.926|   -5.926| -2812.103| -2812.103|   34.03%|   0:00:01.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[25] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -5.885|   -5.885| -2809.720| -2809.720|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[7][33]/D              |
|  -5.869|   -5.869| -2805.024| -2805.024|   34.03%|   0:00:00.0| 3848.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[7][33]/D              |
|  -5.861|   -5.861| -2802.795| -2802.795|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[15][33]/D             |
|  -5.841|   -5.841| -2839.216| -2839.216|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[15][33]/D             |
|  -5.804|   -5.804| -2835.947| -2835.947|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][33]/D             |
|  -5.778|   -5.778| -2832.756| -2832.756|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][33]/D             |
|  -5.756|   -5.756| -2826.234| -2826.234|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[15][33]/D             |
|  -5.741|   -5.741| -2825.719| -2825.719|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[1][33]/D              |
|  -5.740|   -5.740| -2825.742| -2825.742|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[12][33]/D             |
|  -5.559|   -5.559| -2278.402| -2278.402|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -5.511|   -5.511| -2272.843| -2272.843|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -5.434|   -5.434| -2267.331| -2267.331|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[16] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -5.191|   -5.191| -2261.897| -2261.897|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[3]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -5.036|   -5.036| -2251.517| -2251.517|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -4.941|   -4.941| -2246.481| -2246.481|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -4.745|   -4.745| -2241.540| -2241.540|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[15] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -4.706|   -4.706| -2236.796| -2236.796|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -4.624|   -4.624| -2232.090| -2232.090|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -4.550|   -4.550| -2227.466| -2227.466|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -4.530|   -4.530| -2227.447| -2227.447|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -4.500|   -4.500| -2227.417| -2227.417|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -3.832|   -3.832| -2224.252| -2224.252|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/s_out_y_reg_reg[0]/D   |
|  -3.809|   -3.809| -2220.420| -2220.420|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[13] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -3.664|   -3.664| -2216.611| -2216.611|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[8]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -3.543|   -3.543| -2212.947| -2212.947|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[25] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -3.437|   -3.437| -2205.863| -2205.863|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[4]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -3.234|   -3.234| -2202.425| -2202.425|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[11] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -3.225|   -3.225| -2199.191| -2199.191|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[13][32]/D             |
|  -3.163|   -3.163| -1892.472| -1892.472|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[27][34]/D             |
|  -2.982|   -2.982| -1591.915| -1591.915|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[8][33]/D              |
|  -2.926|   -2.926| -1308.382| -1308.382|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_x_reg_reg[1]/D   |
|  -2.760|   -2.760| -1305.456| -1305.456|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[25] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.482|   -2.482| -1302.697| -1302.697|   34.04%|   0:00:00.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.464|   -2.464| -1302.620| -1302.620|   34.04%|   0:00:01.0| 3867.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.464|   -2.464| -1302.536| -1302.536|   34.04%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.456|   -2.456| -1302.465| -1302.465|   34.04%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.449|   -2.449| -1302.449| -1302.449|   34.04%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.448|   -2.448| -1302.411| -1302.411|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.440|   -2.440| -1302.336| -1302.336|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.386|   -2.386| -1300.662| -1300.662|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[13] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.334|   -2.334| -1298.276| -1298.276|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.316|   -2.316| -1301.772| -1301.772|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.301|   -2.301| -1302.006| -1302.006|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.292|   -2.292| -1302.036| -1302.036|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.278|   -2.278| -1299.601| -1299.601|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[16][12]/D             |
|  -2.259|   -2.259| -1082.315| -1082.315|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.250|   -2.250| -1099.490| -1099.490|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.247|   -2.247| -1098.930| -1098.930|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.235|   -2.235| -1098.918| -1098.918|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.208|   -2.208| -1098.772| -1098.772|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -2.197|   -2.197| -1096.564| -1096.564|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[26] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.133|   -2.133| -1094.367| -1094.367|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[23][2]/D              |
|  -2.089|   -2.089|  -892.403|  -892.403|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.082|   -2.082|  -891.129|  -891.129|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.078|   -2.078|  -890.222|  -890.222|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.073|   -2.073|  -889.776|  -889.776|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.072|   -2.072|  -889.774|  -889.774|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.064|   -2.064|  -889.767|  -889.767|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -2.010|   -2.010|  -887.703|  -887.703|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.961|   -1.961|  -886.219|  -886.219|   34.05%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.902|   -1.902|  -884.735|  -884.735|   34.05%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.825|   -1.825|  -884.608|  -884.608|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[18] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.774|   -1.774|  -883.146|  -883.146|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.747|   -1.747|  -883.120|  -883.120|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[4]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.650|   -1.650|  -883.016|  -883.016|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.650|   -1.650|  -881.372|  -881.372|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.632|   -1.632|  -879.972|  -879.972|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[28] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.608|   -1.608|  -878.340|  -878.340|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[21] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.584|   -1.584|  -876.917|  -876.917|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[1]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.520|   -1.520|  -875.524|  -875.524|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[6]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.460|   -1.460|  -874.236|  -874.236|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
|  -1.437|   -1.437|  -866.536|  -866.536|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
|  -1.422|   -1.422|  -861.469|  -861.469|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
|  -1.411|   -1.411|  -857.939|  -857.939|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
|  -1.402|   -1.402|  -854.949|  -854.949|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
|  -1.381|   -1.381|  -827.442|  -827.442|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][2]/D              |
|  -1.365|   -1.365|  -825.889|  -825.889|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][2]/D              |
|  -1.354|   -1.354|  -825.754|  -825.754|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][2]/D               |
|  -1.345|   -1.345|  -821.943|  -821.943|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[3]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.335|   -1.335|  -820.601|  -820.601|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[26] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.325|   -1.325|  -819.929|  -819.929|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.314|   -1.314|  -814.536|  -814.536|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][2]/D               |
|  -1.307|   -1.307|  -812.788|  -812.788|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[2][2]/D               |
|  -1.295|   -1.295|  -806.231|  -806.231|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][18]/D             |
|  -1.288|   -1.288|  -685.999|  -685.999|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.270|   -1.270|  -685.981|  -685.981|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.249|   -1.249|  -567.904|  -567.904|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.230|   -1.230|  -567.885|  -567.885|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.219|   -1.219|  -567.874|  -567.874|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.205|   -1.205|  -567.859|  -567.859|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.192|   -1.192|  -567.182|  -567.182|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.179|   -1.179|  -567.169|  -567.169|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.170|   -1.170|  -567.150|  -567.150|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.168|   -1.168|  -567.149|  -567.149|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.159|   -1.159|  -567.134|  -567.134|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.154|   -1.154|  -567.131|  -567.131|   34.06%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.146|   -1.146|  -567.124|  -567.124|   34.06%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.137|   -1.137|  -567.112|  -567.112|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.130|   -1.130|  -567.049|  -567.049|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.123|   -1.123|  -567.016|  -567.016|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.115|   -1.115|  -566.350|  -566.350|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[7]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -1.075|   -1.075|  -565.235|  -565.235|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.053|   -1.053|  -565.198|  -565.198|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[31][32]/D             |
|  -1.040|   -1.040|  -562.332|  -562.332|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -1.038|   -1.038|  -558.452|  -558.452|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -1.027|   -1.027|  -557.410|  -557.410|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -1.016|   -1.016|  -555.240|  -555.240|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
|  -1.014|   -1.014|  -484.047|  -484.047|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -1.010|   -1.010|  -483.185|  -483.185|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -1.003|   -1.003|  -481.800|  -481.800|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -0.996|   -0.996|  -480.504|  -480.504|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -0.980|   -0.980|  -476.670|  -476.670|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.967|   -0.967|  -475.679|  -475.679|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.958|   -0.958|  -475.669|  -475.669|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.953|   -0.953|  -475.282|  -475.282|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -0.945|   -0.945|  -473.403|  -473.403|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.942|   -0.942|  -473.390|  -473.390|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[5][32]/D              |
|  -0.932|   -0.932|  -472.947|  -472.947|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.927|   -0.927|  -472.915|  -472.915|   34.07%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
|  -0.917|   -0.917|  -466.053|  -466.053|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.909|   -0.909|  -466.023|  -466.023|   34.07%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.903|   -0.903|  -458.598|  -458.598|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.896|   -0.896|  -458.583|  -458.583|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.890|   -0.890|  -458.539|  -458.539|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.883|   -0.883|  -458.435|  -458.435|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.880|   -0.880|  -389.680|  -389.680|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.871|   -0.871|  -389.637|  -389.637|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.868|   -0.868|  -385.714|  -385.714|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.857|   -0.857|  -385.698|  -385.698|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.854|   -0.854|  -382.571|  -382.571|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.845|   -0.845|  -382.460|  -382.460|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
|  -0.842|   -0.842|  -381.942|  -381.942|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
|  -0.835|   -0.835|  -379.312|  -379.312|   34.08%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.827|   -0.827|  -377.165|  -377.165|   34.08%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
|  -0.822|   -0.822|  -374.775|  -374.775|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
|  -0.813|   -0.813|  -368.439|  -368.439|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[10][32]/D             |
|  -0.806|   -0.806|  -367.896|  -367.896|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[10][32]/D             |
|  -0.801|   -0.801|  -365.802|  -365.802|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[29][32]/D             |
|  -0.794|   -0.794|  -365.467|  -365.467|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[19][32]/D             |
|  -0.793|   -0.793|  -365.868|  -365.868|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
|  -0.791|   -0.791|  -364.236|  -364.236|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.786|   -0.786|  -364.136|  -364.136|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][32]/D             |
|  -0.781|   -0.781|  -365.560|  -365.560|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.778|   -0.778|  -364.303|  -364.303|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.778|   -0.778|  -362.018|  -362.018|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.771|   -0.771|  -362.127|  -362.127|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][32]/D             |
|  -0.770|   -0.770|  -360.535|  -360.535|   34.09%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.764|   -0.764|  -359.947|  -359.947|   34.09%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[31][32]/D             |
|  -0.759|   -0.759|  -374.993|  -374.993|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.754|   -0.754|  -371.443|  -371.443|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.751|   -0.751|  -357.700|  -357.700|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.746|   -0.746|  -357.695|  -357.695|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.742|   -0.742|  -357.076|  -357.076|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.737|   -0.737|  -357.075|  -357.075|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.732|   -0.732|  -356.436|  -356.436|   34.10%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.730|   -0.730|  -356.475|  -356.475|   34.10%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.730|   -0.730|  -355.064|  -355.064|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.728|   -0.728|  -355.061|  -355.061|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.727|   -0.727|  -355.021|  -355.021|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.726|   -0.726|  -355.017|  -355.017|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.724|   -0.724|  -354.631|  -354.631|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.724|   -0.724|  -353.786|  -353.786|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.722|   -0.722|  -353.785|  -353.785|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.719|   -0.719|  -352.572|  -352.572|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.716|   -0.716|  -350.794|  -350.794|   34.11%|   0:00:02.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.718|   -0.718|  -339.445|  -339.445|   34.11%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.713|   -0.713|  -339.441|  -339.441|   34.11%|   0:00:00.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.711|   -0.711|  -339.439|  -339.439|   34.12%|   0:00:01.0| 3886.5M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.710|   -0.710|  -338.574|  -338.574|   34.12%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.706|   -0.706|  -338.321|  -338.321|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.706|   -0.706|  -338.125|  -338.125|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.705|   -0.705|  -338.128|  -338.128|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.701|   -0.701|  -338.070|  -338.070|   34.12%|   0:00:00.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.698|   -0.698|  -337.797|  -337.797|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][29]/D              |
|  -0.693|   -0.693|  -335.540|  -335.540|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.692|   -0.692|  -335.572|  -335.572|   34.12%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.691|   -0.691|  -335.552|  -335.552|   34.12%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.690|   -0.690|  -335.540|  -335.540|   34.12%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.687|   -0.687|  -335.537|  -335.537|   34.12%|   0:00:00.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.685|   -0.685|  -335.576|  -335.576|   34.13%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.684|   -0.684|  -335.561|  -335.561|   34.13%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.684|   -0.684|  -335.558|  -335.558|   34.13%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.684|   -0.684|  -335.556|  -335.556|   34.13%|   0:00:02.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.684|   -0.684|  -335.604|  -335.604|   34.13%|   0:00:01.0| 3896.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] (WnsOpt #1 / ccopt_design #1) : mem = 0.0M
*** Enable all active views. ***
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 119896
Total number of fetched objects 119896
End delay calculation. (MEM=0 CPU=0:00:33.9 REAL=0:00:33.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:40.6 REAL=0:00:40.0)
*** Done Building Timing Graph (cpu=0:00:52.5 real=0:00:52.0 totSessionCpu=0:00:53.6 mem=0.0M)

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.041  |  0.036  | -0.041  |
|           TNS (ns):| -0.796  |  0.000  | -0.796  |
|    Violating Paths:|   76    |    0    |   76    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

Density: 34.131%
Routing Overflow: 0.04% H and 0.06% V
------------------------------------------------------------------
*** QThread Job [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:57.6/0:00:57.4 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 16 and inserted 44 insts
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -0.629|   -0.629|  -161.594|  -161.594|   34.13%|   0:01:25.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.619|   -0.619|  -161.528|  -161.528|   34.13%|   0:01:26.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/s_out_data_reg_reg[26] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.596|   -0.596|  -161.438|  -161.438|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[31] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.581|   -0.581|  -167.263|  -167.263|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.565|   -0.565|  -167.226|  -167.226|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.555|   -0.555|  -167.261|  -167.261|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.542|   -0.542|  -167.309|  -167.309|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.533|   -0.533|  -167.293|  -167.293|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.517|   -0.517|  -166.456|  -166.456|   34.13%|   0:00:01.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.512|   -0.512|  -165.785|  -165.785|   34.13%|   0:00:00.0| 3950.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.512|   -0.512|  -165.895|  -165.895|   34.13%|   0:00:02.0| 3969.2M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
skewClock sized 13 and inserted 47 insts
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -0.456|   -0.456|   -67.946|   -67.946|   34.13%|   0:00:26.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[20] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.438|   -0.438|   -67.911|   -67.911|   34.13%|   0:00:26.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[10] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.426|   -0.426|   -67.473|   -67.473|   34.13%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[2]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.419|   -0.419|   -67.022|   -67.022|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.412|   -0.412|   -66.276|   -66.276|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.403|   -0.403|   -65.554|   -65.554|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[20] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.394|   -0.394|   -65.029|   -65.029|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.389|   -0.389|   -64.608|   -64.608|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[5]/ |
|        |         |          |          |         |            |        |                           |         | D                                                  |
|  -0.380|   -0.380|   -64.218|   -64.218|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[20] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.349|   -0.349|   -63.839|   -63.839|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][31]/D             |
|  -0.329|   -0.329|   -32.996|   -32.996|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[2].torus_switch_xy/s_out_data_reg_reg[18] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.291|   -0.291|   -19.435|   -19.435|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[0].torus_switch_xy/s_out_data_reg_reg[14] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.247|   -0.247|   -19.144|   -19.144|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
|  -0.237|   -0.237|   -21.168|   -21.168|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
|  -0.230|   -0.230|   -21.634|   -21.634|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
|  -0.228|   -0.228|   -21.569|   -21.569|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
|  -0.225|   -0.225|   -20.448|   -20.448|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
|  -0.217|   -0.217|   -20.642|   -20.642|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[5][29]/D              |
|  -0.191|   -0.191|   -18.821|   -18.821|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[8][29]/D              |
|  -0.185|   -0.185|   -20.807|   -20.807|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
|  -0.180|   -0.180|   -20.439|   -20.439|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
|  -0.178|   -0.178|   -20.442|   -20.442|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
|  -0.175|   -0.175|   -19.355|   -19.355|   34.14%|   0:00:01.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
|  -0.172|   -0.172|   -19.023|   -19.023|   34.14%|   0:00:00.0| 3998.7M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
|  -0.170|   -0.170|   -18.837|   -18.837|   34.14%|   0:00:05.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |          |          |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
|  -0.168|   -0.168|   -18.549|   -18.549|   34.15%|   0:00:00.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.168|   -0.168|   -18.260|   -18.260|   34.15%|   0:00:02.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
|  -0.168|   -0.168|   -18.289|   -18.289|   34.15%|   0:00:02.0| 4017.8M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[3].torus_switch_xy/s_out_data_reg_reg[22] |
|        |         |          |          |         |            |        |                           |         | /D                                                 |
+--------+---------+----------+----------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:13 real=0:03:14 mem=4017.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:13 real=0:03:14 mem=4017.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.252|  0.000|
|reg2reg   |-0.168|-18.289|
|HEPG      |-0.168|-18.289|
|All Paths |-0.168|-18.289|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.168ns TNS -18.289ns; HEPG WNS -0.168ns TNS -18.289ns; all paths WNS -0.168ns TNS -18.289ns; Real time 0:42:57
** GigaOpt Optimizer WNS Slack -0.168 TNS Slack -18.289 Density 34.15
*** Starting refinePlace (1:04:48 mem=3986.8M) ***
Total net bbox length = 5.428e+06 (2.854e+06 2.573e+06) (ext = 1.707e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 60.618%

Density distribution unevenness ratio = 59.098%
Move report: incrNP moves 65280 insts, mean move: 17.01 um, max move: 234.20 um 
	Max move on inst (ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U617): (338.20, 1434.80) --> (210.20, 1328.60)
Finished incrNP (cpu=0:00:37.6, real=0:00:38.0, mem=4185.4M)
End of Small incrNP (cpu=0:00:37.6, real=0:00:38.0)
Move report: Detail placement moves 32334 insts, mean move: 1.01 um, max move: 15.20 um 
	Max move on inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg[2][11]): (297.20, 216.20) --> (287.40, 210.80)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4185.4MB
Summary Report:
Instances move: 70938 (out of 116104 movable)
Instances flipped: 84
Mean displacement: 15.76 um
Max displacement: 234.20 um (Instance: ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U617) (338.2, 1434.8) -> (210.2, 1328.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
Total net bbox length = 4.061e+06 (2.117e+06 1.944e+06) (ext = 1.715e+04)
Runtime: CPU: 0:00:40.5 REAL: 0:00:41.0 MEM: 4185.4MB
*** Finished refinePlace (1:05:28 mem=4185.4M) ***
*** maximum move = 234.20 um ***
*** Finished re-routing un-routed nets (4008.4M) ***

*** Finish Physical Update (cpu=0:00:58.9 real=0:00:59.0 mem=4010.4M) ***
** GigaOpt Optimizer WNS Slack -2.042 TNS Slack -495.977 Density 34.17
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.403|   0.000|
|reg2reg   |-2.042|-495.977|
|HEPG      |-2.042|-495.977|
|All Paths |-2.042|-495.977|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -2.042ns TNS -495.977ns; HEPG WNS -2.042ns TNS -495.977ns; all paths WNS -2.042ns TNS -495.977ns; Real time 0:43:59
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -2.042|   -2.042|-495.977| -495.977|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][29]/D             |
|  -1.690|   -1.690|-309.724| -309.724|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[18][23]/D             |
|  -0.671|   -0.671|-154.428| -154.428|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[28][1]/D              |
|  -0.593|   -0.593| -96.585|  -96.585|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][29]/D             |
|  -0.506|   -0.506| -61.360|  -61.360|   34.17%|   0:00:01.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[3][15]/D              |
|  -0.350|   -0.350| -18.537|  -18.537|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[1][29]/D              |
|  -0.044|   -0.044|  -0.977|   -0.977|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[11][7]/D              |
|  -0.035|   -0.035|  -0.035|   -0.035|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[2].torus_switch_xy/s_out_data_reg_reg[24] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|   0.020|    0.052|   0.000|    0.000|   34.17%|   0:00:00.0| 4010.4M|                         NA|       NA| NA                                                 |
|   0.020|    0.052|   0.000|    0.000|   34.17%|   0:00:00.0| 4010.4M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=4010.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=4010.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.402|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.052ns TNS 0.000ns; HEPG WNS 0.052ns TNS 0.000ns; all paths WNS 0.052ns TNS 0.000ns; Real time 0:44:01
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 34.17
*** Starting refinePlace (1:05:52 mem=4010.4M) ***
Total net bbox length = 4.061e+06 (2.117e+06 1.944e+06) (ext = 1.715e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 59.084%

Density distribution unevenness ratio = 58.864%
Move report: incrNP moves 12196 insts, mean move: 7.96 um, max move: 108.80 um 
	Max move on inst (ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U837): (377.20, 272.00) --> (306.20, 309.80)
Finished incrNP (cpu=0:00:17.4, real=0:00:18.0, mem=4135.9M)
End of Small incrNP (cpu=0:00:17.5, real=0:00:18.0)
Move report: Detail placement moves 23877 insts, mean move: 2.40 um, max move: 96.30 um 
	Max move on inst (ys[3].xs[2].conns_vc_info[1].west_tx_g): (1490.60, 637.40) --> (1490.60, 733.70)
	Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 4103.9MB
Summary Report:
Instances move: 31067 (out of 116110 movable)
Instances flipped: 33365
Mean displacement: 4.72 um
Max displacement: 113.80 um (Instance: ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/U302) (342.4, 300.8) -> (280.8, 353)
	Length: 9 sites, height: 1 rows, site name: core, cell type: AOI221D1
Total net bbox length = 3.973e+06 (2.038e+06 1.934e+06) (ext = 1.734e+04)
Runtime: CPU: 0:00:28.1 REAL: 0:00:29.0 MEM: 4103.9MB
*** Finished refinePlace (1:06:20 mem=4103.9M) ***
*** maximum move = 113.80 um ***
*** Finished re-routing un-routed nets (3979.9M) ***

*** Finish Physical Update (cpu=0:00:34.1 real=0:00:35.0 mem=3995.9M) ***
** GigaOpt Optimizer WNS Slack -2.052 TNS Slack -439.799 Density 34.17
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-2.052|-439.799|
|HEPG      |-2.052|-439.799|
|All Paths |-2.052|-439.799|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -2.052ns TNS -439.799ns; HEPG WNS -2.052ns TNS -439.799ns; all paths WNS -2.052ns TNS -439.799ns; Real time 0:44:38
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -2.052|   -2.052|-439.799| -439.799|   34.17%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -2.009|   -2.009|-436.470| -436.470|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.999|   -1.999|-435.539| -435.539|   34.17%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.977|   -1.977|-433.427| -433.427|   34.18%|   0:00:01.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.970|   -1.970|-432.812| -432.812|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.963|   -1.963|-432.102| -432.102|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.949|   -1.949|-430.729| -430.729|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.939|   -1.939|-429.817| -429.817|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.920|   -1.920|-427.945| -427.945|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.908|   -1.908|-426.860| -426.860|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.900|   -1.900|-425.873| -425.873|   34.18%|   0:00:01.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.893|   -1.893|-425.240| -425.240|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.883|   -1.883|-424.289| -424.289|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.881|   -1.881|-424.116| -424.116|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.871|   -1.871|-423.079| -423.079|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.856|   -1.856|-421.659| -421.659|   34.18%|   0:00:01.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.849|   -1.849|-421.025| -421.025|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.544|   -1.544|-246.655| -246.655|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|  -1.196|   -1.196|-245.276| -245.276|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[31][12]/D             |
|  -0.786|   -0.786|-145.038| -145.038|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[2][10]/D              |
|  -0.765|   -0.765| -89.810|  -89.810|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[19][29]/D             |
|  -0.586|   -0.586| -38.101|  -38.101|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[14][17]/D             |
|  -0.165|   -0.165|  -0.165|   -0.165|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|  -0.010|   -0.010|  -0.010|   -0.010|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|   0.020|    0.052|   0.000|    0.000|   34.18%|   0:00:01.0| 3995.9M|                         NA|       NA| NA                                                 |
|   0.020|    0.052|   0.000|    0.000|   34.18%|   0:00:00.0| 3995.9M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=3995.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=3995.9M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.402|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS 0.052ns TNS 0.000ns; HEPG WNS 0.052ns TNS 0.000ns; all paths WNS 0.052ns TNS 0.000ns; Real time 0:44:43
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 34.18
*** Starting refinePlace (1:06:33 mem=3993.9M) ***
Total net bbox length = 3.973e+06 (2.039e+06 1.934e+06) (ext = 1.734e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 58.668%

Density distribution unevenness ratio = 58.594%
Move report: incrNP moves 4991 insts, mean move: 8.82 um, max move: 123.40 um 
	Max move on inst (ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U878): (287.80, 938.00) --> (360.80, 988.40)
Finished incrNP (cpu=0:00:14.0, real=0:00:14.0, mem=4131.0M)
End of Small incrNP (cpu=0:00:14.0, real=0:00:14.0)
Move report: Detail placement moves 7874 insts, mean move: 1.75 um, max move: 62.50 um 
	Max move on inst (FE_OCPC12331_ys_0__xs_3__noc_if_inst_east_packet_payload__data__16): (555.80, 232.40) --> (555.40, 294.50)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 4099.0MB
Summary Report:
Instances move: 10829 (out of 116132 movable)
Instances flipped: 646
Mean displacement: 4.85 um
Max displacement: 126.00 um (Instance: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/U878) (287.8, 938) -> (363.4, 988.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 3.955e+06 (2.029e+06 1.927e+06) (ext = 1.734e+04)
Runtime: CPU: 0:00:24.2 REAL: 0:00:24.0 MEM: 4099.0MB
*** Finished refinePlace (1:06:57 mem=4099.0M) ***
*** maximum move = 126.00 um ***
*** Finished re-routing un-routed nets (3977.0M) ***

*** Finish Physical Update (cpu=0:00:28.4 real=0:00:29.0 mem=3993.0M) ***
** GigaOpt Optimizer WNS Slack -1.729 TNS Slack -490.589 Density 34.18
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -1.729|   -1.729|-490.589| -490.589|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[17][30]/D             |
|  -1.401|   -1.401|-347.060| -347.060|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[1].vc_fifo/fifo_data_reg[14][4]/D              |
|  -1.299|   -1.299|-226.884| -226.884|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[3][12]/D              |
|  -1.231|   -1.231|-114.983| -114.983|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[27][16]/D             |
|  -1.214|   -1.214|-114.791| -114.791|   34.18%|   0:00:01.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[9][16]/D              |
|  -1.199|   -1.199|-113.695| -113.695|   34.18%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
|  -1.194|   -1.194|-112.473| -112.473|   34.19%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
|  -1.185|   -1.185|-111.551| -111.551|   34.19%|   0:00:00.0| 3993.0M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
|  -1.178|   -1.178|-110.868| -110.868|   34.19%|   0:00:01.0| 4012.1M|   view_functional_wcl_slow|  reg2reg| ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[0].vc_fifo/fifo_data_reg[16][16]/D             |
|   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 4012.1M|                         NA|       NA| NA                                                 |
|   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 4012.1M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=4012.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:02.0 mem=4012.1M) ***
*** Starting refinePlace (1:07:06 mem=3993.1M) ***
Total net bbox length = 3.956e+06 (2.029e+06 1.927e+06) (ext = 1.734e+04)
Move report: Detail placement moves 277 insts, mean move: 5.68 um, max move: 50.00 um 
	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst): (1284.92, 1346.60) --> (1270.92, 1382.60)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 3980.2MB
Summary Report:
Instances move: 277 (out of 116144 movable)
Instances flipped: 0
Mean displacement: 5.68 um
Max displacement: 50.00 um (Instance: ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst) (1284.92, 1346.6) -> (1270.92, 1382.6)
	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
Total net bbox length = 3.958e+06 (2.029e+06 1.928e+06) (ext = 1.734e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 3980.2MB
*** Finished refinePlace (1:07:11 mem=3980.2M) ***
*** maximum move = 50.00 um ***
*** Finished re-routing un-routed nets (3977.2M) ***

*** Finish Physical Update (cpu=0:00:08.0 real=0:00:09.0 mem=3993.2M) ***
** GigaOpt Optimizer WNS Slack -1.127 TNS Slack -208.793 Density 34.19
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-1.127|-208.793|
|HEPG      |-1.127|-208.793|
|All Paths |-1.127|-208.793|
+----------+------+--------+

Bottom Preferred Layer:
+-----------+------------+------------+------------+----------+
|   Layer   |     DB     |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+------------+----------+
| M3 (z=3)  |          0 |          0 |       2092 | default  |
| M8 (z=8)  |       1524 |          9 |          0 | default  |
+-----------+------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:05:43 real=0:05:45 mem=3993.2M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:05:48.5/0:05:50.9 (1.0), totSession cpu/real = 1:07:14.9/1:07:28.4 (1.0), mem = 3877.1M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 1999 nets with fixed/cover wires excluded.
Info: 2092 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:07:15.4/1:07:29.0 (1.0), mem = 3877.1M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 2092 clock nets excluded
*info: 1357 no-driver nets excluded.
*info: 1999 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.127 TNS Slack -208.793 Density 34.19
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-1.127|-208.793|
|HEPG      |-1.127|-208.793|
|All Paths |-1.127|-208.793|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -1.127ns TNS -208.793ns; HEPG WNS -1.127ns TNS -208.793ns; all paths WNS -1.127ns TNS -208.793ns; Real time 0:45:32
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -1.127|   -1.127|-208.793| -208.793|   34.19%|   0:00:01.0| 3946.0M|   view_functional_wcl_slow|  reg2reg| ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[28][8]/D              |
|  -0.875|   -0.875|-116.658| -116.658|   34.19%|   0:00:00.0| 3965.0M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[31][12]/D             |
|  -0.590|   -0.590| -47.253|  -47.253|   34.19%|   0:00:00.0| 3969.6M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[24][24]/D             |
|   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 3969.6M|                         NA|       NA| NA                                                 |
|   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:01.0| 3969.6M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=3969.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.0 real=0:00:23.0 mem=3969.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.402|0.000|
|reg2reg   |0.029|0.000|
|HEPG      |0.029|0.000|
|All Paths |0.029|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.029ns TNS 0.000ns; HEPG WNS 0.029ns TNS 0.000ns; all paths WNS 0.029ns TNS 0.000ns; Real time 0:45:57
*** Starting refinePlace (1:07:46 mem=3969.6M) ***
Total net bbox length = 3.958e+06 (2.029e+06 1.928e+06) (ext = 1.734e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 58.574%
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3969.6M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Move report: Detail placement moves 3689 insts, mean move: 0.36 um, max move: 38.09 um 
	Max move on inst (FE_OCPC12347_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24): (1301.80, 1379.00) --> (1273.60, 1388.89)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 3988.5MB
Summary Report:
Instances move: 3689 (out of 116144 movable)
Instances flipped: 0
Mean displacement: 0.36 um
Max displacement: 38.09 um (Instance: FE_OCPC12347_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24) (1301.8, 1379) -> (1273.6, 1388.89)
	Length: 28 sites, height: 3 rows, site name: core, cell type: low_swing_rx
Total net bbox length = 3.958e+06 (2.030e+06 1.928e+06) (ext = 1.734e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 3988.5MB
*** Finished refinePlace (1:07:54 mem=3988.5M) ***
*** maximum move = 38.09 um ***
*** Finished re-routing un-routed nets (3954.5M) ***

*** Finish Physical Update (cpu=0:00:10.7 real=0:00:10.0 mem=3970.5M) ***
** GigaOpt Optimizer WNS Slack -1.673 TNS Slack -151.438 Density 34.19
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -1.673|   -1.673|-151.438| -151.438|   34.19%|   0:00:00.0| 3970.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_lo |
|        |         |        |         |         |            |        |                           |         | gic[2].vc_fifo/fifo_data_reg[24][24]/D             |
|  -0.245|   -0.245|  -0.245|   -0.245|   34.19%|   0:00:01.0| 3970.5M|   view_functional_wcl_slow|  reg2reg| ys[2].xs[2].torus_switch_xy/s_out_data_reg_reg[12] |
|        |         |        |         |         |            |        |                           |         | /D                                                 |
|   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 3970.5M|                         NA|       NA| NA                                                 |
|   0.020|    0.029|   0.000|    0.000|   34.19%|   0:00:00.0| 3970.5M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=3970.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=3970.5M) ***
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 34.19
*** Starting refinePlace (1:07:59 mem=3970.5M) ***
Total net bbox length = 3.958e+06 (2.030e+06 1.928e+06) (ext = 1.734e+04)
Move report: Detail placement moves 29 insts, mean move: 8.64 um, max move: 52.90 um 
	Max move on inst (FE_OCPC12348_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24): (1302.00, 1379.00) --> (1266.20, 1396.10)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:04.0 MEM: 3957.6MB
Summary Report:
Instances move: 29 (out of 116145 movable)
Instances flipped: 0
Mean displacement: 8.64 um
Max displacement: 52.90 um (Instance: FE_OCPC12348_ys_2__xs_2__noc_if_inst_east_packet_payload__data__24) (1302, 1379) -> (1266.2, 1396.1)
	Length: 28 sites, height: 3 rows, site name: core, cell type: low_swing_rx
Total net bbox length = 3.958e+06 (2.030e+06 1.928e+06) (ext = 1.734e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 3957.6MB
*** Finished refinePlace (1:08:04 mem=3957.6M) ***
*** maximum move = 52.90 um ***
*** Finished re-routing un-routed nets (3954.6M) ***

*** Finish Physical Update (cpu=0:00:08.0 real=0:00:08.0 mem=3970.6M) ***
** GigaOpt Optimizer WNS Slack -2.958 TNS Slack -356.367 Density 34.19
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.402|   0.000|
|reg2reg   |-2.958|-356.367|
|HEPG      |-2.958|-356.367|
|All Paths |-2.958|-356.367|
+----------+------+--------+

Bottom Preferred Layer:
+-----------+------------+------------+------------+----------+
|   Layer   |     DB     |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+------------+----------+
| M3 (z=3)  |          0 |          0 |       2092 | default  |
| M8 (z=8)  |       1524 |          9 |          0 | default  |
+-----------+------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:47.4 real=0:00:48.0 mem=3970.6M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:52.5/0:00:52.6 (1.0), totSession cpu/real = 1:08:08.0/1:08:21.6 (1.0), mem = 3879.5M
End: GigaOpt Optimization in TNS mode
Info: 1999 nets with fixed/cover wires excluded.
Info: 2092 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:10.1/1:08:23.7 (1.0), mem = 3946.4M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -2.958  TNS Slack -356.367 Density 34.19
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   34.19%|        -|  -2.958|-356.367|   0:00:00.0| 3946.4M|
|   34.19%|        2|  -2.958|-356.367|   0:00:03.0| 3981.6M|
|   34.19%|        9|  -2.958|-356.367|   0:00:01.0| 3981.6M|
|   34.04%|     1071|  -2.831|-341.496|   0:00:14.0| 3981.6M|
|   33.18%|    11656|  -2.831|-341.506|   0:01:09.0| 3984.4M|
|   33.17%|      339|  -2.831|-341.506|   0:00:11.0| 3984.4M|
|   33.17%|        8|  -2.831|-341.506|   0:00:01.0| 3984.4M|
|   33.17%|        0|  -2.831|-341.506|   0:00:00.0| 3984.4M|
|   33.17%|        0|  -2.831|-341.506|   0:00:01.0| 3984.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.831  TNS Slack -341.506 Density 33.17
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2092 | default  |
| M8 (z=8)  |       1517 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 32559 skipped = 0, called in commitmove = 12003, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:42) (real = 0:01:42) **
*** Starting refinePlace (1:09:53 mem=3969.4M) ***
Total net bbox length = 3.957e+06 (2.032e+06 1.925e+06) (ext = 1.734e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 3953.4MB
Summary Report:
Instances move: 0 (out of 115038 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.957e+06 (2.032e+06 1.925e+06) (ext = 1.734e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 3953.4MB
*** Finished refinePlace (1:09:58 mem=3953.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3953.4M) ***

*** Finish Physical Update (cpu=0:00:07.9 real=0:00:08.0 mem=3969.4M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:01:49.7/0:01:50.0 (1.0), totSession cpu/real = 1:09:59.9/1:10:13.7 (1.0), mem = 3969.4M
End: Area Reclaim Optimization (cpu=0:01:50, real=0:01:50, mem=3882.31M, totSessionCpu=1:10:00).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (1:10:00 mem=3882.3M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst
**WARN: [IO pin not placed] out_v
**WARN: [IO pin not placed] out[31]
**WARN: [IO pin not placed] out[30]
**WARN: [IO pin not placed] out[29]
**WARN: [IO pin not placed] out[28]
**WARN: [IO pin not placed] out[27]
**WARN: [IO pin not placed] out[26]
**WARN: [IO pin not placed] out[25]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
*** Finished SKP initialization (cpu=0:00:08.6, real=0:00:09.0)***
Timing cost in AAE based: 7022973.7679995205253363
Move report: Detail placement moves 35855 insts, mean move: 11.48 um, max move: 55.40 um 
	Max move on inst (ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U836): (544.60, 1359.20) --> (596.40, 1355.60)
	Runtime: CPU: 0:00:45.1 REAL: 0:00:45.0 MEM: 4351.0MB
Summary Report:
Instances move: 35855 (out of 115038 movable)
Instances flipped: 2064
Mean displacement: 11.48 um
Max displacement: 55.40 um (Instance: ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/U836) (544.6, 1359.2) -> (596.4, 1355.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D1
Runtime: CPU: 0:00:45.3 REAL: 0:00:45.0 MEM: 4351.0MB
*** Finished refinePlace (1:10:46 mem=4351.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3844.23)
Total number of fetched objects 119001
End delay calculation. (MEM=3899.2 CPU=0:00:16.1 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=3899.2 CPU=0:00:19.9 REAL=0:00:20.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1999  Num Prerouted Wires = 158157
[NR-eGR] Read 118383 nets ( ignored 1999 )
[NR-eGR] There are 93 clock nets ( 93 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 116291
[NR-eGR] Rule id: 1  Nets: 93
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1517 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.577086e+05um
[NR-eGR] Layer group 2: route 93 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.580308e+05um
[NR-eGR] Layer group 3: route 114774 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.06% H + 0.01% V. EstWL: 4.264693e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       678( 0.10%)        30( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M3 ( 3)       753( 0.11%)        30( 0.00%)         1( 0.00%)   ( 0.11%) 
[NR-eGR]      M4 ( 4)        99( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5 ( 5)      1100( 0.16%)        19( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M6 ( 6)       909( 0.13%)        19( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M7 ( 7)       172( 0.02%)        23( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3724( 0.06%)       122( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)     Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1  (1H)           130   483678 
[NR-eGR]  M2  (2V)        875868   700797 
[NR-eGR]  M3  (3H)       1233683   182227 
[NR-eGR]  M4  (4V)        704067    99320 
[NR-eGR]  M5  (5H)        234763    57469 
[NR-eGR]  M6  (6V)        262486    54713 
[NR-eGR]  M7  (7H)        876290     6529 
[NR-eGR]  M8  (8V)        404630      342 
[NR-eGR]  M9  (9H)         28748        0 
[NR-eGR]  AP  (10V)            0        0 
[NR-eGR] ---------------------------------
[NR-eGR]      Total      4620664  1585075 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3560983um
[NR-eGR] Total length: 4620664um, number of vias: 1585075
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 344um, number of vias: 468
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 9.20 sec, Real: 9.18 sec, Curr Mem: 3836.93 MB )
Extraction called for design 'torus_credit_D_W32' of instances=117013 and nets=119762 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3728.926M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:11:35.8/1:11:49.6 (1.0), mem = 3764.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2092 | default  |
| M8 (z=8)  |       1517 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 1:11:36.5/1:11:50.3 (1.0), mem = 3764.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3768.03)
Total number of fetched objects 119001
End delay calculation. (MEM=3861.78 CPU=0:00:16.3 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=3861.78 CPU=0:00:20.1 REAL=0:00:20.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 1:12:06.7/1:12:20.4 (1.0), mem = 3861.8M
Info: 1999 nets with fixed/cover wires excluded.
Info: 2092 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1983|  4873|   -51.07|    90|    90|    -0.21|     0|     0|     0|     0|    -1.65|  -432.33|       0|       0|       0| 33.17%|          |         |
|  1718|  3362|   -28.87|     5|     5|    -0.21|     0|     0|     0|     0|     0.91|     0.00|    1101|     244|      80| 33.25%| 0:00:12.0|  4129.1M|
|  1702|  3277|   -28.87|     3|     3|    -0.21|     0|     0|     0|     0|     0.91|     0.00|      62|       2|       4| 33.26%| 0:00:09.0|  4129.1M|
|  1702|  3277|   -28.87|     3|     3|    -0.21|     0|     0|     0|     0|     0.91|     0.00|       0|       0|       0| 33.26%| 0:00:08.0|  4129.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |       2092 | default  |
| M8 (z=8)  |       1519 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1713 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the routing congestion check has rejected the solution.
*info:  1615 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:    22 net(s): Could not be fixed because of exceeding max local density.
*info:    72 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:34.4 real=0:00:35.0 mem=4129.1M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:41.4/0:00:41.5 (1.0), totSession cpu/real = 1:12:48.1/1:13:01.9 (1.0), mem = 3885.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (1:12:48 mem=3885.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 58.609%

Density distribution unevenness ratio = 58.511%
Move report: incrNP moves 5656 insts, mean move: 11.89 um, max move: 115.60 um 
	Max move on inst (ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_DBTC103_yss_0_xss_1_noc_if_inst_conn_vc_target_0): (1336.00, 207.20) --> (1404.80, 254.00)
Finished incrNP (cpu=0:00:13.3, real=0:00:13.0, mem=4010.1M)
End of Small incrNP (cpu=0:00:13.4, real=0:00:13.0)
Move report: Detail placement moves 14763 insts, mean move: 1.86 um, max move: 55.40 um 
	Max move on inst (ys[3].xs[2].torus_switch_xy/xbar_gen[0].xbar_inst): (1295.32, 695.00) --> (1254.32, 709.40)
	Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 3978.1MB
Summary Report:
Instances move: 17815 (out of 116447 movable)
Instances flipped: 894
Mean displacement: 5.09 um
Max displacement: 117.60 um (Instance: ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/FE_DBTC103_yss_0_xss_1_noc_if_inst_conn_vc_target_0) (1336, 207.2) -> (1406.8, 254)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:23.8 REAL: 0:00:24.0 MEM: 3978.1MB
*** Finished refinePlace (1:13:12 mem=3978.1M) ***
Register exp ratio and priority group on 0 nets on 119793 nets : 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'torus_credit_D_W32' of instances=118422 and nets=121184 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3792.125M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3814.22)
Total number of fetched objects 120410
End delay calculation. (MEM=3898.38 CPU=0:00:16.6 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=3898.38 CPU=0:00:20.4 REAL=0:00:20.0)
*** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:30.0 totSessionCpu=1:13:47 mem=3898.4M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3792
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1999  Num Prerouted Wires = 158157
[NR-eGR] Read 119792 nets ( ignored 1999 )
[NR-eGR] There are 93 clock nets ( 93 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 117700
[NR-eGR] Rule id: 1  Nets: 93
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1519 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.575700e+05um
[NR-eGR] Layer group 2: route 93 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.578868e+05um
[NR-eGR] Layer group 3: route 116181 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.12% H + 0.03% V. EstWL: 4.222593e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       631( 0.09%)        23( 0.00%)         2( 0.00%)   ( 0.09%) 
[NR-eGR]      M3 ( 3)       676( 0.10%)        30( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M4 ( 4)        94( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5 ( 5)       922( 0.13%)        15( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M6 ( 6)       929( 0.13%)        17( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]      M7 ( 7)       128( 0.02%)        10( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8 ( 8)        87( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3467( 0.06%)        95( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.60 sec, Real: 4.58 sec, Curr Mem: 4143.82 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:39:07, real = 0:39:12, mem = 3575.0M, totSessionCpu=1:13:52 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.908  |  0.908  |  3.648  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|1.15e+05 |1.14e+05 |  2912   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.194   |      3 (3)       |
|   max_tran     |   1200 (2137)    |  -28.729   |   1200 (2681)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 33.258%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

**optDesign ... cpu = 0:39:18, real = 0:39:25, mem = 3576.9M, totSessionCpu=1:14:03 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPCCOPT-1007      100  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 153 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:52:08.6/0:52:16.0 (1.0), totSession cpu/real = 1:14:03.5/1:14:18.9 (1.0), mem = 3847.6M
#% End ccopt_design (date=12/06 16:21:13, total cpu=0:52:09, real=0:52:16, peak res=4105.1M, current mem=3437.6M)
<CMD> routeDesign
#% Begin routeDesign (date=12/06 16:21:13, mem=3437.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3437.64 (MB), peak = 4105.07 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          13.6
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3768.6M, init mem=3799.0M)
*info: Placed = 118422         (Fixed = 1975)
*info: Unplaced = 0           
Placement Density:33.26%(744220/2237717)
Placement Density (including fixed std cells):33.26%(744220/2237717)
Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=3799.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1999) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3799.0M) ***
#Start route 2092 clock and analog nets...
% Begin globalDetailRoute (date=12/06 16:21:15, mem=3454.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 16:21:15 2024
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=119092
#need_extraction net=0 (total=121184)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
#Total number of nets with skipped attribute = 117700 (skipped).
#Total number of routable nets = 2092.
#Total number of nets in the design = 121184.
#1805 routable nets do not have any wires.
#287 routable nets have routed wires.
#117700 skipped nets have only detail routed wires.
#1805 nets will be global routed.
#1805 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Dec  6 16:21:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 121182 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3468.82 (MB), peak = 4105.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3473.46 (MB), peak = 4105.07 (MB)
#
#Finished routing data preparation on Fri Dec  6 16:21:36 2024
#
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 12.12 (MB)
#Total memory = 3473.46 (MB)
#Peak memory = 4105.07 (MB)
#
#
#Start global routing on Fri Dec  6 16:21:36 2024
#
#
#Start global routing initialization on Fri Dec  6 16:21:36 2024
#
#Number of eco nets is 1712
#
#Start global routing data preparation on Fri Dec  6 16:21:36 2024
#
#Start routing resource analysis on Fri Dec  6 16:21:37 2024
#
#Routing resource analysis is done on Fri Dec  6 16:21:39 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3129        4370      250000    34.66%
#  M2             V        5350        2150      250000     0.33%
#  M3             H        5999        1500      250000     0.00%
#  M4             V        5404        2096      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7498           1      250000     0.00%
#  M8             V        1874           1      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  34388      29.45%     2500000    24.83%
#
#  2092 nets (1.73%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec  6 16:21:40 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3530.93 (MB), peak = 4105.07 (MB)
#
#
#Global routing initialization is done on Fri Dec  6 16:21:40 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3537.13 (MB), peak = 4105.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3573.77 (MB), peak = 4105.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3573.79 (MB), peak = 4105.07 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3572.72 (MB), peak = 4105.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
#Total number of nets with skipped attribute = 117700 (skipped).
#Total number of routable nets = 2092.
#Total number of nets in the design = 121184.
#
#2092 routable nets have routed wires.
#117700 skipped nets have only detail routed wires.
#1805 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default               1805               0  
#------------------------------------------------
#        Total               1805               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default               2092         1519          116181  
#-------------------------------------------------------------
#        Total               2092         1519          116181  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  AP            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 277860 um.
#Total half perimeter of net bounding box = 112678 um.
#Total wire length on LAYER M1 = 39 um.
#Total wire length on LAYER M2 = 21986 um.
#Total wire length on LAYER M3 = 175781 um.
#Total wire length on LAYER M4 = 79855 um.
#Total wire length on LAYER M5 = 8 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 142 um.
#Total wire length on LAYER M8 = 44 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 145148
#Total number of multi-cut vias = 1485 (  1.0%)
#Total number of single cut vias = 143663 ( 99.0%)
#Up-Via Summary (total 145148):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             56202 ( 97.4%)      1478 (  2.6%)      57680
# M2             55292 (100.0%)         0 (  0.0%)      55292
# M3             32094 (100.0%)         0 (  0.0%)      32094
# M4                26 (100.0%)         0 (  0.0%)         26
# M5                22 (100.0%)         0 (  0.0%)         22
# M6                15 ( 68.2%)         7 ( 31.8%)         22
# M7                12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#               143663 ( 99.0%)      1485 (  1.0%)     145148 
#
#Total number of involved priority nets 1805
#Maximum src to sink distance for priority net 387.5
#Average of max src_to_sink distance for priority net 46.3
#Average of ave src_to_sink distance for priority net 28.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 78.44 (MB)
#Total memory = 3551.91 (MB)
#Peak memory = 4105.07 (MB)
#
#Finished global routing on Fri Dec  6 16:21:48 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3519.40 (MB), peak = 4105.07 (MB)
#Start Track Assignment.
#Done with 17147 horizontal wires in 16 hboxes and 2936 vertical wires in 16 hboxes.
#Done with 222 horizontal wires in 16 hboxes and 123 vertical wires in 16 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 277329 um.
#Total half perimeter of net bounding box = 112678 um.
#Total wire length on LAYER M1 = 39 um.
#Total wire length on LAYER M2 = 21986 um.
#Total wire length on LAYER M3 = 175665 um.
#Total wire length on LAYER M4 = 79440 um.
#Total wire length on LAYER M5 = 8 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 142 um.
#Total wire length on LAYER M8 = 44 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 145148
#Total number of multi-cut vias = 1485 (  1.0%)
#Total number of single cut vias = 143663 ( 99.0%)
#Up-Via Summary (total 145148):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             56202 ( 97.4%)      1478 (  2.6%)      57680
# M2             55292 (100.0%)         0 (  0.0%)      55292
# M3             32094 (100.0%)         0 (  0.0%)      32094
# M4                26 (100.0%)         0 (  0.0%)         26
# M5                22 (100.0%)         0 (  0.0%)         22
# M6                15 ( 68.2%)         7 ( 31.8%)         22
# M7                12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#               143663 ( 99.0%)      1485 (  1.0%)     145148 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3615.86 (MB), peak = 4105.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 154.51 (MB)
#Total memory = 3615.86 (MB)
#Peak memory = 4105.07 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 12 violations
#    elapsed time = 00:00:24, memory = 3660.84 (MB)
#    completing 20% with 16 violations
#    elapsed time = 00:00:55, memory = 3656.44 (MB)
#    completing 30% with 21 violations
#    elapsed time = 00:01:21, memory = 3659.86 (MB)
#    completing 40% with 31 violations
#    elapsed time = 00:01:46, memory = 3658.22 (MB)
#    completing 50% with 31 violations
#    elapsed time = 00:02:18, memory = 3658.50 (MB)
#    completing 60% with 25 violations
#    elapsed time = 00:02:40, memory = 3657.02 (MB)
#    completing 70% with 29 violations
#    elapsed time = 00:03:10, memory = 3657.73 (MB)
#    completing 80% with 24 violations
#    elapsed time = 00:03:35, memory = 3654.80 (MB)
#    completing 90% with 11 violations
#    elapsed time = 00:03:57, memory = 3654.86 (MB)
#    completing 100% with 5 violations
#    elapsed time = 00:04:28, memory = 3655.65 (MB)
# ECO: 4.01% of the total area was rechecked for DRC, and 40.62% required routing.
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        3        5
#	Totals        2        3        5
#115379 out of 118422 instances (97.4%) need to be verified(marked ipoed), dirty area = 37.7%.
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        3        5
#	Totals        2        3        5
#cpu time = 00:05:03, elapsed time = 00:05:03, memory = 3605.54 (MB), peak = 4105.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.99 (MB), peak = 4105.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 314551 um.
#Total half perimeter of net bounding box = 112678 um.
#Total wire length on LAYER M1 = 91 um.
#Total wire length on LAYER M2 = 29911 um.
#Total wire length on LAYER M3 = 191064 um.
#Total wire length on LAYER M4 = 93286 um.
#Total wire length on LAYER M5 = 8 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 142 um.
#Total wire length on LAYER M8 = 44 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 176956
#Total number of multi-cut vias = 1714 (  1.0%)
#Total number of single cut vias = 175242 ( 99.0%)
#Up-Via Summary (total 176956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             60558 ( 97.3%)      1707 (  2.7%)      62265
# M2             65845 (100.0%)         0 (  0.0%)      65845
# M3             48764 (100.0%)         0 (  0.0%)      48764
# M4                26 (100.0%)         0 (  0.0%)         26
# M5                22 (100.0%)         0 (  0.0%)         22
# M6                15 ( 68.2%)         7 ( 31.8%)         22
# M7                12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#               175242 ( 99.0%)      1714 (  1.0%)     176956 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:06
#Elapsed time = 00:05:06
#Increased memory = -8.87 (MB)
#Total memory = 3606.99 (MB)
#Peak memory = 4105.07 (MB)
#detailRoute Statistics:
#Cpu time = 00:05:06
#Elapsed time = 00:05:06
#Increased memory = -8.87 (MB)
#Total memory = 3606.99 (MB)
#Peak memory = 4105.07 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:05:47
#Elapsed time = 00:05:47
#Increased memory = -0.32 (MB)
#Total memory = 3454.48 (MB)
#Peak memory = 4105.07 (MB)
#Number of warnings = 22
#Total number of warnings = 115
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 16:27:02 2024
#
% End globalDetailRoute (date=12/06 16:27:03, total cpu=0:05:47, real=0:05:48, peak res=3660.3M, current mem=3451.0M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=12/06 16:27:03, mem=3451.0M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 16:27:03 2024
#
#Generating timing data, please wait...
#119793 total nets, 2092 already routed, 2092 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 120410
End delay calculation. (MEM=3952.74 CPU=0:00:16.5 REAL=0:00:17.0)
#Generating timing data took: cpu time = 00:00:46, elapsed time = 00:00:46, memory = 3437.19 (MB), peak = 4105.07 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=121184)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_1664445.tif.gz ...
#Read in timing information for 36 ports, 118422 instances from timing file .timing_file_1664445.tif.gz.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
#Total number of routable nets = 119792.
#Total number of nets in the design = 121184.
#117700 routable nets do not have any wires.
#2092 routable nets have routed wires.
#117700 nets will be global routed.
#1519 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2092 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Dec  6 16:28:00 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 121182 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3447.86 (MB), peak = 4105.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3452.02 (MB), peak = 4105.07 (MB)
#
#Finished routing data preparation on Fri Dec  6 16:28:05 2024
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 9.67 (MB)
#Total memory = 3452.02 (MB)
#Peak memory = 4105.07 (MB)
#
#
#Start global routing on Fri Dec  6 16:28:05 2024
#
#
#Start global routing initialization on Fri Dec  6 16:28:05 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Dec  6 16:28:05 2024
#
#Start routing resource analysis on Fri Dec  6 16:28:05 2024
#
#Routing resource analysis is done on Fri Dec  6 16:28:09 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3129        4370      250000    34.66%
#  M2             V        5240        2260      250000     0.33%
#  M3             H        5797        1702      250000     0.00%
#  M4             V        5326        2174      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7498           1      250000     0.00%
#  M8             V        1874           1      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  33999      29.97%     2500000    24.83%
#
#  2092 nets (1.73%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec  6 16:28:09 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3469.06 (MB), peak = 4105.07 (MB)
#
#
#Global routing initialization is done on Fri Dec  6 16:28:09 2024
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3476.22 (MB), peak = 4105.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3480.55 (MB), peak = 4105.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3513.59 (MB), peak = 4105.07 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3521.38 (MB), peak = 4105.07 (MB)
#
#start global routing iteration 4...
#cpu time = 00:05:08, elapsed time = 00:05:08, memory = 3698.63 (MB), peak = 4105.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1392 (skipped).
#Total number of routable nets = 119792.
#Total number of nets in the design = 121184.
#
#119792 routable nets have routed wires.
#1519 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2092 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default         1519          116181  
#------------------------------------------
#        Total         1519          116181  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default               2092         1519          116181  
#-------------------------------------------------------------
#        Total               2092         1519          116181  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          923(0.37%)    135(0.05%)     20(0.01%)      2(0.00%)   (0.43%)
#  M3         1764(0.71%)     53(0.02%)      0(0.00%)      0(0.00%)   (0.73%)
#  M4          128(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#  M5         2611(1.04%)      1(0.00%)      0(0.00%)      0(0.00%)   (1.04%)
#  M6         2706(1.08%)      1(0.00%)      0(0.00%)      0(0.00%)   (1.08%)
#  M7            7(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8           17(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   8156(0.36%)    190(0.01%)     20(0.00%)      2(0.00%)   (0.37%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.19% H + 0.17% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.79 |          3.41 |  1483.19   273.60  1500.01   302.39 |
[hotspot] |   M2(V)    |          0.52 |          2.89 |   921.60   216.00   950.39   244.80 |
[hotspot] |   M3(H)    |         26.75 |         87.67 |   921.60   230.40   964.80   273.60 |
[hotspot] |   M4(V)    |          4.46 |          6.56 |   936.00   230.40   964.80   259.19 |
[hotspot] |   M5(H)    |        284.00 |       5231.15 |   648.00   604.79   720.00   676.79 |
[hotspot] |   M6(V)    |        241.84 |       5329.90 |   907.20   187.19  1008.00   288.00 |
[hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M8(V)    |          4.72 |         12.33 |   936.00   216.00   964.80   244.80 |
[hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M5)   284.00 | (M6)  5329.90 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          4.59 |          7.48 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 4.59/7.48 (area is in unit of 4 std-cell row bins)
[hotspot] top 3 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   662.39   633.60   691.20   662.39 |        3.93   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   936.00   230.40   964.80   259.19 |        2.62   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   907.20   244.80   936.00   273.60 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5065655 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 29692 um.
#Total wire length on LAYER M2 = 848201 um.
#Total wire length on LAYER M3 = 1591752 um.
#Total wire length on LAYER M4 = 1263961 um.
#Total wire length on LAYER M5 = 512 um.
#Total wire length on LAYER M6 = 213 um.
#Total wire length on LAYER M7 = 721981 um.
#Total wire length on LAYER M8 = 516254 um.
#Total wire length on LAYER M9 = 93090 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1208451
#Total number of multi-cut vias = 1714 (  0.1%)
#Total number of single cut vias = 1206737 ( 99.9%)
#Up-Via Summary (total 1208451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            474452 ( 99.6%)      1707 (  0.4%)     476159
# M2            410830 (100.0%)         0 (  0.0%)     410830
# M3            201279 (100.0%)         0 (  0.0%)     201279
# M4             28752 (100.0%)         0 (  0.0%)      28752
# M5             28730 (100.0%)         0 (  0.0%)      28730
# M6             28723 (100.0%)         7 (  0.0%)      28730
# M7             26839 (100.0%)         0 (  0.0%)      26839
# M8              7132 (100.0%)         0 (  0.0%)       7132
#-----------------------------------------------------------
#              1206737 ( 99.9%)      1714 (  0.1%)    1208451 
#
#Max overcon = 7 tracks.
#Total overcon = 0.37%.
#Worst layer Gcell overcon rate = 1.08%.
#
#Global routing statistics:
#Cpu time = 00:06:06
#Elapsed time = 00:06:07
#Increased memory = 225.33 (MB)
#Total memory = 3677.36 (MB)
#Peak memory = 4105.07 (MB)
#
#Finished global routing on Fri Dec  6 16:34:12 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3644.87 (MB), peak = 4105.07 (MB)
#Start Track Assignment.
#Done with 271099 horizontal wires in 16 hboxes and 300335 vertical wires in 16 hboxes.
#Done with 73136 horizontal wires in 16 hboxes and 57770 vertical wires in 16 hboxes.
#Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1         29495.27 	  0.44%  	  0.00% 	  0.20%
# M2        811136.14 	  0.14%  	  0.00% 	  0.02%
# M3       1391936.47 	  0.42%  	  0.00% 	  0.07%
# M4       1161741.36 	  0.18%  	  0.00% 	  0.07%
# M5           496.50 	  0.00%  	  0.00% 	  0.00%
# M6           200.40 	  0.05%  	  0.00% 	  0.00%
# M7        717113.43 	  0.03%  	  0.00% 	  0.00%
# M8        516094.32 	  0.06%  	  0.00% 	  0.00%
# M9         93930.20 	  0.16%  	  0.10% 	  0.00%
# AP             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     4722144.09  	  0.21% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5014393 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 29520 um.
#Total wire length on LAYER M2 = 831687 um.
#Total wire length on LAYER M3 = 1580664 um.
#Total wire length on LAYER M4 = 1253547 um.
#Total wire length on LAYER M5 = 503 um.
#Total wire length on LAYER M6 = 201 um.
#Total wire length on LAYER M7 = 715689 um.
#Total wire length on LAYER M8 = 510098 um.
#Total wire length on LAYER M9 = 92485 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1208451
#Total number of multi-cut vias = 1714 (  0.1%)
#Total number of single cut vias = 1206737 ( 99.9%)
#Up-Via Summary (total 1208451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            474452 ( 99.6%)      1707 (  0.4%)     476159
# M2            410830 (100.0%)         0 (  0.0%)     410830
# M3            201279 (100.0%)         0 (  0.0%)     201279
# M4             28752 (100.0%)         0 (  0.0%)      28752
# M5             28730 (100.0%)         0 (  0.0%)      28730
# M6             28723 (100.0%)         7 (  0.0%)      28730
# M7             26839 (100.0%)         0 (  0.0%)      26839
# M8              7132 (100.0%)         0 (  0.0%)       7132
#-----------------------------------------------------------
#              1206737 ( 99.9%)      1714 (  0.1%)    1208451 
#
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 3675.60 (MB), peak = 4105.07 (MB)
#
#number of short segments in preferred routing layers
#	M8        Total 
#	251       251       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:07:13
#Elapsed time = 00:07:14
#Increased memory = 236.02 (MB)
#Total memory = 3678.38 (MB)
#Peak memory = 4105.07 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 492 violations
#    elapsed time = 00:01:59, memory = 3847.11 (MB)
#    completing 20% with 837 violations
#    elapsed time = 00:04:13, memory = 3846.07 (MB)
#    completing 30% with 908 violations
#    elapsed time = 00:06:14, memory = 3860.93 (MB)
#    completing 40% with 1142 violations
#    elapsed time = 00:08:20, memory = 3858.81 (MB)
#    completing 50% with 1420 violations
#    elapsed time = 00:10:29, memory = 3865.98 (MB)
#    completing 60% with 1561 violations
#    elapsed time = 00:12:31, memory = 3866.23 (MB)
#    completing 70% with 1582 violations
#    elapsed time = 00:14:52, memory = 3861.79 (MB)
#    completing 80% with 1832 violations
#    elapsed time = 00:16:57, memory = 3858.80 (MB)
#    completing 90% with 1845 violations
#    elapsed time = 00:19:00, memory = 3862.58 (MB)
#    completing 100% with 1731 violations
#    elapsed time = 00:21:08, memory = 3859.00 (MB)
#   number of violations = 1732
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1            1        2        2      179        0        0      184
#	M2          111       53     1281        0        0       42     1487
#	M3            3        1       20        0        0        0       24
#	M4            0        0        5        0        0        0        5
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        2        0        2
#	M7            3        1       26        0        0        0       30
#	Totals      118       57     1334      179        2       42     1732
#cpu time = 00:21:08, elapsed time = 00:21:11, memory = 3669.13 (MB), peak = 4105.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 1508
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           18       12        0        0        1        0       31
#	M2          226       44     1050       68        1       78     1467
#	M3            0        0        3        0        0        0        3
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            0        0        7        0        0        0        7
#	Totals      244       56     1060       68        2       78     1508
#    number of process antenna violations = 170
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 3669.14 (MB), peak = 4105.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1655
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            2        1        0        0        0        3
#	M2          328       62     1022      163       74     1649
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        0        0        0        0
#	M6            0        0        0        0        0        0
#	M7            0        0        3        0        0        3
#	Totals      330       63     1025      163       74     1655
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 3669.44 (MB), peak = 4105.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	M1            0        0        0        0        0
#	M2            6        1        2        2       11
#	M3            0        0        1        0        1
#	M4            0        0        0        0        0
#	M5            0        0        0        0        0
#	M6            0        0        0        0        0
#	M7            0        0        2        0        2
#	Totals        6        1        5        2       14
#cpu time = 00:01:15, elapsed time = 00:01:15, memory = 3668.69 (MB), peak = 4105.07 (MB)
#start 4th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            2        2
#	Totals        2        2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3670.06 (MB), peak = 4105.07 (MB)
#start 5th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3670.45 (MB), peak = 4105.07 (MB)
#start 6th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3670.40 (MB), peak = 4105.07 (MB)
#start 7th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3671.25 (MB), peak = 4105.07 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3671.25 (MB), peak = 4105.07 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3671.36 (MB), peak = 4105.07 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3669.78 (MB), peak = 4105.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5059368 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 56868 um.
#Total wire length on LAYER M2 = 1021430 um.
#Total wire length on LAYER M3 = 1584781 um.
#Total wire length on LAYER M4 = 1130579 um.
#Total wire length on LAYER M5 = 8888 um.
#Total wire length on LAYER M6 = 13008 um.
#Total wire length on LAYER M7 = 689116 um.
#Total wire length on LAYER M8 = 471114 um.
#Total wire length on LAYER M9 = 83585 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255292
#Total number of multi-cut vias = 5872 (  0.5%)
#Total number of single cut vias = 1249420 ( 99.5%)
#Up-Via Summary (total 1255292):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            482270 ( 99.5%)      2653 (  0.5%)     484923
# M2            470916 (100.0%)         0 (  0.0%)     470916
# M3            188539 (100.0%)         0 (  0.0%)     188539
# M4             30969 (100.0%)         0 (  0.0%)      30969
# M5             29536 (100.0%)         0 (  0.0%)      29536
# M6             27411 ( 89.5%)      3219 ( 10.5%)      30630
# M7             14411 (100.0%)         0 (  0.0%)      14411
# M8              5368 (100.0%)         0 (  0.0%)       5368
#-----------------------------------------------------------
#              1249420 ( 99.5%)      5872 (  0.5%)    1255292 
#
#Total number of DRC violations = 0
#Cpu time = 00:24:41
#Elapsed time = 00:24:44
#Increased memory = -8.58 (MB)
#Total memory = 3669.87 (MB)
#Peak memory = 4105.07 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3668.27 (MB), peak = 4105.07 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5059461 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 56868 um.
#Total wire length on LAYER M2 = 1021419 um.
#Total wire length on LAYER M3 = 1584781 um.
#Total wire length on LAYER M4 = 1130590 um.
#Total wire length on LAYER M5 = 8890 um.
#Total wire length on LAYER M6 = 13008 um.
#Total wire length on LAYER M7 = 689113 um.
#Total wire length on LAYER M8 = 471121 um.
#Total wire length on LAYER M9 = 83670 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255520
#Total number of multi-cut vias = 5872 (  0.5%)
#Total number of single cut vias = 1249648 ( 99.5%)
#Up-Via Summary (total 1255520):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            482270 ( 99.5%)      2653 (  0.5%)     484923
# M2            470920 (100.0%)         0 (  0.0%)     470920
# M3            188547 (100.0%)         0 (  0.0%)     188547
# M4             30985 (100.0%)         0 (  0.0%)      30985
# M5             29536 (100.0%)         0 (  0.0%)      29536
# M6             27411 ( 89.5%)      3219 ( 10.5%)      30630
# M7             14429 (100.0%)         0 (  0.0%)      14429
# M8              5550 (100.0%)         0 (  0.0%)       5550
#-----------------------------------------------------------
#              1249648 ( 99.5%)      5872 (  0.5%)    1255520 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5059461 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 56868 um.
#Total wire length on LAYER M2 = 1021419 um.
#Total wire length on LAYER M3 = 1584781 um.
#Total wire length on LAYER M4 = 1130590 um.
#Total wire length on LAYER M5 = 8890 um.
#Total wire length on LAYER M6 = 13008 um.
#Total wire length on LAYER M7 = 689113 um.
#Total wire length on LAYER M8 = 471121 um.
#Total wire length on LAYER M9 = 83670 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255520
#Total number of multi-cut vias = 5872 (  0.5%)
#Total number of single cut vias = 1249648 ( 99.5%)
#Up-Via Summary (total 1255520):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            482270 ( 99.5%)      2653 (  0.5%)     484923
# M2            470920 (100.0%)         0 (  0.0%)     470920
# M3            188547 (100.0%)         0 (  0.0%)     188547
# M4             30985 (100.0%)         0 (  0.0%)      30985
# M5             29536 (100.0%)         0 (  0.0%)      29536
# M6             27411 ( 89.5%)      3219 ( 10.5%)      30630
# M7             14429 (100.0%)         0 (  0.0%)      14429
# M8              5550 (100.0%)         0 (  0.0%)       5550
#-----------------------------------------------------------
#              1249648 ( 99.5%)      5872 (  0.5%)    1255520 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#61.75% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:03:02, elapsed time = 00:03:03, memory = 3666.34 (MB), peak = 4105.07 (MB)
#CELL_VIEW torus_credit_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5059461 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 56868 um.
#Total wire length on LAYER M2 = 1021419 um.
#Total wire length on LAYER M3 = 1584781 um.
#Total wire length on LAYER M4 = 1130590 um.
#Total wire length on LAYER M5 = 8890 um.
#Total wire length on LAYER M6 = 13008 um.
#Total wire length on LAYER M7 = 689113 um.
#Total wire length on LAYER M8 = 471121 um.
#Total wire length on LAYER M9 = 83670 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255520
#Total number of multi-cut vias = 985274 ( 78.5%)
#Total number of single cut vias = 270246 ( 21.5%)
#Up-Via Summary (total 1255520):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            250094 ( 51.6%)    234829 ( 48.4%)     484923
# M2             14794 (  3.1%)    456126 ( 96.9%)     470920
# M3              3099 (  1.6%)    185448 ( 98.4%)     188547
# M4                16 (  0.1%)     30969 ( 99.9%)      30985
# M5                56 (  0.2%)     29480 ( 99.8%)      29536
# M6                42 (  0.1%)     30588 ( 99.9%)      30630
# M7              1945 ( 13.5%)     12484 ( 86.5%)      14429
# M8               200 (  3.6%)      5350 ( 96.4%)       5550
#-----------------------------------------------------------
#               270246 ( 21.5%)    985274 ( 78.5%)    1255520 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:01:54, elapsed time = 00:01:54, memory = 3666.90 (MB), peak = 4105.07 (MB)
#CELL_VIEW torus_credit_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec  6 17:05:32 2024
#
#
#Start Post Route Wire Spread.
#Done with 52447 horizontal wires in 31 hboxes and 57467 vertical wires in 31 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5110183 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 57150 um.
#Total wire length on LAYER M2 = 1027228 um.
#Total wire length on LAYER M3 = 1598483 um.
#Total wire length on LAYER M4 = 1149678 um.
#Total wire length on LAYER M5 = 8903 um.
#Total wire length on LAYER M6 = 13020 um.
#Total wire length on LAYER M7 = 695686 um.
#Total wire length on LAYER M8 = 475370 um.
#Total wire length on LAYER M9 = 84665 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255520
#Total number of multi-cut vias = 985274 ( 78.5%)
#Total number of single cut vias = 270246 ( 21.5%)
#Up-Via Summary (total 1255520):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            250094 ( 51.6%)    234829 ( 48.4%)     484923
# M2             14794 (  3.1%)    456126 ( 96.9%)     470920
# M3              3099 (  1.6%)    185448 ( 98.4%)     188547
# M4                16 (  0.1%)     30969 ( 99.9%)      30985
# M5                56 (  0.2%)     29480 ( 99.8%)      29536
# M6                42 (  0.1%)     30588 ( 99.9%)      30630
# M7              1945 ( 13.5%)     12484 ( 86.5%)      14429
# M8               200 (  3.6%)      5350 ( 96.4%)       5550
#-----------------------------------------------------------
#               270246 ( 21.5%)    985274 ( 78.5%)    1255520 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:01:59, elapsed time = 00:01:59, memory = 3665.85 (MB), peak = 4105.07 (MB)
#CELL_VIEW torus_credit_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:02:50, elapsed time = 00:02:51, memory = 3665.18 (MB), peak = 4105.07 (MB)
#CELL_VIEW torus_credit_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 2092
#Total wire length = 5110183 um.
#Total half perimeter of net bounding box = 3632277 um.
#Total wire length on LAYER M1 = 57150 um.
#Total wire length on LAYER M2 = 1027228 um.
#Total wire length on LAYER M3 = 1598483 um.
#Total wire length on LAYER M4 = 1149678 um.
#Total wire length on LAYER M5 = 8903 um.
#Total wire length on LAYER M6 = 13020 um.
#Total wire length on LAYER M7 = 695686 um.
#Total wire length on LAYER M8 = 475370 um.
#Total wire length on LAYER M9 = 84665 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1255520
#Total number of multi-cut vias = 985274 ( 78.5%)
#Total number of single cut vias = 270246 ( 21.5%)
#Up-Via Summary (total 1255520):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            250094 ( 51.6%)    234829 ( 48.4%)     484923
# M2             14794 (  3.1%)    456126 ( 96.9%)     470920
# M3              3099 (  1.6%)    185448 ( 98.4%)     188547
# M4                16 (  0.1%)     30969 ( 99.9%)      30985
# M5                56 (  0.2%)     29480 ( 99.8%)      29536
# M6                42 (  0.1%)     30588 ( 99.9%)      30630
# M7              1945 ( 13.5%)     12484 ( 86.5%)      14429
# M8               200 (  3.6%)      5350 ( 96.4%)       5550
#-----------------------------------------------------------
#               270246 ( 21.5%)    985274 ( 78.5%)    1255520 
#
#detailRoute Statistics:
#Cpu time = 00:33:07
#Elapsed time = 00:33:10
#Increased memory = -13.20 (MB)
#Total memory = 3665.18 (MB)
#Peak memory = 4105.07 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:41:23
#Elapsed time = 00:41:27
#Increased memory = 140.07 (MB)
#Total memory = 3591.09 (MB)
#Peak memory = 4105.07 (MB)
#Number of warnings = 22
#Total number of warnings = 138
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 17:08:30 2024
#
% End globalDetailRoute (date=12/06 17:08:30, total cpu=0:41:23, real=0:41:27, peak res=3865.8M, current mem=3584.7M)
#Default setup view is reset to view_functional_wcl_slow.
#Default setup view is reset to view_functional_wcl_slow.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:47:12, elapsed time = 00:47:17, memory = 3478.11 (MB), peak = 4105.07 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
*** Message Summary: 580 warning(s), 0 error(s)

#% End routeDesign (date=12/06 17:08:30, total cpu=0:47:12, real=0:47:17, peak res=3865.8M, current mem=3478.1M)
<CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
*INFO:   Added 2306 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1690 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1892 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[0].client_xy.
*INFO:   Added 57344 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 188 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 179 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
*INFO:   Added 1882 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1293 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1535 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].client_xy.
*INFO:   Added 57062 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 261 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 255 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
*INFO:   Added 2682 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1573 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1783 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].client_xy.
*INFO:   Added 58009 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 164 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 186 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
*INFO:   Added 1615 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1059 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1342 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].client_xy.
*INFO:   Added 58369 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 184 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 170 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
*INFO:   Added 918 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 491 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 625 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].client_xy.
*INFO:   Added 57673 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 206 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 167 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
*INFO:   Added 740 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 424 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 503 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].client_xy.
*INFO:   Added 58139 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 167 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 180 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
*INFO:   Added 1468 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1406 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1643 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].client_xy.
*INFO:   Added 58398 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 147 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 189 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
*INFO:   Added 1978 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1558 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1731 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].client_xy.
*INFO:   Added 58834 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 187 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 179 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
*INFO:   Added 764 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 892 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1001 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].client_xy.
*INFO:   Added 56181 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 204 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 296 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
*INFO:   Added 2115 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1700 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1874 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].client_xy.
*INFO:   Added 54948 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 332 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 409 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
*INFO:   Added 763 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 740 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 824 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].client_xy.
*INFO:   Added 55952 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 273 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 362 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
*INFO:   Added 1074 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 795 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1033 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].client_xy.
*INFO:   Added 56946 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 241 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 319 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
*INFO:   Added 2637 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1752 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1832 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].client_xy.
*INFO:   Added 54607 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 438 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 391 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
*INFO:   Added 1842 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 1491 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 1695 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].client_xy.
*INFO:   Added 55325 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 420 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 380 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
*INFO:   Added 777 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 798 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 991 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].client_xy.
*INFO:   Added 56323 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 315 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 258 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
*INFO:   Added 704 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 499 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 532 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].client_xy.
*INFO:   Added 56877 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 344 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 343 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to top-module.
*INFO:   Added 69255 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 7717 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 8942 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 1068497 filler insts added - prefix FILL (CPU: 0:00:32.8).
For 1068497 new insts, <CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec  6 17:09:05 2024

Design Name: torus_credit_D_W32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:09:06 **** Processed 5000 nets.
**** 17:09:06 **** Processed 10000 nets.
**WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 17:09:07 **** Processed 15000 nets.
**** 17:09:07 **** Processed 20000 nets.
**** 17:09:07 **** Processed 25000 nets.
**** 17:09:08 **** Processed 30000 nets.
**** 17:09:08 **** Processed 35000 nets.
**** 17:09:08 **** Processed 40000 nets.
**** 17:09:08 **** Processed 45000 nets.
**** 17:09:08 **** Processed 50000 nets.
**** 17:09:08 **** Processed 55000 nets.
**** 17:09:08 **** Processed 60000 nets.
**** 17:09:09 **** Processed 65000 nets.
**** 17:09:09 **** Processed 70000 nets.
**** 17:09:09 **** Processed 75000 nets.
**** 17:09:09 **** Processed 80000 nets.
**** 17:09:09 **** Processed 85000 nets.
**** 17:09:09 **** Processed 90000 nets.
**** 17:09:09 **** Processed 95000 nets.
**** 17:09:10 **** Processed 100000 nets.
**** 17:09:10 **** Processed 105000 nets.
**** 17:09:10 **** Processed 110000 nets.
**** 17:09:10 **** Processed 115000 nets.
**** 17:09:10 **** Processed 120000 nets.
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Fri Dec  6 17:09:14 2024
Time Elapsed: 0:00:09.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:09.2  MEM: 414.184M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 4411.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short   MinCut   MetSpc   CutSpc   CShort   EOLSpc   Totals
	M1          685      210       31        0        0        0      926
	VIA1          0        0        0       19        3        0       22
	M2           35       15        1        0        0        1       52
	Totals      720      225       32       19        3        1     1000

 *** End Verify DRC (CPU: 0:00:02.5  ELAPSED TIME: 3.00  MEM: 264.1M) ***

<CMD> saveNetlist asic-post-par.torus_credit.32.v
Writing Netlist "asic-post-par.torus_credit.32.v" ...
<CMD> extractRC
Extraction called for design 'torus_credit_D_W32' of instances=1186919 and nets=121184 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_credit_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 4201.887M)
<CMD> write_sdf post-par.sdf -interconn all -setuphold split
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=4247.61 CPU=0:00:00.1 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=4295.32)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 120410
End delay calculation. (MEM=4608.66 CPU=0:00:26.6 REAL=0:00:27.0)
End delay calculation (fullDC). (MEM=4608.66 CPU=0:00:32.1 REAL=0:00:32.0)
<CMD> streamOut post-par.torus_credit.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
Merge file: torus_xbar_1b.gds has version number: 5
Merge file: low_swing_tx.gds has version number: 5
Merge file: low_swing_rx.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 68
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    212                             COMP
    213                          DIEAREA
    202                               AP
    200                               AP
    199                               AP
    198                               AP
    197                               AP
    196                               RV
    195                               RV
    191                               RV
    181                               M9
    179                               M9
    178                               M9
    177                               M9
    176                               M9
    175                             VIA8
    174                             VIA8
    170                             VIA8
    160                               M8
    158                               M8
    157                               M8
    156                               M8
    155                               M8
    154                             VIA7
    153                             VIA7
    149                             VIA7
    139                               M7
    137                               M7
    136                               M7
    135                               M7
    134                               M7
    133                             VIA6
    132                             VIA6
    131                             VIA6
    130                             VIA6
    129                             VIA6
    128                             VIA6
    127                             VIA6
    122                               M6
    121                               M6
    120                               M6
    119                               M6
    118                               M6
    53                                M3
    52                                M3
    185                               M9
    48                              VIA2
    29                                M2
    180                               M9
    47                              VIA2
    182                               M9
    44                              VIA2
    43                              VIA2
    172                             VIA8
    38                                M2
    95                                M5
    36                                M2
    93                                M5
    112                             VIA5
    194                               RV
    55                                M3
    113                               M6
    32                                M2
    54                                M3
    31                                M2
    107                             VIA5
    30                                M2
    49                              VIA2
    106                             VIA5
    33                                M2
    109                             VIA5
    10                                M1
    86                              VIA4
    50                                M3
    206                               AP
    69                              VIA3
    143                               M7
    6                                 CO
    169                             VIA8
    35                                M2
    8                                 M1
    164                               M8
    27                              VIA1
    141                               M7
    3                                 CO
    51                                M3
    70                              VIA3
    7                                 CO
    64                              VIA3
    173                             VIA8
    34                                M2
    92                                M5
    111                             VIA5
    11                                M1
    142                               M7
    4                                 CO
    9                                 M1
    28                              VIA1
    85                              VIA4
    138                               M7
    5                                 CO
    12                                M1
    88                              VIA4
    183                               M9
    45                              VIA2
    22                              VIA1
    152                             VIA7
    13                                M1
    71                                M4
    90                              VIA4
    184                               M9
    46                              VIA2
    161                               M8
    23                              VIA1
    171                             VIA8
    37                                M2
    94                                M5
    148                             VIA7
    14                                M1
    15                                M1
    72                                M4
    91                              VIA4
    150                             VIA7
    16                                M1
    73                                M4
    159                               M8
    26                              VIA1
    151                             VIA7
    17                                M1
    74                                M4
    1                                 CO
    162                               M8
    24                              VIA1
    140                               M7
    2                                 CO
    163                               M8
    25                              VIA1
    190                               RV
    56                                M3
    57                                M3
    114                               M6
    192                               RV
    58                                M3
    115                               M6
    193                               RV
    59                                M3
    116                               M6
    203                               AP
    65                              VIA3
    204                               AP
    66                              VIA3
    205                               AP
    67                              VIA3
    201                               AP
    68                              VIA3
    75                                M4
    76                                M4
    77                                M4
    78                                M4
    79                                M4
    80                                M4
    87                              VIA4
    89                              VIA4
    96                                M5
    97                                M5
    98                                M5
    99                                M5
    100                               M5
    101                               M5
    108                             VIA5
    110                             VIA5
    117                               M6
    210                               AP
    209                               AP
    208                               AP
    207                               AP
    189                               M9
    188                               M9
    187                               M9
    186                               M9
    168                               M8
    167                               M8
    166                               M8
    165                               M8
    147                               M7
    146                               M7
    145                               M7
    144                               M7
    63                                M3
    62                                M3
    39                                M2
    105                               M5
    103                               M5
    123                               M6
    42                                M2
    41                                M2
    40                                M2
    20                                M1
    60                                M3
    18                                M1
    61                                M3
    102                               M5
    21                                M1
    19                                M1
    81                                M4
    104                               M5
    82                                M4
    83                                M4
    84                                M4
    124                               M6
    125                               M6
    126                               M6


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                        1186919

Ports/Pins                             0

Nets                             2328182
    metal layer M1                 28529
    metal layer M2                975422
    metal layer M3                732084
    metal layer M4                385109
    metal layer M5                 32952
    metal layer M6                 30405
    metal layer M7                108679
    metal layer M8                 28583
    metal layer M9                  6419

    Via Instances                1255587

Special Nets                        2032
    metal layer M1                   832
    metal layer M5                   600
    metal layer M6                   600

    Via Instances                1173874

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                              119830
    metal layer M1                  6808
    metal layer M2                 76067
    metal layer M3                 29135
    metal layer M4                  5143
    metal layer M5                   256
    metal layer M6                   277
    metal layer M7                  1189
    metal layer M8                   863
    metal layer M9                    92


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
Scanning GDS file torus_xbar_1b.gds to register cell name ......
Scanning GDS file low_swing_tx.gds to register cell name ......
Scanning GDS file low_swing_rx.gds to register cell name ......
Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file torus_xbar_1b.gds ......
	****** Merge file: torus_xbar_1b.gds has version number: 5.
	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file low_swing_tx.gds ......
	****** Merge file: low_swing_tx.gds has version number: 5.
	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file low_swing_rx.gds ......
	****** Merge file: low_swing_rx.gds has version number: 5.
	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
######Streamout is finished!
<CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_credit_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4575.87)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 120410
End delay calculation. (MEM=4592.68 CPU=0:00:18.4 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=4592.68 CPU=0:00:23.1 REAL=0:00:23.0)
<CMD> report_area > asic-post-par-area.torus_credit.32.rpt
<CMD> report_power -hierarchy all > asic-post-par-power.torus_credit.32.rpt
env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: view_functional_wcl_slow.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4280.45MB/5953.41MB/4280.45MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4290.45MB/5953.41MB/4290.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4290.58MB/5953.41MB/4290.58MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-06 17:10:51 (2024-Dec-06 22:10:51 GMT)
2024-Dec-06 17:10:51 (2024-Dec-06 22:10:51 GMT): 10%
2024-Dec-06 17:10:51 (2024-Dec-06 22:10:51 GMT): 20%
2024-Dec-06 17:10:51 (2024-Dec-06 22:10:51 GMT): 30%
2024-Dec-06 17:10:51 (2024-Dec-06 22:10:51 GMT): 40%
2024-Dec-06 17:10:52 (2024-Dec-06 22:10:52 GMT): 50%
2024-Dec-06 17:10:52 (2024-Dec-06 22:10:52 GMT): 60%
2024-Dec-06 17:10:52 (2024-Dec-06 22:10:52 GMT): 70%
2024-Dec-06 17:10:52 (2024-Dec-06 22:10:52 GMT): 80%
2024-Dec-06 17:10:52 (2024-Dec-06 22:10:52 GMT): 90%

Finished Levelizing
2024-Dec-06 17:10:52 (2024-Dec-06 22:10:52 GMT)

Starting Activity Propagation
2024-Dec-06 17:10:52 (2024-Dec-06 22:10:52 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Dec-06 17:10:54 (2024-Dec-06 22:10:54 GMT): 10%

Finished Activity Propagation
2024-Dec-06 17:10:57 (2024-Dec-06 22:10:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=4294.57MB/5953.41MB/4294.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2024-Dec-06 17:10:57 (2024-Dec-06 22:10:57 GMT)
 ... Calculating switching power
2024-Dec-06 17:10:57 (2024-Dec-06 22:10:57 GMT): 10%
2024-Dec-06 17:10:58 (2024-Dec-06 22:10:58 GMT): 20%
2024-Dec-06 17:10:58 (2024-Dec-06 22:10:58 GMT): 30%
2024-Dec-06 17:10:58 (2024-Dec-06 22:10:58 GMT): 40%
2024-Dec-06 17:10:58 (2024-Dec-06 22:10:58 GMT): 50%
 ... Calculating internal and leakage power
2024-Dec-06 17:11:02 (2024-Dec-06 22:11:02 GMT): 60%
2024-Dec-06 17:11:07 (2024-Dec-06 22:11:07 GMT): 70%
2024-Dec-06 17:11:11 (2024-Dec-06 22:11:11 GMT): 80%
2024-Dec-06 17:11:16 (2024-Dec-06 22:11:16 GMT): 90%

Finished Calculating power
2024-Dec-06 17:11:21 (2024-Dec-06 22:11:21 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:23, real=0:00:23, mem(process/total/peak)=4296.07MB/5961.42MB/4296.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4296.19MB/5961.42MB/4296.19MB)

Ended Power Analysis: (cpu=0:00:31, real=0:00:32, mem(process/total/peak)=4296.25MB/5961.42MB/4296.25MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4296.25MB/5961.42MB/4296.25MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Dec-06 17:11:21 (2024-Dec-06 22:11:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: torus_credit_D_W32
*
*	Liberty Libraries used:
*	        view_functional_wcl_slow: {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib torus_xbar_1b_wc.lib low_swing_rx_wc.lib low_swing_tx_wc.lib }
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -hierarchy all
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       60.81172066 	   69.6999%
Total Switching Power:      21.91706583 	   25.1204%
Total Leakage Power:         4.51919773 	    5.1797%
Total Power:                87.24798422
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.01       3.498       3.356       60.86       69.75
Macro                                  0           0           0           0           0
IO                                     0           0   3.506e-05   3.506e-05   4.019e-05
Combinational                      3.958       5.435       1.047       10.44       11.97
Clock (Combinational)              2.848       12.98      0.1164       15.95       18.28
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              60.81       21.92       4.519       87.25         100
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ideal_clock                        2.848       12.98      0.1164       15.95       18.28
-----------------------------------------------------------------------------------------
Total                              2.848       12.98      0.1164       15.95       18.28
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.006000 usec 
Clock Toggle Rate:   333.3333 Mhz 
Clock Static Probability:  0.5000
  


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      60.81       21.92       4.519       87.25         100


Hierarchy                       Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ys[0].xs[0].client_xy            0.06092     0.04217    0.004944       0.108      0.1238 
ys[0].xs[0].torus_switch_xy
                                    3.66       1.184      0.2686       5.113        5.86 
ys[0].xs[1].client_xy            0.06129     0.04349     0.00525        0.11      0.1261 
ys[0].xs[1].torus_switch_xy
                                   3.688       1.404      0.2706       5.363       6.147 
ys[0].xs[2].client_xy            0.05969     0.03903    0.004606      0.1033      0.1184 
ys[0].xs[2].torus_switch_xy
                                    3.69       1.318      0.2732       5.281       6.053 
ys[0].xs[3].client_xy            0.05885     0.03842    0.004385      0.1017      0.1165 
ys[0].xs[3].torus_switch_xy
                                   3.656        1.21      0.2678       5.134       5.885 
ys[1].xs[0].client_xy            0.05944     0.03774    0.004415      0.1016      0.1165 
ys[1].xs[0].torus_switch_xy
                                   3.691       1.263      0.2704       5.225       5.989 
ys[1].xs[1].client_xy             0.0579     0.03045    0.004432     0.09278      0.1063 
ys[1].xs[1].torus_switch_xy
                                   3.684       1.418      0.2712       5.373       6.158 
ys[1].xs[2].client_xy            0.05923     0.03868    0.004398      0.1023      0.1173 
ys[1].xs[2].torus_switch_xy
                                   3.698       1.193      0.2733       5.164       5.919 
ys[1].xs[3].client_xy            0.05745     0.02972    0.004387     0.09155      0.1049 
ys[1].xs[3].torus_switch_xy
                                   3.662       1.201      0.2685       5.132       5.882 
ys[2].xs[0].client_xy            0.06091     0.04005    0.004434      0.1054      0.1208 
ys[2].xs[0].torus_switch_xy
                                    3.66       1.206      0.2672       5.134       5.884 
ys[2].xs[1].client_xy            0.05929     0.03731    0.004417       0.101      0.1158 
ys[2].xs[1].torus_switch_xy
                                   3.694        1.18      0.2672       5.141       5.892 
ys[2].xs[2].client_xy            0.05978     0.03999    0.004581      0.1044      0.1196 
ys[2].xs[2].torus_switch_xy
                                   3.734        1.42      0.2867       5.441       6.237 
ys[2].xs[3].client_xy            0.05755     0.03064    0.004407      0.0926      0.1061 
ys[2].xs[3].torus_switch_xy
                                   3.662       1.274      0.2657       5.202       5.962 
ys[3].xs[0].client_xy            0.06163     0.04297    0.005706      0.1103      0.1264 
ys[3].xs[0].torus_switch_xy
                                   3.688       1.256      0.2722       5.216       5.978 
ys[3].xs[1].client_xy            0.06134     0.04338    0.005706      0.1104      0.1266 
ys[3].xs[1].torus_switch_xy
                                   3.666       1.177      0.2709       5.113       5.861 
ys[3].xs[2].client_xy             0.0593     0.03807    0.004481      0.1019      0.1167 
ys[3].xs[2].torus_switch_xy
                                    3.66       1.273      0.2681       5.201       5.961 
ys[3].xs[3].client_xy             0.0588     0.03638    0.004394     0.09957      0.1141 
ys[3].xs[3].torus_switch_xy
                                   3.684       1.444      0.2714         5.4       6.189 
ys[0].xs[0].client_xy/regulator
                                0.008869    0.001092   0.0007662     0.01073      0.0123 
ys[0].xs[0].torus_switch_xy/east_conn_tx
                                 0.02318    0.007247    0.002553     0.03298      0.0378 
ys[0].xs[0].torus_switch_xy/west_conn_rx
                                   3.512      0.9572      0.2553       4.724       5.415 
ys[0].xs[1].client_xy/regulator
                                0.008857    0.001087   0.0007662     0.01071     0.01228 
ys[0].xs[1].torus_switch_xy/east_conn_tx
                                 0.02378     0.02257     0.00261     0.04896     0.05612 
ys[0].xs[1].torus_switch_xy/west_conn_rx
                                   3.525       1.062      0.2566       4.843       5.551 
ys[0].xs[2].client_xy/regulator
                                0.008858    0.001099   0.0007662     0.01072     0.01229 
ys[0].xs[2].torus_switch_xy/east_conn_tx
                                  0.0235     0.01723    0.002618     0.04335     0.04969 
ys[0].xs[2].torus_switch_xy/west_conn_rx
                                   3.524       1.003      0.2583       4.784       5.484 
ys[0].xs[3].client_xy/regulator
                                0.008857    0.001185   0.0007661     0.01081     0.01239 
ys[0].xs[3].torus_switch_xy/east_conn_tx
                                 0.02281    0.007434    0.002563      0.0328      0.0376 
ys[0].xs[3].torus_switch_xy/west_conn_rx
                                   3.511      0.9851      0.2542        4.75       5.444 
ys[1].xs[0].client_xy/regulator
                                0.008863    0.001108   0.0007662     0.01074     0.01231 
ys[1].xs[0].torus_switch_xy/east_conn_tx
                                 0.02382     0.01517    0.002747     0.04173     0.04783 
ys[1].xs[0].torus_switch_xy/west_conn_rx
                                   3.557       1.106       0.257        4.92       5.639 
ys[1].xs[1].client_xy/regulator
                                0.008858    0.001061   0.0007662     0.01069     0.01225 
ys[1].xs[1].torus_switch_xy/east_conn_tx
                                 0.02413     0.02893    0.002661     0.05572     0.06387 
ys[1].xs[1].torus_switch_xy/west_conn_rx
                                   3.526       1.132      0.2569       4.915       5.633 
ys[1].xs[2].client_xy/regulator
                                0.008862    0.001092   0.0007662     0.01072     0.01229 
ys[1].xs[2].torus_switch_xy/east_conn_tx
                                 0.02338    0.007585    0.002571     0.03354     0.03844 
ys[1].xs[2].torus_switch_xy/west_conn_rx
                                    3.55       1.022      0.2594       4.832       5.538 
ys[1].xs[3].client_xy/regulator
                                0.008856    0.001126   0.0007661     0.01075     0.01232 
ys[1].xs[3].torus_switch_xy/east_conn_tx
                                 0.02316     0.01382    0.002604     0.03959     0.04537 
ys[1].xs[3].torus_switch_xy/west_conn_rx
                                   3.524       1.029      0.2551       4.808       5.511 
ys[2].xs[0].client_xy/regulator
                                0.008869    0.001066   0.0007662      0.0107     0.01226 
ys[2].xs[0].torus_switch_xy/east_conn_tx
                                 0.02309    0.005558    0.002444     0.03109     0.03563 
ys[2].xs[0].torus_switch_xy/west_conn_rx
                                   3.523       1.031      0.2545       4.809       5.512 
ys[2].xs[1].client_xy/regulator
                                0.008861    0.001074   0.0007662      0.0107     0.01226 
ys[2].xs[1].torus_switch_xy/east_conn_tx
                                 0.02354     0.01055    0.002598     0.03669     0.04205 
ys[2].xs[1].torus_switch_xy/west_conn_rx
                                    3.55       1.012      0.2536       4.816        5.52 
ys[2].xs[2].client_xy/regulator
                                0.008864    0.001184   0.0007662     0.01081     0.01239 
ys[2].xs[2].torus_switch_xy/east_conn_tx
                                 0.02294    0.007407    0.002476     0.03282     0.03762 
ys[2].xs[2].torus_switch_xy/west_conn_rx
                                   3.584       1.143      0.2727       4.999        5.73 
ys[2].xs[3].client_xy/regulator
                                0.008852    0.001121   0.0007661     0.01074     0.01231 
ys[2].xs[3].torus_switch_xy/east_conn_tx
                                 0.02349     0.02308    0.002797     0.04936     0.05658 
ys[2].xs[3].torus_switch_xy/west_conn_rx
                                   3.493       0.969      0.2507       4.713       5.402 
ys[3].xs[0].client_xy/regulator
                                0.008861    0.001086   0.0007662     0.01071     0.01228 
ys[3].xs[0].torus_switch_xy/east_conn_tx
                                 0.02313    0.007411    0.002586     0.03312     0.03796 
ys[3].xs[0].torus_switch_xy/west_conn_rx
                                    3.52      0.9559      0.2571       4.733       5.425 
ys[3].xs[1].client_xy/regulator
                                0.008861    0.001081   0.0007662     0.01071     0.01227 
ys[3].xs[1].torus_switch_xy/east_conn_tx
                                 0.02305    0.007592    0.002442     0.03308     0.03792 
ys[3].xs[1].torus_switch_xy/west_conn_rx
                                   3.504      0.8559      0.2567       4.617       5.292 
ys[3].xs[2].client_xy/regulator
                                0.008859     0.00117   0.0007662      0.0108     0.01237 
ys[3].xs[2].torus_switch_xy/east_conn_tx
                                 0.02325     0.01255    0.002512     0.03831     0.04391 
ys[3].xs[2].torus_switch_xy/west_conn_rx
                                   3.526       1.101      0.2546       4.881       5.595 
ys[3].xs[3].client_xy/regulator
                                0.008851    0.001129   0.0007661     0.01075     0.01232 
ys[3].xs[3].torus_switch_xy/east_conn_tx
                                  0.0233     0.02053    0.002856     0.04669     0.05351 
ys[3].xs[3].torus_switch_xy/west_conn_rx
                                    3.55       1.258      0.2574       5.065       5.806 
ys[0].xs[0].client_xy/i_x_r_reg[1]
                               0.0001383   5.819e-05   1.634e-05   0.0002128    0.000244 
ys[0].xs[0].client_xy/i_x_r_reg[0]
                                0.000168   7.571e-05   1.634e-05     0.00026    0.000298 
ys[0].xs[0].client_xy/i_y_r_reg[0]
                               0.0001621   3.442e-05   1.634e-05   0.0002128   0.0002439 
ys[0].xs[0].client_xy/i_y_r_reg[1]
                               0.0001416   3.513e-05   1.634e-05   0.0001931   0.0002213 
ys[0].xs[0].torus_switch_xy/dor_credit_inst
                                0.003129    0.006172   0.0006066    0.009907     0.01136 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[31]
                               4.853e-07           0   8.085e-06    8.57e-06   9.822e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[30]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[29]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[28]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[27]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                               4.853e-07           0   8.085e-06    8.57e-06   9.822e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                               4.853e-07           0   8.085e-06    8.57e-06   9.822e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                               9.612e-07           0   1.947e-05   2.044e-05   2.342e-05 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                               4.853e-07           0   8.085e-06    8.57e-06   9.822e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                               4.853e-07           0   8.085e-06    8.57e-06   9.822e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                               4.211e-07           0   8.085e-06   8.506e-06   9.749e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                               4.274e-07           0   8.085e-06   8.512e-06   9.756e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                               4.853e-07           0   8.085e-06    8.57e-06   9.822e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_y_reg_reg[1]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                               4.175e-07           0   8.085e-06   8.502e-06   9.745e-06 
ys[0].xs[1].client_xy/i_x_r_reg[1]
                               0.0001319   2.274e-05   1.627e-05   0.0001709   0.0001959 
ys[0].xs[1].client_xy/i_x_r_reg[0]
                               0.0001563   3.852e-05   1.627e-05   0.0002111    0.000242 
ys[0].xs[1].client_xy/i_y_r_reg[0]
                               0.0001542   3.354e-05   1.627e-05    0.000204   0.0002339 
ys[0].xs[1].client_xy/i_y_r_reg[1]
                               0.0001358     2.8e-05   1.627e-05   0.0001801   0.0002064 
ys[0].xs[1].torus_switch_xy/dor_credit_inst
                                0.003246     0.01216   0.0007015      0.0161     0.01846 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[31]
                               4.091e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[30]
                               4.093e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[29]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[28]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[27]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                               4.093e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               4.091e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               3.851e-07           0   8.085e-06    8.47e-06   9.708e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               4.091e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               3.854e-07           0   8.085e-06    8.47e-06   9.708e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               4.093e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               4.091e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               3.847e-07           0   8.085e-06   8.469e-06   9.707e-06 
ys[0].xs[2].client_xy/i_x_r_reg[1]
                               0.0001321   3.608e-05   1.627e-05   0.0001844   0.0002114 
ys[0].xs[2].client_xy/i_x_r_reg[0]
                               0.0001563   5.165e-05   1.627e-05   0.0002242    0.000257 
ys[0].xs[2].client_xy/i_y_r_reg[0]
                               0.0001541   3.159e-05   1.627e-05   0.0002019   0.0002314 
ys[0].xs[2].client_xy/i_y_r_reg[1]
                               0.0001357    2.66e-05   1.627e-05   0.0001785   0.0002046 
ys[0].xs[2].torus_switch_xy/dor_credit_inst
                                0.003212    0.008588   0.0006555     0.01246     0.01428 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[31]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[30]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[29]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[28]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[27]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               2.283e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               2.283e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               2.283e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                               2.283e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               2.285e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               2.283e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               2.284e-07           0   8.085e-06   8.313e-06   9.528e-06 
ys[0].xs[3].client_xy/i_x_r_reg[0]
                               0.0001487   3.326e-05   1.624e-05   0.0001982   0.0002272 
ys[0].xs[3].client_xy/i_x_r_reg[1]
                               0.0001277   5.654e-05   1.624e-05   0.0002005   0.0002298 
ys[0].xs[3].client_xy/i_y_r_reg[0]
                               0.0001499   3.285e-05   1.624e-05    0.000199   0.0002281 
ys[0].xs[3].client_xy/i_y_r_reg[1]
                               0.0001329   5.063e-05   1.624e-05   0.0001997   0.0002289 
ys[0].xs[3].torus_switch_xy/dor_credit_inst
                                0.001981    0.004543   0.0004947    0.007019    0.008044 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[31]
                               4.397e-07           0   8.085e-06   8.524e-06    9.77e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[30]
                               4.381e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[29]
                               4.383e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[28]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[27]
                               4.388e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[26]
                               4.383e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[25]
                               4.383e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[24]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                               4.384e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                               4.381e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                               4.384e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                                4.39e-07           0   8.085e-06   8.524e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                               4.386e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                               4.378e-07           0   8.085e-06   8.522e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                               4.393e-07           0   8.085e-06   8.524e-06    9.77e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                                4.39e-07           0   8.085e-06   8.524e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                               4.381e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                               4.387e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                               4.381e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                               4.383e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                               4.383e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                               4.379e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               4.383e-07           0   8.085e-06   8.523e-06   9.769e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                                4.38e-07           0   8.085e-06   8.523e-06   9.768e-06 
ys[0].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               4.392e-07           0   8.085e-06   8.524e-06    9.77e-06 
ys[0].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                               4.397e-07           0   8.085e-06   8.524e-06    9.77e-06 
ys[0].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                               4.392e-07           0   8.085e-06   8.524e-06    9.77e-06 
ys[0].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               4.392e-07           0   8.085e-06   8.524e-06    9.77e-06 
ys[1].xs[0].client_xy/i_x_r_reg[1]
                               0.0001377   4.206e-05   1.634e-05   0.0001961   0.0002248 
ys[1].xs[0].client_xy/i_x_r_reg[0]
                               0.0001675   7.084e-05   1.634e-05   0.0002547   0.0002919 
ys[1].xs[0].client_xy/i_y_r_reg[0]
                               0.0001618   3.364e-05   1.634e-05   0.0002118   0.0002427 
ys[1].xs[0].client_xy/i_y_r_reg[1]
                               0.0001415   3.947e-05   1.634e-05   0.0001973   0.0002261 
ys[1].xs[0].torus_switch_xy/dor_credit_inst
                                0.002841    0.006581   0.0005474    0.009969     0.01143 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[31]
                               4.222e-07           0   8.085e-06   8.507e-06    9.75e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[30]
                                4.74e-07           0   8.085e-06   8.559e-06    9.81e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[29]
                               4.733e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[28]
                               4.014e-07           0   8.085e-06   8.486e-06   9.726e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[27]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                               4.222e-07           0   8.085e-06   8.507e-06    9.75e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                               9.114e-07           0   1.947e-05   2.039e-05   2.336e-05 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                               4.735e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                                6.35e-07           0   1.503e-05   1.567e-05   1.795e-05 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                               4.014e-07           0   8.085e-06   8.486e-06   9.726e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                               4.736e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                               4.222e-07           0   8.085e-06   8.507e-06    9.75e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               4.014e-07           0   8.085e-06   8.486e-06   9.726e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                               6.518e-07           0   1.564e-05    1.63e-05   1.868e-05 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                                4.74e-07           0   8.085e-06   8.559e-06    9.81e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                               4.222e-07           0   8.085e-06   8.507e-06    9.75e-06 
ys[1].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                               4.731e-07           0   8.085e-06   8.558e-06   9.809e-06 
ys[1].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                               4.222e-07           0   8.085e-06   8.507e-06    9.75e-06 
ys[1].xs[1].client_xy/i_x_r_reg[1]
                               0.0001344   3.858e-05   1.627e-05   0.0001893   0.0002169 
ys[1].xs[1].client_xy/i_x_r_reg[0]
                               0.0001598   3.549e-05   1.627e-05   0.0002115   0.0002424 
ys[1].xs[1].client_xy/i_y_r_reg[0]
                               0.0001571   4.421e-05   1.627e-05   0.0002176   0.0002494 
ys[1].xs[1].client_xy/i_y_r_reg[1]
                               0.0001379   2.687e-05   1.627e-05    0.000181   0.0002075 
ys[1].xs[1].torus_switch_xy/dor_credit_inst
                                0.002475    0.007948   0.0004881     0.01091     0.01251 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[31]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[30]
                               4.337e-07           0   8.085e-06   8.518e-06   9.763e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[29]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[28]
                               3.922e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[27]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                               3.906e-07           0   8.085e-06   8.475e-06   9.714e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               3.906e-07           0   8.085e-06   8.475e-06   9.714e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               3.922e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                               4.337e-07           0   8.085e-06   8.518e-06   9.763e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                               3.906e-07           0   8.085e-06   8.475e-06   9.714e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                               4.337e-07           0   8.085e-06   8.518e-06   9.763e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               4.132e-07           0   8.085e-06   8.498e-06    9.74e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               4.337e-07           0   8.085e-06   8.518e-06   9.763e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               3.906e-07           0   8.085e-06   8.475e-06   9.714e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                               4.132e-07           0   8.085e-06   8.498e-06    9.74e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               4.132e-07           0   8.085e-06   8.498e-06    9.74e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               3.922e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               4.337e-07           0   8.085e-06   8.518e-06   9.763e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               4.337e-07           0   8.085e-06   8.518e-06   9.763e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               4.989e-07           0   8.085e-06   8.583e-06   9.838e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                               3.906e-07           0   8.085e-06   8.475e-06   9.714e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               3.906e-07           0   8.085e-06   8.475e-06   9.714e-06 
ys[1].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_y_reg_reg[1]
                               4.132e-07           0   8.085e-06   8.498e-06    9.74e-06 
ys[1].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               3.906e-07           0   8.085e-06   8.475e-06   9.714e-06 
ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                               3.921e-07           0   8.085e-06   8.477e-06   9.716e-06 
ys[1].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               4.132e-07           0   8.085e-06   8.498e-06    9.74e-06 
ys[1].xs[2].client_xy/i_x_r_reg[1]
                               0.0001355   2.721e-05   1.627e-05    0.000179   0.0002051 
ys[1].xs[2].client_xy/i_x_r_reg[0]
                               0.0001604    3.44e-05   1.627e-05    0.000211   0.0002419 
ys[1].xs[2].client_xy/i_y_r_reg[0]
                               0.0001578   3.233e-05   1.627e-05   0.0002064   0.0002366 
ys[1].xs[2].client_xy/i_y_r_reg[1]
                               0.0001384    5.14e-05   1.627e-05   0.0002061   0.0002362 
ys[1].xs[2].torus_switch_xy/dor_credit_inst
                                0.003005     0.00579   0.0005879    0.009382     0.01075 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[31]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[30]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[29]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[28]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[27]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_y_reg_reg[1]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               3.034e-07           0   8.085e-06   8.388e-06   9.614e-06 
ys[1].xs[3].client_xy/i_x_r_reg[0]
                               0.0001483   3.614e-05   1.624e-05   0.0002007     0.00023 
ys[1].xs[3].client_xy/i_x_r_reg[1]
                               0.0001276   3.283e-05   1.624e-05   0.0001767   0.0002025 
ys[1].xs[3].client_xy/i_y_r_reg[0]
                               0.0001496   3.129e-05   1.624e-05   0.0001971   0.0002259 
ys[1].xs[3].client_xy/i_y_r_reg[1]
                               0.0001321   2.568e-05   1.624e-05    0.000174   0.0001995 
ys[1].xs[3].torus_switch_xy/dor_credit_inst
                                 0.00223    0.004381   0.0005806    0.007192    0.008243 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[31]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[30]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[29]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[27]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[26]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[25]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[24]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_y_reg_reg[1]
                               3.978e-07           0   8.085e-06   8.482e-06   9.722e-06 
ys[1].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[1].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               4.127e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[2].xs[0].client_xy/i_x_r_reg[1]
                               0.0001406   3.431e-05   1.633e-05   0.0001913   0.0002192 
ys[2].xs[0].client_xy/i_x_r_reg[0]
                               0.0001709       5e-05   1.633e-05   0.0002372   0.0002719 
ys[2].xs[0].client_xy/i_y_r_reg[0]
                               0.0001637   3.911e-05   1.633e-05   0.0002191   0.0002512 
ys[2].xs[0].client_xy/i_y_r_reg[1]
                                0.000143   3.075e-05   1.633e-05   0.0001901   0.0002179 
ys[2].xs[0].torus_switch_xy/dor_credit_inst
                                0.002602    0.006729   0.0004586     0.00979     0.01122 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[31]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[30]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[29]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[28]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[27]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                               4.587e-07           0   8.085e-06   8.543e-06   9.792e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                               4.281e-07           0   8.085e-06   8.513e-06   9.757e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                               4.088e-07           0   8.085e-06   8.493e-06   9.735e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                               4.281e-07           0   8.085e-06   8.513e-06   9.757e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_y_reg_reg[1]
                               3.282e-07           0   8.085e-06   8.413e-06   9.642e-06 
ys[2].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                               9.628e-07           0   1.947e-05   2.044e-05   2.342e-05 
ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                               4.281e-07           0   8.085e-06   8.513e-06   9.757e-06 
ys[2].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                               9.628e-07           0   1.947e-05   2.044e-05   2.342e-05 
ys[2].xs[1].client_xy/i_x_r_reg[1]
                               0.0001344   2.615e-05   1.627e-05   0.0001768   0.0002026 
ys[2].xs[1].client_xy/i_x_r_reg[0]
                               0.0001594   3.918e-05   1.627e-05   0.0002149   0.0002463 
ys[2].xs[1].client_xy/i_y_r_reg[0]
                               0.0001566   3.324e-05   1.627e-05   0.0002061   0.0002362 
ys[2].xs[1].client_xy/i_y_r_reg[1]
                               0.0001373   3.633e-05   1.627e-05   0.0001898   0.0002176 
ys[2].xs[1].torus_switch_xy/dor_credit_inst
                                0.002301    0.005495   0.0004452    0.008241    0.009446 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[27]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                               4.291e-07           0   8.085e-06   8.514e-06   9.758e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               4.051e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               4.291e-07           0   8.085e-06   8.514e-06   9.758e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               4.291e-07           0   8.085e-06   8.514e-06   9.758e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               4.051e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               4.051e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               4.895e-07           0   8.085e-06   8.574e-06   9.827e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               4.291e-07           0   8.085e-06   8.514e-06   9.758e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               4.536e-07           0   8.085e-06   8.538e-06   9.786e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                               4.291e-07           0   8.085e-06   8.514e-06   9.758e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               4.052e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               4.895e-07           0   8.085e-06   8.574e-06   9.827e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               4.066e-07           0   8.085e-06   8.491e-06   9.732e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               4.291e-07           0   8.085e-06   8.514e-06   9.758e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               4.051e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               4.052e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               4.051e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               4.291e-07           0   8.085e-06   8.514e-06   9.758e-06 
ys[2].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_y_reg_reg[1]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               4.051e-07           0   8.085e-06    8.49e-06   9.731e-06 
ys[2].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                                4.24e-07           0   8.085e-06   8.509e-06   9.752e-06 
ys[2].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               4.066e-07           0   8.085e-06   8.491e-06   9.732e-06 
ys[2].xs[2].client_xy/i_x_r_reg[1]
                               0.0001364   2.559e-05   1.627e-05   0.0001783   0.0002043 
ys[2].xs[2].client_xy/i_x_r_reg[0]
                               0.0001613   6.848e-05   1.627e-05    0.000246    0.000282 
ys[2].xs[2].client_xy/i_y_r_reg[0]
                               0.0001585    5.55e-05   1.627e-05   0.0002303   0.0002639 
ys[2].xs[2].client_xy/i_y_r_reg[1]
                               0.0001393   2.421e-05   1.627e-05   0.0001797    0.000206 
ys[2].xs[2].torus_switch_xy/dor_credit_inst
                                0.003726     0.01323   0.0008528     0.01781     0.02041 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               4.322e-07           0   8.085e-06   8.517e-06   9.762e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                                4.03e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               4.322e-07           0   8.085e-06   8.517e-06   9.762e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               4.322e-07           0   8.085e-06   8.517e-06   9.762e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                                4.03e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               4.322e-07           0   8.085e-06   8.517e-06   9.762e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                                4.03e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                                4.03e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_y_reg_reg[1]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               4.029e-07           0   8.085e-06   8.488e-06   9.728e-06 
ys[2].xs[3].client_xy/i_x_r_reg[0]
                               0.0001498   3.699e-05   1.624e-05    0.000203   0.0002327 
ys[2].xs[3].client_xy/i_x_r_reg[1]
                               0.0001288   3.312e-05   1.624e-05   0.0001782   0.0002042 
ys[2].xs[3].client_xy/i_y_r_reg[0]
                               0.0001508   2.991e-05   1.624e-05    0.000197   0.0002257 
ys[2].xs[3].client_xy/i_y_r_reg[1]
                               0.0001329   3.132e-05   1.624e-05   0.0001805   0.0002069 
ys[2].xs[3].torus_switch_xy/dor_credit_inst
                                0.003055     0.01219   0.0008158     0.01607     0.01841 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[26]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[25]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[24]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                               3.828e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                               3.862e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                               3.862e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                               3.828e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                               3.827e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[2].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               3.862e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_y_reg_reg[1]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                               3.862e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[2].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               3.861e-07           0   8.085e-06   8.471e-06   9.709e-06 
ys[3].xs[0].client_xy/i_x_r_reg[1]
                               0.0001373   2.611e-05   1.634e-05   0.0001798    0.000206 
ys[3].xs[0].client_xy/i_x_r_reg[0]
                                0.000167   4.902e-05   1.634e-05   0.0002324   0.0002663 
ys[3].xs[0].client_xy/i_y_r_reg[0]
                                0.000161   3.557e-05   1.634e-05    0.000213   0.0002441 
ys[3].xs[0].client_xy/i_y_r_reg[1]
                               0.0001408   2.954e-05   1.634e-05   0.0001866   0.0002139 
ys[3].xs[0].torus_switch_xy/dor_credit_inst
                                0.004567     0.01165   0.0009159     0.01713     0.01964 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[26]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[25]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[24]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[23]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[22]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[21]
                               4.592e-07           0   8.085e-06   8.544e-06   9.793e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[20]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[19]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[18]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[17]
                               4.854e-07           0   8.085e-06    8.57e-06   9.823e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[16]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[15]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[14]
                               4.592e-07           0   8.085e-06   8.544e-06   9.793e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[13]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[12]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[11]
                               4.854e-07           0   8.085e-06    8.57e-06   9.823e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[10]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[9]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[8]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[7]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[6]
                               4.854e-07           0   8.085e-06    8.57e-06   9.823e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[5]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[4]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[3]
                                4.09e-07           0   8.085e-06   8.494e-06   9.735e-06 
ys[3].xs[0].torus_switch_xy/n_in_x_reg_reg[0]
                               4.592e-07           0   8.085e-06   8.544e-06   9.793e-06 
ys[3].xs[0].torus_switch_xy/n_in_y_reg_reg[1]
                               4.592e-07           0   8.085e-06   8.544e-06   9.793e-06 
ys[3].xs[0].torus_switch_xy/n_in_x_reg_reg[1]
                               4.592e-07           0   8.085e-06   8.544e-06   9.793e-06 
ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[0]
                               4.592e-07           0   8.085e-06   8.544e-06   9.793e-06 
ys[3].xs[0].torus_switch_xy/n_in_y_reg_reg[0]
                               4.592e-07           0   8.085e-06   8.544e-06   9.793e-06 
ys[3].xs[1].client_xy/i_x_r_reg[1]
                               0.0001325   2.398e-05   1.627e-05   0.0001728    0.000198 
ys[3].xs[1].client_xy/i_x_r_reg[0]
                               0.0001569   3.216e-05   1.627e-05   0.0002054   0.0002354 
ys[3].xs[1].client_xy/i_y_r_reg[0]
                               0.0001547   3.438e-05   1.627e-05   0.0002054   0.0002354 
ys[3].xs[1].client_xy/i_y_r_reg[1]
                               0.0001362   2.947e-05   1.627e-05    0.000182   0.0002086 
ys[3].xs[1].torus_switch_xy/dor_credit_inst
                                0.002694    0.004781   0.0005762    0.008051    0.009228 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[26]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[25]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[24]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[23]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[22]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[21]
                               4.326e-07           0   8.085e-06   8.517e-06   9.762e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[20]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[19]
                               4.326e-07           0   8.085e-06   8.517e-06   9.762e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[18]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[17]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[16]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[15]
                               3.776e-07           0   8.085e-06   8.462e-06   9.699e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[14]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[13]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[12]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[11]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[10]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[9]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[8]
                               3.776e-07           0   8.085e-06   8.462e-06   9.699e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[7]
                               4.326e-07           0   8.085e-06   8.517e-06   9.762e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[6]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[5]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[4]
                               3.776e-07           0   8.085e-06   8.462e-06   9.699e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[3]
                               3.776e-07           0   8.085e-06   8.462e-06   9.699e-06 
ys[3].xs[1].torus_switch_xy/n_in_x_reg_reg[0]
                               5.239e-07           0   8.085e-06   8.609e-06   9.867e-06 
ys[3].xs[1].torus_switch_xy/n_in_y_reg_reg[1]
                               4.128e-07           0   8.085e-06   8.497e-06   9.739e-06 
ys[3].xs[1].torus_switch_xy/n_in_x_reg_reg[1]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[1].torus_switch_xy/n_in_data_reg_reg[0]
                               5.239e-07           0   8.085e-06   8.609e-06   9.867e-06 
ys[3].xs[1].torus_switch_xy/n_in_y_reg_reg[0]
                               4.422e-07           0   8.085e-06   8.527e-06   9.773e-06 
ys[3].xs[2].client_xy/i_x_r_reg[1]
                               0.0001325   2.965e-05   1.627e-05   0.0001784   0.0002045 
ys[3].xs[2].client_xy/i_x_r_reg[0]
                               0.0001569   4.213e-05   1.627e-05   0.0002153   0.0002468 
ys[3].xs[2].client_xy/i_y_r_reg[0]
                               0.0001553   3.102e-05   1.627e-05   0.0002026   0.0002322 
ys[3].xs[2].client_xy/i_y_r_reg[1]
                               0.0001367   2.645e-05   1.627e-05   0.0001794   0.0002056 
ys[3].xs[2].torus_switch_xy/dor_credit_inst
                                0.002786    0.007882   0.0005295      0.0112     0.01283 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[26]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[25]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[24]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[23]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[22]
                               3.913e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[21]
                               3.914e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[20]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[19]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[18]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[17]
                               3.913e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[16]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[15]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[14]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[13]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[12]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[10]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[9]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[8]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[7]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[6]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[5]
                               3.912e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[4]
                               3.914e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[3]
                               3.914e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[2].torus_switch_xy/n_in_x_reg_reg[0]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_y_reg_reg[1]
                               3.817e-07           0   8.085e-06   8.466e-06   9.704e-06 
ys[3].xs[2].torus_switch_xy/n_in_x_reg_reg[1]
                               3.817e-07           0   8.085e-06   8.466e-06   9.704e-06 
ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[0]
                               4.114e-07           0   8.085e-06   8.496e-06   9.738e-06 
ys[3].xs[2].torus_switch_xy/n_in_y_reg_reg[0]
                               3.914e-07           0   8.085e-06   8.476e-06   9.715e-06 
ys[3].xs[3].client_xy/i_x_r_reg[0]
                               0.0001481    4.49e-05   1.624e-05   0.0002092   0.0002398 
ys[3].xs[3].client_xy/i_x_r_reg[1]
                               0.0001277   2.429e-05   1.624e-05   0.0001683   0.0001929 
ys[3].xs[3].client_xy/i_y_r_reg[0]
                               0.0001495    2.95e-05   1.624e-05   0.0001953   0.0002238 
ys[3].xs[3].client_xy/i_y_r_reg[1]
                               0.0001323   2.521e-05   1.624e-05   0.0001738   0.0001992 
ys[3].xs[3].torus_switch_xy/dor_credit_inst
                                0.001863    0.007726   0.0005119      0.0101     0.01158 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[31]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[30]
                               3.829e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[29]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[28]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[27]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[23]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[22]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[21]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[20]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[19]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[18]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[17]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[16]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[15]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[14]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[13]
                               3.829e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[12]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[11]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[10]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[9]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[8]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[7]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[6]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[5]
                               3.829e-07           0   8.085e-06   8.467e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[4]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[3]
                                3.83e-07           0   8.085e-06   8.468e-06   9.705e-06 
ys[3].xs[3].torus_switch_xy/n_in_x_reg_reg[0]
                               3.835e-07           0   8.085e-06   8.468e-06   9.706e-06 
ys[3].xs[3].torus_switch_xy/n_in_y_reg_reg[1]
                               3.833e-07           0   8.085e-06   8.468e-06   9.706e-06 
ys[3].xs[3].torus_switch_xy/n_in_x_reg_reg[1]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_data_reg_reg[0]
                                4.16e-07           0   8.085e-06   8.501e-06   9.743e-06 
ys[3].xs[3].torus_switch_xy/n_in_y_reg_reg[0]
                               3.833e-07           0   8.085e-06   8.468e-06   9.706e-06 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.152      0.2632     0.08216       1.497       1.716 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.162      0.2772     0.08387       1.523       1.745 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.137      0.1648     0.08229       1.384       1.586 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.143      0.2113     0.08285       1.437       1.647 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.144      0.2559     0.08225       1.482       1.699 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.165       0.334     0.08373       1.583       1.815 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.162      0.2741     0.08303       1.519       1.741 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.147      0.2531     0.08386       1.484       1.701 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.153      0.2038     0.08439       1.441       1.652 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.153      0.2352     0.08238       1.471       1.686 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.135       0.152     0.08167       1.369       1.569 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.158      0.2949     0.08314       1.536       1.761 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.159       0.277     0.08323       1.519       1.741 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.161      0.2667     0.08312       1.511       1.732 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.157      0.2487     0.08284       1.488       1.706 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.133      0.1617     0.08239       1.377       1.578 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.147      0.2339     0.08214       1.463       1.677 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                    1.16      0.3796     0.08434       1.624       1.861 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.175      0.2906     0.08394        1.55       1.776 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.159      0.2399     0.08429       1.483         1.7 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.167      0.2784     0.08403       1.529       1.753 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                    1.16       0.287     0.08317        1.53       1.754 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.129      0.1206     0.08096        1.33       1.525 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                    1.16      0.2951     0.08327       1.539       1.764 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.157      0.2723     0.08306       1.512       1.733 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.161      0.2644     0.08278       1.508       1.729 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.144      0.2185     0.08207       1.445       1.656 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.147      0.1933     0.08145       1.421       1.629 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.168      0.2749     0.08261       1.526       1.749 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.156      0.2438     0.08195       1.482       1.698 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.173      0.3134     0.08737       1.574       1.803 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.181      0.3109      0.0876        1.58       1.811 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.167      0.2648     0.09045       1.522       1.745 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.131      0.1659     0.08092       1.378       1.579 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.145      0.2309     0.08141       1.458       1.671 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.156      0.3027     0.08169        1.54       1.765 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.164       0.325     0.08428       1.574       1.804 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.161      0.2468     0.08432       1.492        1.71 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.138      0.1819     0.08196       1.402       1.607 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.155      0.2469     0.08286       1.484       1.701 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.137      0.1312     0.08212        1.35       1.547 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.156      0.2686     0.08449        1.51        1.73 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.151      0.2516      0.0824       1.485       1.702 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.149      0.2334     0.08228       1.465       1.679 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.152      0.2859     0.08234       1.521       1.743 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo
                                   1.151      0.2512     0.08283       1.485       1.702 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo
                                   1.161      0.3631     0.08348       1.608       1.843 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo
                                   1.159      0.3078     0.08347       1.551       1.777 
ys[0].xs[0].client_xy/regulator/add_31
                               0.0004908   0.0001343   0.0001759    0.000801   0.0009181 
ys[0].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004904   0.0001525   0.0001759   0.0008188   0.0009384 
ys[0].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004906   0.0001657   0.0001759   0.0008321   0.0009538 
ys[0].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004907   0.0001641   0.0001759   0.0008307   0.0009521 
ys[0].xs[1].client_xy/regulator/add_31
                               0.0004908   0.0001394   0.0001759   0.0008061    0.000924 
ys[0].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                                0.000499    0.000446   0.0001759    0.001121    0.001285 
ys[0].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0005121    0.000884   0.0001759    0.001572    0.001802 
ys[0].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0005056    0.000515   0.0001759    0.001196    0.001371 
ys[0].xs[2].client_xy/regulator/add_31
                               0.0004911   0.0001473   0.0001759   0.0008143   0.0009333 
ys[0].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005032   0.0004509   0.0001759     0.00113    0.001295 
ys[0].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004995    0.000282   0.0001759   0.0009573    0.001097 
ys[0].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0004987   0.0003135   0.0001759   0.0009881    0.001133 
ys[0].xs[3].client_xy/regulator/add_31
                               0.0004913   0.0001681   0.0001759   0.0008353   0.0009573 
ys[0].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                                0.000492   0.0001942   0.0001759   0.0008621   0.0009881 
ys[0].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004909   0.0001655   0.0001759   0.0008323   0.0009539 
ys[0].xs[3].torus_switch_xy/east_conn_tx/add_67
                               0.0004922   0.0002145   0.0001759   0.0008825    0.001012 
ys[1].xs[0].client_xy/regulator/add_31
                               0.0004911   0.0001519   0.0001759   0.0008189   0.0009386 
ys[1].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004987    0.000166   0.0001759   0.0008406   0.0009635 
ys[1].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004937   0.0001721   0.0001759   0.0008416   0.0009646 
ys[1].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004969   0.0002054   0.0001759   0.0008782    0.001007 
ys[1].xs[1].client_xy/regulator/add_31
                               0.0004911   0.0001447   0.0001759   0.0008116   0.0009302 
ys[1].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005279    0.001042   0.0001759    0.001746    0.002001 
ys[1].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0005239   0.0007815   0.0001759    0.001481    0.001698 
ys[1].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0005268    0.000789   0.0001759    0.001492     0.00171 
ys[1].xs[2].client_xy/regulator/add_31
                               0.0004909   0.0001403   0.0001759   0.0008071    0.000925 
ys[1].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004937   0.0002081   0.0001759   0.0008777    0.001006 
ys[1].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004901   0.0001402   0.0001759   0.0008062    0.000924 
ys[1].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0004918    0.000204   0.0001759   0.0008718   0.0009992 
ys[1].xs[3].client_xy/regulator/add_31
                               0.0004907   0.0001417   0.0001759   0.0008083   0.0009264 
ys[1].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005015   0.0001937   0.0001759   0.0008711   0.0009985 
ys[1].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004975   0.0001817   0.0001759   0.0008551   0.0009801 
ys[1].xs[3].torus_switch_xy/east_conn_tx/add_67
                               0.0004929   0.0001776   0.0001759   0.0008463     0.00097 
ys[2].xs[0].client_xy/regulator/add_31
                               0.0004911   0.0001453   0.0001759   0.0008123    0.000931 
ys[2].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                                0.000491    0.000179   0.0001759   0.0008458   0.0009694 
ys[2].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004905    0.000157   0.0001759   0.0008234   0.0009438 
ys[2].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004906   0.0001634   0.0001759   0.0008299   0.0009512 
ys[2].xs[1].client_xy/regulator/add_31
                               0.0004914   0.0001584   0.0001759   0.0008257   0.0009464 
ys[2].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                                0.000496   0.0003358   0.0001759    0.001008    0.001155 
ys[2].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004935    0.000161   0.0001759   0.0008304   0.0009518 
ys[2].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0004925   0.0002027   0.0001759   0.0008711   0.0009984 
ys[2].xs[2].client_xy/regulator/add_31
                               0.0004915   0.0001696   0.0001759   0.0008369   0.0009593 
ys[2].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004923   0.0002282   0.0001759   0.0008963    0.001027 
ys[2].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004912     0.00016   0.0001759   0.0008271    0.000948 
ys[2].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0004928   0.0002251   0.0001759   0.0008938    0.001024 
ys[2].xs[3].client_xy/regulator/add_31
                               0.0004912    0.000149   0.0001759    0.000816   0.0009353 
ys[2].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005046    0.000508   0.0001759    0.001189    0.001362 
ys[2].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004977   0.0002775   0.0001759   0.0009511     0.00109 
ys[2].xs[3].torus_switch_xy/east_conn_tx/add_67
                               0.0005246   0.0004937   0.0001759    0.001194    0.001369 
ys[3].xs[0].client_xy/regulator/add_31
                               0.0004911   0.0001414   0.0001759   0.0008083   0.0009265 
ys[3].xs[0].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004902   0.0001474   0.0001759   0.0008134   0.0009323 
ys[3].xs[0].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004912   0.0001606   0.0001759   0.0008277   0.0009486 
ys[3].xs[0].torus_switch_xy/east_conn_tx/add_67
                               0.0004903   0.0001493   0.0001759   0.0008154   0.0009346 
ys[3].xs[1].client_xy/regulator/add_31
                                0.000491   0.0001362   0.0001759   0.0008031   0.0009205 
ys[3].xs[1].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004922   0.0001755   0.0001759   0.0008435   0.0009668 
ys[3].xs[1].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0004915   0.0001848   0.0001759   0.0008522   0.0009767 
ys[3].xs[1].torus_switch_xy/east_conn_tx/add_67
                               0.0004909    0.000159   0.0001759   0.0008258   0.0009465 
ys[3].xs[2].client_xy/regulator/add_31
                               0.0004915   0.0001615   0.0001759   0.0008288     0.00095 
ys[3].xs[2].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0004946   0.0003175   0.0001759    0.000988    0.001132 
ys[3].xs[2].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0005032   0.0004082   0.0001759    0.001087    0.001246 
ys[3].xs[2].torus_switch_xy/east_conn_tx/add_67
                               0.0004978   0.0003601   0.0001759    0.001034    0.001185 
ys[3].xs[3].client_xy/regulator/add_31
                                0.000491   0.0001436   0.0001759   0.0008104   0.0009289 
ys[3].xs[3].torus_switch_xy/east_conn_tx/add_67_G3
                               0.0005038   0.0001996   0.0001759   0.0008793    0.001008 
ys[3].xs[3].torus_switch_xy/east_conn_tx/add_67_G2
                               0.0005199   0.0002148   0.0001759   0.0009106    0.001044 
ys[3].xs[3].torus_switch_xy/east_conn_tx/add_67
                                  0.0005   0.0003673   0.0001759    0.001043    0.001196 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004951   0.0005434   0.0001759    0.001214    0.001392 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                                0.000611   0.0003148   0.0001759    0.001102    0.001263 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004984     0.00053   0.0001759    0.001204     0.00138 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006119    0.000348   0.0001759    0.001136    0.001302 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004986   0.0006122   0.0001759    0.001287    0.001475 
ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006136   0.0003295   0.0001759    0.001119    0.001282 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005097   0.0008063   0.0001759    0.001492     0.00171 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006259   0.0006471   0.0001759    0.001449    0.001661 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005098   0.0005515   0.0001759    0.001237    0.001418 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006181   0.0003977   0.0001759    0.001192    0.001366 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005448   0.0006669   0.0001759    0.001388     0.00159 
ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006305   0.0004632   0.0001759     0.00127    0.001455 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004946   0.0005148   0.0001759    0.001185    0.001359 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006119   0.0005188   0.0001759    0.001307    0.001498 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005093   0.0005922   0.0001759    0.001277    0.001464 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006171   0.0004238   0.0001759    0.001217    0.001395 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004964   0.0005437   0.0001759    0.001216    0.001394 
ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                                0.000611   0.0004438   0.0001759    0.001231    0.001411 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004947   0.0005376   0.0001759    0.001208    0.001385 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                                0.000611    0.000328   0.0001759    0.001115    0.001278 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004955   0.0006553   0.0001759    0.001327    0.001521 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006152   0.0003397   0.0001759    0.001131    0.001296 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004949   0.0005476   0.0001759    0.001218    0.001397 
ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006116    0.000343   0.0001759     0.00113    0.001296 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004948   0.0005411   0.0001759    0.001212    0.001389 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006111   0.0003128   0.0001759      0.0011    0.001261 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004969   0.0006309   0.0001759    0.001304    0.001494 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006202   0.0003989   0.0001759    0.001195     0.00137 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004955   0.0007111   0.0001759    0.001382    0.001584 
ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006181   0.0003544   0.0001759    0.001148    0.001316 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                                0.000597    0.001708   0.0002375    0.002543    0.002914 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006581    0.001309   0.0001759    0.002143    0.002456 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005046   0.0007682   0.0001759    0.001449     0.00166 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                                0.000622   0.0003772   0.0001759    0.001175    0.001347 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005014   0.0005896   0.0001759    0.001267    0.001452 
ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006185   0.0003873   0.0001759    0.001182    0.001354 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004959   0.0005976   0.0001759    0.001269    0.001455 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006145   0.0004473   0.0001759    0.001238    0.001419 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                                0.000495   0.0005902   0.0001759    0.001261    0.001445 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006147    0.000444   0.0001759    0.001235    0.001415 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004967   0.0005906   0.0001759    0.001263    0.001448 
ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006147   0.0003401   0.0001759    0.001131    0.001296 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004945   0.0005396   0.0001759     0.00121    0.001387 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006112    0.000344   0.0001759    0.001131    0.001296 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004948   0.0006268   0.0001759    0.001297    0.001487 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006145    0.000342   0.0001759    0.001132    0.001298 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004949   0.0005731   0.0001759    0.001244    0.001426 
ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006123   0.0003321   0.0001759     0.00112    0.001284 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004951   0.0005973   0.0001759    0.001268    0.001454 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006132   0.0003442   0.0001759    0.001133    0.001299 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005005   0.0005915   0.0001759    0.001268    0.001453 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006161   0.0003995   0.0001759    0.001191    0.001366 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004985   0.0005888   0.0001759    0.001263    0.001448 
ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006149   0.0003925   0.0001759    0.001183    0.001356 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004976   0.0004946   0.0001759    0.001168    0.001339 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006107   0.0003429   0.0001759     0.00113    0.001295 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                                0.000496   0.0005726   0.0001759    0.001245    0.001426 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006121   0.0003248   0.0001759    0.001113    0.001275 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004947   0.0005126   0.0001759    0.001183    0.001356 
ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006105   0.0003271   0.0001759    0.001113    0.001276 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004977    0.000584   0.0001759    0.001258    0.001441 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006145    0.000407   0.0001759    0.001197    0.001372 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004957   0.0005029   0.0001759    0.001175    0.001346 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006112   0.0003496   0.0001759    0.001137    0.001303 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005489   0.0005441   0.0001759    0.001269    0.001454 
ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006258   0.0004914   0.0001759    0.001293    0.001482 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004991   0.0005701   0.0001759    0.001245    0.001427 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006164   0.0003565   0.0001759    0.001149    0.001317 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004972   0.0005947   0.0001759    0.001268    0.001453 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006128   0.0003317   0.0001759     0.00112    0.001284 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004946   0.0004794   0.0001759     0.00115    0.001318 
ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                                0.000614   0.0007769   0.0001759    0.001567    0.001796 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004952   0.0005564   0.0001759    0.001227    0.001407 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                                0.000612   0.0003642   0.0001759    0.001152     0.00132 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004953   0.0006642   0.0001759    0.001335    0.001531 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                                0.000616   0.0003424   0.0001759    0.001134      0.0013 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005007    0.000576   0.0001759    0.001253    0.001436 
ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006144   0.0003446   0.0001759    0.001135    0.001301 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004956    0.000571   0.0001759    0.001242    0.001424 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006127   0.0003349   0.0001759    0.001123    0.001288 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                                0.000496   0.0005451   0.0001759    0.001217    0.001395 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006125   0.0003574   0.0001759    0.001146    0.001313 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0004948   0.0005425   0.0001759    0.001213    0.001391 
ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                                0.000612   0.0003745   0.0001759    0.001162    0.001332 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0004948   0.0005442   0.0001759    0.001215    0.001392 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006114   0.0003466   0.0001759    0.001134      0.0013 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0004949   0.0005268   0.0001759    0.001198    0.001373 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006107   0.0003448   0.0001759    0.001131    0.001297 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005117    0.000615   0.0001759    0.001302    0.001493 
ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006188   0.0004188   0.0001759    0.001213    0.001391 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/add_59
                               0.0005278   0.0005625   0.0001759    0.001266    0.001451 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/r79
                               0.0006288   0.0003498   0.0001759    0.001155    0.001323 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/add_59
                               0.0005039    0.001259   0.0001759    0.001939    0.002222 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/r79
                               0.0006448   0.0008277   0.0001759    0.001648    0.001889 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/add_59
                               0.0005517   0.0006584   0.0001759    0.001386    0.001588 
ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/r79
                               0.0006491   0.0004112   0.0001759    0.001236    0.001417 
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/CTS_ccl_a_buf_00878 (BUFFD16):          0.01634
*              Highest Leakage Power: FE_OFC662_yss_1_xss_1_noc_if_inst_conn_packet_payload_data_6 (BUFFD16):         0.000267
*                Total Cap:      1.25534e-09 F
*                Total instances in design: 118422
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=4299.10MB/5961.42MB/4299.10MB)


*** Memory Usage v#1 (Current mem = 4453.676M, initial mem = 486.906M) ***
*** Message Summary: 4287 warning(s), 33 error(s)

--- Ending "Innovus" (totcpu=2:04:09, real=2:04:29, mem=4453.7M) ---
