{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511050913977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511050913983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 19:21:53 2017 " "Processing started: Sat Nov 18 19:21:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511050913983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511050913983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511050913983 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1511050914186 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1511050914186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511050914389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO DE0_NANO.v(32) " "Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MAZE_MAPPER.v(95) " "Verilog HDL Module Instantiation warning at MAZE_MAPPER.v(95): ignored dangling comma in List of Port Connections" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 95 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze_mapper.v 1 1 " "Found 1 design units, including 1 entities, in source file maze_mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAZE_MAPPER " "Found entity 1: MAZE_MAPPER" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_SLAVE.v(31) " "Verilog HDL information at SPI_SLAVE.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_SLAVE.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/SPI_SLAVE.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "SPI_SLAVE.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/SPI_SLAVE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050925997 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE0_NANO.v(105) " "Verilog HDL Instantiation warning at DE0_NANO.v(105): instance has no name" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511050926013 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE0_NANO.v(115) " "Verilog HDL Instantiation warning at DE0_NANO.v(115): instance has no name" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511050926013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511050926075 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] DE0_NANO.v(48) " "Output port \"LED\[7..1\]\" at DE0_NANO.v(48) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511050926091 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511050926091 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511050926091 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAZE_MAPPER MAZE_MAPPER:comb_3 " "Elaborating entity \"MAZE_MAPPER\" for hierarchy \"MAZE_MAPPER:comb_3\"" {  } { { "DE0_NANO.v" "comb_3" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 MAZE_MAPPER.v(41) " "Verilog HDL assignment warning at MAZE_MAPPER.v(41): truncated value with size 10 to match size of target (5)" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511050926091 "|DE0_NANO|MAZE_MAPPER:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 MAZE_MAPPER.v(42) " "Verilog HDL assignment warning at MAZE_MAPPER.v(42): truncated value with size 10 to match size of target (4)" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511050926091 "|DE0_NANO|MAZE_MAPPER:comb_3"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1511050926107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO MAZE_MAPPER:comb_3\|AUDIO:audio " "Elaborating entity \"AUDIO\" for hierarchy \"MAZE_MAPPER:comb_3\|AUDIO:audio\"" {  } { { "MAZE_MAPPER.v" "audio" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926138 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.data_a 0 AUDIO.v(14) " "Net \"sin_table.data_a\" at AUDIO.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511050926138 "|DE0_NANO|MAZE_MAPPER:comb_3|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.waddr_a 0 AUDIO.v(14) " "Net \"sin_table.waddr_a\" at AUDIO.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511050926138 "|DE0_NANO|MAZE_MAPPER:comb_3|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.we_a 0 AUDIO.v(14) " "Net \"sin_table.we_a\" at AUDIO.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511050926138 "|DE0_NANO|MAZE_MAPPER:comb_3|AUDIO:audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_SLAVE:comb_4 " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_SLAVE:comb_4\"" {  } { { "DE0_NANO.v" "comb_4" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_SLAVE.v(44) " "Verilog HDL assignment warning at SPI_SLAVE.v(44): truncated value with size 32 to match size of target (5)" {  } { { "SPI_SLAVE.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/SPI_SLAVE.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511050926138 "|DE0_NANO|SPI_SLAVE:comb_4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MAZE_MAPPER:comb_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MAZE_MAPPER:comb_3\|Div1\"" {  } { { "MAZE_MAPPER.v" "Div1" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050926951 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MAZE_MAPPER:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MAZE_MAPPER:comb_3\|Div0\"" {  } { { "MAZE_MAPPER.v" "Div0" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050926951 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MAZE_MAPPER:comb_3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MAZE_MAPPER:comb_3\|Mult1\"" {  } { { "MAZE_MAPPER.v" "Mult1" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050926951 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MAZE_MAPPER:comb_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MAZE_MAPPER:comb_3\|Mult0\"" {  } { { "MAZE_MAPPER.v" "Mult0" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050926951 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511050926951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAZE_MAPPER:comb_3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_divide:Div1\"" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050926982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAZE_MAPPER:comb_3\|lpm_divide:Div1 " "Instantiated megafunction \"MAZE_MAPPER:comb_3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050926982 ""}  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511050926982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050927044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050927044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050927060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050927060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050927076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050927076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050927122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050927122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050927169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050927169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAZE_MAPPER:comb_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_divide:Div0\"" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050927185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAZE_MAPPER:comb_3\|lpm_divide:Div0 " "Instantiated megafunction \"MAZE_MAPPER:comb_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927185 ""}  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511050927185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAZE_MAPPER:comb_3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\"" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAZE_MAPPER:comb_3\|lpm_mult:Mult1 " "Instantiated megafunction \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927216 ""}  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511050927216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAZE_MAPPER:comb_3\|lpm_mult:Mult1\|multcore:mult_core MAZE_MAPPER:comb_3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAZE_MAPPER:comb_3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder MAZE_MAPPER:comb_3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAZE_MAPPER:comb_3\|lpm_mult:Mult1\|altshift:external_latency_ffs MAZE_MAPPER:comb_3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAZE_MAPPER:comb_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\"" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAZE_MAPPER:comb_3\|lpm_mult:Mult0 " "Instantiated megafunction \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""}  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511050927294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|multcore:mult_core MAZE_MAPPER:comb_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder MAZE_MAPPER:comb_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] MAZE_MAPPER:comb_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511050927373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511050927373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|altshift:external_latency_ffs MAZE_MAPPER:comb_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"MAZE_MAPPER:comb_3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511050927388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1511050927638 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[7\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[9\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[11\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[13\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[15\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[17\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[19\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[21\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[23\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[0\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[1\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[2\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[3\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[4\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[6\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1511050927685 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1511050927685 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "bidirectional pin \"GPIO_0_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[1\] " "bidirectional pin \"GPIO_0_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "bidirectional pin \"GPIO_0_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511050927685 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1511050927685 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[7\] GND pin " "The pin \"GPIO_1_D\[7\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[8\] GND pin " "The pin \"GPIO_1_D\[8\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[9\] GND pin " "The pin \"GPIO_1_D\[9\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[10\] GND pin " "The pin \"GPIO_1_D\[10\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[11\] GND pin " "The pin \"GPIO_1_D\[11\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[12\] GND pin " "The pin \"GPIO_1_D\[12\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[13\] GND pin " "The pin \"GPIO_1_D\[13\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[14\] GND pin " "The pin \"GPIO_1_D\[14\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[15\] GND pin " "The pin \"GPIO_1_D\[15\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[16\] GND pin " "The pin \"GPIO_1_D\[16\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[17\] GND pin " "The pin \"GPIO_1_D\[17\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[18\] GND pin " "The pin \"GPIO_1_D\[18\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[19\] GND pin " "The pin \"GPIO_1_D\[19\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[20\] GND pin " "The pin \"GPIO_1_D\[20\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[21\] GND pin " "The pin \"GPIO_1_D\[21\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[22\] GND pin " "The pin \"GPIO_1_D\[22\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[23\] GND pin " "The pin \"GPIO_1_D\[23\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[24\] GND pin " "The pin \"GPIO_1_D\[24\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[25\] GND pin " "The pin \"GPIO_1_D\[25\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[26\] GND pin " "The pin \"GPIO_1_D\[26\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[27\] GND pin " "The pin \"GPIO_1_D\[27\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[28\] GND pin " "The pin \"GPIO_1_D\[28\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[29\] GND pin " "The pin \"GPIO_1_D\[29\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[30\] GND pin " "The pin \"GPIO_1_D\[30\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[31\] GND pin " "The pin \"GPIO_1_D\[31\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[32\] GND pin " "The pin \"GPIO_1_D\[32\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[33\] GND pin " "The pin \"GPIO_1_D\[33\]\" is fed by GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1511050927685 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1511050927685 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[5\]~synth " "Node \"GPIO_0_D\[5\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[7\]~synth " "Node \"GPIO_0_D\[7\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[9\]~synth " "Node \"GPIO_0_D\[9\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[11\]~synth " "Node \"GPIO_0_D\[11\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[13\]~synth " "Node \"GPIO_0_D\[13\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[15\]~synth " "Node \"GPIO_0_D\[15\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[17\]~synth " "Node \"GPIO_0_D\[17\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[19\]~synth " "Node \"GPIO_0_D\[19\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[21\]~synth " "Node \"GPIO_0_D\[21\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[23\]~synth " "Node \"GPIO_0_D\[23\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[0\]~synth " "Node \"GPIO_1_D\[0\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[1\]~synth " "Node \"GPIO_1_D\[1\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[2\]~synth " "Node \"GPIO_1_D\[2\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[3\]~synth " "Node \"GPIO_1_D\[3\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[4\]~synth " "Node \"GPIO_1_D\[4\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[5\]~synth " "Node \"GPIO_1_D\[5\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[6\]~synth " "Node \"GPIO_1_D\[6\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050928076 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1511050928076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511050928076 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511050928076 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511050928076 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511050928076 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511050928076 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511050928076 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511050928076 "|DE0_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511050928076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511050928170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511050930472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511050930566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511050930785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050930785 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050930956 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050930956 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050930956 "|DE0_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050930956 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050930956 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511050930956 "|DE0_NANO|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511050930956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1151 " "Implemented 1151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511050930956 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511050930956 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1511050930956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1064 " "Implemented 1064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511050930956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511050930956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511050931019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 19:22:11 2017 " "Processing ended: Sat Nov 18 19:22:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511050931019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511050931019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511050931019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511050931019 ""}
