{"Joydeep Ghosh": [0, ["Critical Issues in Mapping Neural Networks on Message-Passing Multicomputers", ["Joydeep Ghosh", "Kai Hwang"], "https://doi.org/10.1109/ISCA.1988.5204", "isca", 1988]], "Kai Hwang": [0.007579641183838248, ["Critical Issues in Mapping Neural Networks on Message-Passing Multicomputers", ["Joydeep Ghosh", "Kai Hwang"], "https://doi.org/10.1109/ISCA.1988.5204", "isca", 1988], ["A Bit-Plane Architecture for Optical Computing with Two-Dimensional Symbolic Substitution", ["Ahmed Louri", "Kai Hwang"], "https://doi.org/10.1109/ISCA.1988.5206", "isca", 1988]], "Yoshiyasu Takefuji": [0, ["Multinomial Conjunctoid Statistical Learning Machines", ["Yoshiyasu Takefuji", "Robert J. Jannarone", "Yong B. Cho", "Tatung Chen"], "https://doi.org/10.1109/ISCA.1988.5205", "isca", 1988]], "Robert J. Jannarone": [0, ["Multinomial Conjunctoid Statistical Learning Machines", ["Yoshiyasu Takefuji", "Robert J. Jannarone", "Yong B. Cho", "Tatung Chen"], "https://doi.org/10.1109/ISCA.1988.5205", "isca", 1988]], "Yong B. Cho": [0.06100933626294136, ["Multinomial Conjunctoid Statistical Learning Machines", ["Yoshiyasu Takefuji", "Robert J. Jannarone", "Yong B. Cho", "Tatung Chen"], "https://doi.org/10.1109/ISCA.1988.5205", "isca", 1988]], "Tatung Chen": [0, ["Multinomial Conjunctoid Statistical Learning Machines", ["Yoshiyasu Takefuji", "Robert J. Jannarone", "Yong B. Cho", "Tatung Chen"], "https://doi.org/10.1109/ISCA.1988.5205", "isca", 1988]], "Ahmed Louri": [0, ["A Bit-Plane Architecture for Optical Computing with Two-Dimensional Symbolic Substitution", ["Ahmed Louri", "Kai Hwang"], "https://doi.org/10.1109/ISCA.1988.5206", "isca", 1988]], "Stuart Fiske": [0, ["The Reconfigurable Arithmetic Processor", ["Stuart Fiske", "William J. Dally"], "https://doi.org/10.1109/ISCA.1988.5207", "isca", 1988]], "William J. Dally": [0, ["The Reconfigurable Arithmetic Processor", ["Stuart Fiske", "William J. Dally"], "https://doi.org/10.1109/ISCA.1988.5207", "isca", 1988]], "Andrew R. Pleszkun": [0, ["The Performance Potential of Multiple Functional Unit Processors", ["Andrew R. Pleszkun", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.1988.5208", "isca", 1988]], "Gurindar S. Sohi": [0, ["The Performance Potential of Multiple Functional Unit Processors", ["Andrew R. Pleszkun", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.1988.5208", "isca", 1988]], "Wen-mei W. Hwu": [0, ["Exploiting Parallel Microprocessor Microarchitectures With a Compiler Code Generator", ["Wen-mei W. Hwu", "Pohua P. Chang"], "https://doi.org/10.1109/ISCA.1988.5209", "isca", 1988]], "Pohua P. Chang": [7.815729759386159e-06, ["Exploiting Parallel Microprocessor Microarchitectures With a Compiler Code Generator", ["Wen-mei W. Hwu", "Pohua P. Chang"], "https://doi.org/10.1109/ISCA.1988.5209", "isca", 1988]], "Geoffrey D. McNiven": [0, ["Analysis of Memory Referencing Behavior For Design of Local Memories", ["Geoffrey D. McNiven", "Edward S. Davidson"], "https://doi.org/10.1109/ISCA.1988.5210", "isca", 1988]], "Edward S. Davidson": [0, ["Analysis of Memory Referencing Behavior For Design of Local Memories", ["Geoffrey D. McNiven", "Edward S. Davidson"], "https://doi.org/10.1109/ISCA.1988.5210", "isca", 1988]], "Richard J. Eickemeyer": [0, ["Performance Evaluation of On-Chip Register and Cache Organizations", ["Richard J. Eickemeyer", "Janak H. Patel"], "https://doi.org/10.1109/ISCA.1988.5211", "isca", 1988]], "Janak H. Patel": [0, ["Performance Evaluation of On-Chip Register and Cache Organizations", ["Richard J. Eickemeyer", "Janak H. Patel"], "https://doi.org/10.1109/ISCA.1988.5211", "isca", 1988]], "Jean-Loup Baer": [0, ["On the Inclusion Properties for Multi-Level Cache Hierarchies", ["Jean-Loup Baer", "Wen-Hann Wang"], "https://doi.org/10.1109/ISCA.1988.5212", "isca", 1988]], "Wen-Hann Wang": [0.011508538154885173, ["On the Inclusion Properties for Multi-Level Cache Hierarchies", ["Jean-Loup Baer", "Wen-Hann Wang"], "https://doi.org/10.1109/ISCA.1988.5212", "isca", 1988]], "Robert T. Short": [0, ["A Simulation Study of Two-Level Caches", ["Robert T. Short", "Henry M. Levy"], "https://doi.org/10.1109/ISCA.1988.5213", "isca", 1988]], "Henry M. Levy": [0, ["A Simulation Study of Two-Level Caches", ["Robert T. Short", "Henry M. Levy"], "https://doi.org/10.1109/ISCA.1988.5213", "isca", 1988]], "E. Chow": [0, ["Hyperswitch Network for the Hypercube Computer", ["E. Chow", "H. Madan", "J. Peterson", "Dirk Grunwald", "Daniel A. Reed"], "https://doi.org/10.1109/ISCA.1988.5214", "isca", 1988]], "H. Madan": [0, ["Hyperswitch Network for the Hypercube Computer", ["E. Chow", "H. Madan", "J. Peterson", "Dirk Grunwald", "Daniel A. Reed"], "https://doi.org/10.1109/ISCA.1988.5214", "isca", 1988]], "J. Peterson": [0, ["Hyperswitch Network for the Hypercube Computer", ["E. Chow", "H. Madan", "J. Peterson", "Dirk Grunwald", "Daniel A. Reed"], "https://doi.org/10.1109/ISCA.1988.5214", "isca", 1988]], "Dirk Grunwald": [0, ["Hyperswitch Network for the Hypercube Computer", ["E. Chow", "H. Madan", "J. Peterson", "Dirk Grunwald", "Daniel A. Reed"], "https://doi.org/10.1109/ISCA.1988.5214", "isca", 1988]], "Daniel A. Reed": [0, ["Hyperswitch Network for the Hypercube Computer", ["E. Chow", "H. Madan", "J. Peterson", "Dirk Grunwald", "Daniel A. Reed"], "https://doi.org/10.1109/ISCA.1988.5214", "isca", 1988]], "Donald C. Winsor": [0, ["Analysis of Bus Hierarchies for Multiprocessors", ["Donald C. Winsor", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.1988.5218", "isca", 1988]], "Trevor N. Mudge": [0, ["Analysis of Bus Hierarchies for Multiprocessors", ["Donald C. Winsor", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.1988.5218", "isca", 1988]], "Sizheng Wei": [0, ["Extra Group Network: A Cost-Effective Fault-Tolerant Multistage Interconnection Network", ["Sizheng Wei", "Gyungho Lee"], "https://doi.org/10.1109/ISCA.1988.5219", "isca", 1988]], "Gyungho Lee": [1, ["Extra Group Network: A Cost-Effective Fault-Tolerant Multistage Interconnection Network", ["Sizheng Wei", "Gyungho Lee"], "https://doi.org/10.1109/ISCA.1988.5219", "isca", 1988]], "Hong Jiang": [0, ["A Partial-Multiple-Bus Computer Structure with Improved Cost-Effectiveness", ["Hong Jiang", "Kenneth C. Smith"], "https://doi.org/10.1109/ISCA.1988.5220", "isca", 1988]], "Kenneth C. Smith": [0, ["A Partial-Multiple-Bus Computer Structure with Improved Cost-Effectiveness", ["Hong Jiang", "Kenneth C. Smith"], "https://doi.org/10.1109/ISCA.1988.5220", "isca", 1988]], "Ian Watson": [0, ["Flagship: A Parallel Architecture for Declarative Programming", ["Ian Watson", "Viv Woods", "Paul Watson", "Richard Banach", "Mark Irvine Greenberg", "John Sargeant"], "https://doi.org/10.1109/ISCA.1988.5221", "isca", 1988]], "Viv Woods": [0, ["Flagship: A Parallel Architecture for Declarative Programming", ["Ian Watson", "Viv Woods", "Paul Watson", "Richard Banach", "Mark Irvine Greenberg", "John Sargeant"], "https://doi.org/10.1109/ISCA.1988.5221", "isca", 1988]], "Paul Watson": [0, ["Flagship: A Parallel Architecture for Declarative Programming", ["Ian Watson", "Viv Woods", "Paul Watson", "Richard Banach", "Mark Irvine Greenberg", "John Sargeant"], "https://doi.org/10.1109/ISCA.1988.5221", "isca", 1988]], "Richard Banach": [0, ["Flagship: A Parallel Architecture for Declarative Programming", ["Ian Watson", "Viv Woods", "Paul Watson", "Richard Banach", "Mark Irvine Greenberg", "John Sargeant"], "https://doi.org/10.1109/ISCA.1988.5221", "isca", 1988]], "Mark Irvine Greenberg": [0, ["Flagship: A Parallel Architecture for Declarative Programming", ["Ian Watson", "Viv Woods", "Paul Watson", "Richard Banach", "Mark Irvine Greenberg", "John Sargeant"], "https://doi.org/10.1109/ISCA.1988.5221", "isca", 1988]], "John Sargeant": [0, ["Flagship: A Parallel Architecture for Declarative Programming", ["Ian Watson", "Viv Woods", "Paul Watson", "Richard Banach", "Mark Irvine Greenberg", "John Sargeant"], "https://doi.org/10.1109/ISCA.1988.5221", "isca", 1988]], "Robert A. Iannucci": [0, ["Toward a Dataflow/von Neumann Hybrid Architecture", ["Robert A. Iannucci"], "https://doi.org/10.1109/ISCA.1988.5222", "isca", 1988]], "David E. Culler": [0, ["Resource Requirements of Dataflow Programs", ["David E. Culler", "Arvind"], "https://doi.org/10.1109/ISCA.1988.5223", "isca", 1988]], "Arvind": [0, ["Resource Requirements of Dataflow Programs", ["David E. Culler", "Arvind"], "https://doi.org/10.1109/ISCA.1988.5223", "isca", 1988]], "Brinkley Sprunt": [0, ["Priority-Driven, Preemptive I/O Controllers for Real-Time Systems", ["Brinkley Sprunt", "David Kirk", "Lui Sha"], "https://doi.org/10.1109/ISCA.1988.5224", "isca", 1988]], "David Kirk": [0, ["Priority-Driven, Preemptive I/O Controllers for Real-Time Systems", ["Brinkley Sprunt", "David Kirk", "Lui Sha"], "https://doi.org/10.1109/ISCA.1988.5224", "isca", 1988]], "Lui Sha": [0, ["Priority-Driven, Preemptive I/O Controllers for Real-Time Systems", ["Brinkley Sprunt", "David Kirk", "Lui Sha"], "https://doi.org/10.1109/ISCA.1988.5224", "isca", 1988]], "Shridhar B. Shukla": [0, ["A Kernel-independent, Pipelined Architecture for Real-Time 2-D Convolution", ["Shridhar B. Shukla", "Dharma P. Agrawal"], "https://doi.org/10.1109/ISCA.1988.5225", "isca", 1988]], "Dharma P. Agrawal": [0, ["A Kernel-independent, Pipelined Architecture for Real-Time 2-D Convolution", ["Shridhar B. Shukla", "Dharma P. Agrawal"], "https://doi.org/10.1109/ISCA.1988.5225", "isca", 1988]], "Wentai Liu": [0, ["Exploiting Bit Level Concurrency in Real-Time Geometric Feature Extractions", ["Wentai Liu", "Tong-Fei Yeh", "William E. Batchelor", "Ralph K. Cavin III"], "https://doi.org/10.1109/ISCA.1988.5226", "isca", 1988]], "Tong-Fei Yeh": [0, ["Exploiting Bit Level Concurrency in Real-Time Geometric Feature Extractions", ["Wentai Liu", "Tong-Fei Yeh", "William E. Batchelor", "Ralph K. Cavin III"], "https://doi.org/10.1109/ISCA.1988.5226", "isca", 1988]], "William E. Batchelor": [0, ["Exploiting Bit Level Concurrency in Real-Time Geometric Feature Extractions", ["Wentai Liu", "Tong-Fei Yeh", "William E. Batchelor", "Ralph K. Cavin III"], "https://doi.org/10.1109/ISCA.1988.5226", "isca", 1988]], "Ralph K. Cavin III": [0, ["Exploiting Bit Level Concurrency in Real-Time Geometric Feature Extractions", ["Wentai Liu", "Tong-Fei Yeh", "William E. Batchelor", "Ralph K. Cavin III"], "https://doi.org/10.1109/ISCA.1988.5226", "isca", 1988]], "Douglas W. Clark": [0, ["Measuring VAX 8800 Performance with a Histogram Hardware Monitor", ["Douglas W. Clark", "Peter J. Bannon", "James B. Keller"], "https://doi.org/10.1109/ISCA.1988.5227", "isca", 1988]], "Peter J. Bannon": [0, ["Measuring VAX 8800 Performance with a Histogram Hardware Monitor", ["Douglas W. Clark", "Peter J. Bannon", "James B. Keller"], "https://doi.org/10.1109/ISCA.1988.5227", "isca", 1988]], "James B. Keller": [0, ["Measuring VAX 8800 Performance with a Histogram Hardware Monitor", ["Douglas W. Clark", "Peter J. Bannon", "James B. Keller"], "https://doi.org/10.1109/ISCA.1988.5227", "isca", 1988]], "Richard L. Sites": [0, ["Multiprocessor Cache Analysis Using ATUM", ["Richard L. Sites", "Anant Agarwal"], "https://doi.org/10.1109/ISCA.1988.5228", "isca", 1988]], "Anant Agarwal": [0, ["Multiprocessor Cache Analysis Using ATUM", ["Richard L. Sites", "Anant Agarwal"], "https://doi.org/10.1109/ISCA.1988.5228", "isca", 1988], ["An Evaluation of Directory Schemes for Cache Coherence", ["Anant Agarwal", "Richard Simoni", "John L. Hennessy", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.1988.5238", "isca", 1988]], "Spencer W. Ng": [0, ["Trade-offs Between Devices and Paths in Achieving Disk Interleaving", ["Spencer W. Ng", "Dorothy Lang", "Robert Selinger"], "https://doi.org/10.1109/ISCA.1988.5229", "isca", 1988]], "Dorothy Lang": [0, ["Trade-offs Between Devices and Paths in Achieving Disk Interleaving", ["Spencer W. Ng", "Dorothy Lang", "Robert Selinger"], "https://doi.org/10.1109/ISCA.1988.5229", "isca", 1988]], "Robert Selinger": [0, ["Trade-offs Between Devices and Paths in Achieving Disk Interleaving", ["Spencer W. Ng", "Dorothy Lang", "Robert Selinger"], "https://doi.org/10.1109/ISCA.1988.5229", "isca", 1988]], "K. Jainandunsing": [0, ["Design of a Concurrent Computer for Solving Systems of Linear Equations", ["K. Jainandunsing", "Ed F. Deprettere"], "https://doi.org/10.1109/ISCA.1988.5230", "isca", 1988]], "Ed F. Deprettere": [0, ["Design of a Concurrent Computer for Solving Systems of Linear Equations", ["K. Jainandunsing", "Ed F. Deprettere"], "https://doi.org/10.1109/ISCA.1988.5230", "isca", 1988]], "Andrew Wolfe": [0, ["The White Dwarf: A High-Performance Application-Specific Processor", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", "isca", 1988]], "Mauricio Breternitz Jr.": [0, ["The White Dwarf: A High-Performance Application-Specific Processor", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", "isca", 1988]], "Chriss Stephens": [0, ["The White Dwarf: A High-Performance Application-Specific Processor", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", "isca", 1988]], "A. L. Ting": [0, ["The White Dwarf: A High-Performance Application-Specific Processor", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", "isca", 1988]], "D. B. Kirk": [0, ["The White Dwarf: A High-Performance Application-Specific Processor", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", "isca", 1988]], "Ronald P. Bianchini Jr.": [0, ["The White Dwarf: A High-Performance Application-Specific Processor", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", "isca", 1988]], "John Paul Shen": [0, ["The White Dwarf: A High-Performance Application-Specific Processor", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", "isca", 1988]], "Jean-Luc Gaudiot": [0, ["Solving Partial Differential Equations in a Data-Driven Multiprocessor Environment", ["Jean-Luc Gaudiot", "C. M. Lin", "M. Hosseiniyar"], "https://doi.org/10.1109/ISCA.1988.5232", "isca", 1988]], "C. M. Lin": [0, ["Solving Partial Differential Equations in a Data-Driven Multiprocessor Environment", ["Jean-Luc Gaudiot", "C. M. Lin", "M. Hosseiniyar"], "https://doi.org/10.1109/ISCA.1988.5232", "isca", 1988]], "M. Hosseiniyar": [0, ["Solving Partial Differential Equations in a Data-Driven Multiprocessor Environment", ["Jean-Luc Gaudiot", "C. M. Lin", "M. Hosseiniyar"], "https://doi.org/10.1109/ISCA.1988.5232", "isca", 1988]], "De-Lei Lee": [3.0580596103391144e-05, ["Scrambled Storage for Parallel Memory Systems", ["De-Lei Lee"], "https://doi.org/10.1109/ISCA.1988.5233", "isca", 1988]], "Venkatesh Krishnaswamy": [0, ["The Architecture of a Linda Coprocessor", ["Venkatesh Krishnaswamy", "Sudhir Ahuja", "Nicholas Carriero", "David Gelernter"], "https://doi.org/10.1109/ISCA.1988.5234", "isca", 1988]], "Sudhir Ahuja": [0, ["The Architecture of a Linda Coprocessor", ["Venkatesh Krishnaswamy", "Sudhir Ahuja", "Nicholas Carriero", "David Gelernter"], "https://doi.org/10.1109/ISCA.1988.5234", "isca", 1988]], "Nicholas Carriero": [0, ["The Architecture of a Linda Coprocessor", ["Venkatesh Krishnaswamy", "Sudhir Ahuja", "Nicholas Carriero", "David Gelernter"], "https://doi.org/10.1109/ISCA.1988.5234", "isca", 1988]], "David Gelernter": [0, ["The Architecture of a Linda Coprocessor", ["Venkatesh Krishnaswamy", "Sudhir Ahuja", "Nicholas Carriero", "David Gelernter"], "https://doi.org/10.1109/ISCA.1988.5234", "isca", 1988]], "H. T. Kung": [0.5, ["Deadlock Avoidance for Systolic Communication", ["H. T. Kung"], "https://doi.org/10.1109/ISCA.1988.5235", "isca", 1988]], "Kimming So": [1.927567063830793e-05, ["Cache Performance of Vector Processors", ["Kimming So", "Vittorio Zecca"], "https://doi.org/10.1109/ISCA.1988.5236", "isca", 1988]], "Vittorio Zecca": [0, ["Cache Performance of Vector Processors", ["Kimming So", "Vittorio Zecca"], "https://doi.org/10.1109/ISCA.1988.5236", "isca", 1988]], "Mary K. Vernon": [0, ["Distributed Round-Robin and First-Come First-Serve Protocols and Their Application to Multiprocessor Bus Arbitration", ["Mary K. Vernon", "Udi Manber"], "https://doi.org/10.1109/ISCA.1988.5237", "isca", 1988], ["An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache-Consistency Protocols", ["Mary K. Vernon", "Edward D. Lazowska", "John Zahorjan"], "https://doi.org/10.1109/ISCA.1988.5241", "isca", 1988]], "Udi Manber": [0, ["Distributed Round-Robin and First-Come First-Serve Protocols and Their Application to Multiprocessor Bus Arbitration", ["Mary K. Vernon", "Udi Manber"], "https://doi.org/10.1109/ISCA.1988.5237", "isca", 1988]], "Richard Simoni": [0, ["An Evaluation of Directory Schemes for Cache Coherence", ["Anant Agarwal", "Richard Simoni", "John L. Hennessy", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.1988.5238", "isca", 1988]], "John L. Hennessy": [0, ["An Evaluation of Directory Schemes for Cache Coherence", ["Anant Agarwal", "Richard Simoni", "John L. Hennessy", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.1988.5238", "isca", 1988], ["Performance Tradeoffs in Cache Design", ["Steven A. Przybylski", "Mark Horowitz", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1988.5239", "isca", 1988]], "Mark Horowitz": [0, ["An Evaluation of Directory Schemes for Cache Coherence", ["Anant Agarwal", "Richard Simoni", "John L. Hennessy", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.1988.5238", "isca", 1988], ["Performance Tradeoffs in Cache Design", ["Steven A. Przybylski", "Mark Horowitz", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1988.5239", "isca", 1988]], "Steven A. Przybylski": [0, ["Performance Tradeoffs in Cache Design", ["Steven A. Przybylski", "Mark Horowitz", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1988.5239", "isca", 1988]], "Hoichi Cheong": [0.017885936424136162, ["A Cache Coherence Scheme With Fast Selective Invalidation", ["Hoichi Cheong", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/ISCA.1988.5240", "isca", 1988]], "Alexander V. Veidenbaum": [0, ["A Cache Coherence Scheme With Fast Selective Invalidation", ["Hoichi Cheong", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/ISCA.1988.5240", "isca", 1988]], "Edward D. Lazowska": [0, ["An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache-Consistency Protocols", ["Mary K. Vernon", "Edward D. Lazowska", "John Zahorjan"], "https://doi.org/10.1109/ISCA.1988.5241", "isca", 1988]], "John Zahorjan": [0, ["An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache-Consistency Protocols", ["Mary K. Vernon", "Edward D. Lazowska", "John Zahorjan"], "https://doi.org/10.1109/ISCA.1988.5241", "isca", 1988]], "Darwen Rau": [0, ["Destination Tag Routing Techniques Based on a State Model for the IADM Network", ["Darwen Rau", "Jose A. B. Fortes", "Howard Jay Siegel"], "https://doi.org/10.1109/ISCA.1988.5242", "isca", 1988]], "Jose A. B. Fortes": [0, ["Destination Tag Routing Techniques Based on a State Model for the IADM Network", ["Darwen Rau", "Jose A. B. Fortes", "Howard Jay Siegel"], "https://doi.org/10.1109/ISCA.1988.5242", "isca", 1988]], "Howard Jay Siegel": [0, ["Destination Tag Routing Techniques Based on a State Model for the IADM Network", ["Darwen Rau", "Jose A. B. Fortes", "Howard Jay Siegel"], "https://doi.org/10.1109/ISCA.1988.5242", "isca", 1988]], "Doug W. Kim": [0.9802886694669724, ["Regular CC-Banyan Networks", ["Doug W. Kim", "G. Jack Lipovski", "Alfred C. Hartmann", "Roy M. Jenevein"], "https://doi.org/10.1109/ISCA.1988.5243", "isca", 1988]], "G. Jack Lipovski": [0, ["Regular CC-Banyan Networks", ["Doug W. Kim", "G. Jack Lipovski", "Alfred C. Hartmann", "Roy M. Jenevein"], "https://doi.org/10.1109/ISCA.1988.5243", "isca", 1988], ["A Fetch-And-Op Implementation for Parallel Computers", ["G. Jack Lipovski", "Paul Vaughan"], "https://doi.org/10.1109/ISCA.1988.5249", "isca", 1988]], "Alfred C. Hartmann": [0, ["Regular CC-Banyan Networks", ["Doug W. Kim", "G. Jack Lipovski", "Alfred C. Hartmann", "Roy M. Jenevein"], "https://doi.org/10.1109/ISCA.1988.5243", "isca", 1988]], "Roy M. Jenevein": [0, ["Regular CC-Banyan Networks", ["Doug W. Kim", "G. Jack Lipovski", "Alfred C. Hartmann", "Roy M. Jenevein"], "https://doi.org/10.1109/ISCA.1988.5243", "isca", 1988], ["Traffic Analysis of Rectangular SW-Banyan Networks", ["Roy M. Jenevein", "Thomas Mookken"], "https://doi.org/10.1109/ISCA.1988.5244", "isca", 1988]], "Thomas Mookken": [0, ["Traffic Analysis of Rectangular SW-Banyan Networks", ["Roy M. Jenevein", "Thomas Mookken"], "https://doi.org/10.1109/ISCA.1988.5244", "isca", 1988]], "Yuval Tamir": [0, ["High-Performance Multi-Queue Buffers for VLSI Communication Switches", ["Yuval Tamir", "Gregory L. Frazier"], "https://doi.org/10.1109/ISCA.1988.5245", "isca", 1988]], "Gregory L. Frazier": [0, ["High-Performance Multi-Queue Buffers for VLSI Communication Switches", ["Yuval Tamir", "Gregory L. Frazier"], "https://doi.org/10.1109/ISCA.1988.5245", "isca", 1988]], "Bruno R. Preiss": [0, ["A Cache-based Message Passing Scheme for a Shared-bus Multiprocessor", ["Bruno R. Preiss", "V. Carl Hamacher"], "https://doi.org/10.1109/ISCA.1988.5246", "isca", 1988]], "V. Carl Hamacher": [0, ["A Cache-based Message Passing Scheme for a Shared-bus Multiprocessor", ["Bruno R. Preiss", "V. Carl Hamacher"], "https://doi.org/10.1109/ISCA.1988.5246", "isca", 1988]], "Taisuke Boku": [0, ["IMPULSE: A High Performance Processing Unit for Multiprocessors for Scientific Calculation", ["Taisuke Boku", "Shigehiro Nomura", "Hideharu Amano"], "https://doi.org/10.1109/ISCA.1988.5247", "isca", 1988]], "Shigehiro Nomura": [0, ["IMPULSE: A High Performance Processing Unit for Multiprocessors for Scientific Calculation", ["Taisuke Boku", "Shigehiro Nomura", "Hideharu Amano"], "https://doi.org/10.1109/ISCA.1988.5247", "isca", 1988]], "Hideharu Amano": [0, ["IMPULSE: A High Performance Processing Unit for Multiprocessors for Scientific Calculation", ["Taisuke Boku", "Shigehiro Nomura", "Hideharu Amano"], "https://doi.org/10.1109/ISCA.1988.5247", "isca", 1988]], "Susan J. Eggers": [0, ["A Characterization of Sharing in Parallel Programs and Its Application to Coherency Protocol Evaluation", ["Susan J. Eggers", "Randy H. Katz"], "https://doi.org/10.1109/ISCA.1988.5248", "isca", 1988]], "Randy H. Katz": [0, ["A Characterization of Sharing in Parallel Programs and Its Application to Coherency Protocol Evaluation", ["Susan J. Eggers", "Randy H. Katz"], "https://doi.org/10.1109/ISCA.1988.5248", "isca", 1988]], "Paul Vaughan": [0, ["A Fetch-And-Op Implementation for Parallel Computers", ["G. Jack Lipovski", "Paul Vaughan"], "https://doi.org/10.1109/ISCA.1988.5249", "isca", 1988]], "Andre Seznec": [0, ["Synchronizing Processors Through Memory Requests in a Tightly Coupled Multiprocessor", ["Andre Seznec", "Yvon Jegou"], "https://doi.org/10.1109/ISCA.1988.5250", "isca", 1988]], "Yvon Jegou": [0, ["Synchronizing Processors Through Memory Requests in a Tightly Coupled Multiprocessor", ["Andre Seznec", "Yvon Jegou"], "https://doi.org/10.1109/ISCA.1988.5250", "isca", 1988]], "Richard Fujimoto": [0, ["Design and Performance of Special Purpose Hardware for Time Warp", ["Richard Fujimoto", "Jya-Jang Tsai", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ISCA.1988.5251", "isca", 1988]], "Jya-Jang Tsai": [0, ["Design and Performance of Special Purpose Hardware for Time Warp", ["Richard Fujimoto", "Jya-Jang Tsai", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ISCA.1988.5251", "isca", 1988]], "Ganesh Gopalakrishnan": [0, ["Design and Performance of Special Purpose Hardware for Time Warp", ["Richard Fujimoto", "Jya-Jang Tsai", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ISCA.1988.5251", "isca", 1988]], "David R. Cheriton": [0, ["The VMP Multiprocessor: Initial Experience, Refinements and Performance Evlauation", ["David R. Cheriton", "Anoop Gupta", "Patrick D. Boyle", "Hendrik A. Goosen"], "https://doi.org/10.1109/ISCA.1988.5252", "isca", 1988]], "Anoop Gupta": [0, ["The VMP Multiprocessor: Initial Experience, Refinements and Performance Evlauation", ["David R. Cheriton", "Anoop Gupta", "Patrick D. Boyle", "Hendrik A. Goosen"], "https://doi.org/10.1109/ISCA.1988.5252", "isca", 1988]], "Patrick D. Boyle": [0, ["The VMP Multiprocessor: Initial Experience, Refinements and Performance Evlauation", ["David R. Cheriton", "Anoop Gupta", "Patrick D. Boyle", "Hendrik A. Goosen"], "https://doi.org/10.1109/ISCA.1988.5252", "isca", 1988]], "Hendrik A. Goosen": [0, ["The VMP Multiprocessor: Initial Experience, Refinements and Performance Evlauation", ["David R. Cheriton", "Anoop Gupta", "Patrick D. Boyle", "Hendrik A. Goosen"], "https://doi.org/10.1109/ISCA.1988.5252", "isca", 1988]], "James R. Goodman": [0, ["The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor", ["James R. Goodman", "Philip J. Woest"], "https://doi.org/10.1109/ISCA.1988.5253", "isca", 1988]], "Philip J. Woest": [0, ["The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor", ["James R. Goodman", "Philip J. Woest"], "https://doi.org/10.1109/ISCA.1988.5253", "isca", 1988]], "Evan Tick": [0, ["Data Buffer Performance for Sequential Prolog Architectures", ["Evan Tick"], "https://doi.org/10.1109/ISCA.1988.5254", "isca", 1988]], "Robert H. Halstead Jr.": [0, ["MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing", ["Robert H. Halstead Jr.", "Tetsuya Fujita"], "https://doi.org/10.1109/ISCA.1988.5255", "isca", 1988]], "Tetsuya Fujita": [0, ["MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing", ["Robert H. Halstead Jr.", "Tetsuya Fujita"], "https://doi.org/10.1109/ISCA.1988.5255", "isca", 1988]], "Philip L. Butler": [0, ["Parallel Architecture for OPS5", ["Philip L. Butler", "J. D. Allen Jr.", "Donald W. Bouldin"], "https://doi.org/10.1109/ISCA.1988.5256", "isca", 1988]], "J. D. Allen Jr.": [0, ["Parallel Architecture for OPS5", ["Philip L. Butler", "J. D. Allen Jr.", "Donald W. Bouldin"], "https://doi.org/10.1109/ISCA.1988.5256", "isca", 1988]], "Donald W. Bouldin": [0, ["Parallel Architecture for OPS5", ["Philip L. Butler", "J. D. Allen Jr.", "Donald W. Bouldin"], "https://doi.org/10.1109/ISCA.1988.5256", "isca", 1988]]}