Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Counter_With_Upper_Limit_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Counter_With_Upper_Limit_tb.prj xil_defaultlib.Up_Counter_With_Upper_Limit_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/up_counter_with_upper_limit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sim_1/new/up_counter_with_upper_limit_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Up_Counter_With_Upper_Limit [up_counter_with_upper_limit_defa...]
Compiling architecture test_bench of entity xil_defaultlib.up_counter_with_upper_limit_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Up_Counter_With_Upper_Limit_tb_behav
