

================================================================
== Vitis HLS Report for 'compute_1'
================================================================
* Date:           Fri Jul 18 13:04:04 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.226 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24583|    24583|  0.246 ms|  0.246 ms|  24583|  24583|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                             |                   |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |           Instance          |       Module      |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +-----------------------------+-------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_read_input_func_1_fu_24  |read_input_func_1  |    16386|    16386|   0.164 ms|   0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pooling_func_1_fu_32     |pooling_func_1     |     8194|     8194|  81.940 us|  81.940 us|   8193|   8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------+-------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     132|    546|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|     74|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     139|    621|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+----+----+-----+-----+
    |           Instance          |       Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------+-------------------+---------+----+----+-----+-----+
    |grp_pooling_func_1_fu_32     |pooling_func_1     |        0|   0|  88|  347|    0|
    |grp_read_input_func_1_fu_24  |read_input_func_1  |        0|   0|  44|  199|    0|
    +-----------------------------+-------------------+---------+----+----+-----+-----+
    |Total                        |                   |        0|   0| 132|  546|    0|
    +-----------------------------+-------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_buf_U  |compute_1_input_buf_RAM_1WNR_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                        |        8|  0|   0|    0|  8192|   16|     1|       131072|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  21|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |input_buf_address0  |  13|          3|   13|         39|
    |input_buf_ce0       |  13|          3|    1|          3|
    |input_buf_ce1       |   9|          2|    1|          2|
    |input_buf_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  74|         17|   18|         53|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  4|   0|    4|          0|
    |ap_done_reg                               |  1|   0|    1|          0|
    |grp_pooling_func_1_fu_32_ap_start_reg     |  1|   0|    1|          0|
    |grp_read_input_func_1_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  7|   0|    7|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|     compute.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|     compute.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|     compute.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|     compute.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|     compute.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|     compute.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|     compute.1|  return value|
|conv2_out_dout            |   in|   16|     ap_fifo|     conv2_out|       pointer|
|conv2_out_empty_n         |   in|    1|     ap_fifo|     conv2_out|       pointer|
|conv2_out_read            |  out|    1|     ap_fifo|     conv2_out|       pointer|
|conv2_out_num_data_valid  |   in|   14|     ap_fifo|     conv2_out|       pointer|
|conv2_out_fifo_cap        |   in|   14|     ap_fifo|     conv2_out|       pointer|
|pool1_out_din             |  out|   16|     ap_fifo|     pool1_out|       pointer|
|pool1_out_full_n          |   in|    1|     ap_fifo|     pool1_out|       pointer|
|pool1_out_write           |  out|    1|     ap_fifo|     pool1_out|       pointer|
|pool1_out_num_data_valid  |   in|   32|     ap_fifo|     pool1_out|       pointer|
|pool1_out_fifo_cap        |   in|   32|     ap_fifo|     pool1_out|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

