#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001729a920cb0 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
L_000001729a9901f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001729a98d440_0 .net *"_ivl_1", 31 0, L_000001729a9901f0;  1 drivers
v000001729a98ccc0_0 .net *"_ivl_3", 0 0, L_000001729a9ecab0;  1 drivers
v000001729a98d300_0 .var "clk", 0 0;
v000001729a98c220_0 .var "reset", 0 0;
E_000001729a91d670 .event anyedge, L_000001729a9ecab0;
L_000001729a9ecab0 .cmp/eeq 32, v000001729a985890_0, L_000001729a9901f0;
S_000001729a904b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_000001729a920cb0;
 .timescale -9 -10;
v000001729a9277c0_0 .var/i "i", 31 0;
S_000001729a904cb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 18, 2 18 0, S_000001729a920cb0;
 .timescale -9 -10;
v000001729a927400_0 .var/i "i", 31 0;
S_000001729a8ff100 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 23, 2 23 0, S_000001729a920cb0;
 .timescale -9 -10;
v000001729a927d60_0 .var/i "i", 31 0;
S_000001729a8ff290 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 30, 2 30 0, S_000001729a920cb0;
 .timescale -9 -10;
v000001729a9275e0_0 .var/i "i", 31 0;
S_000001729a8fe3f0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 34, 2 34 0, S_000001729a920cb0;
 .timescale -9 -10;
v000001729a927860_0 .var/i "i", 31 0;
S_000001729a8fe580 .scope module, "datapath" "Datapath" 2 6, 2 51 0, S_000001729a920cb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001729a9e8c50 .functor AND 1, v000001729a986d30_0, v000001729a986a10_0, C4<1>, C4<1>;
v000001729a98baa0_0 .net "ALUControl", 3 0, v000001729a986b50_0;  1 drivers
v000001729a98d4e0_0 .net "ALUOp", 2 0, v000001729a9854d0_0;  1 drivers
v000001729a98bb40_0 .net "ALUResult", 31 0, v000001729a986dd0_0;  1 drivers
v000001729a98d1c0_0 .net "ALUSrc", 0 0, v000001729a9860b0_0;  1 drivers
v000001729a98cfe0_0 .net "Branch", 0 0, v000001729a986d30_0;  1 drivers
v000001729a98cf40_0 .net "Immediate", 31 0, v000001729a985930_0;  1 drivers
v000001729a98c860_0 .net "Instruction", 31 0, v000001729a985890_0;  1 drivers
v000001729a98d580_0 .net "MUXOut0", 31 0, v000001729a985b10_0;  1 drivers
v000001729a98d620_0 .net "MUXOut1", 31 0, v000001729a986bf0_0;  1 drivers
v000001729a98d3a0_0 .net "MUXOut2", 31 0, v000001729a985cf0_0;  1 drivers
v000001729a98bd20_0 .net "MemRead", 0 0, v000001729a986e70_0;  1 drivers
v000001729a98bc80_0 .net "MemWrite", 0 0, v000001729a9861f0_0;  1 drivers
v000001729a98c9a0_0 .net "MemtoReg", 0 0, v000001729a9863d0_0;  1 drivers
v000001729a98b820_0 .net "PCOut", 31 0, v000001729a985250_0;  1 drivers
v000001729a98d080_0 .net "RegWrite", 0 0, v000001729a985610_0;  1 drivers
L_000001729a9900d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001729a98ba00_0 .net *"_ivl_13", 30 0, L_000001729a9900d0;  1 drivers
L_000001729a990118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001729a98bdc0_0 .net *"_ivl_20", 30 0, L_000001729a990118;  1 drivers
v000001729a98b960_0 .net *"_ivl_8", 0 0, L_000001729a9e8c50;  1 drivers
v000001729a98c400_0 .net "addout0", 31 0, L_000001729a98c900;  1 drivers
v000001729a98d120_0 .net "addout1", 31 0, L_000001729a98ca40;  1 drivers
v000001729a98cc20_0 .net "clk", 0 0, v000001729a98d300_0;  1 drivers
v000001729a98c4a0_0 .net "readData", 31 0, v000001729a9857f0_0;  1 drivers
v000001729a98c7c0_0 .net "readData1", 31 0, v000001729a98b8c0_0;  1 drivers
v000001729a98be60_0 .net "readData2", 31 0, v000001729a98ce00_0;  1 drivers
v000001729a98cb80_0 .net "reset", 0 0, v000001729a98c220_0;  1 drivers
v000001729a98d260_0 .net "zero", 0 0, v000001729a986a10_0;  1 drivers
L_000001729a98cd60 .part v000001729a985890_0, 12, 3;
L_000001729a98bf00 .part v000001729a985890_0, 0, 7;
L_000001729a98bfa0 .part L_000001729a98ca40, 0, 1;
L_000001729a98c040 .concat [ 1 31 0 0], L_000001729a9e8c50, L_000001729a9900d0;
L_000001729a98c0e0 .part v000001729a9857f0_0, 0, 1;
L_000001729a98c180 .concat [ 1 31 0 0], v000001729a9863d0_0, L_000001729a990118;
L_000001729a9ec470 .part v000001729a985890_0, 15, 5;
L_000001729a9ecdd0 .part v000001729a985890_0, 20, 5;
L_000001729a9ebb10 .part v000001729a985890_0, 7, 5;
S_000001729a8f96a0 .scope module, "add0" "Add" 2 68, 3 1 0, S_000001729a8fe580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001729a9279a0_0 .net "a", 31 0, v000001729a985250_0;  alias, 1 drivers
L_000001729a990088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001729a927a40_0 .net "b", 31 0, L_000001729a990088;  1 drivers
v000001729a927b80_0 .net "result", 31 0, L_000001729a98c900;  alias, 1 drivers
L_000001729a98c900 .arith/sum 32, v000001729a985250_0, L_000001729a990088;
S_000001729a8f9830 .scope module, "add1" "Add" 2 69, 3 1 0, S_000001729a8fe580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001729a927cc0_0 .net "a", 31 0, v000001729a985250_0;  alias, 1 drivers
v000001729a927040_0 .net "b", 31 0, v000001729a985930_0;  alias, 1 drivers
v000001729a9856b0_0 .net "result", 31 0, L_000001729a98ca40;  alias, 1 drivers
L_000001729a98ca40 .arith/sum 32, v000001729a985250_0, v000001729a985930_0;
S_000001729a8e88e0 .scope module, "alu" "ALU" 2 70, 4 1 0, S_000001729a8fe580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_000001729a8e8a70 .param/l "ADD" 1 4 11, C4<0010>;
P_000001729a8e8aa8 .param/l "AND" 1 4 12, C4<0000>;
P_000001729a8e8ae0 .param/l "BNE" 1 4 15, C4<0110>;
P_000001729a8e8b18 .param/l "LB" 1 4 9, C4<0010>;
P_000001729a8e8b50 .param/l "ORI" 1 4 13, C4<0001>;
P_000001729a8e8b88 .param/l "SB" 1 4 10, C4<0010>;
P_000001729a8e8bc0 .param/l "SLL" 1 4 14, C4<1000>;
v000001729a985ed0_0 .net "ALUControl", 3 0, v000001729a986b50_0;  alias, 1 drivers
v000001729a986dd0_0 .var "ALUResult", 31 0;
v000001729a985430_0 .net "a", 31 0, v000001729a98b8c0_0;  alias, 1 drivers
v000001729a985570_0 .net "b", 31 0, v000001729a985b10_0;  alias, 1 drivers
v000001729a986a10_0 .var "zero", 0 0;
E_000001729a91d730 .event anyedge, v000001729a985ed0_0, v000001729a985430_0, v000001729a985570_0, v000001729a986dd0_0;
S_000001729a8f13f0 .scope module, "alucontrol" "ALUControl" 2 71, 5 1 0, S_000001729a8fe580;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v000001729a986b50_0 .var "ALUControl", 3 0;
v000001729a986f10_0 .net "ALUOp", 2 0, v000001729a9854d0_0;  alias, 1 drivers
v000001729a986330_0 .net "instruction", 2 0, L_000001729a98cd60;  1 drivers
E_000001729a91cb30 .event anyedge, v000001729a986f10_0, v000001729a986330_0;
S_000001729a8f1580 .scope module, "control" "Control" 2 72, 6 1 0, S_000001729a8fe580;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v000001729a9854d0_0 .var "ALUOp", 2 0;
v000001729a9860b0_0 .var "ALUSrc", 0 0;
v000001729a986d30_0 .var "Branch", 0 0;
v000001729a986e70_0 .var "MemRead", 0 0;
v000001729a9861f0_0 .var "MemWrite", 0 0;
v000001729a9863d0_0 .var "MemtoReg", 0 0;
v000001729a985610_0 .var "RegWrite", 0 0;
v000001729a985750_0 .net "instruction", 6 0, L_000001729a98bf00;  1 drivers
E_000001729a91cc70 .event anyedge, v000001729a985750_0;
S_000001729a8e5740 .scope module, "datamemory" "DataMemory" 2 73, 7 1 0, S_000001729a8fe580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v000001729a985f70_0 .net "MemRead", 0 0, v000001729a986e70_0;  alias, 1 drivers
v000001729a9865b0_0 .net "MemWrite", 0 0, v000001729a9861f0_0;  alias, 1 drivers
v000001729a986010_0 .net "address", 31 0, v000001729a986dd0_0;  alias, 1 drivers
v000001729a985d90 .array "memory", 217 0, 31 0;
v000001729a9857f0_0 .var "readData", 31 0;
v000001729a986830_0 .net "writeData", 31 0, v000001729a98ce00_0;  alias, 1 drivers
v000001729a985d90_0 .array/port v000001729a985d90, 0;
v000001729a985d90_1 .array/port v000001729a985d90, 1;
E_000001729a91cf70/0 .event anyedge, v000001729a986e70_0, v000001729a986dd0_0, v000001729a985d90_0, v000001729a985d90_1;
v000001729a985d90_2 .array/port v000001729a985d90, 2;
v000001729a985d90_3 .array/port v000001729a985d90, 3;
v000001729a985d90_4 .array/port v000001729a985d90, 4;
v000001729a985d90_5 .array/port v000001729a985d90, 5;
E_000001729a91cf70/1 .event anyedge, v000001729a985d90_2, v000001729a985d90_3, v000001729a985d90_4, v000001729a985d90_5;
v000001729a985d90_6 .array/port v000001729a985d90, 6;
v000001729a985d90_7 .array/port v000001729a985d90, 7;
v000001729a985d90_8 .array/port v000001729a985d90, 8;
v000001729a985d90_9 .array/port v000001729a985d90, 9;
E_000001729a91cf70/2 .event anyedge, v000001729a985d90_6, v000001729a985d90_7, v000001729a985d90_8, v000001729a985d90_9;
v000001729a985d90_10 .array/port v000001729a985d90, 10;
v000001729a985d90_11 .array/port v000001729a985d90, 11;
v000001729a985d90_12 .array/port v000001729a985d90, 12;
v000001729a985d90_13 .array/port v000001729a985d90, 13;
E_000001729a91cf70/3 .event anyedge, v000001729a985d90_10, v000001729a985d90_11, v000001729a985d90_12, v000001729a985d90_13;
v000001729a985d90_14 .array/port v000001729a985d90, 14;
v000001729a985d90_15 .array/port v000001729a985d90, 15;
v000001729a985d90_16 .array/port v000001729a985d90, 16;
v000001729a985d90_17 .array/port v000001729a985d90, 17;
E_000001729a91cf70/4 .event anyedge, v000001729a985d90_14, v000001729a985d90_15, v000001729a985d90_16, v000001729a985d90_17;
v000001729a985d90_18 .array/port v000001729a985d90, 18;
v000001729a985d90_19 .array/port v000001729a985d90, 19;
v000001729a985d90_20 .array/port v000001729a985d90, 20;
v000001729a985d90_21 .array/port v000001729a985d90, 21;
E_000001729a91cf70/5 .event anyedge, v000001729a985d90_18, v000001729a985d90_19, v000001729a985d90_20, v000001729a985d90_21;
v000001729a985d90_22 .array/port v000001729a985d90, 22;
v000001729a985d90_23 .array/port v000001729a985d90, 23;
v000001729a985d90_24 .array/port v000001729a985d90, 24;
v000001729a985d90_25 .array/port v000001729a985d90, 25;
E_000001729a91cf70/6 .event anyedge, v000001729a985d90_22, v000001729a985d90_23, v000001729a985d90_24, v000001729a985d90_25;
v000001729a985d90_26 .array/port v000001729a985d90, 26;
v000001729a985d90_27 .array/port v000001729a985d90, 27;
v000001729a985d90_28 .array/port v000001729a985d90, 28;
v000001729a985d90_29 .array/port v000001729a985d90, 29;
E_000001729a91cf70/7 .event anyedge, v000001729a985d90_26, v000001729a985d90_27, v000001729a985d90_28, v000001729a985d90_29;
v000001729a985d90_30 .array/port v000001729a985d90, 30;
v000001729a985d90_31 .array/port v000001729a985d90, 31;
v000001729a985d90_32 .array/port v000001729a985d90, 32;
v000001729a985d90_33 .array/port v000001729a985d90, 33;
E_000001729a91cf70/8 .event anyedge, v000001729a985d90_30, v000001729a985d90_31, v000001729a985d90_32, v000001729a985d90_33;
v000001729a985d90_34 .array/port v000001729a985d90, 34;
v000001729a985d90_35 .array/port v000001729a985d90, 35;
v000001729a985d90_36 .array/port v000001729a985d90, 36;
v000001729a985d90_37 .array/port v000001729a985d90, 37;
E_000001729a91cf70/9 .event anyedge, v000001729a985d90_34, v000001729a985d90_35, v000001729a985d90_36, v000001729a985d90_37;
v000001729a985d90_38 .array/port v000001729a985d90, 38;
v000001729a985d90_39 .array/port v000001729a985d90, 39;
v000001729a985d90_40 .array/port v000001729a985d90, 40;
v000001729a985d90_41 .array/port v000001729a985d90, 41;
E_000001729a91cf70/10 .event anyedge, v000001729a985d90_38, v000001729a985d90_39, v000001729a985d90_40, v000001729a985d90_41;
v000001729a985d90_42 .array/port v000001729a985d90, 42;
v000001729a985d90_43 .array/port v000001729a985d90, 43;
v000001729a985d90_44 .array/port v000001729a985d90, 44;
v000001729a985d90_45 .array/port v000001729a985d90, 45;
E_000001729a91cf70/11 .event anyedge, v000001729a985d90_42, v000001729a985d90_43, v000001729a985d90_44, v000001729a985d90_45;
v000001729a985d90_46 .array/port v000001729a985d90, 46;
v000001729a985d90_47 .array/port v000001729a985d90, 47;
v000001729a985d90_48 .array/port v000001729a985d90, 48;
v000001729a985d90_49 .array/port v000001729a985d90, 49;
E_000001729a91cf70/12 .event anyedge, v000001729a985d90_46, v000001729a985d90_47, v000001729a985d90_48, v000001729a985d90_49;
v000001729a985d90_50 .array/port v000001729a985d90, 50;
v000001729a985d90_51 .array/port v000001729a985d90, 51;
v000001729a985d90_52 .array/port v000001729a985d90, 52;
v000001729a985d90_53 .array/port v000001729a985d90, 53;
E_000001729a91cf70/13 .event anyedge, v000001729a985d90_50, v000001729a985d90_51, v000001729a985d90_52, v000001729a985d90_53;
v000001729a985d90_54 .array/port v000001729a985d90, 54;
v000001729a985d90_55 .array/port v000001729a985d90, 55;
v000001729a985d90_56 .array/port v000001729a985d90, 56;
v000001729a985d90_57 .array/port v000001729a985d90, 57;
E_000001729a91cf70/14 .event anyedge, v000001729a985d90_54, v000001729a985d90_55, v000001729a985d90_56, v000001729a985d90_57;
v000001729a985d90_58 .array/port v000001729a985d90, 58;
v000001729a985d90_59 .array/port v000001729a985d90, 59;
v000001729a985d90_60 .array/port v000001729a985d90, 60;
v000001729a985d90_61 .array/port v000001729a985d90, 61;
E_000001729a91cf70/15 .event anyedge, v000001729a985d90_58, v000001729a985d90_59, v000001729a985d90_60, v000001729a985d90_61;
v000001729a985d90_62 .array/port v000001729a985d90, 62;
v000001729a985d90_63 .array/port v000001729a985d90, 63;
v000001729a985d90_64 .array/port v000001729a985d90, 64;
v000001729a985d90_65 .array/port v000001729a985d90, 65;
E_000001729a91cf70/16 .event anyedge, v000001729a985d90_62, v000001729a985d90_63, v000001729a985d90_64, v000001729a985d90_65;
v000001729a985d90_66 .array/port v000001729a985d90, 66;
v000001729a985d90_67 .array/port v000001729a985d90, 67;
v000001729a985d90_68 .array/port v000001729a985d90, 68;
v000001729a985d90_69 .array/port v000001729a985d90, 69;
E_000001729a91cf70/17 .event anyedge, v000001729a985d90_66, v000001729a985d90_67, v000001729a985d90_68, v000001729a985d90_69;
v000001729a985d90_70 .array/port v000001729a985d90, 70;
v000001729a985d90_71 .array/port v000001729a985d90, 71;
v000001729a985d90_72 .array/port v000001729a985d90, 72;
v000001729a985d90_73 .array/port v000001729a985d90, 73;
E_000001729a91cf70/18 .event anyedge, v000001729a985d90_70, v000001729a985d90_71, v000001729a985d90_72, v000001729a985d90_73;
v000001729a985d90_74 .array/port v000001729a985d90, 74;
v000001729a985d90_75 .array/port v000001729a985d90, 75;
v000001729a985d90_76 .array/port v000001729a985d90, 76;
v000001729a985d90_77 .array/port v000001729a985d90, 77;
E_000001729a91cf70/19 .event anyedge, v000001729a985d90_74, v000001729a985d90_75, v000001729a985d90_76, v000001729a985d90_77;
v000001729a985d90_78 .array/port v000001729a985d90, 78;
v000001729a985d90_79 .array/port v000001729a985d90, 79;
v000001729a985d90_80 .array/port v000001729a985d90, 80;
v000001729a985d90_81 .array/port v000001729a985d90, 81;
E_000001729a91cf70/20 .event anyedge, v000001729a985d90_78, v000001729a985d90_79, v000001729a985d90_80, v000001729a985d90_81;
v000001729a985d90_82 .array/port v000001729a985d90, 82;
v000001729a985d90_83 .array/port v000001729a985d90, 83;
v000001729a985d90_84 .array/port v000001729a985d90, 84;
v000001729a985d90_85 .array/port v000001729a985d90, 85;
E_000001729a91cf70/21 .event anyedge, v000001729a985d90_82, v000001729a985d90_83, v000001729a985d90_84, v000001729a985d90_85;
v000001729a985d90_86 .array/port v000001729a985d90, 86;
v000001729a985d90_87 .array/port v000001729a985d90, 87;
v000001729a985d90_88 .array/port v000001729a985d90, 88;
v000001729a985d90_89 .array/port v000001729a985d90, 89;
E_000001729a91cf70/22 .event anyedge, v000001729a985d90_86, v000001729a985d90_87, v000001729a985d90_88, v000001729a985d90_89;
v000001729a985d90_90 .array/port v000001729a985d90, 90;
v000001729a985d90_91 .array/port v000001729a985d90, 91;
v000001729a985d90_92 .array/port v000001729a985d90, 92;
v000001729a985d90_93 .array/port v000001729a985d90, 93;
E_000001729a91cf70/23 .event anyedge, v000001729a985d90_90, v000001729a985d90_91, v000001729a985d90_92, v000001729a985d90_93;
v000001729a985d90_94 .array/port v000001729a985d90, 94;
v000001729a985d90_95 .array/port v000001729a985d90, 95;
v000001729a985d90_96 .array/port v000001729a985d90, 96;
v000001729a985d90_97 .array/port v000001729a985d90, 97;
E_000001729a91cf70/24 .event anyedge, v000001729a985d90_94, v000001729a985d90_95, v000001729a985d90_96, v000001729a985d90_97;
v000001729a985d90_98 .array/port v000001729a985d90, 98;
v000001729a985d90_99 .array/port v000001729a985d90, 99;
v000001729a985d90_100 .array/port v000001729a985d90, 100;
v000001729a985d90_101 .array/port v000001729a985d90, 101;
E_000001729a91cf70/25 .event anyedge, v000001729a985d90_98, v000001729a985d90_99, v000001729a985d90_100, v000001729a985d90_101;
v000001729a985d90_102 .array/port v000001729a985d90, 102;
v000001729a985d90_103 .array/port v000001729a985d90, 103;
v000001729a985d90_104 .array/port v000001729a985d90, 104;
v000001729a985d90_105 .array/port v000001729a985d90, 105;
E_000001729a91cf70/26 .event anyedge, v000001729a985d90_102, v000001729a985d90_103, v000001729a985d90_104, v000001729a985d90_105;
v000001729a985d90_106 .array/port v000001729a985d90, 106;
v000001729a985d90_107 .array/port v000001729a985d90, 107;
v000001729a985d90_108 .array/port v000001729a985d90, 108;
v000001729a985d90_109 .array/port v000001729a985d90, 109;
E_000001729a91cf70/27 .event anyedge, v000001729a985d90_106, v000001729a985d90_107, v000001729a985d90_108, v000001729a985d90_109;
v000001729a985d90_110 .array/port v000001729a985d90, 110;
v000001729a985d90_111 .array/port v000001729a985d90, 111;
v000001729a985d90_112 .array/port v000001729a985d90, 112;
v000001729a985d90_113 .array/port v000001729a985d90, 113;
E_000001729a91cf70/28 .event anyedge, v000001729a985d90_110, v000001729a985d90_111, v000001729a985d90_112, v000001729a985d90_113;
v000001729a985d90_114 .array/port v000001729a985d90, 114;
v000001729a985d90_115 .array/port v000001729a985d90, 115;
v000001729a985d90_116 .array/port v000001729a985d90, 116;
v000001729a985d90_117 .array/port v000001729a985d90, 117;
E_000001729a91cf70/29 .event anyedge, v000001729a985d90_114, v000001729a985d90_115, v000001729a985d90_116, v000001729a985d90_117;
v000001729a985d90_118 .array/port v000001729a985d90, 118;
v000001729a985d90_119 .array/port v000001729a985d90, 119;
v000001729a985d90_120 .array/port v000001729a985d90, 120;
v000001729a985d90_121 .array/port v000001729a985d90, 121;
E_000001729a91cf70/30 .event anyedge, v000001729a985d90_118, v000001729a985d90_119, v000001729a985d90_120, v000001729a985d90_121;
v000001729a985d90_122 .array/port v000001729a985d90, 122;
v000001729a985d90_123 .array/port v000001729a985d90, 123;
v000001729a985d90_124 .array/port v000001729a985d90, 124;
v000001729a985d90_125 .array/port v000001729a985d90, 125;
E_000001729a91cf70/31 .event anyedge, v000001729a985d90_122, v000001729a985d90_123, v000001729a985d90_124, v000001729a985d90_125;
v000001729a985d90_126 .array/port v000001729a985d90, 126;
v000001729a985d90_127 .array/port v000001729a985d90, 127;
v000001729a985d90_128 .array/port v000001729a985d90, 128;
v000001729a985d90_129 .array/port v000001729a985d90, 129;
E_000001729a91cf70/32 .event anyedge, v000001729a985d90_126, v000001729a985d90_127, v000001729a985d90_128, v000001729a985d90_129;
v000001729a985d90_130 .array/port v000001729a985d90, 130;
v000001729a985d90_131 .array/port v000001729a985d90, 131;
v000001729a985d90_132 .array/port v000001729a985d90, 132;
v000001729a985d90_133 .array/port v000001729a985d90, 133;
E_000001729a91cf70/33 .event anyedge, v000001729a985d90_130, v000001729a985d90_131, v000001729a985d90_132, v000001729a985d90_133;
v000001729a985d90_134 .array/port v000001729a985d90, 134;
v000001729a985d90_135 .array/port v000001729a985d90, 135;
v000001729a985d90_136 .array/port v000001729a985d90, 136;
v000001729a985d90_137 .array/port v000001729a985d90, 137;
E_000001729a91cf70/34 .event anyedge, v000001729a985d90_134, v000001729a985d90_135, v000001729a985d90_136, v000001729a985d90_137;
v000001729a985d90_138 .array/port v000001729a985d90, 138;
v000001729a985d90_139 .array/port v000001729a985d90, 139;
v000001729a985d90_140 .array/port v000001729a985d90, 140;
v000001729a985d90_141 .array/port v000001729a985d90, 141;
E_000001729a91cf70/35 .event anyedge, v000001729a985d90_138, v000001729a985d90_139, v000001729a985d90_140, v000001729a985d90_141;
v000001729a985d90_142 .array/port v000001729a985d90, 142;
v000001729a985d90_143 .array/port v000001729a985d90, 143;
v000001729a985d90_144 .array/port v000001729a985d90, 144;
v000001729a985d90_145 .array/port v000001729a985d90, 145;
E_000001729a91cf70/36 .event anyedge, v000001729a985d90_142, v000001729a985d90_143, v000001729a985d90_144, v000001729a985d90_145;
v000001729a985d90_146 .array/port v000001729a985d90, 146;
v000001729a985d90_147 .array/port v000001729a985d90, 147;
v000001729a985d90_148 .array/port v000001729a985d90, 148;
v000001729a985d90_149 .array/port v000001729a985d90, 149;
E_000001729a91cf70/37 .event anyedge, v000001729a985d90_146, v000001729a985d90_147, v000001729a985d90_148, v000001729a985d90_149;
v000001729a985d90_150 .array/port v000001729a985d90, 150;
v000001729a985d90_151 .array/port v000001729a985d90, 151;
v000001729a985d90_152 .array/port v000001729a985d90, 152;
v000001729a985d90_153 .array/port v000001729a985d90, 153;
E_000001729a91cf70/38 .event anyedge, v000001729a985d90_150, v000001729a985d90_151, v000001729a985d90_152, v000001729a985d90_153;
v000001729a985d90_154 .array/port v000001729a985d90, 154;
v000001729a985d90_155 .array/port v000001729a985d90, 155;
v000001729a985d90_156 .array/port v000001729a985d90, 156;
v000001729a985d90_157 .array/port v000001729a985d90, 157;
E_000001729a91cf70/39 .event anyedge, v000001729a985d90_154, v000001729a985d90_155, v000001729a985d90_156, v000001729a985d90_157;
v000001729a985d90_158 .array/port v000001729a985d90, 158;
v000001729a985d90_159 .array/port v000001729a985d90, 159;
v000001729a985d90_160 .array/port v000001729a985d90, 160;
v000001729a985d90_161 .array/port v000001729a985d90, 161;
E_000001729a91cf70/40 .event anyedge, v000001729a985d90_158, v000001729a985d90_159, v000001729a985d90_160, v000001729a985d90_161;
v000001729a985d90_162 .array/port v000001729a985d90, 162;
v000001729a985d90_163 .array/port v000001729a985d90, 163;
v000001729a985d90_164 .array/port v000001729a985d90, 164;
v000001729a985d90_165 .array/port v000001729a985d90, 165;
E_000001729a91cf70/41 .event anyedge, v000001729a985d90_162, v000001729a985d90_163, v000001729a985d90_164, v000001729a985d90_165;
v000001729a985d90_166 .array/port v000001729a985d90, 166;
v000001729a985d90_167 .array/port v000001729a985d90, 167;
v000001729a985d90_168 .array/port v000001729a985d90, 168;
v000001729a985d90_169 .array/port v000001729a985d90, 169;
E_000001729a91cf70/42 .event anyedge, v000001729a985d90_166, v000001729a985d90_167, v000001729a985d90_168, v000001729a985d90_169;
v000001729a985d90_170 .array/port v000001729a985d90, 170;
v000001729a985d90_171 .array/port v000001729a985d90, 171;
v000001729a985d90_172 .array/port v000001729a985d90, 172;
v000001729a985d90_173 .array/port v000001729a985d90, 173;
E_000001729a91cf70/43 .event anyedge, v000001729a985d90_170, v000001729a985d90_171, v000001729a985d90_172, v000001729a985d90_173;
v000001729a985d90_174 .array/port v000001729a985d90, 174;
v000001729a985d90_175 .array/port v000001729a985d90, 175;
v000001729a985d90_176 .array/port v000001729a985d90, 176;
v000001729a985d90_177 .array/port v000001729a985d90, 177;
E_000001729a91cf70/44 .event anyedge, v000001729a985d90_174, v000001729a985d90_175, v000001729a985d90_176, v000001729a985d90_177;
v000001729a985d90_178 .array/port v000001729a985d90, 178;
v000001729a985d90_179 .array/port v000001729a985d90, 179;
v000001729a985d90_180 .array/port v000001729a985d90, 180;
v000001729a985d90_181 .array/port v000001729a985d90, 181;
E_000001729a91cf70/45 .event anyedge, v000001729a985d90_178, v000001729a985d90_179, v000001729a985d90_180, v000001729a985d90_181;
v000001729a985d90_182 .array/port v000001729a985d90, 182;
v000001729a985d90_183 .array/port v000001729a985d90, 183;
v000001729a985d90_184 .array/port v000001729a985d90, 184;
v000001729a985d90_185 .array/port v000001729a985d90, 185;
E_000001729a91cf70/46 .event anyedge, v000001729a985d90_182, v000001729a985d90_183, v000001729a985d90_184, v000001729a985d90_185;
v000001729a985d90_186 .array/port v000001729a985d90, 186;
v000001729a985d90_187 .array/port v000001729a985d90, 187;
v000001729a985d90_188 .array/port v000001729a985d90, 188;
v000001729a985d90_189 .array/port v000001729a985d90, 189;
E_000001729a91cf70/47 .event anyedge, v000001729a985d90_186, v000001729a985d90_187, v000001729a985d90_188, v000001729a985d90_189;
v000001729a985d90_190 .array/port v000001729a985d90, 190;
v000001729a985d90_191 .array/port v000001729a985d90, 191;
v000001729a985d90_192 .array/port v000001729a985d90, 192;
v000001729a985d90_193 .array/port v000001729a985d90, 193;
E_000001729a91cf70/48 .event anyedge, v000001729a985d90_190, v000001729a985d90_191, v000001729a985d90_192, v000001729a985d90_193;
v000001729a985d90_194 .array/port v000001729a985d90, 194;
v000001729a985d90_195 .array/port v000001729a985d90, 195;
v000001729a985d90_196 .array/port v000001729a985d90, 196;
v000001729a985d90_197 .array/port v000001729a985d90, 197;
E_000001729a91cf70/49 .event anyedge, v000001729a985d90_194, v000001729a985d90_195, v000001729a985d90_196, v000001729a985d90_197;
v000001729a985d90_198 .array/port v000001729a985d90, 198;
v000001729a985d90_199 .array/port v000001729a985d90, 199;
v000001729a985d90_200 .array/port v000001729a985d90, 200;
v000001729a985d90_201 .array/port v000001729a985d90, 201;
E_000001729a91cf70/50 .event anyedge, v000001729a985d90_198, v000001729a985d90_199, v000001729a985d90_200, v000001729a985d90_201;
v000001729a985d90_202 .array/port v000001729a985d90, 202;
v000001729a985d90_203 .array/port v000001729a985d90, 203;
v000001729a985d90_204 .array/port v000001729a985d90, 204;
v000001729a985d90_205 .array/port v000001729a985d90, 205;
E_000001729a91cf70/51 .event anyedge, v000001729a985d90_202, v000001729a985d90_203, v000001729a985d90_204, v000001729a985d90_205;
v000001729a985d90_206 .array/port v000001729a985d90, 206;
v000001729a985d90_207 .array/port v000001729a985d90, 207;
v000001729a985d90_208 .array/port v000001729a985d90, 208;
v000001729a985d90_209 .array/port v000001729a985d90, 209;
E_000001729a91cf70/52 .event anyedge, v000001729a985d90_206, v000001729a985d90_207, v000001729a985d90_208, v000001729a985d90_209;
v000001729a985d90_210 .array/port v000001729a985d90, 210;
v000001729a985d90_211 .array/port v000001729a985d90, 211;
v000001729a985d90_212 .array/port v000001729a985d90, 212;
v000001729a985d90_213 .array/port v000001729a985d90, 213;
E_000001729a91cf70/53 .event anyedge, v000001729a985d90_210, v000001729a985d90_211, v000001729a985d90_212, v000001729a985d90_213;
v000001729a985d90_214 .array/port v000001729a985d90, 214;
v000001729a985d90_215 .array/port v000001729a985d90, 215;
v000001729a985d90_216 .array/port v000001729a985d90, 216;
v000001729a985d90_217 .array/port v000001729a985d90, 217;
E_000001729a91cf70/54 .event anyedge, v000001729a985d90_214, v000001729a985d90_215, v000001729a985d90_216, v000001729a985d90_217;
E_000001729a91cf70/55 .event anyedge, v000001729a9861f0_0, v000001729a986830_0;
E_000001729a91cf70 .event/or E_000001729a91cf70/0, E_000001729a91cf70/1, E_000001729a91cf70/2, E_000001729a91cf70/3, E_000001729a91cf70/4, E_000001729a91cf70/5, E_000001729a91cf70/6, E_000001729a91cf70/7, E_000001729a91cf70/8, E_000001729a91cf70/9, E_000001729a91cf70/10, E_000001729a91cf70/11, E_000001729a91cf70/12, E_000001729a91cf70/13, E_000001729a91cf70/14, E_000001729a91cf70/15, E_000001729a91cf70/16, E_000001729a91cf70/17, E_000001729a91cf70/18, E_000001729a91cf70/19, E_000001729a91cf70/20, E_000001729a91cf70/21, E_000001729a91cf70/22, E_000001729a91cf70/23, E_000001729a91cf70/24, E_000001729a91cf70/25, E_000001729a91cf70/26, E_000001729a91cf70/27, E_000001729a91cf70/28, E_000001729a91cf70/29, E_000001729a91cf70/30, E_000001729a91cf70/31, E_000001729a91cf70/32, E_000001729a91cf70/33, E_000001729a91cf70/34, E_000001729a91cf70/35, E_000001729a91cf70/36, E_000001729a91cf70/37, E_000001729a91cf70/38, E_000001729a91cf70/39, E_000001729a91cf70/40, E_000001729a91cf70/41, E_000001729a91cf70/42, E_000001729a91cf70/43, E_000001729a91cf70/44, E_000001729a91cf70/45, E_000001729a91cf70/46, E_000001729a91cf70/47, E_000001729a91cf70/48, E_000001729a91cf70/49, E_000001729a91cf70/50, E_000001729a91cf70/51, E_000001729a91cf70/52, E_000001729a91cf70/53, E_000001729a91cf70/54, E_000001729a91cf70/55;
S_000001729a989e20 .scope module, "immgen" "ImmGen" 2 74, 8 1 0, S_000001729a8fe580;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_000001729a928a90 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_000001729a928ac8 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_000001729a928b00 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_000001729a928b38 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v000001729a985930_0 .var "immediate", 31 0;
v000001729a985070_0 .net "instruction", 31 0, v000001729a985890_0;  alias, 1 drivers
E_000001729a91d130 .event anyedge, v000001729a985070_0;
S_000001729a8e58d0 .scope module, "instructionmemory" "InstructionMemory" 2 75, 9 1 0, S_000001729a8fe580;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v000001729a985890_0 .var "instruction", 31 0;
v000001729a9859d0 .array "memory", 31 0, 31 0;
v000001729a985a70_0 .net "readAddress", 31 0, v000001729a985250_0;  alias, 1 drivers
v000001729a9859d0_0 .array/port v000001729a9859d0, 0;
v000001729a9859d0_1 .array/port v000001729a9859d0, 1;
v000001729a9859d0_2 .array/port v000001729a9859d0, 2;
E_000001729a91e5f0/0 .event anyedge, v000001729a9279a0_0, v000001729a9859d0_0, v000001729a9859d0_1, v000001729a9859d0_2;
v000001729a9859d0_3 .array/port v000001729a9859d0, 3;
v000001729a9859d0_4 .array/port v000001729a9859d0, 4;
v000001729a9859d0_5 .array/port v000001729a9859d0, 5;
v000001729a9859d0_6 .array/port v000001729a9859d0, 6;
E_000001729a91e5f0/1 .event anyedge, v000001729a9859d0_3, v000001729a9859d0_4, v000001729a9859d0_5, v000001729a9859d0_6;
v000001729a9859d0_7 .array/port v000001729a9859d0, 7;
v000001729a9859d0_8 .array/port v000001729a9859d0, 8;
v000001729a9859d0_9 .array/port v000001729a9859d0, 9;
v000001729a9859d0_10 .array/port v000001729a9859d0, 10;
E_000001729a91e5f0/2 .event anyedge, v000001729a9859d0_7, v000001729a9859d0_8, v000001729a9859d0_9, v000001729a9859d0_10;
v000001729a9859d0_11 .array/port v000001729a9859d0, 11;
v000001729a9859d0_12 .array/port v000001729a9859d0, 12;
v000001729a9859d0_13 .array/port v000001729a9859d0, 13;
v000001729a9859d0_14 .array/port v000001729a9859d0, 14;
E_000001729a91e5f0/3 .event anyedge, v000001729a9859d0_11, v000001729a9859d0_12, v000001729a9859d0_13, v000001729a9859d0_14;
v000001729a9859d0_15 .array/port v000001729a9859d0, 15;
v000001729a9859d0_16 .array/port v000001729a9859d0, 16;
v000001729a9859d0_17 .array/port v000001729a9859d0, 17;
v000001729a9859d0_18 .array/port v000001729a9859d0, 18;
E_000001729a91e5f0/4 .event anyedge, v000001729a9859d0_15, v000001729a9859d0_16, v000001729a9859d0_17, v000001729a9859d0_18;
v000001729a9859d0_19 .array/port v000001729a9859d0, 19;
v000001729a9859d0_20 .array/port v000001729a9859d0, 20;
v000001729a9859d0_21 .array/port v000001729a9859d0, 21;
v000001729a9859d0_22 .array/port v000001729a9859d0, 22;
E_000001729a91e5f0/5 .event anyedge, v000001729a9859d0_19, v000001729a9859d0_20, v000001729a9859d0_21, v000001729a9859d0_22;
v000001729a9859d0_23 .array/port v000001729a9859d0, 23;
v000001729a9859d0_24 .array/port v000001729a9859d0, 24;
v000001729a9859d0_25 .array/port v000001729a9859d0, 25;
v000001729a9859d0_26 .array/port v000001729a9859d0, 26;
E_000001729a91e5f0/6 .event anyedge, v000001729a9859d0_23, v000001729a9859d0_24, v000001729a9859d0_25, v000001729a9859d0_26;
v000001729a9859d0_27 .array/port v000001729a9859d0, 27;
v000001729a9859d0_28 .array/port v000001729a9859d0, 28;
v000001729a9859d0_29 .array/port v000001729a9859d0, 29;
v000001729a9859d0_30 .array/port v000001729a9859d0, 30;
E_000001729a91e5f0/7 .event anyedge, v000001729a9859d0_27, v000001729a9859d0_28, v000001729a9859d0_29, v000001729a9859d0_30;
v000001729a9859d0_31 .array/port v000001729a9859d0, 31;
E_000001729a91e5f0/8 .event anyedge, v000001729a9859d0_31;
E_000001729a91e5f0 .event/or E_000001729a91e5f0/0, E_000001729a91e5f0/1, E_000001729a91e5f0/2, E_000001729a91e5f0/3, E_000001729a91e5f0/4, E_000001729a91e5f0/5, E_000001729a91e5f0/6, E_000001729a91e5f0/7, E_000001729a91e5f0/8;
S_000001729a8dbf80 .scope module, "mux0" "Mux" 2 76, 10 1 0, S_000001729a8fe580;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001729a986470_0 .net "Control", 0 0, v000001729a9860b0_0;  alias, 1 drivers
v000001729a985bb0_0 .net "in0", 31 0, v000001729a98ce00_0;  alias, 1 drivers
v000001729a9868d0_0 .net "in1", 31 0, v000001729a985930_0;  alias, 1 drivers
v000001729a985b10_0 .var "out", 31 0;
E_000001729a91dab0 .event anyedge, v000001729a9860b0_0, v000001729a927040_0, v000001729a986830_0;
S_000001729a98a640 .scope module, "mux1" "Mux" 2 77, 10 1 0, S_000001729a8fe580;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001729a986970_0 .net "Control", 0 0, L_000001729a98bfa0;  1 drivers
v000001729a985110_0 .net "in0", 31 0, L_000001729a98c900;  alias, 1 drivers
v000001729a986ab0_0 .net "in1", 31 0, L_000001729a98c040;  1 drivers
v000001729a986bf0_0 .var "out", 31 0;
E_000001729a91daf0 .event anyedge, v000001729a986970_0, v000001729a986ab0_0, v000001729a927b80_0;
S_000001729a98a7d0 .scope module, "mux2" "Mux" 2 78, 10 1 0, S_000001729a8fe580;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001729a985e30_0 .net "Control", 0 0, L_000001729a98c0e0;  1 drivers
v000001729a9851b0_0 .net "in0", 31 0, v000001729a986dd0_0;  alias, 1 drivers
v000001729a985c50_0 .net "in1", 31 0, L_000001729a98c180;  1 drivers
v000001729a985cf0_0 .var "out", 31 0;
E_000001729a91ddb0 .event anyedge, v000001729a985e30_0, v000001729a985c50_0, v000001729a986dd0_0;
S_000001729a98a000 .scope module, "pc" "PC" 2 79, 11 1 0, S_000001729a8fe580;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v000001729a986150_0 .net "PCIn", 31 0, v000001729a986bf0_0;  alias, 1 drivers
v000001729a985250_0 .var "PCOut", 31 0;
v000001729a986290_0 .net "clk", 0 0, v000001729a98d300_0;  alias, 1 drivers
v000001729a986790_0 .net "reset", 0 0, v000001729a98c220_0;  alias, 1 drivers
E_000001729a91d9f0 .event posedge, v000001729a986290_0;
S_000001729a98ae10 .scope module, "registers" "Registers" 2 80, 12 1 0, S_000001729a8fe580;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v000001729a9852f0_0 .net "RegWrite", 0 0, v000001729a985610_0;  alias, 1 drivers
v000001729a986510_0 .net *"_ivl_11", 31 0, L_000001729a98c540;  1 drivers
v000001729a985390_0 .net *"_ivl_13", 6 0, L_000001729a98c5e0;  1 drivers
L_000001729a9901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001729a986650_0 .net *"_ivl_16", 1 0, L_000001729a9901a8;  1 drivers
v000001729a9866f0_0 .net *"_ivl_2", 31 0, L_000001729a98c2c0;  1 drivers
v000001729a986c90_0 .net *"_ivl_4", 6 0, L_000001729a98c360;  1 drivers
L_000001729a990160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001729a98d6c0_0 .net *"_ivl_7", 1 0, L_000001729a990160;  1 drivers
v000001729a98b8c0_0 .var "readData1", 31 0;
v000001729a98ce00_0 .var "readData2", 31 0;
v000001729a98bbe0_0 .net "readReg1", 4 0, L_000001729a9ec470;  1 drivers
v000001729a98cae0_0 .net "readReg2", 4 0, L_000001729a9ecdd0;  1 drivers
v000001729a98c680 .array "registers", 31 0, 31 0;
v000001729a98c720_0 .net "writeData", 31 0, v000001729a985cf0_0;  alias, 1 drivers
v000001729a98cea0_0 .net "writeReg", 4 0, L_000001729a9ebb10;  1 drivers
E_000001729a91e6f0 .event anyedge, v000001729a985610_0, v000001729a985cf0_0, v000001729a98cea0_0;
E_000001729a91e070 .event anyedge, L_000001729a98c540, v000001729a98cae0_0;
E_000001729a91e3b0 .event anyedge, L_000001729a98c2c0, v000001729a98bbe0_0;
L_000001729a98c2c0 .array/port v000001729a98c680, L_000001729a98c360;
L_000001729a98c360 .concat [ 5 2 0 0], L_000001729a9ec470, L_000001729a990160;
L_000001729a98c540 .array/port v000001729a98c680, L_000001729a98c5e0;
L_000001729a98c5e0 .concat [ 5 2 0 0], L_000001729a9ecdd0, L_000001729a9901a8;
    .scope S_000001729a8e88e0;
T_0 ;
    %wait E_000001729a91d730;
    %load/vec4 v000001729a985ed0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000001729a985430_0;
    %load/vec4 v000001729a985570_0;
    %add;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000001729a985430_0;
    %load/vec4 v000001729a985570_0;
    %add;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000001729a985430_0;
    %load/vec4 v000001729a985570_0;
    %add;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000001729a985430_0;
    %load/vec4 v000001729a985570_0;
    %and;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001729a985430_0;
    %load/vec4 v000001729a985570_0;
    %or;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001729a985430_0;
    %ix/getv 4, v000001729a985570_0;
    %shiftl 4;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001729a985430_0;
    %load/vec4 v000001729a985570_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v000001729a986dd0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v000001729a986dd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v000001729a986a10_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001729a8f13f0;
T_1 ;
    %wait E_000001729a91cb30;
    %load/vec4 v000001729a986f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001729a986330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001729a986b50_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001729a8f1580;
T_2 ;
    %wait E_000001729a91cc70;
    %load/vec4 v000001729a985750_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9863d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001729a9854d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9861f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9860b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a985610_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a986e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a9863d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001729a9854d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9861f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a9860b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a985610_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9863d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001729a9854d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a9861f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a9860b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a985610_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9863d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001729a9854d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9861f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9860b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a985610_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9863d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001729a9854d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9861f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a9860b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a985610_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a986d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a986e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9863d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001729a9854d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9861f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a9860b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a985610_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001729a8e5740;
T_3 ;
    %wait E_000001729a91cf70;
    %load/vec4 v000001729a985f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v000001729a986010_0;
    %load/vec4a v000001729a985d90, 4;
    %store/vec4 v000001729a9857f0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001729a9865b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001729a986830_0;
    %ix/getv 4, v000001729a986010_0;
    %store/vec4a v000001729a985d90, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001729a989e20;
T_4 ;
    %wait E_000001729a91d130;
    %load/vec4 v000001729a985070_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a985930_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001729a985070_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001729a985070_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001729a985930_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001729a985070_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001729a985070_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001729a985930_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001729a985070_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001729a985070_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001729a985070_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001729a985930_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001729a985070_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001729a985070_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001729a985070_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001729a985070_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001729a985070_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001729a985930_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001729a8e58d0;
T_5 ;
    %wait E_000001729a91e5f0;
    %load/vec4 v000001729a985a70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000001729a9859d0, 4;
    %store/vec4 v000001729a985890_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001729a8dbf80;
T_6 ;
    %wait E_000001729a91dab0;
    %load/vec4 v000001729a986470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001729a9868d0_0;
    %store/vec4 v000001729a985b10_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001729a985bb0_0;
    %store/vec4 v000001729a985b10_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001729a98a640;
T_7 ;
    %wait E_000001729a91daf0;
    %load/vec4 v000001729a986970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001729a986ab0_0;
    %store/vec4 v000001729a986bf0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001729a985110_0;
    %store/vec4 v000001729a986bf0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001729a98a7d0;
T_8 ;
    %wait E_000001729a91ddb0;
    %load/vec4 v000001729a985e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001729a985c50_0;
    %store/vec4 v000001729a985cf0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001729a9851b0_0;
    %store/vec4 v000001729a985cf0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001729a98a000;
T_9 ;
    %wait E_000001729a91d9f0;
    %load/vec4 v000001729a986790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a985250_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001729a986150_0;
    %store/vec4 v000001729a985250_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001729a98ae10;
T_10 ;
    %wait E_000001729a91e3b0;
    %load/vec4 v000001729a98bbe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001729a98c680, 4;
    %store/vec4 v000001729a98b8c0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001729a98ae10;
T_11 ;
    %wait E_000001729a91e070;
    %load/vec4 v000001729a98cae0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001729a98c680, 4;
    %store/vec4 v000001729a98ce00_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001729a98ae10;
T_12 ;
    %wait E_000001729a91e6f0;
    %load/vec4 v000001729a9852f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001729a98c720_0;
    %load/vec4 v000001729a98cea0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001729a98c680, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001729a920cb0;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v000001729a985d90 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v000001729a9859d0 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v000001729a98c680 {0 0 0};
    %fork t_1, S_000001729a904b20;
    %jmp t_0;
    .scope S_000001729a904b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a9277c0_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001729a9277c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v000001729a9277c0_0, &A<v000001729a985d90, v000001729a9277c0_0 > {0 0 0};
    %load/vec4 v000001729a9277c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001729a9277c0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_000001729a920cb0;
t_0 %join;
    %vpi_call 2 16 "$display", "\012\012" {0 0 0};
    %fork t_3, S_000001729a904cb0;
    %jmp t_2;
    .scope S_000001729a904cb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a927400_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001729a927400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 19 "$display", "InstructionMemory [%2d] = 0x%h", v000001729a927400_0, &A<v000001729a9859d0, v000001729a927400_0 > {0 0 0};
    %load/vec4 v000001729a927400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001729a927400_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_000001729a920cb0;
t_2 %join;
    %vpi_call 2 21 "$display", "\012\012" {0 0 0};
    %fork t_5, S_000001729a8ff100;
    %jmp t_4;
    .scope S_000001729a8ff100;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a927d60_0, 0, 32;
T_13.4 ;
    %load/vec4 v000001729a927d60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 24 "$display", "Register [%2d] = %d", v000001729a927d60_0, &A<v000001729a98c680, v000001729a927d60_0 > {0 0 0};
    %load/vec4 v000001729a927d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001729a927d60_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_000001729a920cb0;
t_4 %join;
    %vpi_call 2 26 "$display", "\012\012" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001729a920cb0;
T_14 ;
    %wait E_000001729a91d670;
    %fork t_7, S_000001729a8ff290;
    %jmp t_6;
    .scope S_000001729a8ff290;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a9275e0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001729a9275e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 31 "$display", "Register [%2d] = %d", v000001729a9275e0_0, &A<v000001729a98c680, v000001729a9275e0_0 > {0 0 0};
    %load/vec4 v000001729a9275e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001729a9275e0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_000001729a920cb0;
t_6 %join;
    %fork t_9, S_000001729a8fe3f0;
    %jmp t_8;
    .scope S_000001729a8fe3f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001729a927860_0, 0, 32;
T_14.2 ;
    %load/vec4 v000001729a927860_0;
    %cmpi/s 218, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 35 "$display", "DataMemory [%2d] = %d", v000001729a927860_0, &A<v000001729a985d90, v000001729a927860_0 > {0 0 0};
    %load/vec4 v000001729a927860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001729a927860_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_000001729a920cb0;
t_8 %join;
    %vpi_call 2 38 "$display", "\012\012" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001729a920cb0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a98d300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001729a98c220_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001729a98c220_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000001729a920cb0;
T_16 ;
    %delay 10, 0;
    %load/vec4 v000001729a98d300_0;
    %inv;
    %store/vec4 v000001729a98d300_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
