{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466671704571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466671704571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 16:48:24 2016 " "Processing started: Thu Jun 23 16:48:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466671704571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466671704571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CtrlBox -c CtrlBox " "Command: quartus_map --read_settings_files=on --write_settings_files=off CtrlBox -c CtrlBox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466671704571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1466671704979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_jitter.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_jitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_jitter " "Found entity 1: switch_jitter" {  } { { "switch_jitter.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/switch_jitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_data.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_data " "Found entity 1: i2c_data" {  } { { "i2c_data.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emc.v 1 1 " "Found 1 design units, including 1 entities, in source file emc.v" { { "Info" "ISGN_ENTITY_NAME" "1 emc " "Found entity 1: emc" {  } { { "emc.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/emc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlbox.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlBox " "Found entity 1: CtrlBox" {  } { { "CtrlBox.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_singal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file trigger_singal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_singal_generator " "Found entity 1: trigger_singal_generator" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTC " "Found entity 1: RTC" {  } { { "RTC.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/RTC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_generation " "Found entity 1: pulse_generation" {  } { { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generation " "Found entity 1: pwm_generation" {  } { { "PWM_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/PWM_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671705062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671705062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CtrlBox " "Elaborating entity \"CtrlBox\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466671705140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emc emc:U1 " "Elaborating entity \"emc\" for hierarchy \"emc:U1\"" {  } { { "CtrlBox.v" "U1" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTC RTC:time_1MHz " "Elaborating entity \"RTC\" for hierarchy \"RTC:time_1MHz\"" {  } { { "CtrlBox.v" "time_1MHz" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:U2 " "Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:U2\"" {  } { { "CtrlBox.v" "U2" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705185 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDA_shadow i2c_slave.v(25) " "Inferred latch for \"SDA_shadow\" at i2c_slave.v(25)" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466671705187 "|CtrlBox|i2c_slave:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_data i2c_data:U3 " "Elaborating entity \"i2c_data\" for hierarchy \"i2c_data:U3\"" {  } { { "CtrlBox.v" "U3" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_jitter switch_jitter:U4 " "Elaborating entity \"switch_jitter\" for hierarchy \"switch_jitter:U4\"" {  } { { "CtrlBox.v" "U4" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_singal_generator trigger_singal_generator:U5 " "Elaborating entity \"trigger_singal_generator\" for hierarchy \"trigger_singal_generator:U5\"" {  } { { "CtrlBox.v" "U5" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 trigger_singal_generator.v(94) " "Verilog HDL assignment warning at trigger_singal_generator.v(94): truncated value with size 32 to match size of target (27)" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466671705200 "|CtrlBox|trigger_singal_generator:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generation pulse_generation:U6 " "Elaborating entity \"pulse_generation\" for hierarchy \"pulse_generation:U6\"" {  } { { "CtrlBox.v" "U6" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generation pwm_generation:U7 " "Elaborating entity \"pwm_generation\" for hierarchy \"pwm_generation:U7\"" {  } { { "CtrlBox.v" "U7" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671705228 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trigger_singal_generator:U5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trigger_singal_generator:U5\|Div1\"" {  } { { "trigger_singal_generator.v" "Div1" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671705975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trigger_singal_generator:U5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trigger_singal_generator:U5\|Div0\"" {  } { { "trigger_singal_generator.v" "Div0" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671705975 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1466671705975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trigger_singal_generator:U5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"trigger_singal_generator:U5\|lpm_divide:Div1\"" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671706017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trigger_singal_generator:U5\|lpm_divide:Div1 " "Instantiated megafunction \"trigger_singal_generator:U5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671706018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671706018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671706018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671706018 ""}  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466671706018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i8m " "Found entity 1: lpm_divide_i8m" {  } { { "db/lpm_divide_i8m.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/lpm_divide_i8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cue.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cue " "Found entity 1: alt_u_div_cue" {  } { { "db/alt_u_div_cue.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/alt_u_div_cue.tdf" 54 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kec " "Found entity 1: add_sub_kec" {  } { { "db/add_sub_kec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lec " "Found entity 1: add_sub_lec" {  } { { "db/add_sub_lec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_lec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mec " "Found entity 1: add_sub_mec" {  } { { "db/add_sub_mec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_mec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nec " "Found entity 1: add_sub_nec" {  } { { "db/add_sub_nec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_nec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oec " "Found entity 1: add_sub_oec" {  } { { "db/add_sub_oec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_oec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pec " "Found entity 1: add_sub_pec" {  } { { "db/add_sub_pec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_pec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671706941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671706941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adc " "Found entity 1: add_sub_adc" {  } { { "db/add_sub_adc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_adc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bdc " "Found entity 1: add_sub_bdc" {  } { { "db/add_sub_bdc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_bdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jec " "Found entity 1: add_sub_jec" {  } { { "db/add_sub_jec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_jec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trigger_singal_generator:U5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"trigger_singal_generator:U5\|lpm_divide:Div0\"" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671707528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trigger_singal_generator:U5\|lpm_divide:Div0 " "Instantiated megafunction \"trigger_singal_generator:U5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671707528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671707528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671707528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671707528 ""}  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466671707528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aue.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aue " "Found entity 1: alt_u_div_aue" {  } { { "db/alt_u_div_aue.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/alt_u_div_aue.tdf" 54 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671707652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671707652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_slave:U2\|SDA_shadow " "Latch i2c_slave:U2\|SDA_shadow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SDA~synth " "Ports D and ENA on the latch are fed by the same signal SDA~synth" {  } { { "CtrlBox.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466671708260 ""}  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466671708260 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 58 -1 0 } } { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 46 -1 0 } } { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 78 -1 0 } } { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 49 -1 0 } } { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 59 -1 0 } } { "i2c_data.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_data.v" 134 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1466671719250 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466671719796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466671720178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671720178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1619 " "Implemented 1619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466671720319 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466671720319 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1466671720319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1611 " "Implemented 1611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466671720319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466671720319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466671720353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 16:48:40 2016 " "Processing ended: Thu Jun 23 16:48:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466671720353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466671720353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466671720353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466671720353 ""}
