ncvlog -work worklib -cdslib "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/master_slave_jk_flipflop.v" 
ncvlog -work worklib -cdslib "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/tb_master_slave_flipflop.v" 
ncelab -work worklib -cdslib "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.master_slave_jk_flipflop 
ncelab -work worklib -cdslib "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.tb_master_slave_jk_flipflop 
ncsim -gui -cdslib "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.master_slave_jk_flipflop:module 
ncsim -gui -cdslib "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.tb_master_slave_jk_flipflop:module 
ncsim -gui -cdslib "/home/student/BTECH VLSI BATCH2/230959150/Exp 8/Q2_Master_JK_Flipflop/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.tb_master_slave_jk_flipflop:module 
