cellMap,*mux2,*mux2,*final_project,*schematic
netMap,*mux2,*gnd!,*0
instMap,*mux2,*I0,*I0
instMaster,*mux2,*I0,*final_project_inverter_schematic,*inverter
instMap,*mux2,*I2,*I2
instMaster,*mux2,*I2,*final_project_sw_cmos_schematic,*sw_cmos
instMap,*mux2,*I1,*I1
instMaster,*mux2,*I1,*final_project_sw_cmos_schematic,*sw_cmos
netMap,*mux2,*S<0>,*S_0
portMap,*mux2,*S<0>,*S_0
portMap,*mux2,*VDD,*VDD
portMap,*mux2,*VSS,*VSS
portMap,*mux2,*in0,*in0
portMap,*mux2,*in1,*in1
portMap,*mux2,*out,*out
