{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:51:13 2007 " "Info: Processing started: Tue Apr 10 22:51:13 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPmul -c Fpmul " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPmul -c Fpmul" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fpmul.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Fpmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPmul-structure " "Info: Found design unit 1: FPmul-structure" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 FPmul " "Info: Found entity 1: FPmul" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SAmul1/SAMul1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SAmul1/SAMul1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAMul1-beh " "Info: Found design unit 1: SAMul1-beh" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SAMul1 " "Info: Found entity 1: SAMul1" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Round/Round.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Round/Round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Round-beh " "Info: Found design unit 1: Round-beh" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Round " "Info: Found entity 1: Round" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fpmul " "Info: Elaborating entity \"Fpmul\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp Fpmul.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Fpmul.vhd(16): object \"temp\" assigned a value but never read" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAMul1 SAMul1:s1 " "Info: Elaborating entity \"SAMul1\" for hierarchy \"SAMul1:s1\"" {  } { { "Fpmul.vhd" "s1" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Round Round:rnd " "Info: Elaborating entity \"Round\" for hierarchy \"Round:rnd\"" {  } { { "Fpmul.vhd" "rnd" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Round:rnd\|aexpt\[7\] data_in GND " "Warning: Reduced register \"Round:rnd\|aexpt\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Round:rnd\|aexpt\[6\] data_in GND " "Warning: Reduced register \"Round:rnd\|aexpt\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Round:rnd\|aexpt\[5\] data_in GND " "Warning: Reduced register \"Round:rnd\|aexpt\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1738 " "Info: Implemented 1738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1641 " "Info: Implemented 1641 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:51:37 2007 " "Info: Processing ended: Tue Apr 10 22:51:37 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
