v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 41100 41000 1 0 1 connector2-3.sym
{
T 41005 42158 5 10 0 0 0 6 1
device=2-way connector
T 40600 40500 5 8 1 1 90 0 1
refdes=CN8
T 41005 41958 5 10 0 0 0 6 1
footprint=JUMPER2
}
T 40600 40900 9 6 1 0 90 0 1
POWER (9V DC, 1.0 AMP)
C 41600 41100 1 0 0 line-filter.sym
{
T 41600 43000 5 10 0 0 0 0 1
device=line-filter
T 41900 42000 5 8 1 1 0 3 1
refdes=L3
}
C 41300 41200 1 0 0 capacitor.sym
{
T 41400 42000 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 41400 41100 5 8 1 1 0 5 1
refdes=C200
T 41400 40950 5 8 1 1 0 5 1
value=.22uF
T 41400 42200 5 10 0 0 0 0 1
device=capacitor
}
N 41100 41500 41200 41500 4
N 41200 41500 41300 41600 4
N 41300 41600 41600 41600 4
N 41100 41300 41200 41300 4
N 41300 41200 41600 41200 4
N 41300 41200 41200 41300 4
T 41900 41800 9 8 1 0 0 3 1
LINE FILTER
C 43200 41400 1 0 0 fuse.sym
{
T 43500 41700 5 8 1 1 0 3 1
refdes=F1
T 43200 42350 5 10 0 0 0 0 1
device=fuse
}
C 42500 41400 1 0 0 switch-SPST.sym
{
T 42500 42100 5 10 0 0 0 0 1
footprint=JUMPER2
T 42800 41700 5 8 1 1 0 3 1
refdes=SW1
T 42500 42300 5 10 0 0 0 0 1
device=switch-SPST
}
N 42200 41600 42500 41600 4
N 43100 41600 43200 41600 4
N 43800 41600 44200 41600 4
N 45000 41200 42200 41200 4
T 42800 41900 9 8 1 0 0 3 1
POWER
T 43500 41900 9 8 1 0 0 3 1
FUSE
C 43900 41200 1 0 0 capacitor.sym
{
T 44000 42000 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 44000 41100 5 8 1 1 0 5 1
refdes=C1
T 44000 40950 5 8 1 1 0 5 1
value=.1uF
T 44000 42200 5 10 0 0 0 0 1
device=capacitor
}
C 44200 42700 1 270 0 resistor.sym
{
T 45100 42600 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 44500 42825 5 8 1 1 0 3 1
refdes=R10
T 44500 42700 5 8 1 1 0 3 1
value=20 5W
T 45300 42600 5 10 0 0 270 0 1
device=ressitor
}
C 44700 42300 1 90 0 diode.sym
{
T 44000 42400 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 44500 42275 5 8 1 1 0 5 1
refdes=D11
T 43800 42400 5 10 0 0 90 0 1
device=diode
}
C 44100 41400 1 0 0 7805.sym
{
T 44264 42493 5 10 0 0 0 0 1
device=7805
T 44500 41750 5 8 1 1 0 3 1
refdes=VR1
T 44264 42093 5 10 0 0 0 0 1
footprint=TO220
}
C 44400 40900 1 0 0 GND.sym
{
T 44500 41800 5 10 0 0 0 0 1
device=GND
}
N 44500 41400 44500 41200 4
N 45000 41600 45000 42800 4
N 45000 41600 44800 41600 4
N 44000 41600 44000 43300 4
N 44000 42400 44300 42400 4
N 44700 42400 45000 42400 4
N 44200 42600 44000 42600 4
N 44800 42600 45000 42600 4
C 44900 41200 1 0 0 capacitor-Japan.sym
{
T 44975 41900 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 45125 41425 5 8 1 1 0 0 1
refdes=C2
T 45125 41375 5 8 1 1 0 2 1
value=47uF/25V
T 44975 42100 5 10 0 0 0 0 1
device=capacitor
}
N 44000 43300 47300 43300 4
B 44200 41400 600 500 3 0 0 2 100 100 0 -1 -1 -1 -1 -1
C 43400 47200 1 0 0 crystal-grounded.sym
{
T 41700 47800 5 10 1 1 0 0 1
refdes=Y1
T 43500 48100 5 10 0 0 0 0 1
device=crystal-grounded
}
C 42700 46400 1 0 0 capacitor-variable.sym
{
T 42800 47100 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 42650 46625 5 8 1 1 0 6 1
refdes=CT1
T 42650 46575 5 8 1 1 0 8 1
value=40pF
T 42800 47300 5 10 0 0 0 0 1
device=capacitor
}
T 41700 47200 9 10 1 0 0 0 3
NTSC 14.31818 MHz
PAL 17.73447 MHz
CL = 32pF
C 43400 46400 1 0 0 capacitor.sym
{
T 43500 47200 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 43650 46625 5 8 1 1 0 0 1
refdes=C12
T 43650 46575 5 8 1 1 0 2 1
value=22pF
T 43500 47400 5 10 0 0 0 0 1
device=capacitor
}
C 43400 45700 1 0 0 GND.sym
{
T 43500 46600 5 10 0 0 0 0 1
device=GND
}
N 42800 46400 42800 46200 4
N 42800 46200 43500 46200 4
N 43500 46400 43500 46000 4
N 42800 46800 42800 47000 4
N 42800 47000 43500 47000 4
N 43500 46800 43500 47200 4
C 43800 47000 1 0 0 GND.sym
{
T 43900 47900 5 10 0 0 0 0 1
device=GND
}
N 43700 47400 43900 47400 4
N 43900 47400 43900 47300 4
N 43500 47600 43500 47800 4
N 43500 47800 46100 47800 4
C 44400 49100 1 0 0 resistor.sym
{
T 44500 50000 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 44600 49425 5 8 1 1 0 0 1
refdes=R1
T 44600 49375 5 8 1 1 0 2 1
value=10k
T 44500 50200 5 10 0 0 0 0 1
device=ressitor
}
C 44400 46400 1 0 0 resistor.sym
{
T 44500 47300 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 44600 46725 5 8 1 1 0 0 1
refdes=R2
T 44600 46675 5 8 1 1 0 2 1
value=4.7k
T 44500 47500 5 10 0 0 0 0 1
device=ressitor
}
C 45400 46200 1 0 0 capacitor.sym
{
T 45500 47000 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 45650 46425 5 8 1 1 0 0 1
refdes=C14
T 45650 46375 5 8 1 1 0 2 1
value=150pF
T 45500 47200 5 10 0 0 0 0 1
device=capacitor
}
C 44400 45700 1 0 0 GND.sym
{
T 44500 46600 5 10 0 0 0 0 1
device=GND
}
C 45400 45700 1 0 0 GND.sym
{
T 45500 46600 5 10 0 0 0 0 1
device=GND
}
C 46400 46100 1 0 0 resistor.sym
{
T 46500 47000 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 46500 47200 5 10 0 0 0 0 1
device=ressitor
T 46600 46425 5 8 1 1 0 0 1
refdes=R4
T 46600 46375 5 8 1 1 0 2 1
value=220R
}
C 46400 45700 1 0 0 GND.sym
{
T 46500 46600 5 10 0 0 0 0 1
device=GND
}
N 46500 46100 46500 46000 4
N 45500 46200 45500 46000 4
N 44500 46400 44500 46000 4
N 44500 47000 44500 47800 4
N 44500 47800 44500 49100 4
N 45500 46600 45500 47100 4
N 45500 46800 46500 46800 4
N 46500 46700 46500 47500 4
C 45400 47100 1 0 0 capacitor.sym
{
T 45500 47900 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 45650 47325 5 8 1 1 0 0 1
refdes=C13
T 45650 47275 5 8 1 1 0 2 1
value=220pF
T 45500 48100 5 10 0 0 0 0 1
device=capacitor
}
N 45500 47500 45500 47800 4
C 46100 47500 1 0 0 NPN.sym
{
T 46200 48700 5 10 0 0 0 0 1
device=NPN
T 46600 47825 5 8 1 1 0 0 1
refdes=Q1
T 46200 48300 5 10 0 0 0 0 1
footprint=TO92
T 46600 47775 5 8 1 1 0 2 1
value=2SC1815
}
C 46400 49100 1 0 0 resistor.sym
{
T 46500 50000 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 46600 49425 5 8 1 1 0 0 1
refdes=R3
T 46600 49375 5 8 1 1 0 2 1
value=470R
T 46500 50200 5 10 0 0 0 0 1
device=ressitor
}
N 46500 48100 46500 49100 4
N 44500 49700 44500 50100 4
N 44500 50100 50500 50100 4
N 46500 49700 46500 50100 4
C 47700 49100 1 0 0 resistor.sym
{
T 47800 50000 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 47900 49425 5 8 1 1 0 0 1
refdes=R5
T 47900 49375 5 8 1 1 0 2 1
value=18k
T 47800 50200 5 10 0 0 0 0 1
device=ressitor
}
C 47700 47300 1 0 0 resistor.sym
{
T 47800 48200 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 47900 47625 5 8 1 1 0 0 1
refdes=R6
T 47900 47575 5 8 1 1 0 2 1
value=1.5k
T 47800 48400 5 10 0 0 0 0 1
device=ressitor
}
C 47400 48300 1 90 0 capacitor.sym
{
T 46600 48400 5 10 0 0 90 0 1
footprint=CAP_SMALL-100
T 47200 48525 5 8 1 1 0 3 1
refdes=C15
T 47200 48275 5 8 1 1 0 5 1
value=.01uF
T 46400 48400 5 10 0 0 90 0 1
device=capacitor
}
N 46500 48400 47000 48400 4
C 47700 46800 1 0 0 GND.sym
{
T 47800 47700 5 10 0 0 0 0 1
device=GND
}
N 47800 47100 47800 47300 4
N 47800 47900 47800 49100 4
N 47400 48400 47800 48400 4
N 47800 49700 47800 50100 4
C 48300 48100 1 0 0 NPN.sym
{
T 48400 49300 5 10 0 0 0 0 1
device=NPN
T 48800 48425 5 8 1 1 0 0 1
refdes=Q2
T 48400 48900 5 10 0 0 0 0 1
footprint=TO92
T 48800 48375 5 8 1 1 0 2 1
value=2SC1815
}
C 48600 49100 1 0 0 resistor.sym
{
T 48700 50000 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 48800 49425 5 8 1 1 0 0 1
refdes=R7
T 48800 49375 5 8 1 1 0 2 1
value=470R
T 48700 50200 5 10 0 0 0 0 1
device=ressitor
}
N 47800 48400 48300 48400 4
N 48700 49700 48700 50100 4
N 48700 49100 48700 48700 4
N 48700 48900 50500 48900 4
C 49600 48200 1 90 0 input.sym
{
T 48900 48600 5 10 0 0 90 0 1
device=input
T 49650 48650 5 8 1 1 0 1 1
refdes=TP
T 49100 48600 5 10 0 0 90 0 1
footprint=JUMPER1
}
C 49400 49500 1 0 0 capacitor.sym
{
T 49500 50300 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 49500 50500 5 10 0 0 0 0 1
device=capacitor
T 49650 49725 5 8 1 1 0 0 1
refdes=C32
T 49650 49675 5 8 1 1 0 2 1
value=.1uF
}
C 49400 49100 1 0 0 GND.sym
{
T 49500 50000 5 10 0 0 0 0 1
device=GND
}
N 49500 49500 49500 49400 4
N 49500 50100 49500 49900 4
C 48600 47600 1 0 0 GND.sym
{
T 48700 48500 5 10 0 0 0 0 1
device=GND
}
N 48700 47900 48700 48100 4
N 49500 48900 49500 48800 4
C 41200 43700 1 0 0 output.sym
{
T 44075 46600 5 10 0 0 0 0 1
device=output
}
N 41500 43800 51500 43800 4
{
T 41150 43800 4 8 1 1 0 7 1
netname=CST RD
}
C 41200 43900 1 0 0 output.sym
{
T 44075 46800 5 10 0 0 0 0 1
device=output
}
N 41500 44000 47200 44000 4
{
T 41150 44000 4 8 1 1 0 7 1
netname=CST WRT
}
C 41200 44100 1 0 0 output.sym
{
T 44075 47000 5 10 0 0 0 0 1
device=output
}
N 41500 44200 44000 44200 4
{
T 41150 44200 4 8 1 1 0 7 1
netname=D2
}
C 41200 43500 1 0 0 output.sym
{
T 44075 46400 5 10 0 0 0 0 1
device=output
}
N 41500 43600 45300 43600 4
{
T 41150 43600 4 8 1 1 0 7 1
netname=CST MTR
}
C 43100 44500 1 0 0 output.sym
{
T 45975 47400 5 10 0 0 0 0 1
device=output
T 42975 44600 4 8 1 1 0 6 1
netname=CASSETTE
T 43100 44550 4 8 1 1 0 8 1
comment=$FD10~$FD1F
}
N 43400 44600 44100 44600 4
C 46400 55000 1 0 0 output.sym
{
T 49275 57900 5 10 0 0 0 0 1
device=output
}
N 46700 55100 53400 55100 4
{
T 46350 55100 4 8 1 1 0 7 1
netname=SYNC/LUM
}
C 46400 54800 1 0 0 output.sym
{
T 49275 57700 5 10 0 0 0 0 1
device=output
}
N 46700 54900 53400 54900 4
{
T 46350 54900 4 8 1 1 0 7 1
netname=COLOR
}
C 46400 54600 1 0 0 output.sym
{
T 49275 57500 5 10 0 0 0 0 1
device=output
}
N 46700 54700 48500 54700 4
{
T 46350 54700 4 8 1 1 0 7 1
netname=SND
}
C 48400 54000 1 0 0 resistor.sym
{
T 48500 54900 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 48600 54325 5 8 1 1 0 0 1
refdes=R8
T 48600 54275 5 8 1 1 0 2 1
value=1k
T 48500 55100 5 10 0 0 0 0 1
device=ressitor
}
N 48500 54600 48500 54700 4
C 48600 53900 1 180 0 capacitor-Japan.sym
{
T 48525 53200 5 10 0 0 180 0 1
footprint=RADIAL_CAN 200
T 48625 53725 5 8 1 1 0 0 1
refdes=C19
T 48625 53675 5 8 1 1 0 2 1
value=10uF/25V
T 48525 53000 5 10 0 0 180 0 1
device=capacitor
}
N 48500 53900 48500 54000 4
C 48400 52600 1 0 0 resistor.sym
{
T 48500 53500 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 48400 52925 5 8 1 1 0 6 1
refdes=R9
T 48400 52875 5 8 1 1 0 8 1
value=12k
T 48500 53700 5 10 0 0 0 0 1
device=ressitor
}
C 48400 52300 1 0 0 GND.sym
{
T 48500 53200 5 10 0 0 0 0 1
device=GND
}
N 48500 53500 48500 53200 4
N 48000 53300 49900 53300 4
C 47600 53400 1 270 0 capacitor-Japan.sym
{
T 48300 53325 5 10 0 0 270 0 1
footprint=RADIAL_CAN 200
T 47800 53550 5 8 1 1 0 3 1
refdes=C18
T 47800 53400 5 8 1 1 0 3 1
value=10u/25V
T 48500 53325 5 10 0 0 270 0 1
device=capacitor
}
C 45900 52500 1 0 0 resistor.sym
{
T 46000 53400 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 45900 52825 5 8 1 1 0 6 1
refdes=R25
T 45900 52775 5 8 1 1 0 8 1
value=100k
T 46000 53600 5 10 0 0 0 0 1
device=ressitor
}
C 46700 53400 1 270 0 resistor.sym
{
T 47600 53300 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 47000 53400 5 8 1 1 0 3 1
refdes=R28
T 47000 53200 5 8 1 1 0 5 1
value=1k
T 47800 53300 5 10 0 0 270 0 1
device=ressitor
}
N 47300 53300 47600 53300 4
C 45900 52200 1 0 0 GND.sym
{
T 46000 53100 5 10 0 0 0 0 1
device=GND
}
N 46700 53300 46000 53300 4
N 46000 53300 46000 53100 4
N 46400 53200 46400 51600 4
N 46500 51500 57400 51500 4
C 49400 52700 1 0 0 capacitor.sym
{
T 49500 53500 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 49500 53700 5 10 0 0 0 0 1
device=capacitor
T 49650 52925 5 8 1 1 0 0 1
refdes=C20
T 49650 52875 5 8 1 1 0 2 1
value=.01uF
}
C 49400 52400 1 0 0 GND.sym
{
T 49500 53300 5 10 0 0 0 0 1
device=GND
}
N 49500 53100 49500 53300 4
N 49500 53300 49500 54300 4
C 49900 54400 1 270 0 resistor.sym
{
T 50800 54300 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 50200 54400 5 8 1 1 0 3 1
refdes=R23
T 50200 54200 5 8 1 1 0 5 1
value=10k
T 51000 54300 5 10 0 0 270 0 1
device=ressitor
}
C 50600 53000 1 0 0 NPN.sym
{
T 50700 54200 5 10 0 0 0 0 1
device=NPN
T 51100 53325 5 8 1 1 0 0 1
refdes=Q3
T 50700 53800 5 10 0 0 0 0 1
footprint=TO92
T 51100 53275 5 8 1 1 0 2 1
value=2SC1815
}
C 49900 53400 1 270 0 resistor.sym
{
T 50800 53300 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 50200 53400 5 8 1 1 0 3 1
refdes=R24
T 50200 53200 5 8 1 1 0 5 1
value=1k
T 51000 53300 5 10 0 0 270 0 1
device=ressitor
}
N 50500 53300 50600 53300 4
N 49900 54300 49500 54300 4
N 51000 54300 51000 53600 4
N 50500 54300 51000 54300 4
N 51000 53000 51000 52700 4
N 51000 52700 52600 52700 4
N 52300 52700 52300 54700 4
N 52300 54700 53400 54700 4
C 52600 52800 1 270 0 resistor.sym
{
T 53500 52700 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 52900 52800 5 8 1 1 0 3 1
refdes=R26
T 52900 52600 5 8 1 1 0 5 1
value=240R
T 53700 52700 5 10 0 0 270 0 1
device=ressitor
}
C 51600 55600 1 270 0 capacitor.sym
{
T 52400 55500 5 10 0 0 270 0 1
footprint=CAP_SMALL-100
T 52600 55500 5 10 0 0 270 0 1
device=capacitor
T 51800 55600 5 8 1 1 0 3 1
refdes=C11
T 51800 55400 5 8 1 1 0 5 1
value=.1uF
}
N 52000 55500 52400 55500 4
N 52200 55500 52200 55900 4
C 51300 55200 1 0 0 GND.sym
{
T 51400 56100 5 10 0 0 0 0 1
device=GND
}
N 51600 55500 51400 55500 4
C 52400 55300 1 0 0 inductor.sym
{
T 52400 56500 5 10 0 0 0 0 1
device=inductor
T 52700 55625 5 8 1 1 0 3 1
refdes=L1
T 52700 55400 5 8 1 1 0 5 1
value=1.2uH
T 52800 55500 5 10 0 1 0 0 1
footprint=AXIAL_LAY 600
}
C 45500 44300 1 0 0 resistor.sym
{
T 45600 45200 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 45700 44625 5 8 1 1 0 0 1
refdes=R12
T 45700 44575 5 8 1 1 0 2 1
value=3.3k
T 45600 45400 5 10 0 0 0 0 1
device=ressitor
}
N 44400 44200 51500 44200 4
N 45600 44200 45600 44300 4
N 44200 44500 44200 44400 4
C 53400 52000 1 0 0 resistor.sym
{
T 53500 52900 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 53500 53100 5 10 0 0 0 0 1
device=ressitor
T 53600 52325 5 8 1 1 0 0 1
refdes=R27
T 53600 52275 5 8 1 1 0 2 1
value=240R
}
C 53400 51700 1 0 0 GND.sym
{
T 53500 52600 5 10 0 0 0 0 1
device=GND
}
C 55000 52000 1 0 0 resistor.sym
{
T 55100 52900 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 55100 53100 5 10 0 0 0 0 1
device=ressitor
T 55200 52325 5 8 1 1 0 0 1
refdes=R11
T 55200 52275 5 8 1 1 0 2 1
value=100k
}
C 55000 51700 1 0 0 GND.sym
{
T 55100 52600 5 10 0 0 0 0 1
device=GND
}
C 54600 52600 1 90 0 capacitor-Japan.sym
{
T 53900 52675 5 10 0 0 90 0 1
footprint=RADIAL_CAN 200
T 54400 52550 5 8 1 1 0 5 1
refdes=C31
T 54400 52850 5 8 1 1 0 3 1
value=10u/25V
T 53700 52675 5 10 0 0 90 0 1
device=capacitor
}
N 53200 52700 54200 52700 4
N 53500 52700 53500 52600 4
N 54600 52700 56500 52700 4
N 55100 52700 55100 52600 4
N 58600 53700 57300 53700 4
{
T 58575 53725 4 6 1 1 0 6 1
netname=LUM
}
N 58600 54700 56500 54700 4
{
T 58575 54725 4 6 1 1 0 6 1
netname=COLOR
}
N 58600 54300 56900 54300 4
{
T 58575 54325 4 6 1 1 0 6 1
netname=COMP
}
N 56600 53800 56500 53800 4
C 55300 54400 1 0 0 EM.sym
{
T 55300 55500 5 10 0 0 0 0 1
device=EM
T 55300 55100 5 10 0 0 0 0 1
footprint=JUMPER3
T 55900 54800 5 8 1 1 0 3 1
refdes=EM4
}
C 55800 54100 1 0 0 GND.sym
{
T 55900 55000 5 10 0 0 0 0 1
device=GND
}
C 55300 53500 1 0 0 EM.sym
{
T 55300 54600 5 10 0 0 0 0 1
device=EM
T 55300 54200 5 10 0 0 0 0 1
footprint=JUMPER3
T 55900 53900 5 8 1 1 0 3 1
refdes=EM5
}
C 55800 53200 1 0 0 GND.sym
{
T 55900 54100 5 10 0 0 0 0 1
device=GND
}
C 55300 55300 1 0 0 EM.sym
{
T 55300 56400 5 10 0 0 0 0 1
device=EM
T 55300 56000 5 10 0 0 0 0 1
footprint=JUMPER3
T 55900 55700 5 8 1 1 0 3 1
refdes=EM3
}
C 55800 55000 1 0 0 GND.sym
{
T 55900 55900 5 10 0 0 0 0 1
device=GND
}
C 58600 53400 1 0 0 connector8-3.sym
{
T 58695 55758 5 10 0 0 0 0 1
device=8-way connector
T 59092 53595 5 10 1 1 90 2 1
refdes=CN6
T 58695 55558 5 10 0 0 0 0 1
footprint=JUMPER8
T 59100 54000 5 10 1 1 90 2 1
comment=AUDIO/VIDEO
}
C 58200 53900 1 0 0 ferrite-bead.sym
{
T 58200 54650 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 58400 53950 5 6 1 1 0 3 1
refdes=FB13
T 58200 54850 5 10 0 0 0 0 1
device=FB
}
C 57700 54500 1 0 0 ferrite-bead.sym
{
T 57700 55250 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 57900 54550 5 6 1 1 0 3 1
refdes=FB58
T 57700 55450 5 10 0 0 0 0 1
device=FB
}
C 57700 54100 1 0 0 ferrite-bead.sym
{
T 57700 54850 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 57900 54150 5 6 1 1 0 3 1
refdes=FB12
T 57700 55050 5 10 0 0 0 0 1
device=FB
}
C 57900 53100 1 0 0 GND.sym
{
T 58000 54000 5 10 0 0 0 0 1
device=GND
}
N 58000 53400 58000 53800 4
N 58200 53900 58100 53900 4
N 58100 53900 58000 53800 4
N 57300 53700 57200 53800 4
N 56800 54200 56700 53900 4
N 56700 53900 56600 53800 4
N 57700 54500 57600 54500 4
N 57600 54500 57500 54400 4
N 57700 54100 57000 54100 4
N 57000 54100 56900 54000 4
N 57500 54400 57500 51600 4
N 56900 54000 56600 52800 4
N 56600 52800 56500 52700 4
N 60000 47800 60100 47800 4
{
T 58225 48175 4 8 1 1 0 8 1
netname=EXT AUDIO
}
N 58100 54500 58600 54500 4
{
T 58575 54525 4 6 1 1 0 6 1
netname=AUD IN
}
N 58100 54100 58600 54100 4
{
T 58575 54125 4 6 1 1 0 6 1
netname=AUD OUT
}
C 52800 42900 1 0 0 connector7-3.sym
{
T 52795 45058 5 10 0 0 0 0 1
device=7-way connector
T 53300 43100 5 10 1 1 90 2 1
refdes=CN3
T 52795 44858 5 10 0 0 0 0 1
footprint=JUMPER7
}
T 53300 43550 9 10 1 0 90 2 1
CASSETTE
C 51500 43400 1 0 0 ferrite-bead.sym
{
T 51500 44150 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 51700 43450 5 6 1 1 0 3 1
refdes=FB14
T 51500 44350 5 10 0 0 0 0 1
device=FB
}
C 51500 43200 1 0 0 ferrite-bead.sym
{
T 51500 43950 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 51700 43250 5 6 1 1 0 3 1
refdes=FB15
T 51500 44150 5 10 0 0 0 0 1
device=FB
}
C 51200 42600 1 0 0 GND.sym
{
T 51300 43500 5 10 0 0 0 0 1
device=GND
}
N 51300 42900 51300 44300 4
N 51500 43200 51400 43200 4
N 51400 43200 51300 43100 4
N 51400 44400 51300 44300 4
N 51400 44400 52800 44400 4
N 52800 43400 51900 43400 4
N 52800 43200 51900 43200 4
C 51500 43600 1 0 0 ferrite-bead.sym
{
T 51500 44350 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 51700 43650 5 6 1 1 0 3 1
refdes=FB19
T 51500 44550 5 10 0 0 0 0 1
device=FB
}
N 52800 43600 51900 43600 4
{
T 52775 43625 4 8 1 1 0 6 1
netname=CST MTR
}
C 51500 43800 1 0 0 ferrite-bead.sym
{
T 51500 44550 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 51700 43850 5 6 1 1 0 3 1
refdes=FB16
T 51500 44750 5 10 0 0 0 0 1
device=FB
}
N 52800 43800 51900 43800 4
{
T 52775 43825 4 8 1 1 0 6 1
netname=CST RD
}
C 51500 44000 1 0 0 ferrite-bead.sym
{
T 51500 44750 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 51700 44050 5 6 1 1 0 3 1
refdes=FB17
T 51500 44950 5 10 0 0 0 0 1
device=FB
}
N 52800 44000 51900 44000 4
{
T 52775 44025 4 8 1 1 0 6 1
netname=CST WRT
}
C 51500 44200 1 0 0 ferrite-bead.sym
{
T 51500 44950 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 51700 44250 5 6 1 1 0 3 1
refdes=FB18
T 51500 45150 5 10 0 0 0 0 1
device=FB
}
N 52800 44200 51900 44200 4
{
T 52775 44225 4 8 1 1 0 6 1
netname=CST SENSE
}
C 50800 42900 1 0 0 capacitor.sym
{
T 50900 43700 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 50900 43900 5 10 0 0 0 0 1
device=capacitor
T 50750 43125 5 8 1 1 0 6 1
refdes=C26
T 50750 43075 5 8 1 1 0 8 1
value=.1uF
}
C 50800 42500 1 0 0 GND.sym
{
T 50900 43400 5 10 0 0 0 0 1
device=GND
}
N 50900 42900 50900 42800 4
N 50900 44400 50900 43300 4
N 51500 43400 50900 43400 4
C 47000 42200 1 0 0 NPN.sym
{
T 47100 43400 5 10 0 0 0 0 1
device=NPN
T 47500 42525 5 8 1 1 0 0 1
refdes=Q5
T 47100 43000 5 10 0 0 0 0 1
footprint=TO92
T 47500 42475 5 8 1 1 0 2 1
value=2SD880
}
C 46300 42600 1 0 0 resistor.sym
{
T 46400 43500 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 46500 42925 5 8 1 1 0 0 1
refdes=R13
T 46500 42875 5 8 1 1 0 2 1
value=470R
T 46400 43700 5 10 0 0 0 0 1
device=ressitor
}
C 45300 43300 1 0 0 7406.sym
{
T 45400 44000 5 10 0 0 0 0 1
footprint=DIP14
T 45500 43475 5 8 1 1 0 5 1
refdes=U9
T 45300 43300 5 10 0 0 0 0 1
slot=3
}
C 46400 41900 1 0 0 zener.sym
{
T 46575 42600 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 46625 42125 5 8 1 1 0 0 1
refdes=D12
T 46575 42800 5 10 0 0 0 0 1
device=zener
T 46625 42075 5 8 1 1 0 2 1
value=6.8V
}
N 45900 43500 45800 43600 4
N 46400 42600 46400 42500 4
N 46400 43300 46400 43200 4
N 47300 43300 47400 43200 4
N 47400 43200 47400 42800 4
N 46000 42500 45900 42600 4
N 45900 42600 45900 43500 4
N 46000 42500 47000 42500 4
N 46500 42300 46500 42500 4
N 45800 43600 45700 43600 4
N 47400 42200 47400 42100 4
N 47500 42000 50100 42000 4
N 47400 42100 47500 42000 4
N 51500 43600 50300 43600 4
N 50200 43500 50300 43600 4
N 50100 42000 50200 42100 4
N 50200 43500 50200 42100 4
C 49400 43200 1 0 0 capacitor.sym
{
T 49500 44000 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 49500 44200 5 10 0 0 0 0 1
device=capacitor
T 49600 43425 5 8 1 1 0 0 1
refdes=C25
T 49600 43375 5 8 1 1 0 2 1
value=470p
}
C 49400 42800 1 0 0 GND.sym
{
T 49500 43700 5 10 0 0 0 0 1
device=GND
}
N 49500 43200 49500 43100 4
N 49500 43600 49500 44200 4
C 47200 44100 1 270 0 resistor.sym
{
T 48100 44000 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 47500 44075 5 8 1 1 0 3 1
refdes=R29
T 47500 43925 5 8 1 1 0 5 1
value=100R
T 48300 44000 5 10 0 0 270 0 1
device=ressitor
}
C 48700 43200 1 0 0 capacitor.sym
{
T 48800 44000 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 48800 44200 5 10 0 0 0 0 1
device=capacitor
T 48900 43425 5 8 1 1 0 0 1
refdes=C24
T 48900 43375 5 8 1 1 0 2 1
value=470p
}
C 48700 42800 1 0 0 GND.sym
{
T 48800 43700 5 10 0 0 0 0 1
device=GND
}
N 48800 43200 48800 43100 4
N 47800 44000 51500 44000 4
N 48800 43600 48800 44000 4
C 48000 43200 1 0 0 capacitor.sym
{
T 48100 44000 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 48100 44200 5 10 0 0 0 0 1
device=capacitor
T 48200 43425 5 8 1 1 0 0 1
refdes=C23
T 48200 43375 5 8 1 1 0 2 1
value=470p
}
C 48000 42800 1 0 0 GND.sym
{
T 48100 43700 5 10 0 0 0 0 1
device=GND
}
N 48100 43200 48100 43100 4
N 48100 43600 48100 43800 4
N 44100 44600 44200 44500 4
C 46400 41500 1 0 0 GND-chassis.sym
N 46500 41800 46500 41900 4
C 50500 50200 1 270 0 PLUS5V-circle.sym
{
T 51600 50100 5 10 0 0 270 0 1
device=PLUS5V-circle
T 50750 50100 5 8 1 1 0 1 1
value=+5V
}
C 44900 42800 1 0 0 PLUS5V-circle.sym
{
T 45000 43900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 45000 43050 5 8 1 1 0 3 1
value=+5V
}
C 50800 44400 1 0 0 PLUS5V-circle.sym
{
T 50900 45500 5 10 0 0 0 0 1
device=PLUS5V-circle
T 50900 44650 5 8 1 1 0 3 1
value=+5V
}
C 45500 44900 1 0 0 PLUS5V-circle.sym
{
T 45600 46000 5 10 0 0 0 0 1
device=PLUS5V-circle
T 45600 45150 5 8 1 1 0 3 1
value=+5V
}
C 52100 55900 1 0 0 PLUS5V-circle.sym
{
T 52200 57000 5 10 0 0 0 0 1
device=PLUS5V-circle
T 52200 56150 5 8 1 1 0 3 1
value=+5V
}
C 50900 54300 1 0 0 PLUS5V-circle.sym
{
T 51000 55400 5 10 0 0 0 0 1
device=PLUS5V-circle
T 51000 54550 5 8 1 1 0 3 1
value=+5V
}
T 55400 40450 9 10 1 0 0 1 1
2020-05-09
T 50000 40750 9 10 1 0 0 1 1
Commodore 16
C 39000 26800 1 0 0 output.sym
{
T 38950 26900 4 8 1 1 0 7 1
netname=D1
}
N 39400 26900 39300 26900 4
C 39500 26300 1 0 0 GND-chassis.sym
{
T 39600 27100 5 10 0 0 0 0 1
device=GND-chassis
}
C 40500 23200 1 0 0 output.sym
{
T 40575 23900 5 10 0 0 0 0 1
device=output
T 40450 23300 4 8 1 1 0 7 1
netname=CLK_IN
}
C 50800 49000 1 180 0 output.sym
{
T 50725 48300 5 10 0 0 180 0 1
device=output
T 50850 48900 4 8 1 1 0 1 1
netname=CLK IN
}
C 41100 24600 1 0 1 connector8-3.sym
{
T 41005 26958 5 10 0 0 0 6 1
device=8-way connector
T 40600 24800 5 8 1 1 90 0 1
refdes=CN5
T 41005 26758 5 10 0 0 0 6 1
footprint=JUMPER8
}
C 41100 25700 1 0 0 ferrite-bead.sym
{
T 41100 26450 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41300 25750 5 6 1 1 0 3 1
refdes=FB30
T 41100 26650 5 10 0 0 0 0 1
device=FB
}
C 41100 24900 1 0 0 ferrite-bead.sym
{
T 41100 25650 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41300 24950 5 6 1 1 0 3 1
refdes=FB31
T 41100 25850 5 10 0 0 0 0 1
device=FB
}
N 41500 25700 41600 25700 4
C 41100 25100 1 0 0 ferrite-bead.sym
{
T 41100 25850 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41300 25150 5 6 1 1 0 3 1
refdes=FB32
T 41100 26050 5 10 0 0 0 0 1
device=FB
}
C 41100 25300 1 0 0 ferrite-bead.sym
{
T 41100 26050 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41300 25350 5 6 1 1 0 3 1
refdes=FB33
T 41100 26250 5 10 0 0 0 0 1
device=FB
}
C 41100 25500 1 0 0 ferrite-bead.sym
{
T 41100 26250 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41300 25550 5 6 1 1 0 3 1
refdes=FB34
T 41100 26450 5 10 0 0 0 0 1
device=FB
}
C 41100 25900 1 0 0 ferrite-bead.sym
{
T 41100 26650 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41300 25950 5 6 1 1 0 3 1
refdes=FB35
T 41100 26850 5 10 0 0 0 0 1
device=FB
}
C 41100 26100 1 0 0 ferrite-bead.sym
{
T 41100 26850 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41300 26150 5 6 1 1 0 3 1
refdes=FB37
T 41100 27050 5 10 0 0 0 0 1
device=FB
}
T 40600 24800 9 8 1 0 90 0 2
MINI DIN 8 PIN
         JOY 2
C 39800 26600 1 0 0 EM.sym
{
T 39800 27700 5 10 0 0 0 0 1
device=EM
T 39800 27300 5 10 0 0 0 0 1
footprint=JUMPER3
T 40400 27000 5 8 1 1 0 3 1
refdes=EM2
}
C 40300 26300 1 0 0 GND.sym
{
T 40400 27200 5 10 0 0 0 0 1
device=GND
}
C 41600 24400 1 0 0 GND.sym
{
T 41700 25300 5 10 0 0 0 0 1
device=GND
}
N 41700 24700 41700 26100 4
N 41700 26100 41500 26100 4
N 41100 26300 41200 26300 4
C 43300 24800 1 90 0 diode.sym
{
T 42600 24900 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 43200 24925 5 6 1 1 0 0 1
refdes=D6
T 42400 24900 5 10 0 0 90 0 1
device=diode
}
N 41500 24900 42900 24900 4
N 41300 26400 41200 26300 4
C 43300 25000 1 90 0 diode.sym
{
T 42600 25100 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 25100 5 10 0 0 90 0 1
device=diode
T 43200 25125 5 6 1 1 0 0 1
refdes=D7
}
N 41500 25100 42900 25100 4
C 41800 26100 1 0 0 resistorpack6.sym
{
T 42000 27400 5 10 0 0 0 0 1
footprint=JUMPER6
T 42850 26500 5 8 1 1 0 2 1
refdes=RP5
T 42850 26350 5 8 1 1 0 2 1
value=3.3k
T 42000 27600 5 10 0 0 0 0 1
device=resistorpack6
}
C 42900 26800 1 270 0 PLUS5V-circle.sym
{
T 44000 26700 5 10 0 0 270 0 1
device=PLUS5V-circle
T 43150 26700 5 8 1 1 0 1 1
value=+5V
}
N 41900 26100 41900 24900 4
N 41500 25300 42900 25300 4
N 41500 25500 42900 25500 4
N 41500 25900 42900 25900 4
C 43300 25200 1 90 0 diode.sym
{
T 42600 25300 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 25300 5 10 0 0 90 0 1
device=diode
T 43200 25325 5 6 1 1 0 0 1
refdes=D8
}
C 43300 25400 1 90 0 diode.sym
{
T 42600 25500 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 25500 5 10 0 0 90 0 1
device=diode
T 43200 25525 5 6 1 1 0 0 1
refdes=D9
}
C 43300 25800 1 90 0 diode.sym
{
T 42600 25900 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 25900 5 10 0 0 90 0 1
device=diode
T 43200 25925 5 6 1 1 0 0 1
refdes=D10
}
N 40800 23300 45600 23300 4
N 42100 26100 42100 25300 4
N 42500 26100 42500 25500 4
N 42300 25900 42300 26100 4
N 42700 26100 42700 25100 4
N 41300 26400 41300 26800 4
N 41300 26800 41200 26900 4
N 41200 26900 41000 26900 4
C 39400 27100 1 180 1 74125.sym
{
T 39500 26300 5 10 0 0 180 6 1
footprint=DIP14
T 39500 24700 5 10 0 0 180 6 1
device=74125
T 39600 27075 5 8 1 1 0 3 1
value=74LS125
T 39600 27250 5 8 1 1 0 3 1
refdes=U11
T 40800 27200 5 10 0 1 0 0 1
slot=2
T 39650 26775 1 6 1 1 0 2 1
pinnumber=4
}
N 39600 26700 39600 26600 4
C 39000 29400 1 0 0 output.sym
{
T 39075 30100 5 10 0 0 0 0 1
device=output
T 38950 29500 4 8 1 1 0 7 1
netname=D2
}
N 39400 29500 39300 29500 4
C 39500 28900 1 0 0 GND-chassis.sym
{
T 39600 29700 5 10 0 0 0 0 1
device=GND-chassis
}
C 41100 27200 1 0 1 connector8-3.sym
{
T 41005 29558 5 10 0 0 0 6 1
device=8-way connector
T 41005 29358 5 10 0 0 0 6 1
footprint=JUMPER8
T 40600 27400 5 8 1 1 90 0 1
refdes=CN4
}
C 41100 28300 1 0 0 ferrite-bead.sym
{
T 41100 29050 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41100 29250 5 10 0 0 0 0 1
device=FB
T 41300 28350 5 6 1 1 0 3 1
refdes=FB22
}
C 41100 27500 1 0 0 ferrite-bead.sym
{
T 41100 28250 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41100 28450 5 10 0 0 0 0 1
device=FB
T 41300 27550 5 6 1 1 0 3 1
refdes=FB24
}
N 41500 28300 41600 28300 4
C 41100 27700 1 0 0 ferrite-bead.sym
{
T 41100 28450 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41100 28650 5 10 0 0 0 0 1
device=FB
T 41300 27750 5 6 1 1 0 3 1
refdes=FB25
}
C 41100 27900 1 0 0 ferrite-bead.sym
{
T 41100 28650 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41100 28850 5 10 0 0 0 0 1
device=FB
T 41300 27950 5 6 1 1 0 3 1
refdes=FB26
}
C 41100 28100 1 0 0 ferrite-bead.sym
{
T 41100 28850 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41100 29050 5 10 0 0 0 0 1
device=FB
T 41300 28150 5 6 1 1 0 3 1
refdes=FB27
}
C 41100 28500 1 0 0 ferrite-bead.sym
{
T 41100 29250 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41100 29450 5 10 0 0 0 0 1
device=FB
T 41300 28550 5 6 1 1 0 3 1
refdes=FB28
}
C 41100 28700 1 0 0 ferrite-bead.sym
{
T 41100 29650 5 10 0 0 0 0 1
device=FB
T 41300 28750 5 6 1 1 0 3 1
refdes=FB29
}
C 39800 29200 1 0 0 EM.sym
{
T 39800 30300 5 10 0 0 0 0 1
device=EM
T 39800 29900 5 10 0 0 0 0 1
footprint=JUMPER3
T 40400 29600 5 8 1 1 0 3 1
refdes=EM1
}
C 40300 28900 1 0 0 GND.sym
{
T 40400 29800 5 10 0 0 0 0 1
device=GND
}
C 41600 27000 1 0 0 GND.sym
{
T 41700 27900 5 10 0 0 0 0 1
device=GND
}
N 41700 27300 41700 28700 4
N 41700 28700 41500 28700 4
N 41100 28900 41200 28900 4
C 43300 27400 1 90 0 diode.sym
{
T 42600 27500 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 27500 5 10 0 0 90 0 1
device=diode
T 43200 27525 5 6 1 1 0 0 1
refdes=D1
T 43300 27300 5 6 1 1 0 8 1
value=1N914BN5
}
N 41500 27500 42900 27500 4
N 41300 29000 41200 28900 4
C 43300 27600 1 90 0 diode.sym
{
T 42600 27700 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 27700 5 10 0 0 90 0 1
device=diode
T 43200 27725 5 6 1 1 0 0 1
refdes=D2
}
N 41500 27700 42900 27700 4
C 41800 28700 1 0 0 resistorpack6.sym
{
T 42000 30000 5 10 0 0 0 0 1
footprint=JUMPER6
T 42000 30200 5 10 0 0 0 0 1
device=resistorpack6
T 42850 29100 5 8 1 1 0 2 1
refdes=RP2
T 42850 28950 5 8 1 1 0 2 1
value=3.3k
}
C 42900 29400 1 270 0 PLUS5V-circle.sym
{
T 44000 29300 5 10 0 0 270 0 1
device=PLUS5V-circle
T 43150 29300 5 8 1 1 0 1 1
value=+5V
}
N 41900 28700 41900 27500 4
N 41500 27900 42900 27900 4
N 41500 28100 42900 28100 4
N 41500 28500 42900 28500 4
C 43300 27800 1 90 0 diode.sym
{
T 42600 27900 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 27900 5 10 0 0 90 0 1
device=diode
T 43200 27925 5 6 1 1 0 0 1
refdes=D3
}
C 43300 28000 1 90 0 diode.sym
{
T 42600 28100 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 28100 5 10 0 0 90 0 1
device=diode
T 43200 28125 5 6 1 1 0 0 1
refdes=D4
}
C 43300 28400 1 90 0 diode.sym
{
T 42600 28500 5 10 0 1 90 0 1
footprint=AXIAL-UPRIGHT-80
T 42400 28500 5 10 0 0 90 0 1
device=diode
T 43200 28525 5 6 1 1 0 0 1
refdes=D5
}
N 42100 28700 42100 27900 4
N 42500 28700 42500 28100 4
N 42300 28500 42300 28700 4
N 42700 28700 42700 27700 4
N 41300 29000 41300 29400 4
N 41300 29400 41200 29500 4
N 41200 29500 41000 29500 4
C 39400 29700 1 180 1 74125.sym
{
T 39500 28900 5 10 0 0 180 6 1
footprint=DIP14
T 39500 27300 5 10 0 0 180 6 1
device=74125
T 40800 29800 5 10 0 1 0 0 1
slot=1
T 39600 29675 5 8 1 1 0 3 1
value=74LS125
T 39600 29850 5 8 1 1 0 3 1
refdes=U11
T 39650 29375 1 6 1 1 0 2 1
pinnumber=1
}
N 39600 29300 39600 29200 4
T 40600 27400 9 8 1 0 90 0 2
MINI DIN 8 PIN
         JOY 1
N 43300 27500 48400 27500 4
N 43300 24900 43600 24900 4
N 43600 24900 44000 25300 4
N 44000 25300 44000 27400 4
N 43300 27700 48800 27700 4
N 43900 25500 43900 27600 4
N 43300 25100 43500 25100 4
N 43300 27900 49000 27900 4
N 43300 28100 48600 28100 4
N 43300 28500 49200 28500 4
N 43800 25600 43800 27800 4
N 43300 25300 43500 25300 4
N 43700 25700 43700 28000 4
N 43300 25500 43500 25500 4
N 43500 25900 43600 26000 4
N 43500 25900 43300 25900 4
N 43500 25500 43700 25700 4
N 43500 25300 43800 25600 4
N 43500 25100 43900 25500 4
N 43600 26000 43600 28200 4
N 43600 28200 43700 28300 4
N 43700 28300 49800 28300 4
C 41400 32900 1 0 1 connector6-3.sym
{
T 41305 34958 5 10 0 0 0 6 1
device=6-way connector
T 40542 33705 5 10 1 1 90 3 1
refdes=CN7
T 41305 34758 5 10 0 0 0 6 1
footprint=JUMPER6
}
T 40900 33700 9 8 1 0 90 3 2
SERIAL BUS 6 PIN
    FEMALE DIN
C 41400 33300 1 270 0 resistor.sym
{
T 42300 33200 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 41700 33125 5 6 1 1 0 5 1
refdes=R102
T 41700 33000 5 6 1 1 0 5 1
value=330R
T 42500 33200 5 10 0 0 270 0 1
device=ressitor
}
C 42000 33300 1 270 0 PLUS5V-circle.sym
{
T 43100 33200 5 10 0 0 270 0 1
device=PLUS5V-circle
T 42250 33200 5 8 1 1 0 1 1
value=+5V
}
C 41400 33400 1 0 0 ferrite-bead.sym
{
T 41400 34150 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41400 34350 5 10 0 0 0 0 1
device=FB
T 41600 33450 5 6 1 1 0 3 1
refdes=FB1
}
C 42600 32900 1 0 0 GND.sym
{
T 42700 33800 5 10 0 0 0 0 1
device=GND
}
N 42700 33300 42600 33400 4
N 42700 33300 42700 33200 4
N 42600 33400 41800 33400 4
C 41400 33600 1 0 0 ferrite-bead.sym
{
T 41400 34350 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41400 34550 5 10 0 0 0 0 1
device=FB
T 41600 33650 5 6 1 1 0 3 1
refdes=FB5
}
C 41400 33800 1 0 0 ferrite-bead.sym
{
T 41400 34550 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41400 34750 5 10 0 0 0 0 1
device=FB
T 41600 33850 5 6 1 1 0 3 1
refdes=FB4
}
C 41400 34000 1 0 0 ferrite-bead.sym
{
T 41400 34750 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41400 34950 5 10 0 0 0 0 1
device=FB
T 41600 34050 5 6 1 1 0 3 1
refdes=FB3
}
C 41400 34200 1 0 0 ferrite-bead.sym
{
T 41400 34950 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 41400 35150 5 10 0 0 0 0 1
device=FB
T 41600 34250 5 6 1 1 0 3 1
refdes=FB2
}
C 41900 34600 1 0 0 resistorpack6.sym
{
T 42100 35900 5 10 0 0 0 0 1
footprint=JUMPER6
T 42100 36100 5 10 0 0 0 0 1
device=resistorpack6
T 42950 35000 5 8 1 1 0 2 1
refdes=RP1
T 42950 34850 5 8 1 1 0 2 1
value=1k
}
C 43000 35300 1 270 0 PLUS5V-circle.sym
{
T 44100 35200 5 10 0 0 270 0 1
device=PLUS5V-circle
T 43250 35200 5 8 1 1 0 1 1
value=+5V
}
N 41800 34200 43200 34200 4
N 41800 34000 44200 34000 4
N 41800 33800 44500 33800 4
N 41800 33600 44200 33600 4
N 42200 34600 42200 33600 4
N 42400 34600 42400 34200 4
C 44900 33500 1 0 1 7406.sym
{
T 44700 33850 5 8 0 1 0 6 1
refdes=U9
T 44900 33500 5 10 0 0 0 0 1
slot=5
}
N 42600 34600 42600 33800 4
C 40500 31900 1 0 0 output.sym
{
T 40575 32600 5 10 0 0 0 0 1
device=output
T 40450 32000 4 8 1 1 0 7 1
netname=CST WRT
}
N 40800 32000 44700 32000 4
N 43000 32000 43000 33800 4
N 42800 34600 42800 34000 4
N 43200 31800 45000 31800 4
N 43100 34000 43100 31900 4
N 40800 32200 44500 32200 4
N 40800 32400 44300 32400 4
C 40500 32300 1 0 0 output.sym
{
T 40575 33000 5 10 0 0 0 0 1
device=output
T 40450 32400 4 8 1 1 0 7 1
netname=CST MTR
}
C 40500 32100 1 0 0 output.sym
{
T 40575 32800 5 10 0 0 0 0 1
device=output
T 40450 32200 4 8 1 1 0 7 1
netname=CST RD
}
C 40500 31100 1 0 0 output.sym
{
T 40575 31800 5 10 0 0 0 0 1
device=output
T 40450 31200 4 8 1 1 0 7 1
netname=MUX
}
N 40800 31200 45000 31200 4
N 43600 34200 43900 34200 4
C 44200 36600 1 0 0 capacitor.sym
{
T 44300 37400 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 44300 37600 5 10 0 0 0 0 1
device=capacitor
T 44450 36825 5 8 1 1 0 0 1
refdes=C34
T 44450 36775 5 8 1 1 0 2 1
value=100n
}
C 44200 36300 1 0 0 GND.sym
{
T 44300 37200 5 10 0 0 0 0 1
device=GND
}
C 44200 37000 1 0 0 PLUS5V-circle.sym
{
T 44300 38100 5 10 0 0 0 0 1
device=PLUS5V-circle
T 44300 37250 5 8 1 1 0 3 1
value=+5V
}
T 53900 40450 9 10 1 0 0 1 1
251788 REV. A
C 58600 36800 1 270 1 connector3-3.sym
{
T 59958 36895 5 10 0 0 90 2 1
device=3-way connector
T 59095 37292 5 10 1 1 0 3 1
refdes=CN9
T 59758 36895 5 10 0 0 90 2 1
footprint=JUMPER3
T 59100 37600 5 10 1 1 0 3 1
description=LED CONNECTOR
}
C 59000 36500 1 0 0 GND.sym
{
T 59100 37400 5 10 0 0 0 0 1
device=GND
}
C 59700 36300 1 0 0 resistor.sym
{
T 59800 37200 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 59900 36625 5 8 1 1 0 0 1
refdes=R14
T 59900 36575 5 8 1 1 0 2 1
value=470R
T 59800 37400 5 10 0 0 0 0 1
device=ressitor
}
C 59700 36900 1 0 0 PLUS5V-circle.sym
{
T 59800 38000 5 10 0 0 0 0 1
device=PLUS5V-circle
T 59800 37150 5 8 1 1 0 3 1
value=+5V
}
N 58900 36800 58900 36200 4
N 58900 36200 59800 36200 4
N 59800 36200 59800 36300 4
N 59300 36800 59300 36200 4
C 46600 36200 1 0 0 555-16.sym
{
T 46700 37500 5 10 0 0 0 0 1
footprint=DIP8
T 46650 37550 5 8 1 1 0 6 1
refdes=U10
T 46650 37400 5 8 1 1 0 6 1
device=555
}
C 47700 36200 1 0 0 capacitor-Japan.sym
{
T 47775 36900 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 47925 36425 5 8 1 1 0 0 1
refdes=C17
T 47925 36375 5 8 1 1 0 2 1
value=1u/16V
T 47775 37100 5 10 0 0 0 0 1
device=capacitor
}
C 47700 35900 1 0 0 GND.sym
{
T 47800 36800 5 10 0 0 0 0 1
device=GND
}
C 48600 36100 1 0 0 switch-SPST.sym
{
T 48600 36800 5 10 0 0 0 0 1
footprint=JUMPER2
T 49100 36150 5 8 1 1 0 8 1
refdes=RESET SW2
T 48600 37000 5 10 0 0 0 0 1
device=switch-SPST
}
C 49200 35800 1 0 0 GND.sym
{
T 49300 36700 5 10 0 0 0 0 1
device=GND
}
N 47400 36700 48600 36700 4
N 47800 36700 47800 36600 4
C 47700 37200 1 0 0 capacitor-Japan.sym
{
T 47775 37900 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 47775 38100 5 10 0 0 0 0 1
device=capacitor
T 47925 37425 5 8 1 1 0 0 1
refdes=C16
T 47925 37375 5 8 1 1 0 2 1
value=10u/25V
}
C 47700 36900 1 0 0 GND.sym
{
T 47800 37800 5 10 0 0 0 0 1
device=GND
}
N 47400 36900 47500 36900 4
N 47500 36900 47500 37700 4
N 47400 37100 47500 37100 4
C 46800 37400 1 0 0 PLUS5V-circle.sym
{
T 46900 38500 5 10 0 0 0 0 1
device=PLUS5V-circle
T 46900 37650 5 8 1 1 0 3 1
value=+5V
}
C 48000 37800 1 270 0 resistor.sym
{
T 48900 37700 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 48300 37950 5 8 1 1 0 3 1
refdes=R20
T 48300 37800 5 8 1 1 0 3 1
value=47k
T 49100 37700 5 10 0 0 270 0 1
device=ressitor
}
C 48600 37800 1 270 0 PLUS5V-circle.sym
{
T 49700 37700 5 10 0 0 270 0 1
device=PLUS5V-circle
T 48850 37700 5 8 1 1 0 1 1
value=+5V
}
N 47500 37700 48000 37700 4
N 47800 37600 47800 37700 4
C 48600 36800 1 270 0 resistor.sym
{
T 49500 36700 5 10 0 0 270 0 1
footprint=AXIAL_LAY 300
T 48900 36775 5 8 1 1 0 3 1
refdes=R21
T 48900 36625 5 8 1 1 0 5 1
value=100k
T 49700 36700 5 10 0 0 270 0 1
device=ressitor
}
C 49200 36800 1 270 0 PLUS5V-circle.sym
{
T 50300 36700 5 10 0 0 270 0 1
device=PLUS5V-circle
T 49450 36700 5 8 1 1 0 1 1
value=+5V
}
N 49300 36200 49200 36300 4
N 48500 36700 48500 36300 4
N 48500 36300 48600 36300 4
C 53100 30200 1 0 0 74257-16.sym
{
T 53200 32500 5 10 0 0 0 0 1
footprint=DIP16
T 53600 31500 5 10 1 1 90 4 1
device=74LS257
T 53800 30500 5 10 1 1 0 2 1
refdes=U7
}
C 53100 27800 1 0 0 74257-16.sym
{
T 53200 30100 5 10 0 0 0 0 1
footprint=DIP16
T 53600 29100 5 10 1 1 90 4 1
device=74LS257
T 53800 28100 5 10 1 1 0 2 1
refdes=U8
}
C 53300 27800 1 0 0 GND.sym
{
T 53400 28700 5 10 0 0 0 0 1
device=GND
}
C 53300 30200 1 0 0 GND.sym
{
T 53400 31100 5 10 0 0 0 0 1
device=GND
}
C 54200 27600 1 0 0 capacitor.sym
{
T 54300 28400 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 54300 28600 5 10 0 0 0 0 1
device=capacitor
T 54450 27825 5 8 1 1 0 0 1
refdes=C10
T 54450 27775 5 8 1 1 0 2 1
value=100n
}
C 54200 27300 1 0 0 GND.sym
{
T 54300 28200 5 10 0 0 0 0 1
device=GND
}
C 54200 28000 1 0 0 PLUS5V-circle.sym
{
T 54300 29100 5 10 0 0 0 0 1
device=PLUS5V-circle
T 54300 28250 5 8 1 1 0 3 1
value=+5V
}
C 56000 29100 1 0 0 4416.sym
{
T 56100 31600 5 10 0 0 0 0 1
footprint=DIP18
T 56600 30150 5 10 1 1 0 5 1
device=4416
T 56600 30250 5 10 1 1 0 3 1
refdes=U5
}
C 57800 29100 1 0 0 4416.sym
{
T 57900 31600 5 10 0 0 0 0 1
footprint=DIP18
T 58400 30150 5 10 1 1 0 5 1
device=4416
T 58400 30250 5 10 1 1 0 3 1
refdes=U6
}
C 57200 29100 1 0 0 GND.sym
{
T 57300 30000 5 10 0 0 0 0 1
device=GND
}
N 57200 29500 57300 29500 4
N 57300 29500 57300 29400 4
C 59000 29100 1 0 0 GND.sym
{
T 59100 30000 5 10 0 0 0 0 1
device=GND
}
N 59000 29500 59100 29500 4
N 59100 29500 59100 29400 4
C 57300 31400 1 0 0 capacitor.sym
{
T 57400 32200 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 57400 32400 5 10 0 0 0 0 1
device=capacitor
T 57550 31625 5 8 1 1 0 0 1
refdes=C7
T 57550 31575 5 8 1 1 0 2 1
value=220n
}
C 57300 31100 1 0 0 GND.sym
{
T 57400 32000 5 10 0 0 0 0 1
device=GND
}
C 57300 31800 1 0 0 PLUS5V-circle.sym
{
T 57400 32900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 57400 32050 5 8 1 1 0 3 1
value=+5V
}
C 59100 31400 1 0 0 capacitor.sym
{
T 59200 32200 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 59200 32400 5 10 0 0 0 0 1
device=capacitor
T 59350 31625 5 8 1 1 0 0 1
refdes=C8
T 59350 31575 5 8 1 1 0 2 1
value=220n
}
C 59100 31100 1 0 0 GND.sym
{
T 59200 32000 5 10 0 0 0 0 1
device=GND
}
C 59100 31800 1 0 0 PLUS5V-circle.sym
{
T 59200 32900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 59200 32050 5 8 1 1 0 3 1
value=+5V
}
U 47000 33400 60300 33400 10 0
N 56300 31500 56300 31800 4
{
T 56275 31525 4 8 1 1 90 0 1
netname=D0
}
U 56100 32000 56000 32100 10 0
N 58100 31500 58100 31800 4
{
T 58075 31525 4 8 1 1 90 0 1
netname=D4
}
U 58000 31900 57800 32100 10 0
N 56500 31500 56500 31800 4
{
T 56475 31525 4 8 1 1 90 0 1
netname=D1
}
N 56700 31500 56700 31800 4
{
T 56675 31525 4 8 1 1 90 0 1
netname=D2
}
N 56900 31500 56900 31800 4
{
T 56875 31525 4 8 1 1 90 0 1
netname=D3
}
N 58300 31500 58300 31800 4
{
T 58275 31525 4 8 1 1 90 0 1
netname=D5
}
N 58500 31500 58500 31800 4
{
T 58475 31525 4 8 1 1 90 0 1
netname=D6
}
N 58700 31500 58700 31800 4
{
T 58675 31525 4 8 1 1 90 0 1
netname=D7
}
N 56300 28700 56300 29100 4
N 56300 28700 60300 28700 4
N 58100 29100 58100 28800 4
N 56600 28500 60300 28500 4
N 56600 29100 56600 28500 4
N 58400 29100 58400 28600 4
C 60700 33300 1 0 1 output.sym
{
T 60625 34000 5 10 0 0 0 6 1
device=output
T 60750 33400 4 8 1 1 0 1 1
netname=D0~D7
}
C 60600 28600 1 0 1 output.sym
{
T 60525 29300 5 10 0 0 0 6 1
device=output
T 60650 28700 4 8 1 1 0 1 1
netname=\_RAS\_
}
N 52700 26200 52700 26500 4
{
T 52675 26225 4 8 1 1 90 0 1
netname=D4
}
N 52900 26200 52900 26500 4
{
T 52875 26225 4 8 1 1 90 0 1
netname=D5
}
N 53100 26200 53100 26500 4
{
T 53075 26225 4 8 1 1 90 0 1
netname=D6
}
N 53300 26200 53300 26500 4
{
T 53275 26225 4 8 1 1 90 0 1
netname=D7
}
N 51900 26200 51900 26500 4
{
T 51875 26225 4 8 1 1 90 0 1
netname=D0
}
N 52100 26200 52100 26500 4
{
T 52075 26225 4 8 1 1 90 0 1
netname=D1
}
N 52300 26200 52300 26500 4
{
T 52275 26225 4 8 1 1 90 0 1
netname=D2
}
N 52500 26200 52500 26500 4
{
T 52475 26225 4 8 1 1 90 0 1
netname=D3
}
C 60700 33700 1 0 1 output.sym
{
T 60625 34400 5 10 0 0 0 6 1
device=output
T 60750 33800 4 8 1 1 0 1 1
netname=A0~A15
}
C 60700 33500 1 0 1 output.sym
{
T 60625 34200 5 10 0 0 0 6 1
device=output
T 60750 33600 4 8 1 1 0 1 1
netname=R/\_W
}
U 47200 33800 60300 33800 10 0
N 56900 29100 56900 29000 4
N 57000 28900 59800 28900 4
N 58700 29100 58700 29000 4
N 60400 33600 46900 33600 4
N 59800 28900 59900 29000 4
N 59900 29000 59900 33500 4
C 50800 34800 1 0 0 23128-16K-ROM.sym
{
T 50900 38500 5 10 0 0 0 0 1
footprint=DIP28
T 51800 36450 5 10 1 1 0 5 1
device=23128
T 51800 36550 5 10 1 1 0 3 1
refdes=U3
T 51800 36200 5 6 1 1 0 5 1
comment=BASIC
}
C 52900 37400 1 0 0 capacitor.sym
{
T 53000 38200 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 53000 38400 5 10 0 0 0 0 1
device=capacitor
T 53150 37625 5 8 1 1 0 0 1
refdes=C5
T 53150 37575 5 8 1 1 0 2 1
value=100n
}
C 52900 37100 1 0 0 GND.sym
{
T 53000 38000 5 10 0 0 0 0 1
device=GND
}
C 52900 37800 1 0 0 PLUS5V-circle.sym
{
T 53000 38900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 53000 38050 5 8 1 1 0 3 1
value=+5V
}
C 52200 38200 1 0 0 PLUS5V-circle.sym
{
T 52300 39300 5 10 0 0 0 0 1
device=PLUS5V-circle
T 52300 38450 5 8 1 1 0 3 1
value=+5V
}
C 52700 38300 1 0 0 GND.sym
{
T 52800 39200 5 10 0 0 0 0 1
device=GND
}
N 51900 34500 51900 34800 4
{
T 51875 34775 4 8 1 1 90 6 1
netname=D4
}
N 52100 34500 52100 34800 4
{
T 52075 34775 4 8 1 1 90 6 1
netname=D5
}
N 52300 34500 52300 34800 4
{
T 52275 34775 4 8 1 1 90 6 1
netname=D6
}
N 52500 34500 52500 34800 4
{
T 52475 34775 4 8 1 1 90 6 1
netname=D7
}
N 51100 34500 51100 34800 4
{
T 51075 34775 4 8 1 1 90 6 1
netname=D0
}
N 51300 34500 51300 34800 4
{
T 51275 34775 4 8 1 1 90 6 1
netname=D1
}
N 51500 34500 51500 34800 4
{
T 51475 34775 4 8 1 1 90 6 1
netname=D2
}
N 51700 34500 51700 34800 4
{
T 51675 34775 4 8 1 1 90 6 1
netname=D3
}
U 50900 34300 50800 34200 10 0
N 51300 38200 51300 39200 4
N 51400 39300 58400 39300 4
C 50700 28900 1 0 0 connector20-3.sym
{
T 50795 33558 5 10 0 0 0 0 1
device=20-way connector
T 51200 29900 5 10 1 1 90 2 1
refdes=CN2
T 50795 33358 5 10 0 0 0 0 1
footprint=JUMPER20
}
C 50100 29200 1 0 0 GND.sym
{
T 50200 30100 5 10 0 0 0 0 1
device=GND
}
N 50700 29800 50300 29800 4
N 50200 29700 50200 29500 4
C 50300 29200 1 0 0 ferrite-bead.sym
{
T 50300 29950 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50500 29250 5 6 1 1 0 3 1
refdes=FB46
T 50300 30150 5 10 0 0 0 0 1
device=FB
}
C 50300 29600 1 0 0 ferrite-bead.sym
{
T 50300 30350 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50500 29650 5 6 1 1 0 3 1
refdes=FB56
T 50300 30550 5 10 0 0 0 0 1
device=FB
}
C 50300 30200 1 0 0 ferrite-bead.sym
{
T 50300 30950 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50500 30250 5 6 1 1 0 3 1
refdes=FB48
T 50300 31150 5 10 0 0 0 0 1
device=FB
}
C 50300 32800 1 0 0 ferrite-bead.sym
{
T 50300 33550 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 33750 5 10 0 0 0 0 1
device=FB
T 50500 32850 5 6 1 1 0 3 1
refdes=FB41
}
C 50300 30600 1 0 0 ferrite-bead.sym
{
T 50300 31350 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 31550 5 10 0 0 0 0 1
device=FB
T 50500 30650 5 6 1 1 0 3 1
refdes=FB42
}
C 50300 31400 1 0 0 ferrite-bead.sym
{
T 50300 32150 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 32350 5 10 0 0 0 0 1
device=FB
T 50500 31450 5 6 1 1 0 3 1
refdes=FB43
}
C 50300 31200 1 0 0 ferrite-bead.sym
{
T 50300 31950 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 32150 5 10 0 0 0 0 1
device=FB
T 50500 31250 5 6 1 1 0 3 1
refdes=FB44
}
C 50300 31600 1 0 0 ferrite-bead.sym
{
T 50300 32350 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 32550 5 10 0 0 0 0 1
device=FB
T 50500 31650 5 6 1 1 0 3 1
refdes=FB45
}
C 50300 32200 1 0 0 ferrite-bead.sym
{
T 50300 32950 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 33150 5 10 0 0 0 0 1
device=FB
T 50500 32250 5 6 1 1 0 3 1
refdes=FB47
}
C 50300 32600 1 0 0 ferrite-bead.sym
{
T 50300 33350 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 33550 5 10 0 0 0 0 1
device=FB
T 50500 32650 5 6 1 1 0 3 1
refdes=FB49
}
C 50300 32000 1 0 0 ferrite-bead.sym
{
T 50300 32750 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 32950 5 10 0 0 0 0 1
device=FB
T 50500 32050 5 6 1 1 0 3 1
refdes=FB50
}
C 50300 31800 1 0 0 ferrite-bead.sym
{
T 50300 32550 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 32750 5 10 0 0 0 0 1
device=FB
T 50500 31850 5 6 1 1 0 3 1
refdes=FB51
}
C 50300 32400 1 0 0 ferrite-bead.sym
{
T 50300 33150 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 33350 5 10 0 0 0 0 1
device=FB
T 50500 32450 5 6 1 1 0 3 1
refdes=FB52
}
C 50300 30400 1 0 0 ferrite-bead.sym
{
T 50300 31150 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 31350 5 10 0 0 0 0 1
device=FB
T 50500 30450 5 6 1 1 0 3 1
refdes=FB53
}
C 50300 30800 1 0 0 ferrite-bead.sym
{
T 50300 31550 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 31750 5 10 0 0 0 0 1
device=FB
T 50500 30850 5 6 1 1 0 3 1
refdes=FB54
}
C 50300 31000 1 0 0 ferrite-bead.sym
{
T 50300 31750 5 10 0 0 0 0 1
footprint=AXIAL-UPRIGHT-140
T 50300 31950 5 10 0 0 0 0 1
device=FB
T 50500 31050 5 6 1 1 0 3 1
refdes=FB55
}
T 51200 30350 9 10 1 0 90 2 1
KEYBOARD
C 47600 30100 1 0 0 6529.sym
{
T 47700 32900 5 10 0 0 0 0 1
footprint=DIP20
T 48400 32450 5 10 1 1 0 0 1
device=6529B
T 48400 32650 5 10 1 1 0 0 1
refdes=U13
}
C 48600 32900 1 0 1 output.sym
{
T 48525 33600 5 10 0 0 0 6 1
device=output
T 48700 33000 4 8 1 1 0 1 1
netname=KEY PORT CS
}
N 48100 32600 48100 32900 4
N 48200 33000 48300 33000 4
N 48900 32200 49800 32800 4
N 50300 30600 50200 30600 4
N 48500 32000 48400 32000 4
N 48400 31800 49700 31800 4
N 50200 31400 50300 31400 4
N 48400 31600 48500 31600 4
N 48900 31200 50300 31200 4
N 48400 31400 50000 31400 4
N 50200 31600 50300 31600 4
N 48400 31200 48500 31200 4
N 50100 29200 50300 29200 4
N 48400 31000 48500 31000 4
N 49600 32200 50300 32200 4
N 48400 30800 48500 30800 4
N 50200 30200 50300 30200 4
N 50200 30600 48500 32000 4
N 50200 30200 48500 30800 4
N 50100 29200 48500 31200 4
N 48900 31200 48500 31600 4
N 48500 31000 49600 32200 4
N 50200 31400 49700 31800 4
N 47300 31400 47600 31400 4
{
T 47575 31425 4 8 1 1 0 6 1
netname=D4
}
N 47300 31200 47600 31200 4
{
T 47575 31225 4 8 1 1 0 6 1
netname=D5
}
N 47300 31000 47600 31000 4
{
T 47575 31025 4 8 1 1 0 6 1
netname=D6
}
N 47300 30800 47600 30800 4
{
T 47575 30825 4 8 1 1 0 6 1
netname=D7
}
N 47300 32200 47600 32200 4
{
T 47575 32225 4 8 1 1 0 6 1
netname=D0
}
N 47300 32000 47600 32000 4
{
T 47575 32025 4 8 1 1 0 6 1
netname=D1
}
N 47300 31800 47600 31800 4
{
T 47575 31825 4 8 1 1 0 6 1
netname=D2
}
N 47300 31600 47600 31600 4
{
T 47575 31625 4 8 1 1 0 6 1
netname=D3
}
U 47100 32400 46900 32600 10 0
U 46900 33300 47000 33400 10 0
C 45000 30400 1 0 0 7501-CPU.sym
{
T 45100 36300 5 10 0 0 0 0 1
footprint=DIP40
T 45600 33150 5 10 1 1 0 5 1
device=7501
T 45600 33250 5 10 1 1 0 3 1
refdes=U2
}
C 46200 36200 1 0 1 7406.sym
{
T 46000 36850 5 8 1 1 0 3 1
refdes=U9
T 46200 36200 5 10 0 0 0 0 1
slot=1
T 46000 36700 5 8 1 1 0 3 1
device=7406
}
C 43600 33900 1 0 1 7406.sym
{
T 43400 34550 5 8 1 1 0 3 1
refdes=U9
T 43600 33900 5 10 0 0 0 0 1
slot=2
T 43400 34400 5 8 1 1 0 3 1
device=7406
}
N 46600 36500 46200 36500 4
N 46400 36500 46400 36300 4
N 46300 36200 45000 36200 4
N 44200 35400 44200 34500 4
N 45000 32600 44900 32600 4
N 44900 32600 44500 32200 4
N 45000 33000 44900 33000 4
N 44900 33000 44300 32400 4
N 44700 32000 44900 32200 4
N 44900 32200 45000 32200 4
C 44900 33900 1 0 1 7406.sym
{
T 44700 34250 5 8 0 1 0 6 1
refdes=U9
T 44900 33900 5 10 0 0 0 0 1
slot=6
}
N 44900 34200 45000 34200 4
N 44500 34200 44400 34200 4
N 44400 34200 44200 34000 4
N 44900 33800 45000 33800 4
C 44900 33100 1 0 1 7406.sym
{
T 44700 33450 5 8 0 1 0 6 1
refdes=U9
T 44900 33100 5 10 0 0 0 0 1
slot=4
}
N 44900 33400 45000 33400 4
N 44500 33400 44400 33400 4
N 44400 33400 44200 33600 4
N 43200 31800 43100 31900 4
C 40500 35800 1 0 0 output.sym
{
T 40575 36500 5 10 0 0 0 0 1
device=output
T 40450 35900 4 8 1 1 0 7 1
netname=PHI0
}
N 40800 35900 43900 35900 4
N 41700 34400 41600 34500 4
N 41900 34400 42000 34500 4
N 42000 34500 42000 34600 4
N 41700 34400 41900 34400 4
N 41600 34500 41600 35600 4
N 45600 36000 45600 36500 4
N 44000 35700 40800 35700 4
N 41600 35600 41700 35700 4
C 40500 35600 1 0 0 output.sym
{
T 40575 36300 5 10 0 0 0 0 1
device=output
T 40450 35700 4 8 1 1 0 7 1
netname=\_RESET
}
N 44200 34500 43900 34200 4
N 46300 36200 46400 36300 4
N 44200 35400 45000 36200 4
N 46500 34800 46200 34800 4
{
T 46225 34825 4 8 1 1 0 0 1
netname=A4
}
N 46500 34600 46200 34600 4
{
T 46225 34625 4 8 1 1 0 0 1
netname=A5
}
N 46500 34400 46200 34400 4
{
T 46225 34425 4 8 1 1 0 0 1
netname=A6
}
N 46500 34200 46200 34200 4
{
T 46225 34225 4 8 1 1 0 0 1
netname=A7
}
N 46500 35600 46200 35600 4
{
T 46225 35625 4 8 1 1 0 0 1
netname=A0
}
N 46500 35400 46200 35400 4
{
T 46225 35425 4 8 1 1 0 0 1
netname=A1
}
N 46500 35200 46200 35200 4
{
T 46225 35225 4 8 1 1 0 0 1
netname=A2
}
N 46500 35000 46200 35000 4
{
T 46225 35025 4 8 1 1 0 0 1
netname=A3
}
N 46200 31400 46500 31400 4
{
T 46225 31425 4 8 1 1 0 0 1
netname=D4
}
N 46200 31200 46500 31200 4
{
T 46225 31225 4 8 1 1 0 0 1
netname=D5
}
N 46200 31000 46500 31000 4
{
T 46225 31025 4 8 1 1 0 0 1
netname=D6
}
N 46200 30800 46500 30800 4
{
T 46225 30825 4 8 1 1 0 0 1
netname=D7
}
N 46200 32200 46500 32200 4
{
T 46225 32225 4 8 1 1 0 0 1
netname=D0
}
N 46200 32000 46500 32000 4
{
T 46225 32025 4 8 1 1 0 0 1
netname=D1
}
N 46200 31800 46500 31800 4
{
T 46225 31825 4 8 1 1 0 0 1
netname=D2
}
N 46200 31600 46500 31600 4
{
T 46225 31625 4 8 1 1 0 0 1
netname=D3
}
U 46700 32400 46900 32600 10 0
N 46500 33200 46200 33200 4
{
T 46225 33225 4 8 1 1 0 0 1
netname=A12
}
N 46500 33000 46200 33000 4
{
T 46225 33025 4 8 1 1 0 0 1
netname=A13
}
N 46500 32800 46200 32800 4
{
T 46225 32825 4 8 1 1 0 0 1
netname=A14
}
N 46500 32600 46200 32600 4
{
T 46225 32625 4 8 1 1 0 0 1
netname=A15
}
N 46500 34000 46200 34000 4
{
T 46225 34025 4 8 1 1 0 0 1
netname=A8
}
N 46200 33800 46500 33800 4
{
T 46225 33825 4 8 1 1 0 0 1
netname=A9
}
N 46500 33600 46200 33600 4
{
T 46225 33625 4 8 1 1 0 0 1
netname=A10
}
N 46500 33400 46200 33400 4
{
T 46225 33425 4 8 1 1 0 0 1
netname=A11
}
N 48100 32900 48200 33000 4
U 46900 33300 46900 32600 10 0
N 47900 30400 47900 30300 4
N 47800 30200 45700 30200 4
N 45600 30400 45600 30300 4
N 46800 33500 46800 30700 4
N 46800 33500 46900 33600 4
N 50500 37000 50800 37000 4
{
T 50775 37025 4 8 1 1 0 6 1
netname=A4
}
N 50500 36800 50800 36800 4
{
T 50775 36825 4 8 1 1 0 6 1
netname=A5
}
N 50500 36600 50800 36600 4
{
T 50775 36625 4 8 1 1 0 6 1
netname=A6
}
N 50500 36400 50800 36400 4
{
T 50775 36425 4 8 1 1 0 6 1
netname=A7
}
N 50500 37800 50800 37800 4
{
T 50775 37825 4 8 1 1 0 6 1
netname=A0
}
N 50500 37600 50800 37600 4
{
T 50775 37625 4 8 1 1 0 6 1
netname=A1
}
N 50500 37400 50800 37400 4
{
T 50775 37425 4 8 1 1 0 6 1
netname=A2
}
N 50500 37200 50800 37200 4
{
T 50775 37225 4 8 1 1 0 6 1
netname=A3
}
N 50500 35400 50800 35400 4
{
T 50775 35425 4 8 1 1 0 6 1
netname=A12
}
N 50500 35200 50800 35200 4
{
T 50775 35225 4 8 1 1 0 6 1
netname=A13
}
N 50500 36200 50800 36200 4
{
T 50775 36225 4 8 1 1 0 6 1
netname=A8
}
N 50500 36000 50800 36000 4
{
T 50775 36025 4 8 1 1 0 6 1
netname=A9
}
N 50500 35800 50800 35800 4
{
T 50775 35825 4 8 1 1 0 6 1
netname=A10
}
N 50500 35600 50800 35600 4
{
T 50775 35625 4 8 1 1 0 6 1
netname=A11
}
U 50300 37600 50300 33900 10 0
U 50300 33900 50200 33800 10 0
U 50800 34200 50800 33500 10 0
U 50800 33500 50700 33400 10 0
C 54200 34800 1 0 0 23128-16K-ROM.sym
{
T 54300 38500 5 10 0 0 0 0 1
footprint=DIP28
T 55200 36450 5 10 1 1 0 5 1
device=23128
T 55200 36550 5 10 1 1 0 3 1
refdes=U4
T 55200 36200 5 6 1 1 0 5 1
comment=KERNAL
}
C 56300 37400 1 0 0 capacitor.sym
{
T 56400 38200 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 56400 38400 5 10 0 0 0 0 1
device=capacitor
T 56550 37625 5 8 1 1 0 0 1
refdes=C6
T 56550 37575 5 8 1 1 0 2 1
value=100n
}
C 56300 37100 1 0 0 GND.sym
{
T 56400 38000 5 10 0 0 0 0 1
device=GND
}
C 56300 37800 1 0 0 PLUS5V-circle.sym
{
T 56400 38900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 56400 38050 5 8 1 1 0 3 1
value=+5V
}
C 55600 38200 1 0 0 PLUS5V-circle.sym
{
T 55700 39300 5 10 0 0 0 0 1
device=PLUS5V-circle
T 55700 38450 5 8 1 1 0 3 1
value=+5V
}
N 55200 38200 55200 38700 4
N 55300 38800 56100 38800 4
N 56200 38700 56200 38600 4
C 56100 38300 1 0 0 GND.sym
{
T 56200 39200 5 10 0 0 0 0 1
device=GND
}
N 55300 34500 55300 34800 4
{
T 55275 34775 4 8 1 1 90 6 1
netname=D4
}
N 55500 34500 55500 34800 4
{
T 55475 34775 4 8 1 1 90 6 1
netname=D5
}
N 55700 34500 55700 34800 4
{
T 55675 34775 4 8 1 1 90 6 1
netname=D6
}
N 55900 34500 55900 34800 4
{
T 55875 34775 4 8 1 1 90 6 1
netname=D7
}
N 54500 34500 54500 34800 4
{
T 54475 34775 4 8 1 1 90 6 1
netname=D0
}
N 54700 34500 54700 34800 4
{
T 54675 34775 4 8 1 1 90 6 1
netname=D1
}
N 54900 34500 54900 34800 4
{
T 54875 34775 4 8 1 1 90 6 1
netname=D2
}
N 55100 34500 55100 34800 4
{
T 55075 34775 4 8 1 1 90 6 1
netname=D3
}
U 54300 34300 54200 34200 10 0
U 55700 34300 54300 34300 10 0
N 54700 38200 54700 39000 4
N 54800 39100 58400 39100 4
N 53900 37000 54200 37000 4
{
T 54175 37025 4 8 1 1 0 6 1
netname=A4
}
N 53900 36800 54200 36800 4
{
T 54175 36825 4 8 1 1 0 6 1
netname=A5
}
N 53900 36600 54200 36600 4
{
T 54175 36625 4 8 1 1 0 6 1
netname=A6
}
N 53900 36400 54200 36400 4
{
T 54175 36425 4 8 1 1 0 6 1
netname=A7
}
N 53900 37800 54200 37800 4
{
T 54175 37825 4 8 1 1 0 6 1
netname=A0
}
N 53900 37600 54200 37600 4
{
T 54175 37625 4 8 1 1 0 6 1
netname=A1
}
N 53900 37400 54200 37400 4
{
T 54175 37425 4 8 1 1 0 6 1
netname=A2
}
N 53900 37200 54200 37200 4
{
T 54175 37225 4 8 1 1 0 6 1
netname=A3
}
N 53900 35400 54200 35400 4
{
T 54175 35425 4 8 1 1 0 6 1
netname=A12
}
N 53900 35200 54200 35200 4
{
T 54175 35225 4 8 1 1 0 6 1
netname=A13
}
N 53900 36200 54200 36200 4
{
T 54175 36225 4 8 1 1 0 6 1
netname=A8
}
N 53900 36000 54200 36000 4
{
T 54175 36025 4 8 1 1 0 6 1
netname=A9
}
N 53900 35800 54200 35800 4
{
T 54175 35825 4 8 1 1 0 6 1
netname=A10
}
N 53900 35600 54200 35600 4
{
T 54175 35625 4 8 1 1 0 6 1
netname=A11
}
U 53700 37600 53700 33900 10 0
U 53700 33900 53600 33800 10 0
U 54200 34200 54200 33500 10 0
U 54200 33500 54100 33400 10 0
C 47400 32600 1 0 0 capacitor.sym
{
T 47500 33400 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 47500 33600 5 10 0 0 0 0 1
device=capacitor
T 47650 32825 5 8 1 1 0 0 1
refdes=C33
T 47650 32775 5 8 1 1 0 2 1
value=100n
}
C 47400 32300 1 0 0 GND.sym
{
T 47500 33200 5 10 0 0 0 0 1
device=GND
}
C 47400 33000 1 0 0 PLUS5V-circle.sym
{
T 47500 34100 5 10 0 0 0 0 1
device=PLUS5V-circle
T 47500 33250 5 8 1 1 0 3 1
value=+5V
}
C 55900 29500 1 90 0 resistor.sym
{
T 55000 29600 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 29525 5 8 1 1 0 5 1
refdes=RP4
T 55600 29375 5 8 1 1 0 5 1
value=68R
T 54800 29600 5 10 0 0 90 0 1
device=resistor
}
C 55900 30900 1 90 0 resistor.sym
{
T 55000 31000 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 31225 5 8 1 1 0 3 1
refdes=RP3
T 55600 31075 5 8 1 1 0 3 1
value=68R
T 54800 31000 5 10 0 0 90 0 1
device=resistor
}
C 55900 30700 1 90 0 resistor.sym
{
T 55000 30800 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 31025 5 8 0 1 0 3 1
refdes=RP3
T 55600 30875 5 8 0 1 0 3 1
value=68R
T 54800 30800 5 10 0 0 90 0 1
device=resistor
}
C 55900 30500 1 90 0 resistor.sym
{
T 55000 30600 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 30825 5 8 0 1 0 3 1
refdes=RP3
T 55600 30675 5 8 0 1 0 3 1
value=68R
T 54800 30600 5 10 0 0 90 0 1
device=resistor
}
C 55900 30300 1 90 0 resistor.sym
{
T 55000 30400 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 30625 5 8 0 1 0 3 1
refdes=RP3
T 55600 30475 5 8 0 1 0 3 1
value=68R
T 54800 30400 5 10 0 0 90 0 1
device=resistor
}
C 55900 29700 1 90 0 resistor.sym
{
T 55000 29800 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 29725 5 8 0 1 0 5 1
refdes=RP4
T 55600 29575 5 8 0 1 0 5 1
value=68R
T 54800 29800 5 10 0 0 90 0 1
device=resistor
}
C 55900 29900 1 90 0 resistor.sym
{
T 55000 30000 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 29925 5 8 0 1 0 5 1
refdes=RP4
T 55600 29775 5 8 0 1 0 5 1
value=68R
T 54800 30000 5 10 0 0 90 0 1
device=resistor
}
C 55900 30100 1 90 0 resistor.sym
{
T 55000 30200 5 10 0 0 90 0 1
footprint=AXIAL_LAY 300
T 55600 30125 5 8 0 1 0 5 1
refdes=RP4
T 55600 29975 5 8 0 1 0 5 1
value=68R
T 54800 30200 5 10 0 0 90 0 1
device=resistor
}
N 55900 31000 57700 31000 4
N 55900 30800 57700 30800 4
N 55900 30600 57700 30600 4
N 55900 30400 57700 30400 4
N 55900 30200 57700 30200 4
N 55900 30000 57700 30000 4
N 55900 29800 57700 29800 4
N 55900 29600 57700 29600 4
N 60400 33400 60300 33400 4
N 60300 33800 60400 33800 4
N 55900 29600 56000 29700 4
N 55900 31000 56000 31100 4
N 55900 30800 56000 30900 4
N 55900 30600 56000 30700 4
N 55900 30400 56000 30500 4
N 55900 29800 56000 29900 4
N 55900 30000 56000 30100 4
N 55900 30200 56000 30300 4
N 54100 29700 54200 29700 4
N 54200 30900 54100 30900 4
N 54400 32100 54100 32100 4
N 54100 29300 54300 29300 4
N 54100 31300 54300 31300 4
N 54100 28500 54500 28500 4
N 54100 28900 54400 28900 4
N 54300 31700 54100 31700 4
U 52300 33800 52400 33700 10 0
U 52400 33700 52400 28600 10 0
N 52600 29600 53100 29600 4
{
T 53075 29625 4 8 1 1 0 6 1
netname=A4
}
N 52600 29200 53100 29200 4
{
T 53075 29225 4 8 1 1 0 6 1
netname=A5
}
N 52600 28800 53100 28800 4
{
T 53075 28825 4 8 1 1 0 6 1
netname=A6
}
N 52600 28400 53100 28400 4
{
T 53075 28425 4 8 1 1 0 6 1
netname=A7
}
N 52600 32000 53100 32000 4
{
T 53075 32025 4 8 1 1 0 6 1
netname=A0
}
N 52600 31600 53100 31600 4
{
T 53075 31625 4 8 1 1 0 6 1
netname=A1
}
N 52600 31200 53100 31200 4
{
T 53075 31225 4 8 1 1 0 6 1
netname=A2
}
N 52600 30800 53100 30800 4
{
T 53075 30825 4 8 1 1 0 6 1
netname=A3
}
N 52600 29400 53100 29400 4
{
T 53075 29425 4 8 1 1 0 6 1
netname=A12
}
N 52600 29000 53100 29000 4
{
T 53075 29025 4 8 1 1 0 6 1
netname=A13
}
N 52600 31800 53100 31800 4
{
T 53075 31825 4 8 1 1 0 6 1
netname=A8
}
N 52600 31400 53100 31400 4
{
T 53075 31425 4 8 1 1 0 6 1
netname=A9
}
N 52600 31000 53100 31000 4
{
T 53075 31025 4 8 1 1 0 6 1
netname=A10
}
N 52600 29800 53100 29800 4
{
T 53075 29825 4 8 1 1 0 6 1
netname=A11
}
C 53100 32100 1 90 0 PLUS5V-circle.sym
{
T 52000 32200 5 10 0 0 90 0 1
device=PLUS5V-circle
T 52850 32200 5 8 1 1 0 7 1
value=+5V
}
C 53100 28500 1 90 0 PLUS5V-circle.sym
{
T 52000 28600 5 10 0 0 90 0 1
device=PLUS5V-circle
T 52850 28600 5 8 1 1 0 7 1
value=+5V
}
N 45900 26500 45900 26200 4
{
T 45875 26225 4 8 1 1 90 0 1
netname=A11
}
N 46100 26500 46100 26200 4
{
T 46075 26225 4 8 1 1 90 0 1
netname=A10
}
N 46300 26500 46300 26200 4
{
T 46275 26225 4 8 1 1 90 0 1
netname=A9
}
N 46500 26500 46500 26200 4
{
T 46475 26225 4 8 1 1 90 0 1
netname=A8
}
N 45100 26500 45100 26200 4
{
T 45075 26225 4 8 1 1 90 0 1
netname=A15
}
N 45300 26500 45300 26200 4
{
T 45275 26225 4 8 1 1 90 0 1
netname=A14
}
N 45500 26500 45500 26200 4
{
T 45475 26225 4 8 1 1 90 0 1
netname=A13
}
N 45700 26500 45700 26200 4
{
T 45675 26225 4 8 1 1 90 0 1
netname=A12
}
N 47500 26500 47500 26200 4
{
T 47475 26225 4 8 1 1 90 0 1
netname=A3
}
N 47700 26500 47700 26200 4
{
T 47675 26225 4 8 1 1 90 0 1
netname=A2
}
N 47900 26500 47900 26200 4
{
T 47875 26225 4 8 1 1 90 0 1
netname=A1
}
N 48100 26500 48100 26200 4
{
T 48075 26225 4 8 1 1 90 0 1
netname=A0
}
N 46700 26500 46700 26200 4
{
T 46675 26225 4 8 1 1 90 0 1
netname=A7
}
N 46900 26200 46900 26500 4
{
T 46875 26225 4 8 1 1 90 0 1
netname=A6
}
N 47100 26500 47100 26200 4
{
T 47075 26225 4 8 1 1 90 0 1
netname=A5
}
N 47300 26500 47300 26200 4
{
T 47275 26225 4 8 1 1 90 0 1
netname=A4
}
U 56000 32100 56000 33300 10 0
U 57800 32100 57800 33300 10 0
U 56000 33300 55900 33400 10 0
U 57800 33300 57700 33400 10 0
N 54800 31000 55300 31000 4
{
T 55275 31025 4 8 1 1 0 6 1
netname=A0/+5V
}
N 54700 30800 55300 30800 4
{
T 55275 30825 4 8 1 1 0 6 1
netname=A1/A8
}
N 54600 30600 55300 30600 4
{
T 55275 30625 4 8 1 1 0 6 1
netname=A2/A9
}
N 54500 30400 55300 30400 4
{
T 55275 30425 4 8 1 1 0 6 1
netname=A3/A10
}
N 54500 30200 55300 30200 4
{
T 55275 30225 4 8 1 1 0 6 1
netname=A4/A11
}
N 54600 30000 55300 30000 4
{
T 55275 30025 4 8 1 1 0 6 1
netname=A5/A12
}
N 54700 29800 55300 29800 4
{
T 55275 29825 4 8 1 1 0 6 1
netname=A6/A13
}
N 54800 29600 55300 29600 4
{
T 55275 29625 4 8 1 1 0 6 1
netname=A7/+5V
}
N 54500 32000 54400 32100 4
N 54200 29700 54300 29800 4
N 54300 29300 54400 29400 4
N 54400 28900 54500 29000 4
N 54500 28500 54600 28600 4
N 54400 31600 54300 31700 4
N 54400 31200 54300 31300 4
N 54300 30800 54200 30900 4
N 54800 31000 54700 31100 4
N 54700 29500 54800 29600 4
N 54600 29700 54700 29800 4
N 54500 29900 54600 30000 4
N 54600 30600 54500 30700 4
N 54700 30800 54600 30900 4
N 54500 32000 54700 31100 4
N 54400 31600 54600 30900 4
N 54400 31200 54500 30700 4
N 54400 29400 54500 29900 4
N 54500 29000 54600 29700 4
N 54600 28600 54700 29500 4
N 54400 30100 54500 30200 4
N 54500 30400 54400 30500 4
N 54300 30800 54400 30500 4
N 54400 30100 54300 29800 4
U 45300 26700 50800 26700 10 0
U 50800 26700 51800 27800 10 0
N 57700 31000 57800 31100 4
N 57700 30800 57800 30900 4
N 57700 30600 57800 30700 4
N 57700 30400 57800 30500 4
N 57700 30200 57800 30300 4
N 57700 30000 57800 30100 4
N 57700 29800 57800 29900 4
N 57700 29600 57800 29700 4
C 58700 39000 1 0 1 output.sym
{
T 58625 39700 5 10 0 0 0 6 1
device=output
T 58750 39100 4 8 1 1 0 1 1
netname=KERNAL \_CS1
}
C 58700 39200 1 0 1 output.sym
{
T 58625 39900 5 10 0 0 0 6 1
device=output
T 58750 39300 4 8 1 1 0 1 1
netname=BASIC \_CS1
}
N 51400 39300 51300 39200 4
N 54800 39100 54700 39000 4
N 55300 38800 55200 38700 4
N 56200 38700 56100 38800 4
N 51800 38200 51800 38700 4
N 51900 38800 51800 38700 4
N 51900 38800 52700 38800 4
N 52800 38700 52700 38800 4
N 52800 38700 52800 38600 4
C 40500 36000 1 0 0 output.sym
{
T 40575 36700 5 10 0 0 0 0 1
device=output
T 40450 36100 4 8 1 1 0 7 1
netname=\_IRQ
}
N 40800 36100 43900 36100 4
C 40500 36200 1 0 0 output.sym
{
T 40575 36900 5 10 0 0 0 0 1
device=output
T 40450 36300 4 8 1 1 0 7 1
netname=BA
}
N 40800 36300 43900 36300 4
C 40500 36400 1 0 0 output.sym
{
T 40575 37100 5 10 0 0 0 0 1
device=output
T 40450 36500 4 8 1 1 0 7 1
netname=AEC
}
N 40800 36500 43900 36500 4
N 45000 35600 44900 35600 4
N 44900 35600 43900 36500 4
N 45000 35400 44900 35400 4
N 44900 35400 43900 36300 4
N 45000 35200 44900 35200 4
N 45000 35000 44900 35000 4
N 44900 35200 43900 36100 4
N 44900 35000 43900 35900 4
N 45800 36500 44800 36500 4
N 44800 36500 44000 35700 4
C 45600 37300 1 0 0 capacitor.sym
{
T 45700 38100 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 45700 38300 5 10 0 0 0 0 1
device=capacitor
T 45850 37525 5 8 1 1 0 0 1
refdes=C22
T 45850 37475 5 8 1 1 0 2 1
value=100n
}
C 45400 36900 1 0 0 GND.sym
{
T 45500 37800 5 10 0 0 0 0 1
device=GND
}
C 45400 37800 1 0 0 PLUS5V-circle.sym
{
T 45500 38900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 45500 38050 5 8 1 1 0 3 1
value=+5V
}
N 45300 37800 45700 37800 4
N 45300 37200 45700 37200 4
N 45300 37200 45300 37300 4
N 45300 37700 45300 37800 4
N 45700 37700 45700 37800 4
N 45700 37300 45700 37200 4
C 45200 37300 1 0 0 capacitor-Japan.sym
{
T 45275 38000 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 45175 37525 5 8 1 1 0 6 1
refdes=C4
T 45175 37475 5 8 1 1 0 8 1
value=10u/25V
T 45275 38200 5 10 0 0 0 0 1
device=capacitor
}
C 53500 25000 1 90 0 7360-TED.sym
{
T 44600 25100 5 10 0 0 90 0 1
footprint=DIP48
T 49250 25600 5 10 1 1 0 1 1
device=7360
T 49150 25600 5 10 1 1 0 7 1
refdes=U1
}
C 47000 23900 1 90 0 output.sym
{
T 46300 23975 5 10 0 0 90 0 1
device=output
T 46900 23850 4 8 1 1 90 7 1
netname=AEC
}
N 46900 24200 46900 25000 4
U 51800 33700 51700 33800 10 0
U 51800 33700 51800 27800 10 0
N 51300 26200 51300 26700 4
N 51600 27000 54600 27000 4
N 51500 26200 51500 26700 4
N 51700 26900 55000 26900 4
N 51300 26700 51600 27000 4
N 51500 26700 51700 26900 4
N 56300 28700 54600 27000 4
N 56600 28500 55000 26900 4
C 60600 28400 1 0 1 output.sym
{
T 60525 29100 5 10 0 0 0 6 1
device=output
T 60650 28500 4 8 1 1 0 1 1
netname=\_CAS\_
}
N 50300 32600 50200 32600 4
N 50200 32600 48500 30600 4
N 49300 26200 49300 26300 4
N 50200 30400 50300 30400 4
N 49900 26200 49900 28600 4
N 50100 29600 50300 29600 4
N 50300 31000 50100 31000 4
N 49700 26300 49700 26200 4
N 50300 30800 50200 30800 4
N 49500 29200 49500 26200 4
N 50300 32400 50200 32400 4
N 50300 32000 50200 32000 4
N 50300 31800 50200 31800 4
N 50200 32400 48700 30300 4
N 50200 32000 48900 30000 4
N 50200 31800 49100 29800 4
C 58600 54800 1 0 1 NC.sym
{
T 58525 55500 5 10 0 0 0 6 1
device=NC
}
C 50700 32900 1 0 1 NC.sym
{
T 50625 33600 5 10 0 0 0 6 1
device=NC
}
C 50700 29300 1 0 1 NC.sym
{
T 50625 30000 5 10 0 0 0 6 1
device=NC
T 51150 29400 5 6 1 1 0 1 1
comment=KEY
}
N 50100 29600 49900 28600 4
N 49700 26300 49300 26900 4
N 49300 26300 49700 26900 4
N 49700 28900 49700 26900 4
N 50200 30400 49700 28900 4
C 50700 29900 1 0 1 NC.sym
{
T 50625 30600 5 10 0 0 0 6 1
device=NC
}
N 49500 29200 50200 30800 4
N 50100 31000 49300 29500 4
N 49300 29500 49300 26900 4
N 49100 26300 48700 26900 4
N 48700 26300 49100 26900 4
N 48700 26200 48700 26300 4
N 49100 26300 49100 26200 4
N 48900 26200 48900 30000 4
N 48700 30300 48700 26900 4
N 49100 26900 49100 29800 4
N 48500 30600 48500 26200 4
N 50300 29800 50200 29700 4
C 47800 23900 1 90 0 output.sym
{
T 47100 23975 5 10 0 0 90 0 1
device=output
T 47700 23850 4 8 1 1 90 7 1
netname=\_CS0
}
N 47700 24200 47700 25000 4
C 48200 23900 1 90 0 output.sym
{
T 47500 23975 5 10 0 0 90 0 1
device=output
T 48100 23850 4 8 1 1 90 7 1
netname=\_CS1
}
N 48100 24200 48100 25000 4
C 47400 23900 1 90 0 output.sym
{
T 46700 23975 5 10 0 0 90 0 1
device=output
T 47300 23850 4 8 1 1 90 7 1
netname=BA
}
N 47300 24200 47300 25000 4
C 46600 23900 1 90 0 output.sym
{
T 45900 23975 5 10 0 0 90 0 1
device=output
T 46500 23850 4 8 1 1 90 7 1
netname=PHI0
}
N 46500 24200 46500 25000 4
C 45400 23900 1 90 0 output.sym
{
T 44700 23975 5 10 0 0 90 0 1
device=output
T 45300 23850 4 8 1 1 90 7 1
netname=\_IRQ
}
N 45300 24200 45300 25000 4
N 44800 24800 45200 24800 4
N 45700 25000 45700 23400 4
N 45700 23400 45600 23300 4
N 46100 25000 46100 24800 4
N 45900 24600 44500 24600 4
N 44200 24900 44200 29900 4
N 47800 30200 47900 30300 4
N 46300 30200 46800 30700 4
N 44200 29900 44500 30200 4
N 44500 24600 44200 24900 4
N 45900 24600 46100 24800 4
C 44600 25800 1 0 0 PLUS5V-circle.sym
{
T 44700 26900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 44700 26050 5 8 1 1 0 3 1
value=+5V
}
C 44600 25200 1 0 0 resistor.sym
{
T 44700 26100 5 10 0 0 0 0 1
footprint=AXIAL_LAY 300
T 44600 25525 5 8 1 1 0 6 1
refdes=R19
T 44600 25475 5 8 1 1 0 8 1
value=3.3k
T 44700 26300 5 10 0 0 0 0 1
device=ressitor
}
N 44800 24800 44700 24900 4
N 44700 24900 44700 25200 4
N 45200 24800 45300 24900 4
C 41500 28800 1 0 0 PLUS5V-circle.sym
{
T 41600 29900 5 10 0 0 0 0 1
device=PLUS5V-circle
T 41600 29050 5 8 1 1 0 3 1
value=+5V
}
N 41600 28800 41600 28300 4
C 41500 26200 1 0 0 PLUS5V-circle.sym
{
T 41600 27300 5 10 0 0 0 0 1
device=PLUS5V-circle
T 41600 26450 5 8 1 1 0 3 1
value=+5V
}
N 41600 26200 41600 25700 4
C 50700 23900 1 90 0 output.sym
{
T 50000 23975 5 10 0 0 90 0 1
device=output
T 50600 23850 4 8 1 1 90 7 1
netname=SND
}
N 50600 24200 50600 25000 4
C 50900 23900 1 90 0 output.sym
{
T 50200 23975 5 10 0 0 90 0 1
device=output
T 50800 23850 4 8 1 1 90 7 1
netname=SYNC/LUM
}
N 50800 24200 50800 25000 4
C 51100 23900 1 90 0 output.sym
{
T 50400 23975 5 10 0 0 90 0 1
device=output
T 51000 23850 4 8 1 1 90 7 1
netname=COLOR
}
N 51000 24200 51000 25000 4
N 53600 27200 53600 30400 4
N 50400 27100 53500 27100 4
N 50300 28600 50300 26200 4
N 44800 31200 44800 28800 4
N 44900 28700 44800 28800 4
N 53600 30400 53700 30500 4
N 53600 28000 53700 28100 4
N 53500 27100 53600 27200 4
C 42500 19800 1 0 0 74175-quad-flip-flop.sym
{
T 42575 21500 5 10 0 0 0 0 1
footprint=DIP16
T 42675 21300 5 10 1 1 0 0 1
device=74LS175
T 42700 21500 5 10 1 1 0 0 1
refdes=U15
T 42575 22100 5 10 0 0 0 0 1
slot=1
}
C 42500 18000 1 0 0 74175-quad-flip-flop.sym
{
T 42575 19700 5 10 0 0 0 0 1
footprint=DIP16
T 42575 21300 5 10 0 0 0 0 1
device=74LS175
T 42700 19700 5 10 0 1 0 0 1
refdes=U15
T 42500 18000 5 10 0 0 0 0 1
slot=4
}
C 42500 16200 1 0 0 74175-quad-flip-flop.sym
{
T 42575 17900 5 10 0 0 0 0 1
footprint=DIP16
T 42575 19500 5 10 0 0 0 0 1
device=74LS175
T 42700 17900 5 10 0 1 0 0 1
refdes=U15
T 42500 16200 5 10 0 0 0 0 1
slot=2
}
C 42500 14400 1 0 0 74175-quad-flip-flop.sym
{
T 42575 16100 5 10 0 0 0 0 1
footprint=DIP16
T 42575 17700 5 10 0 0 0 0 1
device=74LS175
T 42700 16100 5 10 0 1 0 0 1
refdes=U15
T 42500 14400 5 10 0 0 0 0 1
slot=3
}
C 43500 20400 1 0 0 NC.sym
{
T 43575 21100 5 10 0 0 0 0 1
device=NC
}
C 43500 18600 1 0 0 NC.sym
{
T 43575 19300 5 10 0 0 0 0 1
device=NC
}
C 43500 17200 1 0 0 NC.sym
{
T 43575 17900 5 10 0 0 0 0 1
device=NC
}
C 43500 15400 1 0 0 NC.sym
{
T 43575 16100 5 10 0 0 0 0 1
device=NC
}
C 40400 17700 1 0 0 7402-quad-nor.sym
{
T 40875 18200 5 10 0 0 0 0 1
footprint=DIP14
T 41000 18100 5 8 1 1 0 0 1
device=74LS02
T 41000 18250 5 8 1 1 0 0 1
refdes=U12
T 40400 17700 5 10 0 0 0 0 1
slot=1
T 41325 17850 1 6 1 1 0 2 1
pinnumber=1
}
C 40500 17900 1 0 0 output.sym
{
T 40575 18600 5 10 0 0 0 0 1
device=output
T 40450 18000 4 8 1 1 0 7 1
netname=R/\_W
}
N 42500 20500 42100 20500 4
N 41700 17600 41700 15500 4
N 41400 17900 41600 17900 4
N 41800 17000 41900 16900 4
N 42500 18700 41900 18700 4
N 42500 16900 41900 16900 4
N 42500 15100 42100 15100 4
N 42200 15500 42500 15500 4
{
T 42400 15525 4 8 1 1 0 6 1
netname=A3
}
N 42200 17300 42500 17300 4
{
T 42400 17325 4 8 1 1 0 6 1
netname=A2
}
N 42200 20900 42500 20900 4
{
T 42400 20925 4 8 1 1 0 6 1
netname=A0
}
N 42200 19100 42500 19100 4
{
T 42400 19125 4 8 1 1 0 6 1
netname=A1
}
U 42000 15700 42000 21700 10 0
C 40500 21700 1 0 0 output.sym
{
T 40575 22400 5 10 0 0 0 0 1
device=output
T 40450 21800 4 8 1 1 0 7 1
netname=A0~A15
}
N 40800 21800 40900 21800 4
U 40900 21800 47500 21800 10 0
U 42000 21700 41900 21800 10 0
C 40500 14100 1 0 0 output.sym
{
T 40575 14800 5 10 0 0 0 0 1
device=output
T 40450 14200 4 8 1 1 0 7 1
netname=\_RESET
}
N 43000 14400 43000 14300 4
N 43800 14200 40800 14200 4
N 43000 14300 42900 14200 4
N 43000 19800 43000 19700 4
N 43000 19700 43100 19600 4
N 43800 19600 43100 19600 4
N 43800 19600 43900 19500 4
N 43900 19500 43900 14300 4
N 43000 18000 43000 17900 4
N 43000 17900 43100 17800 4
N 43800 17800 43100 17800 4
N 43800 17800 43900 17700 4
N 43000 16200 43000 16100 4
N 43000 16100 43100 16000 4
N 43800 16000 43100 16000 4
N 43800 16000 43900 15900 4
N 43900 14300 43800 14200 4
N 41700 15500 42100 15100 4
N 42100 20500 41700 20100 4
U 40900 21700 40900 21900 10 0
U 60300 33500 60300 33300 10 0
U 60300 33900 60300 33700 10 0
C 47400 36400 1 0 0 NC.sym
{
T 47475 37100 5 10 0 0 0 0 1
device=NC
}
N 41900 18700 41800 18600 4
N 41600 17900 41700 18000 4
N 41600 18000 41700 18200 4
N 41600 18000 41500 17900 4
N 41700 20100 41700 18200 4
N 41800 18600 41800 18200 4
N 41700 18000 41800 18200 4
N 41600 17900 41700 17800 4
N 41500 17900 41600 17800 4
N 41700 17600 41600 17800 4
N 41800 17600 41700 17800 4
N 41800 17600 41800 17000 4
N 40900 17800 40800 17800 4
N 40700 17700 40700 15100 4
N 40700 15100 41800 14000 4
N 41800 14000 49700 14000 4
C 45800 19500 1 0 0 74139-dual-decoder.sym
{
T 45775 21000 5 10 0 0 0 0 1
footprint=DIP16
T 46000 20550 5 8 1 1 0 0 1
refdes=U14
T 46000 20400 5 8 1 1 0 0 1
device=74LS139
T 45875 19650 1 6 1 1 0 8 1
pinnumber=1
T 45775 21200 5 10 0 0 0 0 1
slot=1
}
N 43500 19100 44300 19100 4
N 43500 20900 44300 20900 4
N 45800 20100 44500 20100 4
N 44500 20100 44400 20300 4
N 44400 20700 44400 20300 4
N 44400 20700 44300 20900 4
N 45800 19900 44500 19900 4
N 44500 19900 44400 19700 4
N 44400 19300 44400 19700 4
N 44400 19300 44300 19100 4
C 45600 20800 1 0 0 capacitor.sym
{
T 45700 21600 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 45700 21800 5 10 0 0 0 0 1
device=capacitor
T 45850 21025 5 8 1 1 0 0 1
refdes=C28
T 45850 20975 5 8 1 1 0 2 1
value=100n
}
C 45600 20500 1 0 0 GND.sym
{
T 45700 21400 5 10 0 0 0 0 1
device=GND
}
C 45600 21200 1 0 0 PLUS5V-circle.sym
{
T 45700 22300 5 10 0 0 0 0 1
device=PLUS5V-circle
T 45700 21450 5 8 1 1 0 3 1
value=+5V
}
N 45800 19700 45700 19700 4
N 45600 19600 45600 13700 4
C 46500 19900 1 0 0 NC.sym
{
T 46575 20600 5 10 0 0 0 0 1
device=NC
}
C 45900 15500 1 0 0 74139-dual-decoder.sym
{
T 45875 17000 5 10 0 0 0 0 1
footprint=DIP16
T 46100 16550 5 8 1 1 0 0 1
refdes=U14
T 46100 16400 5 8 1 1 0 0 1
device=74LS139
T 45975 15650 1 6 1 1 0 8 1
pinnumber=15
T 45875 17200 5 10 0 0 0 0 1
slot=2
}
C 46600 15900 1 0 0 NC.sym
{
T 46675 16600 5 10 0 0 0 0 1
device=NC
}
N 45700 15600 45700 13500 4
N 45900 15700 45800 15700 4
C 43900 16600 1 0 0 7402-quad-nor.sym
{
T 44375 17100 5 10 0 0 0 0 1
footprint=DIP14
T 44500 17000 5 8 1 1 0 0 1
device=74LS02
T 44500 17150 5 8 1 1 0 0 1
refdes=U12
T 43900 16600 5 10 0 0 0 0 1
slot=2
T 44825 16750 1 6 1 1 0 2 1
pinnumber=4
}
C 43900 15000 1 0 0 7402-quad-nor.sym
{
T 44375 15500 5 10 0 0 0 0 1
footprint=DIP14
T 43900 15000 5 10 0 0 0 0 1
slot=3
T 44500 15400 5 8 1 1 0 0 1
device=74LS02
T 44500 15550 5 8 1 1 0 0 1
refdes=U12
T 44825 15150 1 6 1 1 0 2 1
pinnumber=10
}
N 43500 16900 44400 16900 4
N 43500 15100 44400 15100 4
N 44400 16700 44300 16700 4
N 44200 16600 44200 14900 4
N 44400 15300 44300 15300 4
N 44300 14800 49700 14800 4
N 45300 16100 45200 16300 4
N 45200 16600 45200 16300 4
N 45200 16600 45100 16800 4
N 45300 15900 45200 15700 4
N 45200 15400 45200 15700 4
N 45200 15400 45100 15200 4
N 45100 16800 44900 16800 4
N 44900 15200 45100 15200 4
N 45300 15900 45900 15900 4
N 45300 16100 45900 16100 4
C 48400 18200 1 0 0 7700-PLA.sym
{
T 48500 22200 5 10 0 0 0 0 1
footprint=DIP28
T 49000 19950 5 10 1 1 0 5 1
device=7700
T 49000 20050 5 10 1 1 0 3 1
refdes=U16
}
C 49900 21800 1 0 0 capacitor.sym
{
T 50000 22600 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 50000 22800 5 10 0 0 0 0 1
device=capacitor
T 50150 22025 5 8 1 1 0 0 1
refdes=C30
T 50150 21975 5 8 1 1 0 2 1
value=100n
}
C 49900 21500 1 0 0 GND.sym
{
T 50000 22400 5 10 0 0 0 0 1
device=GND
}
C 49900 22200 1 0 0 PLUS5V-circle.sym
{
T 50000 23300 5 10 0 0 0 0 1
device=PLUS5V-circle
T 50000 22450 5 8 1 1 0 3 1
value=+5V
}
C 49200 21900 1 0 0 GND.sym
{
T 49300 22800 5 10 0 0 0 0 1
device=GND
}
N 49000 21900 49000 22300 4
N 49000 22300 49300 22300 4
N 49300 22300 49300 22200 4
C 49600 18700 1 0 0 NC.sym
{
T 49675 19400 5 10 0 0 0 0 1
device=NC
}
N 48400 21600 48300 21600 4
N 48300 21600 48300 22400 4
N 48300 22400 49700 22400 4
N 49700 22400 49700 21600 4
N 49700 21600 49600 21600 4
C 51200 21200 1 0 1 output.sym
{
T 51125 21900 5 10 0 0 0 6 1
device=output
T 51250 21300 4 8 1 1 0 1 1
netname=PHI2
}
N 49600 21300 50900 21300 4
C 51200 20000 1 0 1 output.sym
{
T 51125 20700 5 10 0 0 0 6 1
device=output
T 51250 20100 4 8 1 1 0 1 1
netname=CASSETTE
}
N 50900 20100 49600 20100 4
{
T 49625 20125 4 8 1 1 0 0 1
netname=$FD10~$FD1F
}
C 51200 19700 1 0 1 output.sym
{
T 51125 20400 5 10 0 0 0 6 1
device=output
T 51250 19800 4 8 1 1 0 1 1
netname=KEY PORT CS
}
N 50900 19800 49600 19800 4
{
T 49625 19825 4 8 1 1 0 0 1
netname=$FD30~$FD3F
}
N 50700 20700 49600 20700 4
{
T 49625 20725 4 8 1 1 0 0 1
netname=SCS
}
N 50700 20400 49600 20400 4
{
T 49625 20425 4 8 1 1 0 0 1
netname=$FD00~$FD0F
}
N 49600 19200 49900 19200 4
{
T 49150 14850 4 8 1 1 0 6 1
netname=KERN $FC00~$FCFF
}
N 50100 19000 50100 15200 4
N 49600 19500 50000 19500 4
N 50200 19300 50200 14500 4
{
T 49150 14050 4 8 1 1 0 6 1
netname=ADDR CLK $FDD0~$FDDF
}
C 51200 16100 1 0 1 output.sym
{
T 51125 16800 5 10 0 0 0 6 1
device=output
T 51250 16200 4 8 1 1 0 1 1
netname=KERNAL \_CS1
}
C 51200 15700 1 0 1 output.sym
{
T 51125 16400 5 10 0 0 0 6 1
device=output
T 51250 15800 4 8 1 1 0 1 1
netname=C1 HIGH
}
C 51200 15500 1 0 1 output.sym
{
T 51125 16200 5 10 0 0 0 6 1
device=output
T 51250 15600 4 8 1 1 0 1 1
netname=C2 HIGH
}
N 48400 18400 48200 18400 4
N 48200 18400 48200 18000 4
N 48200 18000 50900 18000 4
N 48400 18600 48000 18600 4
N 48000 18600 48000 17800 4
N 48000 17800 50900 17800 4
C 51200 17900 1 0 1 output.sym
{
T 51125 18600 5 10 0 0 0 6 1
device=output
T 51250 18000 4 8 1 1 0 1 1
netname=\_RAS
}
C 51200 17700 1 0 1 output.sym
{
T 51125 18400 5 10 0 0 0 6 1
device=output
T 51250 17800 4 8 1 1 0 1 1
netname=MUX
}
N 47400 20200 46500 20200 4
N 47300 19800 46500 19800 4
N 47200 19600 46500 19600 4
N 50900 16200 46600 16200 4
N 50900 15800 46600 15800 4
N 50900 15600 46600 15600 4
N 48100 21200 48400 21200 4
{
T 48375 21225 4 8 1 1 0 6 1
netname=A4
}
N 48100 21000 48400 21000 4
{
T 48375 21025 4 8 1 1 0 6 1
netname=A5
}
N 48100 20800 48400 20800 4
{
T 48375 20825 4 8 1 1 0 6 1
netname=A6
}
N 48100 20600 48400 20600 4
{
T 48375 20625 4 8 1 1 0 6 1
netname=A7
}
N 48100 19600 48400 19600 4
{
T 48375 19625 4 8 1 1 0 6 1
netname=A12
}
N 48100 19400 48400 19400 4
{
T 48375 19425 4 8 1 1 0 6 1
netname=A13
}
N 48100 19200 48400 19200 4
{
T 48375 19225 4 8 1 1 0 6 1
netname=A14
}
N 48100 19000 48400 19000 4
{
T 48375 19025 4 8 1 1 0 6 1
netname=A15
}
N 48100 20400 48400 20400 4
{
T 48375 20425 4 8 1 1 0 6 1
netname=A8
}
N 48400 20200 48100 20200 4
{
T 48375 20225 4 8 1 1 0 6 1
netname=A9
}
N 48100 20000 48400 20000 4
{
T 48375 20025 4 8 1 1 0 6 1
netname=A10
}
N 48100 19800 48400 19800 4
{
T 48375 19825 4 8 1 1 0 6 1
netname=A11
}
U 47900 19200 47900 21400 10 0
U 47900 21400 47500 21800 10 0
N 48400 21400 48100 21400 4
N 48100 21400 48100 22100 4
C 60100 43100 1 0 0 connector50-C=.sym
{
T 60195 53958 5 10 0 0 0 0 1
device=50-way connector, Commodore
T 60650 46500 5 10 1 1 90 2 1
refdes=CN1
}
C 53400 54200 1 0 0 TV-modulator.sym
{
T 54200 55700 5 10 1 1 0 0 1
refdes=M1
T 53500 56500 5 10 0 0 0 0 1
device=TV-modulator
T 54675 55300 5 6 1 1 0 7 1
comment=RF OUT
}
N 55100 55500 55200 55600 4
N 54900 54900 55000 55000 4
N 55100 55500 55000 55000 4
N 54800 54700 55300 54700 4
N 55200 55600 55300 55600 4
N 54900 54900 54800 54900 4
N 55100 53900 55200 53800 4
N 54900 54500 55000 54400 4
N 55100 53900 55000 54400 4
N 55200 53800 55300 53800 4
N 54900 54500 54800 54500 4
C 53100 53900 1 0 0 GND.sym
{
T 53200 54800 5 10 0 0 0 0 1
device=GND
}
N 53400 54500 53200 54500 4
N 53200 54500 53200 54200 4
N 53000 55500 53100 55500 4
N 53100 55500 53300 55300 4
N 53300 55300 53400 55300 4
C 58600 55200 1 90 1 PLUS5V-circle.sym
{
T 57500 55100 5 10 0 0 270 2 1
device=PLUS5V-circle
T 58350 55100 5 8 1 1 0 7 1
value=+5V
}
N 56700 55500 56600 55600 4
N 56700 55500 57200 53800 4
N 56600 55600 56500 55600 4
N 56900 54300 56800 54200 4
T 60650 46950 9 10 1 0 90 2 1
EXPANSION CONNECTOR 50 PIN FEMALE
C 59300 43900 1 90 1 PLUS5V-circle.sym
{
T 58200 43800 5 10 0 0 270 2 1
device=PLUS5V-circle
T 59050 43800 5 8 1 1 0 7 1
value=+5V
}
N 60100 43800 59300 43800 4
N 60100 43600 59600 43600 4
N 59600 43600 59600 43800 4
N 59600 46600 60100 46600 4
{
T 59975 46625 4 8 1 1 0 6 1
netname=D4
}
N 59600 46400 60100 46400 4
{
T 59975 46425 4 8 1 1 0 6 1
netname=D5
}
N 59600 46200 60100 46200 4
{
T 59975 46225 4 8 1 1 0 6 1
netname=D6
}
N 59600 46000 60100 46000 4
{
T 59975 46025 4 8 1 1 0 6 1
netname=D7
}
N 59600 47400 60100 47400 4
{
T 59975 47425 4 8 1 1 0 6 1
netname=D0
}
N 59600 47200 60100 47200 4
{
T 59975 47225 4 8 1 1 0 6 1
netname=D1
}
N 59600 47000 60100 47000 4
{
T 59975 47025 4 8 1 1 0 6 1
netname=D2
}
N 59600 46800 60100 46800 4
{
T 59975 46825 4 8 1 1 0 6 1
netname=D3
}
U 59400 46200 59400 47600 10 -1
C 58800 47700 1 0 0 output.sym
{
T 58875 48400 5 10 0 0 0 0 1
device=output
T 58750 47800 4 8 1 1 0 7 1
netname=D0~D7
}
N 59100 47800 59200 47800 4
C 59200 47800 1 270 0 busripper-1.sym
{
T 59600 47800 5 8 0 0 270 0 1
device=none
}
C 59600 46200 1 90 0 busripper-1.sym
{
T 59200 46200 5 8 0 0 90 0 1
device=none
}
C 59600 46000 1 90 0 busripper-1.sym
{
T 59200 46000 5 8 0 0 90 0 1
device=none
}
C 59600 46600 1 90 0 busripper-1.sym
{
T 59200 46600 5 8 0 0 90 0 1
device=none
}
C 59600 46400 1 90 0 busripper-1.sym
{
T 59200 46400 5 8 0 0 90 0 1
device=none
}
C 59600 47000 1 90 0 busripper-1.sym
{
T 59200 47000 5 8 0 0 90 0 1
device=none
}
C 59600 46800 1 90 0 busripper-1.sym
{
T 59200 46800 5 8 0 0 90 0 1
device=none
}
C 59600 47400 1 90 0 busripper-1.sym
{
T 59200 47400 5 8 0 0 90 0 1
device=none
}
C 59600 47200 1 90 0 busripper-1.sym
{
T 59200 47200 5 8 0 0 90 0 1
device=none
}
C 59400 49000 1 0 0 ferrite-bead.sym
{
T 59600 49050 5 6 1 1 0 3 1
refdes=FB38
T 59400 49950 5 10 0 0 0 0 1
device=FB
}
C 59400 49200 1 0 0 ferrite-bead.sym
{
T 59600 49250 5 6 1 1 0 3 1
refdes=FB39
T 59400 50150 5 10 0 0 0 0 1
device=FB
}
N 60100 51600 59600 51600 4
{
T 60000 51625 4 8 1 1 0 6 1
netname=A4
}
N 60100 51400 59600 51400 4
{
T 60000 51425 4 8 1 1 0 6 1
netname=A5
}
N 60100 51200 59600 51200 4
{
T 60000 51225 4 8 1 1 0 6 1
netname=A6
}
N 60100 51000 59600 51000 4
{
T 60000 51025 4 8 1 1 0 6 1
netname=A7
}
N 60100 52400 59600 52400 4
{
T 60000 52425 4 8 1 1 0 6 1
netname=A0
}
N 60100 52200 59600 52200 4
{
T 60000 52225 4 8 1 1 0 6 1
netname=A1
}
N 60100 52000 59600 52000 4
{
T 60000 52025 4 8 1 1 0 6 1
netname=A2
}
N 60100 51800 59600 51800 4
{
T 60000 51825 4 8 1 1 0 6 1
netname=A3
}
N 60100 50000 59600 50000 4
{
T 60000 50025 4 8 1 1 0 6 1
netname=A12
}
N 60100 49800 59600 49800 4
{
T 60000 49825 4 8 1 1 0 6 1
netname=A13
}
N 60100 49600 59600 49600 4
{
T 60000 49625 4 8 1 1 0 6 1
netname=A14
}
N 60100 49400 59600 49400 4
{
T 60000 49425 4 8 1 1 0 6 1
netname=A15
}
N 60100 50800 59600 50800 4
{
T 60000 50825 4 8 1 1 0 6 1
netname=A8
}
N 59600 50600 60100 50600 4
{
T 60000 50625 4 8 1 1 0 6 1
netname=A9
}
N 60100 50400 59600 50400 4
{
T 60000 50425 4 8 1 1 0 6 1
netname=A10
}
N 60100 50200 59600 50200 4
{
T 60000 50225 4 8 1 1 0 6 1
netname=A11
}
C 60100 52700 1 0 1 NC.sym
{
T 60025 53400 5 10 0 0 0 6 1
device=NC
}
C 60100 52900 1 0 1 NC.sym
{
T 60025 53600 5 10 0 0 0 6 1
device=NC
}
C 59400 52700 1 0 0 GND.sym
{
T 59500 53600 5 10 0 0 0 0 1
device=GND
}
N 59500 53000 59500 53100 4
N 60100 53200 59600 53200 4
N 59600 53200 59500 53100 4
C 60100 52500 1 0 1 NC.sym
{
T 60025 53200 5 10 0 0 0 6 1
device=NC
}
C 58800 48700 1 0 0 output.sym
{
T 58875 49400 5 10 0 0 0 0 1
device=output
T 58750 48800 4 8 1 1 0 7 1
netname=\_RESET
}
C 58800 48500 1 0 0 output.sym
{
T 58875 49200 5 10 0 0 0 0 1
device=output
T 58750 48600 4 8 1 1 0 7 1
netname=C1 LOW
}
C 59600 48000 1 0 0 GND.sym
{
T 59700 48900 5 10 0 0 0 0 1
device=GND
}
N 60100 48400 59700 48400 4
C 59800 42900 1 0 0 GND.sym
{
T 59900 43800 5 10 0 0 0 0 1
device=GND
}
N 59900 43200 59900 43300 4
N 60000 43400 59900 43300 4
N 60100 43400 60000 43400 4
C 58800 48900 1 0 0 output.sym
{
T 58875 49600 5 10 0 0 0 0 1
device=output
T 58750 49000 4 8 1 1 0 7 1
netname=\_RAS
}
C 58800 49100 1 0 0 output.sym
{
T 58875 49800 5 10 0 0 0 0 1
device=output
T 58750 49200 4 8 1 1 0 7 1
netname=PHI0
}
C 58800 48300 1 0 0 output.sym
{
T 58875 49000 5 10 0 0 0 0 1
device=output
T 58750 48400 4 8 1 1 0 7 1
netname=PHI2
}
C 58800 47900 1 0 0 output.sym
{
T 58875 48600 5 10 0 0 0 0 1
device=output
T 58750 48000 4 8 1 1 0 7 1
netname=AEC
}
C 59000 45700 1 0 0 output.sym
{
T 59075 46400 5 10 0 0 0 0 1
device=output
T 58950 45800 4 8 1 1 0 7 1
netname=BA
}
C 59000 45500 1 0 0 output.sym
{
T 59075 46200 5 10 0 0 0 0 1
device=output
T 58950 45600 4 8 1 1 0 7 1
netname=MUX
}
C 59500 45400 1 0 0 ferrite-bead.sym
{
T 59700 45450 5 6 1 1 0 3 1
refdes=FB40
T 59500 46350 5 10 0 0 0 0 1
device=FB
}
C 59000 45300 1 0 0 output.sym
{
T 59075 46000 5 10 0 0 0 0 1
device=output
T 58950 45400 4 8 1 1 0 7 1
netname=\_CAS
}
C 59000 45100 1 0 0 output.sym
{
T 59075 45800 5 10 0 0 0 0 1
device=output
T 58950 45200 4 8 1 1 0 7 1
netname=\_CS0
}
C 59000 44900 1 0 0 output.sym
{
T 59075 45600 5 10 0 0 0 0 1
device=output
T 58950 45000 4 8 1 1 0 7 1
netname=\_CS1
}
N 59300 45400 59500 45400 4
N 59300 45600 60100 45600 4
C 59000 43900 1 0 0 output.sym
{
T 59075 44600 5 10 0 0 0 0 1
device=output
T 58950 44000 4 8 1 1 0 7 1
netname=\_IRQ
}
C 59000 44100 1 0 0 output.sym
{
T 59075 44800 5 10 0 0 0 0 1
device=output
T 58950 44200 4 8 1 1 0 7 1
netname=R/\_W
}
C 59000 44500 1 0 0 output.sym
{
T 59075 45200 5 10 0 0 0 0 1
device=output
T 58950 44600 4 8 1 1 0 7 1
netname=C2 LOW
}
C 59000 44700 1 0 0 output.sym
{
T 59075 45400 5 10 0 0 0 0 1
device=output
T 58950 44800 4 8 1 1 0 7 1
netname=C2 HIGH
}
C 59000 44300 1 0 0 output.sym
{
T 59075 45000 5 10 0 0 0 0 1
device=output
T 58950 44400 4 8 1 1 0 7 1
netname=C1 HIGH
}
U 59400 49600 59400 52600 10 -1
C 59600 49600 1 90 0 busripper-1.sym
{
T 59200 49600 5 8 0 0 90 0 1
device=none
}
C 59600 49400 1 90 0 busripper-1.sym
{
T 59200 49400 5 8 0 0 90 0 1
device=none
}
C 59600 50000 1 90 0 busripper-1.sym
{
T 59200 50000 5 8 0 0 90 0 1
device=none
}
C 59600 49800 1 90 0 busripper-1.sym
{
T 59200 49800 5 8 0 0 90 0 1
device=none
}
C 59600 50400 1 90 0 busripper-1.sym
{
T 59200 50400 5 8 0 0 90 0 1
device=none
}
C 59600 50200 1 90 0 busripper-1.sym
{
T 59200 50200 5 8 0 0 90 0 1
device=none
}
C 59600 50800 1 90 0 busripper-1.sym
{
T 59200 50800 5 8 0 0 90 0 1
device=none
}
C 59600 50600 1 90 0 busripper-1.sym
{
T 59200 50600 5 8 0 0 90 0 1
device=none
}
C 59600 51200 1 90 0 busripper-1.sym
{
T 59200 51200 5 8 0 0 90 0 1
device=none
}
C 59600 51000 1 90 0 busripper-1.sym
{
T 59200 51000 5 8 0 0 90 0 1
device=none
}
C 59600 51600 1 90 0 busripper-1.sym
{
T 59200 51600 5 8 0 0 90 0 1
device=none
}
C 59600 51400 1 90 0 busripper-1.sym
{
T 59200 51400 5 8 0 0 90 0 1
device=none
}
C 59600 52000 1 90 0 busripper-1.sym
{
T 59200 52000 5 8 0 0 90 0 1
device=none
}
C 59600 51800 1 90 0 busripper-1.sym
{
T 59200 51800 5 8 0 0 90 0 1
device=none
}
C 59600 52400 1 90 0 busripper-1.sym
{
T 59200 52400 5 8 0 0 90 0 1
device=none
}
C 59600 52200 1 90 0 busripper-1.sym
{
T 59200 52200 5 8 0 0 90 0 1
device=none
}
C 58800 52700 1 0 0 output.sym
{
T 58875 53400 5 10 0 0 0 0 1
device=output
T 58750 52800 4 8 1 1 0 7 1
netname=A0~A15
}
N 59100 52800 59200 52800 4
C 59200 52800 1 270 0 busripper-1.sym
{
T 59600 52800 5 8 0 0 270 0 1
device=none
}
N 59600 48000 60100 48000 4
N 59100 48000 59200 48000 4
N 59300 45200 60100 45200 4
N 59300 45000 60100 45000 4
N 59300 44800 60100 44800 4
N 59300 44600 60100 44600 4
N 59300 44400 60100 44400 4
N 59300 44200 60100 44200 4
N 59300 44000 60100 44000 4
N 59300 45800 60100 45800 4
N 59900 45400 60100 45400 4
N 59100 48800 60100 48800 4
N 59100 48600 60100 48600 4
N 59100 49000 59400 49000 4
N 59100 49200 59400 49200 4
N 59800 49200 60100 49200 4
N 59800 49000 60100 49000 4
N 59600 47900 59200 48100 4
N 58800 48200 57600 48200 4
N 60100 48200 59900 48200 4
N 59900 48200 59900 48400 4
N 59700 48400 59700 48300 4
N 59200 48000 59400 47900 4
N 59600 47700 59800 47600 4
N 59800 47600 60100 47600 4
N 59400 47900 59600 47700 4
N 59100 48400 59200 48400 4
N 59300 48300 59400 48100 4
N 59200 48400 59300 48300 4
N 59400 48100 59600 48000 4
N 58800 48200 59200 48100 4
N 59600 47900 60000 47800 4
N 56900 29000 57000 28900 4
N 59900 33500 59800 33600 4
N 58700 29000 58800 28900 4
N 44500 30200 45500 30200 4
N 45500 30200 45600 30300 4
N 45700 30200 45600 30300 4
N 49800 32800 50300 32800 4
N 48900 32200 48400 32200 4
N 50200 31600 50000 31400 4
N 43700 28000 43800 28100 4
N 43800 27800 43900 27900 4
N 43900 27600 44000 27700 4
N 44000 27400 44100 27500 4
N 48800 27700 48900 27600 4
N 49000 27900 49100 27800 4
N 48600 28100 48700 28000 4
N 49200 28500 49300 28400 4
N 49800 28300 49900 28200 4
N 48500 27400 48400 27500 4
N 50300 27000 50400 27100 4
N 50300 28600 50200 28700 4
N 50200 28700 44900 28700 4
N 57500 48300 57600 48200 4
N 57400 51500 57500 51600 4
N 57500 51400 57400 51500 4
N 57500 51400 57500 48300 4
N 46400 51600 46500 51500 4
N 46400 53200 46500 53300 4
C 48000 22400 1 270 0 output.sym
{
T 48700 22325 5 10 0 0 270 0 1
device=output
T 48100 22450 4 8 1 1 90 1 1
netname=PHI0
}
C 44400 44000 1 0 1 74125.sym
{
T 44300 44800 5 10 0 0 0 6 1
footprint=DIP14
T 44300 46400 5 10 0 0 0 6 1
device=74125
T 43000 43900 5 10 0 1 180 0 1
slot=3
T 44300 44350 5 8 1 1 0 0 1
value=74LS125
T 44000 44350 5 8 1 1 0 6 1
refdes=U11
}
C 41400 30400 1 180 1 74125.sym
{
T 41500 29600 5 10 0 0 180 6 1
footprint=DIP14
T 41500 28000 5 10 0 0 180 6 1
device=74125
T 42800 30500 5 10 0 1 0 0 1
slot=4
T 41600 30375 5 8 1 1 0 3 1
value=74LS125
T 41600 30550 5 8 1 1 0 3 1
refdes=U11
T 41650 30075 1 6 1 1 0 2 1
pinnumber=13
}
C 41800 30100 1 0 0 NC.sym
{
T 41875 30800 5 10 0 0 0 0 1
device=NC
}
C 41400 30100 1 0 1 NC.sym
{
T 41325 30800 5 10 0 0 0 6 1
device=NC
}
C 41700 30000 1 90 1 NC.sym
{
T 41000 29925 5 10 0 0 90 6 1
device=NC
}
C 52600 30800 1 90 0 busripper-1.sym
{
T 52200 30800 5 8 0 0 90 0 1
device=none
}
C 52600 31200 1 90 0 busripper-1.sym
{
T 52200 31200 5 8 0 0 90 0 1
device=none
}
C 52600 31000 1 90 0 busripper-1.sym
{
T 52200 31000 5 8 0 0 90 0 1
device=none
}
C 52600 31600 1 90 0 busripper-1.sym
{
T 52200 31600 5 8 0 0 90 0 1
device=none
}
C 52600 31400 1 90 0 busripper-1.sym
{
T 52200 31400 5 8 0 0 90 0 1
device=none
}
C 52600 32000 1 90 0 busripper-1.sym
{
T 52200 32000 5 8 0 0 90 0 1
device=none
}
C 52600 31800 1 90 0 busripper-1.sym
{
T 52200 31800 5 8 0 0 90 0 1
device=none
}
C 52600 29000 1 90 0 busripper-1.sym
{
T 52200 29000 5 8 0 0 90 0 1
device=none
}
C 52600 28800 1 90 0 busripper-1.sym
{
T 52200 28800 5 8 0 0 90 0 1
device=none
}
C 52600 29400 1 90 0 busripper-1.sym
{
T 52200 29400 5 8 0 0 90 0 1
device=none
}
C 52600 29200 1 90 0 busripper-1.sym
{
T 52200 29200 5 8 0 0 90 0 1
device=none
}
C 52600 29800 1 90 0 busripper-1.sym
{
T 52200 29800 5 8 0 0 90 0 1
device=none
}
C 52600 29600 1 90 0 busripper-1.sym
{
T 52200 29600 5 8 0 0 90 0 1
device=none
}
C 52600 28400 1 90 0 busripper-1.sym
{
T 52200 28400 5 8 0 0 90 0 1
device=none
}
C 56700 31800 1 0 1 busripper-1.sym
{
T 56700 32200 5 8 0 0 0 6 1
device=none
}
C 56900 31800 1 0 1 busripper-1.sym
{
T 56900 32200 5 8 0 0 0 6 1
device=none
}
C 56300 31800 1 0 1 busripper-1.sym
{
T 56300 32200 5 8 0 0 0 6 1
device=none
}
C 56500 31800 1 0 1 busripper-1.sym
{
T 56500 32200 5 8 0 0 0 6 1
device=none
}
U 56100 32000 56700 32000 10 0
C 58500 31800 1 0 1 busripper-1.sym
{
T 58500 32200 5 8 0 0 0 6 1
device=none
}
C 58700 31800 1 0 1 busripper-1.sym
{
T 58700 32200 5 8 0 0 0 6 1
device=none
}
C 58100 31800 1 0 1 busripper-1.sym
{
T 58100 32200 5 8 0 0 0 6 1
device=none
}
C 58300 31800 1 0 1 busripper-1.sym
{
T 58300 32200 5 8 0 0 0 6 1
device=none
}
U 57900 32000 58500 32000 10 0
C 50500 37600 1 90 1 busripper-1.sym
{
T 50100 37600 5 8 0 0 270 2 1
device=none
}
C 50500 37800 1 90 1 busripper-1.sym
{
T 50100 37800 5 8 0 0 270 2 1
device=none
}
C 50500 37200 1 90 1 busripper-1.sym
{
T 50100 37200 5 8 0 0 270 2 1
device=none
}
C 50500 37400 1 90 1 busripper-1.sym
{
T 50100 37400 5 8 0 0 270 2 1
device=none
}
C 50500 36800 1 90 1 busripper-1.sym
{
T 50100 36800 5 8 0 0 270 2 1
device=none
}
C 50500 37000 1 90 1 busripper-1.sym
{
T 50100 37000 5 8 0 0 270 2 1
device=none
}
C 50500 36400 1 90 1 busripper-1.sym
{
T 50100 36400 5 8 0 0 270 2 1
device=none
}
C 50500 36600 1 90 1 busripper-1.sym
{
T 50100 36600 5 8 0 0 270 2 1
device=none
}
C 50500 36000 1 90 1 busripper-1.sym
{
T 50100 36000 5 8 0 0 270 2 1
device=none
}
C 50500 36200 1 90 1 busripper-1.sym
{
T 50100 36200 5 8 0 0 270 2 1
device=none
}
C 50500 35600 1 90 1 busripper-1.sym
{
T 50100 35600 5 8 0 0 270 2 1
device=none
}
C 50500 35800 1 90 1 busripper-1.sym
{
T 50100 35800 5 8 0 0 270 2 1
device=none
}
C 50500 35200 1 90 1 busripper-1.sym
{
T 50100 35200 5 8 0 0 270 2 1
device=none
}
C 50500 35400 1 90 1 busripper-1.sym
{
T 50100 35400 5 8 0 0 270 2 1
device=none
}
C 53900 37600 1 90 1 busripper-1.sym
{
T 53500 37600 5 8 0 0 270 2 1
device=none
}
C 53900 37800 1 90 1 busripper-1.sym
{
T 53500 37800 5 8 0 0 270 2 1
device=none
}
C 53900 37200 1 90 1 busripper-1.sym
{
T 53500 37200 5 8 0 0 270 2 1
device=none
}
C 53900 37400 1 90 1 busripper-1.sym
{
T 53500 37400 5 8 0 0 270 2 1
device=none
}
C 53900 36800 1 90 1 busripper-1.sym
{
T 53500 36800 5 8 0 0 270 2 1
device=none
}
C 53900 37000 1 90 1 busripper-1.sym
{
T 53500 37000 5 8 0 0 270 2 1
device=none
}
C 53900 36400 1 90 1 busripper-1.sym
{
T 53500 36400 5 8 0 0 270 2 1
device=none
}
C 53900 36600 1 90 1 busripper-1.sym
{
T 53500 36600 5 8 0 0 270 2 1
device=none
}
C 53900 36000 1 90 1 busripper-1.sym
{
T 53500 36000 5 8 0 0 270 2 1
device=none
}
C 53900 36200 1 90 1 busripper-1.sym
{
T 53500 36200 5 8 0 0 270 2 1
device=none
}
C 53900 35600 1 90 1 busripper-1.sym
{
T 53500 35600 5 8 0 0 270 2 1
device=none
}
C 53900 35800 1 90 1 busripper-1.sym
{
T 53500 35800 5 8 0 0 270 2 1
device=none
}
C 53900 35200 1 90 1 busripper-1.sym
{
T 53500 35200 5 8 0 0 270 2 1
device=none
}
C 53900 35400 1 90 1 busripper-1.sym
{
T 53500 35400 5 8 0 0 270 2 1
device=none
}
C 54900 34500 1 180 0 busripper-1.sym
{
T 54900 34100 5 8 0 0 180 0 1
device=none
}
C 55100 34500 1 180 0 busripper-1.sym
{
T 55100 34100 5 8 0 0 180 0 1
device=none
}
C 54500 34500 1 180 0 busripper-1.sym
{
T 54500 34100 5 8 0 0 180 0 1
device=none
}
C 54700 34500 1 180 0 busripper-1.sym
{
T 54700 34100 5 8 0 0 180 0 1
device=none
}
C 55700 34500 1 180 0 busripper-1.sym
{
T 55700 34100 5 8 0 0 180 0 1
device=none
}
C 55900 34500 1 180 0 busripper-1.sym
{
T 55900 34100 5 8 0 0 180 0 1
device=none
}
C 55300 34500 1 180 0 busripper-1.sym
{
T 55300 34100 5 8 0 0 180 0 1
device=none
}
C 55500 34500 1 180 0 busripper-1.sym
{
T 55500 34100 5 8 0 0 180 0 1
device=none
}
U 52300 34300 50900 34300 10 0
C 51500 34500 1 180 0 busripper-1.sym
{
T 51500 34100 5 8 0 0 180 0 1
device=none
}
C 51700 34500 1 180 0 busripper-1.sym
{
T 51700 34100 5 8 0 0 180 0 1
device=none
}
C 51100 34500 1 180 0 busripper-1.sym
{
T 51100 34100 5 8 0 0 180 0 1
device=none
}
C 51300 34500 1 180 0 busripper-1.sym
{
T 51300 34100 5 8 0 0 180 0 1
device=none
}
C 52300 34500 1 180 0 busripper-1.sym
{
T 52300 34100 5 8 0 0 180 0 1
device=none
}
C 52500 34500 1 180 0 busripper-1.sym
{
T 52500 34100 5 8 0 0 180 0 1
device=none
}
C 51900 34500 1 180 0 busripper-1.sym
{
T 51900 34100 5 8 0 0 180 0 1
device=none
}
C 52100 34500 1 180 0 busripper-1.sym
{
T 52100 34100 5 8 0 0 180 0 1
device=none
}
U 47100 31000 47100 32400 10 0
C 47300 31800 1 90 0 busripper-1.sym
{
T 46900 31800 5 8 0 0 90 0 1
device=none
}
C 47300 31600 1 90 0 busripper-1.sym
{
T 46900 31600 5 8 0 0 90 0 1
device=none
}
C 47300 32200 1 90 0 busripper-1.sym
{
T 46900 32200 5 8 0 0 90 0 1
device=none
}
C 47300 32000 1 90 0 busripper-1.sym
{
T 46900 32000 5 8 0 0 90 0 1
device=none
}
C 47300 31000 1 90 0 busripper-1.sym
{
T 46900 31000 5 8 0 0 90 0 1
device=none
}
C 47300 30800 1 90 0 busripper-1.sym
{
T 46900 30800 5 8 0 0 90 0 1
device=none
}
C 47300 31400 1 90 0 busripper-1.sym
{
T 46900 31400 5 8 0 0 90 0 1
device=none
}
C 47300 31200 1 90 0 busripper-1.sym
{
T 46900 31200 5 8 0 0 90 0 1
device=none
}
U 46700 31000 46700 32400 10 0
C 46500 31800 1 270 1 busripper-1.sym
{
T 46900 31800 5 8 0 0 90 2 1
device=none
}
C 46500 31600 1 270 1 busripper-1.sym
{
T 46900 31600 5 8 0 0 90 2 1
device=none
}
C 46500 32200 1 270 1 busripper-1.sym
{
T 46900 32200 5 8 0 0 90 2 1
device=none
}
C 46500 32000 1 270 1 busripper-1.sym
{
T 46900 32000 5 8 0 0 90 2 1
device=none
}
C 46500 31000 1 270 1 busripper-1.sym
{
T 46900 31000 5 8 0 0 90 2 1
device=none
}
C 46500 30800 1 270 1 busripper-1.sym
{
T 46900 30800 5 8 0 0 90 2 1
device=none
}
C 46500 31400 1 270 1 busripper-1.sym
{
T 46900 31400 5 8 0 0 90 2 1
device=none
}
C 46500 31200 1 270 1 busripper-1.sym
{
T 46900 31200 5 8 0 0 90 2 1
device=none
}
C 46100 26500 1 0 0 busripper-1.sym
{
T 46100 26900 5 8 0 0 0 0 1
device=none
}
C 45900 26500 1 0 0 busripper-1.sym
{
T 45900 26900 5 8 0 0 0 0 1
device=none
}
C 46500 26500 1 0 0 busripper-1.sym
{
T 46500 26900 5 8 0 0 0 0 1
device=none
}
C 46300 26500 1 0 0 busripper-1.sym
{
T 46300 26900 5 8 0 0 0 0 1
device=none
}
C 45300 26500 1 0 0 busripper-1.sym
{
T 45300 26900 5 8 0 0 0 0 1
device=none
}
C 45100 26500 1 0 0 busripper-1.sym
{
T 45100 26900 5 8 0 0 0 0 1
device=none
}
C 45700 26500 1 0 0 busripper-1.sym
{
T 45700 26900 5 8 0 0 0 0 1
device=none
}
C 45500 26500 1 0 0 busripper-1.sym
{
T 45500 26900 5 8 0 0 0 0 1
device=none
}
C 47700 26500 1 0 0 busripper-1.sym
{
T 47700 26900 5 8 0 0 0 0 1
device=none
}
C 47500 26500 1 0 0 busripper-1.sym
{
T 47500 26900 5 8 0 0 0 0 1
device=none
}
C 48100 26500 1 0 0 busripper-1.sym
{
T 48100 26900 5 8 0 0 0 0 1
device=none
}
C 47900 26500 1 0 0 busripper-1.sym
{
T 47900 26900 5 8 0 0 0 0 1
device=none
}
C 46900 26500 1 0 0 busripper-1.sym
{
T 46900 26900 5 8 0 0 0 0 1
device=none
}
C 46700 26500 1 0 0 busripper-1.sym
{
T 46700 26900 5 8 0 0 0 0 1
device=none
}
C 47300 26500 1 0 0 busripper-1.sym
{
T 47300 26900 5 8 0 0 0 0 1
device=none
}
C 47100 26500 1 0 0 busripper-1.sym
{
T 47100 26900 5 8 0 0 0 0 1
device=none
}
C 42200 20900 1 90 0 busripper-1.sym
{
T 41800 20900 5 8 0 0 90 0 1
device=none
}
C 42200 19100 1 90 0 busripper-1.sym
{
T 41800 19100 5 8 0 0 90 0 1
device=none
}
C 42200 17300 1 90 0 busripper-1.sym
{
T 41800 17300 5 8 0 0 90 0 1
device=none
}
C 42200 15500 1 90 0 busripper-1.sym
{
T 41800 15500 5 8 0 0 90 0 1
device=none
}
C 48100 19200 1 90 0 busripper-1.sym
{
T 47700 19200 5 8 0 0 90 0 1
device=none
}
C 48100 19000 1 90 0 busripper-1.sym
{
T 47700 19000 5 8 0 0 90 0 1
device=none
}
C 48100 19600 1 90 0 busripper-1.sym
{
T 47700 19600 5 8 0 0 90 0 1
device=none
}
C 48100 19400 1 90 0 busripper-1.sym
{
T 47700 19400 5 8 0 0 90 0 1
device=none
}
C 48100 20000 1 90 0 busripper-1.sym
{
T 47700 20000 5 8 0 0 90 0 1
device=none
}
C 48100 19800 1 90 0 busripper-1.sym
{
T 47700 19800 5 8 0 0 90 0 1
device=none
}
C 48100 20400 1 90 0 busripper-1.sym
{
T 47700 20400 5 8 0 0 90 0 1
device=none
}
C 48100 20200 1 90 0 busripper-1.sym
{
T 47700 20200 5 8 0 0 90 0 1
device=none
}
C 48100 20800 1 90 0 busripper-1.sym
{
T 47700 20800 5 8 0 0 90 0 1
device=none
}
C 48100 20600 1 90 0 busripper-1.sym
{
T 47700 20600 5 8 0 0 90 0 1
device=none
}
C 48100 21200 1 90 0 busripper-1.sym
{
T 47700 21200 5 8 0 0 90 0 1
device=none
}
C 48100 21000 1 90 0 busripper-1.sym
{
T 47700 21000 5 8 0 0 90 0 1
device=none
}
U 60100 33300 60000 33400 10 0
U 60100 33300 60100 28300 10 0
U 52100 26700 58500 26700 10 -1
C 52100 26500 1 0 0 busripper-1.sym
{
T 52100 26900 5 8 0 0 0 0 1
device=none
}
C 51900 26500 1 0 0 busripper-1.sym
{
T 51900 26900 5 8 0 0 0 0 1
device=none
}
C 52500 26500 1 0 0 busripper-1.sym
{
T 52500 26900 5 8 0 0 0 0 1
device=none
}
C 52300 26500 1 0 0 busripper-1.sym
{
T 52300 26900 5 8 0 0 0 0 1
device=none
}
C 52900 26500 1 0 0 busripper-1.sym
{
T 52900 26900 5 8 0 0 0 0 1
device=none
}
C 52700 26500 1 0 0 busripper-1.sym
{
T 52700 26900 5 8 0 0 0 0 1
device=none
}
C 53300 26500 1 0 0 busripper-1.sym
{
T 53300 26900 5 8 0 0 0 0 1
device=none
}
C 53100 26500 1 0 0 busripper-1.sym
{
T 53100 26900 5 8 0 0 0 0 1
device=none
}
U 60100 28300 58500 26700 10 0
U 46700 32800 46700 35800 10 -1
C 46500 32800 1 270 1 busripper-1.sym
{
T 46900 32800 5 8 0 0 90 2 1
device=none
}
C 46500 32600 1 270 1 busripper-1.sym
{
T 46900 32600 5 8 0 0 90 2 1
device=none
}
C 46500 33200 1 270 1 busripper-1.sym
{
T 46900 33200 5 8 0 0 90 2 1
device=none
}
C 46500 33000 1 270 1 busripper-1.sym
{
T 46900 33000 5 8 0 0 90 2 1
device=none
}
C 46500 33600 1 270 1 busripper-1.sym
{
T 46900 33600 5 8 0 0 90 2 1
device=none
}
C 46500 33400 1 270 1 busripper-1.sym
{
T 46900 33400 5 8 0 0 90 2 1
device=none
}
C 46500 34000 1 270 1 busripper-1.sym
{
T 46900 34000 5 8 0 0 90 2 1
device=none
}
C 46500 33800 1 270 1 busripper-1.sym
{
T 46900 33800 5 8 0 0 90 2 1
device=none
}
C 46500 34400 1 270 1 busripper-1.sym
{
T 46900 34400 5 8 0 0 90 2 1
device=none
}
C 46500 34200 1 270 1 busripper-1.sym
{
T 46900 34200 5 8 0 0 90 2 1
device=none
}
C 46500 34800 1 270 1 busripper-1.sym
{
T 46900 34800 5 8 0 0 90 2 1
device=none
}
C 46500 34600 1 270 1 busripper-1.sym
{
T 46900 34600 5 8 0 0 90 2 1
device=none
}
C 46500 35200 1 270 1 busripper-1.sym
{
T 46900 35200 5 8 0 0 90 2 1
device=none
}
C 46500 35000 1 270 1 busripper-1.sym
{
T 46900 35000 5 8 0 0 90 2 1
device=none
}
C 46500 35600 1 270 1 busripper-1.sym
{
T 46900 35600 5 8 0 0 90 2 1
device=none
}
C 46500 35400 1 270 1 busripper-1.sym
{
T 46900 35400 5 8 0 0 90 2 1
device=none
}
U 46700 35800 46800 35900 10 0
U 47100 35800 47100 33900 10 0
U 46800 35900 47000 35900 10 0
U 47100 35800 47000 35900 10 0
U 47100 33900 47200 33800 10 0
N 49300 36200 49300 36100 4
N 58400 28600 58300 28500 4
N 58100 28800 58000 28700 4
C 51200 17500 1 0 1 output.sym
{
T 51125 18200 5 10 0 0 0 6 1
device=output
T 51250 17600 4 8 1 1 0 1 1
netname=BASIC \_CS1
}
C 51200 17300 1 0 1 output.sym
{
T 51125 18000 5 10 0 0 0 6 1
device=output
T 51250 17400 4 8 1 1 0 1 1
netname=C1 LOW
}
C 51200 17100 1 0 1 output.sym
{
T 51125 17800 5 10 0 0 0 6 1
device=output
T 51250 17200 4 8 1 1 0 1 1
netname=C2 LOW
}
N 50900 17600 47600 17600 4
N 47500 17700 47500 20100 4
N 50900 17400 47500 17400 4
N 47400 17500 47400 19700 4
N 50900 17200 47400 17200 4
N 47300 17300 47300 19500 4
C 40500 13300 1 0 0 output.sym
{
T 40575 14000 5 10 0 0 0 0 1
device=output
T 40400 13400 4 8 1 1 0 7 1
netname=\_CS1
}
N 40800 13400 45600 13400 4
N 40800 18000 40900 18000 4
C 40500 13500 1 0 0 output.sym
{
T 40575 14200 5 10 0 0 0 0 1
device=output
T 40400 13600 4 8 1 1 0 7 1
netname=\_CS0
}
N 40800 13600 45500 13600 4
N 45500 13600 45600 13700 4
N 45600 13400 45700 13500 4
N 45600 19600 45700 19700 4
N 45700 15600 45800 15700 4
N 44300 16700 44200 16600 4
N 44300 15300 44200 15200 4
N 44200 14900 44300 14800 4
N 40700 17700 40800 17800 4
N 49900 19200 50100 19000 4
N 50000 19500 50200 19300 4
N 50100 15200 49700 14800 4
N 49700 14000 50200 14500 4
N 47400 20200 47500 20100 4
N 47300 19800 47400 19700 4
N 47200 19600 47300 19500 4
N 47300 17300 47400 17200 4
N 47500 17700 47600 17600 4
N 47400 17500 47500 17400 4
T 53500 43100 9 10 1 0 90 2 1
MINI DIN 7 PIN
T 51400 29900 9 10 1 0 90 2 1
20 PIN MALE HEADER
C 49100 23400 1 0 0 GND.sym
{
T 49200 24300 5 10 0 0 0 0 1
device=GND
}
C 49100 24300 1 0 0 PLUS5V-circle.sym
{
T 49200 25400 5 10 0 0 0 0 1
device=PLUS5V-circle
T 49200 24550 5 8 1 1 0 3 1
value=+5V
}
N 49000 24300 49400 24300 4
N 49000 23700 49400 23700 4
N 49000 23700 49000 23800 4
N 49000 24200 49000 24300 4
N 49400 24200 49400 24300 4
N 49400 23800 49400 23700 4
C 49300 23800 1 0 0 capacitor-Japan.sym
{
T 49375 24500 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 49375 24700 5 10 0 0 0 0 1
device=capacitor
T 49575 24025 5 8 1 1 0 0 1
refdes=C3
T 49575 23975 5 8 1 1 0 2 1
value=10u/25V
}
C 48900 23800 1 0 0 capacitor.sym
{
T 49000 24600 5 10 0 0 0 0 1
footprint=CAP_SMALL-100
T 49000 24800 5 10 0 0 0 0 1
device=capacitor
T 48850 24025 5 8 1 1 0 6 1
refdes=C21
T 48850 23975 5 8 1 1 0 8 1
value=100n
}
