

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51912|    93212|  0.262 ms|  0.470 ms|  51913|  93213|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_16_1_fu_96    |main_Pipeline_VITIS_LOOP_16_1   |    10002|    10002|  50.010 us|  50.010 us|  10002|  10002|       no|
        |grp_main_Pipeline_VITIS_LOOP_14_1_fu_114   |main_Pipeline_VITIS_LOOP_14_1   |      206|      206|   1.039 us|   1.039 us|    206|    206|       no|
        |grp_main_Pipeline_VITIS_LOOP_14_11_fu_123  |main_Pipeline_VITIS_LOOP_14_11  |      306|      306|   1.544 us|   1.544 us|    306|    306|       no|
        |grp_main_Pipeline_VITIS_LOOP_16_2_fu_130   |main_Pipeline_VITIS_LOOP_16_2   |      105|      105|   0.530 us|   0.530 us|    105|    105|       no|
        |grp_main_Pipeline_VITIS_LOOP_32_2_fu_138   |main_Pipeline_VITIS_LOOP_32_2   |    10004|    10004|  50.020 us|  50.020 us|  10004|  10004|       no|
        |grp_main_Pipeline_VITIS_LOOP_23_3_fu_145   |main_Pipeline_VITIS_LOOP_23_3   |      105|      105|   0.530 us|   0.530 us|    105|    105|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    21000|    51700|  210 ~ 517|          -|          -|   100|        no|
        |- VITIS_LOOP_15_1  |    10901|    21501|  109 ~ 215|          -|          -|   100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 13 
10 --> 11 12 
11 --> 12 
12 --> 8 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 17 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%addr_in = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 18 'alloca' 'addr_in' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%w = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 19 'alloca' 'w' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%addr_out = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 20 'alloca' 'addr_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%data = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 21 'alloca' 'data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%gold = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 22 'alloca' 'gold' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%in = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 23 'alloca' 'in' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%mean = alloca i64 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:14]   --->   Operation 24 'alloca' 'mean' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i14 %addr_in, i14 %addr_out, i1 %in, i32 %data, i32 %gold, i1 %mean, i1 %w"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln10 = store i7 0, i7 %i_1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 26 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:12]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i14 %addr_in, i14 %addr_out, i1 %in, i32 %data, i32 %gold, i1 %mean, i1 %w"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body.i" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 31 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 32 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln16 = add i14 %phi_mul_load, i14 100" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 34 'add' 'add_ln16' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i, i7 100" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 35 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln16_1 = add i7 %i, i7 1" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 36 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body.i.split, void %VITIS_LOOP_16_2.i.preheader" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 37 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i, i7 99" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:24->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln16)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul1 = alloca i32 1"   --->   Operation 39 'alloca' 'phi_mul1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 40 'alloca' 'i_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 0, i7 %i_2" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 41 'store' 'store_ln13' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul1"   --->   Operation 42 'store' 'store_ln0' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2.i" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 43 'br' 'br_ln15' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 44 [2/2] (1.81ns)   --->   "%call_ln16 = call void @main_Pipeline_VITIS_LOOP_14_1, i14 %phi_mul_load, i1 %in, i1 %w, i14 %addr_in, i32 %data" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 44 'call' 'call_ln16' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 46 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln16 = call void @main_Pipeline_VITIS_LOOP_14_1, i14 %phi_mul_load, i1 %in, i1 %w, i14 %addr_in, i32 %data" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 47 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.i, void %for.body.i.i.preheader" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:24->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 48 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_11, i1 %mean, i14 %addr_out, i32 %data"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_11, i1 %mean, i14 %addr_out, i32 %data"   --->   Operation 50 'call' 'call_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln10 = store i7 %add_ln16_1, i7 %i_1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:10->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 52 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln16 = store i14 %add_ln16, i14 %phi_mul" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 53 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body.i" [benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 54 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.87>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i_2" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 55 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.87ns)   --->   "%icmp_ln15 = icmp_eq  i7 %i_3, i7 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 56 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 1.87>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul1_load = load i14 %phi_mul1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 57 'load' 'phi_mul1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (1.81ns)   --->   "%add_ln15 = add i14 %phi_mul1_load, i14 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 58 'add' 'add_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln15_1 = add i7 %i_3, i7 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 59 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %VITIS_LOOP_16_2.i.split, void %for.inc34.preheader" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 60 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [2/2] (1.81ns)   --->   "%call_ln15 = call void @main_Pipeline_VITIS_LOOP_16_2, i14 %phi_mul1_load, i1 %in, i1 %w, i32 %gold" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 61 'call' 'call_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 62 [1/1] (1.87ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_3, i7 99" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:22->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 62 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln15)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_32_2, i32 %data, i32 %gold, i14 %count_loc"   --->   Operation 63 'call' 'call_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 65 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln15 = call void @main_Pipeline_VITIS_LOOP_16_2, i14 %phi_mul1_load, i1 %in, i1 %w, i32 %gold" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 66 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc29.i, void %for.body13.i.preheader" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:22->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 67 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_23_3, i1 %mean, i32 %gold"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 1.58>
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_23_3, i1 %mean, i32 %gold"   --->   Operation 69 'call' 'call_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc29.i"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln15_1, i7 %i_2" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 71 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln15 = store i14 %add_ln15, i14 %phi_mul1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 72 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2.i" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 73 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_32_2, i32 %data, i32 %gold, i14 %count_loc"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 1.81>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%count_loc_load = load i14 %count_loc"   --->   Operation 75 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.81ns)   --->   "%icmp_ln35 = icmp_ne  i14 %count_loc_load, i14 10000" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:35]   --->   Operation 76 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i1 %icmp_ln35" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:40]   --->   Operation 77 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i32 %zext_ln40" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:40]   --->   Operation 78 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 011111110000000]
i_1                    (alloca           ) [ 011111110000000]
count_loc              (alloca           ) [ 001111111111111]
addr_in                (alloca           ) [ 001111110000000]
w                      (alloca           ) [ 001111111111100]
addr_out               (alloca           ) [ 001111110000000]
data                   (alloca           ) [ 001111111111110]
gold                   (alloca           ) [ 001111111111110]
in                     (alloca           ) [ 001111111111100]
mean                   (alloca           ) [ 001111111111100]
store_ln10             (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
spectopmodule_ln12     (spectopmodule    ) [ 000000000000000]
call_ln0               (call             ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
phi_mul_load           (load             ) [ 000011000000000]
i                      (load             ) [ 000000000000000]
add_ln16               (add              ) [ 000011110000000]
icmp_ln16              (icmp             ) [ 000111110000000]
add_ln16_1             (add              ) [ 000011110000000]
br_ln16                (br               ) [ 000000000000000]
icmp_ln24              (icmp             ) [ 000011110000000]
phi_mul1               (alloca           ) [ 000111111111100]
i_2                    (alloca           ) [ 000111111111100]
store_ln13             (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
br_ln15                (br               ) [ 000000000000000]
speclooptripcount_ln14 (speclooptripcount) [ 000000000000000]
specloopname_ln16      (specloopname     ) [ 000000000000000]
call_ln16              (call             ) [ 000000000000000]
br_ln24                (br               ) [ 000000000000000]
call_ln0               (call             ) [ 000000000000000]
br_ln0                 (br               ) [ 000000000000000]
store_ln10             (store            ) [ 000000000000000]
store_ln16             (store            ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
i_3                    (load             ) [ 000000000100000]
icmp_ln15              (icmp             ) [ 000000000100000]
phi_mul1_load          (load             ) [ 000000000010000]
add_ln15               (add              ) [ 000000000011100]
add_ln15_1             (add              ) [ 000000000011100]
br_ln15                (br               ) [ 000000000000000]
icmp_ln22              (icmp             ) [ 000000000011100]
speclooptripcount_ln13 (speclooptripcount) [ 000000000000000]
specloopname_ln15      (specloopname     ) [ 000000000000000]
call_ln15              (call             ) [ 000000000000000]
br_ln22                (br               ) [ 000000000000000]
call_ln0               (call             ) [ 000000000000000]
br_ln0                 (br               ) [ 000000000000000]
store_ln13             (store            ) [ 000000000000000]
store_ln15             (store            ) [ 000000000000000]
br_ln15                (br               ) [ 000000000000000]
call_ln0               (call             ) [ 000000000000000]
count_loc_load         (load             ) [ 000000000000000]
icmp_ln35              (icmp             ) [ 000000000000000]
zext_ln40              (zext             ) [ 000000000000000]
ret_ln40               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_16_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_14_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_14_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_16_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_32_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_23_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="phi_mul_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="count_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="addr_in_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_in/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="w_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="addr_out_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_out/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="gold_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gold/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mean_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="phi_mul1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul1/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_main_Pipeline_VITIS_LOOP_16_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="0" index="4" bw="32" slack="0"/>
<pin id="102" dir="0" index="5" bw="32" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="1" slack="0"/>
<pin id="105" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_main_Pipeline_VITIS_LOOP_14_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="118" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="119" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_main_Pipeline_VITIS_LOOP_14_11_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="127" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_main_Pipeline_VITIS_LOOP_16_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="14" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="134" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="135" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="136" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_main_Pipeline_VITIS_LOOP_32_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="3" bw="14" slack="4"/>
<pin id="143" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_main_Pipeline_VITIS_LOOP_23_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln10_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="7" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="14" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_mul_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="2"/>
<pin id="163" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="2"/>
<pin id="166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln16_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln16_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln16_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln24_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln13_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="14" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln10_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="4"/>
<pin id="203" dir="0" index="1" bw="7" slack="6"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln16_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="4"/>
<pin id="207" dir="0" index="1" bw="14" slack="6"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_3_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln15_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="phi_mul1_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="2"/>
<pin id="220" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul1_load/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln15_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln15_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln22_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln13_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="3"/>
<pin id="240" dir="0" index="1" bw="7" slack="5"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln15_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="3"/>
<pin id="244" dir="0" index="1" bw="14" slack="5"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="count_loc_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="6"/>
<pin id="248" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_loc_load/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln35_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="0"/>
<pin id="251" dir="0" index="1" bw="14" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln40_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/14 "/>
</bind>
</comp>

<comp id="259" class="1005" name="phi_mul_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="count_loc_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="4"/>
<pin id="275" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="count_loc "/>
</bind>
</comp>

<comp id="282" class="1005" name="add_ln16_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="4"/>
<pin id="284" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="290" class="1005" name="add_ln16_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="4"/>
<pin id="292" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_ln24_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="2"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="299" class="1005" name="phi_mul1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_2_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln15_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_ln15_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="3"/>
<pin id="325" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="328" class="1005" name="add_ln15_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="3"/>
<pin id="330" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln22_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="60" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="68" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="80" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="72" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="76" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="84" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="64" pin="1"/><net_sink comp="96" pin=7"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="164" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="164" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="48" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="269"><net_src comp="52" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="276"><net_src comp="56" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="285"><net_src comp="167" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="293"><net_src comp="179" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="298"><net_src comp="185" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="88" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="309"><net_src comp="92" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="319"><net_src comp="212" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="222" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="331"><net_src comp="228" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="336"><net_src comp="233" pin="2"/><net_sink comp="333" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln10 : 1
		store_ln0 : 1
	State 2
	State 3
		add_ln16 : 1
		icmp_ln16 : 1
		add_ln16_1 : 1
		br_ln16 : 2
		icmp_ln24 : 1
		store_ln13 : 1
		store_ln0 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln15 : 1
	State 9
		add_ln15 : 1
		call_ln15 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln35 : 1
		zext_ln40 : 2
		ret_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |  grp_main_Pipeline_VITIS_LOOP_16_1_fu_96  |    0    |    28   |    34   |
|          |  grp_main_Pipeline_VITIS_LOOP_14_1_fu_114 |  6.352  |   319   |   225   |
|   call   | grp_main_Pipeline_VITIS_LOOP_14_11_fu_123 |  4.764  |   336   |   324   |
|          |  grp_main_Pipeline_VITIS_LOOP_16_2_fu_130 |  4.764  |   130   |   113   |
|          |  grp_main_Pipeline_VITIS_LOOP_32_2_fu_138 |  3.176  |   122   |   108   |
|          |  grp_main_Pipeline_VITIS_LOOP_23_3_fu_145 |  3.176  |   115   |   212   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              icmp_ln16_fu_173             |    0    |    0    |    14   |
|          |              icmp_ln24_fu_185             |    0    |    0    |    14   |
|   icmp   |              icmp_ln15_fu_212             |    0    |    0    |    14   |
|          |              icmp_ln22_fu_233             |    0    |    0    |    14   |
|          |              icmp_ln35_fu_249             |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              add_ln16_fu_167              |    0    |    0    |    17   |
|    add   |             add_ln16_1_fu_179             |    0    |    0    |    14   |
|          |              add_ln15_fu_222              |    0    |    0    |    17   |
|          |             add_ln15_1_fu_228             |    0    |    0    |    14   |
|----------|-------------------------------------------|---------|---------|---------|
|   zext   |              zext_ln40_fu_255             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  22.232 |   1050  |   1151  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| addr_in|   14   |    0   |    0   |    0   |
|addr_out|   14   |    0   |    0   |    0   |
|  data  |   32   |    0   |    0   |    0   |
|  gold  |   32   |    0   |    0   |    0   |
|   in   |    1   |    0   |    0   |    0   |
|  mean  |    1   |    0   |    0   |    0   |
|    w   |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   95   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln15_1_reg_328|    7   |
| add_ln15_reg_323 |   14   |
|add_ln16_1_reg_290|    7   |
| add_ln16_reg_282 |   14   |
| count_loc_reg_273|   14   |
|    i_1_reg_266   |    7   |
|    i_2_reg_306   |    7   |
| icmp_ln15_reg_316|    1   |
| icmp_ln22_reg_333|    1   |
| icmp_ln24_reg_295|    1   |
| phi_mul1_reg_299 |   14   |
|  phi_mul_reg_259 |   14   |
+------------------+--------+
|       Total      |   101  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |  1050  |  1151  |    -   |
|   Memory  |   95   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   101  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   95   |   22   |  1151  |  1151  |    0   |
+-----------+--------+--------+--------+--------+--------+
