$date
	Sat Oct 22 23:52:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#772425
b10 !
1"
#772426
b10 &
b10 %
1$
#772427
0"
#772430
b1 &
1#
b1 %
#772434
b0 &
b0 %
0#
0$
#1815075
b10111 !
1"
#1815078
b10111 &
b10111 %
1$
#1815079
0"
#1815082
b1000110 &
b1000110 %
#1815086
b100011 &
b100011 %
#1815090
b1101010 &
b1101010 %
#1815094
b110101 &
b110101 %
#1815098
b10100000 &
b10100000 %
#1815102
b1010000 &
b1010000 %
#1815106
b101000 &
b101000 %
#1815110
b10100 &
b10100 %
#1815114
b1010 &
b1010 %
#1815118
b101 &
b101 %
#1815122
b10000 &
b10000 %
#1815126
b1000 &
b1000 %
#1815130
b100 &
b100 %
#1815134
b10 &
b10 %
#1815138
b1 &
b1 %
1#
#1815142
b0 &
0#
b0 %
0$
#2806320
b10000 !
1"
#2806322
b10000 &
b10000 %
1$
#2806323
0"
#2806326
b1000 &
b1000 %
#2806330
b100 &
b100 %
#2806334
b10 &
b10 %
#2806338
b1 &
b1 %
1#
#2806342
b0 &
0#
b0 %
0$
#4500012
