
*** Running vivado
    with args -log xcl_design_debug_bridge_xsdbm_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_debug_bridge_xsdbm_0.tcl



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_debug_bridge_xsdbm_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 422.871 ; gain = 213.527
INFO: [Synth 8-638] synthesizing module 'xcl_design_debug_bridge_xsdbm_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/synth/xcl_design_debug_bridge_xsdbm_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6ad6' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/bd_0/hdl/bd_6ad6.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_6ad6_lut_buffer_0' [C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-26504-SakinderLaptop1/realtime/bd_6ad6_lut_buffer_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_6ad6_lut_buffer_0' (1#1) [C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-26504-SakinderLaptop1/realtime/bd_6ad6_lut_buffer_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'bd_6ad6_xsdbm_0' [C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-26504-SakinderLaptop1/realtime/bd_6ad6_xsdbm_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_6ad6_xsdbm_0' (2#1) [C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-26504-SakinderLaptop1/realtime/bd_6ad6_xsdbm_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_6ad6' (3#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/bd_0/hdl/bd_6ad6.v:13]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_debug_bridge_xsdbm_0' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/synth/xcl_design_debug_bridge_xsdbm_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 460.305 ; gain = 250.961
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 460.305 ; gain = 250.961
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1012.570 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1012.570 ; gain = 803.227
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1012.570 ; gain = 803.227
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1012.570 ; gain = 803.227
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1012.570 ; gain = 803.227
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1012.570 ; gain = 803.227
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1253.598 ; gain = 1044.254
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1253.598 ; gain = 1044.254
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1263.254 ; gain = 1053.910
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1263.254 ; gain = 1053.910
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1263.254 ; gain = 1053.910
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1263.254 ; gain = 1053.910
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1263.254 ; gain = 1053.910
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1263.254 ; gain = 1053.910
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1263.254 ; gain = 1053.910

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_6ad6_lut_buffer_0 |     1|
|2     |bd_6ad6_xsdbm_0      |     1|
+------+---------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1263.254 ; gain = 1053.910
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1338.930 ; gain = 995.289
