

================================================================
== Vitis HLS Report for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Wed Dec 21 16:46:14 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_205_1  |       10|       40|        11|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|     159|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     159|    327|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |DwIndex_2_fu_192_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln207_1_fu_214_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln207_fu_220_p2        |         +|   0|  0|  32|          32|          32|
    |add_ln209_fu_288_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln210_fu_299_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln211_fu_321_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln212_fu_331_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln213_fu_310_p2        |         +|   0|  0|   7|           7|           3|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   1|           1|           1|
    |icmp_ln205_fu_186_p2       |      icmp|   0|  0|   2|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|         113|          94|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |DwIndex_fu_90                     |   9|          2|    5|         10|
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_DwIndex_1        |   9|          2|    5|         10|
    |canIndex_fu_94                    |   9|          2|    7|         14|
    |can_addr_blk_n_AR                 |   9|          2|    1|          2|
    |can_addr_blk_n_R                  |   9|          2|    1|          2|
    |can_frame_address0                |  13|          3|    7|         21|
    |can_frame_address1                |  13|          3|    7|         21|
    |can_frame_d0                      |  13|          3|    8|         24|
    |can_frame_d1                      |  13|          3|    8|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 182|         41|   58|        147|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DwIndex_fu_90                     |   5|   0|    5|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |canIndex_fu_94                    |   7|   0|    7|          0|
    |canIndex_load_reg_390             |   7|   0|    7|          0|
    |icmp_ln205_reg_355                |   1|   0|    1|          0|
    |trunc_ln212_reg_385               |   8|   0|    8|          0|
    |trunc_ln5_reg_370                 |   8|   0|    8|          0|
    |trunc_ln6_reg_375                 |   8|   0|    8|          0|
    |trunc_ln7_reg_380                 |   8|   0|    8|          0|
    |trunc_ln_reg_359                  |  30|   0|   30|          0|
    |icmp_ln205_reg_355                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 159|  32|   96|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|m_axi_can_addr_AWVALID   |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWREADY   |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWADDR    |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWID      |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWLEN     |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWSIZE    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWBURST   |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWLOCK    |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWCACHE   |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWPROT    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWQOS     |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWREGION  |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWUSER    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WVALID    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WREADY    |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WDATA     |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WSTRB     |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WLAST     |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WID       |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WUSER     |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARVALID   |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARREADY   |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARADDR    |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARID      |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARLEN     |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARSIZE    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARBURST   |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARLOCK    |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARCACHE   |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARPROT    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARQOS     |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARREGION  |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARUSER    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RVALID    |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RREADY    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RDATA     |   in|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RLAST     |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RID       |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RFIFONUM  |   in|    9|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RUSER     |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RRESP     |   in|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BVALID    |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BREADY    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BRESP     |   in|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BID       |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BUSER     |   in|    1|       m_axi|                                     can_addr|       pointer|
|add_ln205_1              |   in|    5|     ap_none|                                  add_ln205_1|        scalar|
|canbase                  |   in|   32|     ap_none|                                      canbase|        scalar|
|zext_ln205               |   in|   15|     ap_none|                                   zext_ln205|        scalar|
|can_frame_address0       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d0             |  out|    8|   ap_memory|                                    can_frame|         array|
|can_frame_address1       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d1             |  out|    8|   ap_memory|                                    can_frame|         array|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%DwIndex = alloca i32 1"   --->   Operation 14 'alloca' 'DwIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%canIndex = alloca i32 1"   --->   Operation 15 'alloca' 'canIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln205_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln205"   --->   Operation 16 'read' 'zext_ln205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase"   --->   Operation 17 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln205_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln205_1"   --->   Operation 18 'read' 'add_ln205_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln205_cast = zext i15 %zext_ln205_read"   --->   Operation 19 'zext' 'zext_ln205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_26, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 8, i7 %canIndex"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %DwIndex"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DwIndex_1 = load i5 %DwIndex" [can.c:208]   --->   Operation 24 'load' 'DwIndex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%icmp_ln205 = icmp_eq  i5 %DwIndex_1, i5 %add_ln205_1_read" [can.c:205]   --->   Operation 26 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 0"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%DwIndex_2 = add i5 %DwIndex_1, i5 1" [can.c:214]   --->   Operation 28 'add' 'DwIndex_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.inc.split, void %for.end.loopexit.exitStub" [can.c:205]   --->   Operation 29 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i5 %DwIndex_1" [can.c:208]   --->   Operation 30 'trunc' 'trunc_ln208' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln208, i2 0" [can.c:208]   --->   Operation 31 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i6 %shl_ln3" [can.c:207]   --->   Operation 32 'zext' 'zext_ln207' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln207_1 = add i32 %zext_ln207, i32 %canbase_read" [can.c:207]   --->   Operation 33 'add' 'add_ln207_1' <Predicate = (!icmp_ln205)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i32 %add_ln207_1, i32 %zext_ln205_cast" [can.c:207]   --->   Operation 34 'add' 'add_ln207' <Predicate = (!icmp_ln205)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln207, i32 2, i32 31" [can.c:207]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln205 = store i5 %DwIndex_2, i5 %DwIndex" [can.c:205]   --->   Operation 36 'store' 'store_ln205' <Predicate = (!icmp_ln205)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i30 %trunc_ln" [can.c:207]   --->   Operation 37 'sext' 'sext_ln207' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln207" [can.c:207]   --->   Operation 38 'getelementptr' 'can_addr_addr' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 39 [7/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:207]   --->   Operation 39 'readreq' 'data_1_req' <Predicate = (!icmp_ln205)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [6/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:207]   --->   Operation 40 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [5/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:207]   --->   Operation 41 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [4/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:207]   --->   Operation 42 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [3/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:207]   --->   Operation 43 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [2/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:207]   --->   Operation 44 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:207]   --->   Operation 45 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [can.c:207]   --->   Operation 46 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 24, i32 31" [can.c:209]   --->   Operation 47 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 16, i32 23" [can.c:210]   --->   Operation 48 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 8, i32 15" [can.c:211]   --->   Operation 49 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i32 %data" [can.c:212]   --->   Operation 50 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln205)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.07>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%canIndex_load = load i7 %canIndex" [can.c:209]   --->   Operation 51 'load' 'canIndex_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (1.31ns)   --->   "%add_ln209 = add i7 %canIndex_load, i7 12" [can.c:209]   --->   Operation 52 'add' 'add_ln209' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %add_ln209" [can.c:209]   --->   Operation 53 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 %zext_ln209" [can.c:209]   --->   Operation 54 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (1.75ns)   --->   "%store_ln209 = store i8 %trunc_ln5, i7 %can_frame_addr" [can.c:209]   --->   Operation 55 'store' 'store_ln209' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 56 [1/1] (1.31ns)   --->   "%add_ln210 = add i7 %canIndex_load, i7 13" [can.c:210]   --->   Operation 56 'add' 'add_ln210' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i7 %add_ln210" [can.c:210]   --->   Operation 57 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln210" [can.c:210]   --->   Operation 58 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (1.75ns)   --->   "%store_ln210 = store i8 %trunc_ln6, i7 %can_frame_addr_4" [can.c:210]   --->   Operation 59 'store' 'store_ln210' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 60 [1/1] (1.31ns)   --->   "%add_ln213 = add i7 %canIndex_load, i7 4" [can.c:213]   --->   Operation 60 'add' 'add_ln213' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln205 = store i7 %add_ln213, i7 %canIndex" [can.c:205]   --->   Operation 61 'store' 'store_ln205' <Predicate = true> <Delay = 1.29>

State 11 <SV = 10> <Delay = 3.07>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [can.c:146]   --->   Operation 62 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.31ns)   --->   "%add_ln211 = add i7 %canIndex_load, i7 14" [can.c:211]   --->   Operation 63 'add' 'add_ln211' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i7 %add_ln211" [can.c:211]   --->   Operation 64 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln211" [can.c:211]   --->   Operation 65 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (1.75ns)   --->   "%store_ln211 = store i8 %trunc_ln7, i7 %can_frame_addr_5" [can.c:211]   --->   Operation 66 'store' 'store_ln211' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 67 [1/1] (1.31ns)   --->   "%add_ln212 = add i7 %canIndex_load, i7 15" [can.c:212]   --->   Operation 67 'add' 'add_ln212' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i7 %add_ln212" [can.c:212]   --->   Operation 68 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln212" [can.c:212]   --->   Operation 69 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (1.75ns)   --->   "%store_ln212 = store i8 %trunc_ln212, i7 %can_frame_addr_6" [can.c:212]   --->   Operation 70 'store' 'store_ln212' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.inc" [can.c:205]   --->   Operation 71 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln205_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln205]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ can_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
DwIndex            (alloca           ) [ 010000000000]
canIndex           (alloca           ) [ 011111111110]
zext_ln205_read    (read             ) [ 000000000000]
canbase_read       (read             ) [ 000000000000]
add_ln205_1_read   (read             ) [ 000000000000]
zext_ln205_cast    (zext             ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
store_ln0          (store            ) [ 000000000000]
store_ln0          (store            ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
DwIndex_1          (load             ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
icmp_ln205         (icmp             ) [ 011111111100]
empty              (speclooptripcount) [ 000000000000]
DwIndex_2          (add              ) [ 000000000000]
br_ln205           (br               ) [ 000000000000]
trunc_ln208        (trunc            ) [ 000000000000]
shl_ln3            (bitconcatenate   ) [ 000000000000]
zext_ln207         (zext             ) [ 000000000000]
add_ln207_1        (add              ) [ 000000000000]
add_ln207          (add              ) [ 000000000000]
trunc_ln           (partselect       ) [ 001000000000]
store_ln205        (store            ) [ 000000000000]
sext_ln207         (sext             ) [ 000000000000]
can_addr_addr      (getelementptr    ) [ 011111111100]
data_1_req         (readreq          ) [ 000000000000]
data               (read             ) [ 000000000000]
trunc_ln5          (partselect       ) [ 001000000010]
trunc_ln6          (partselect       ) [ 001000000010]
trunc_ln7          (partselect       ) [ 011000000011]
trunc_ln212        (trunc            ) [ 011000000011]
canIndex_load      (load             ) [ 010000000001]
add_ln209          (add              ) [ 000000000000]
zext_ln209         (zext             ) [ 000000000000]
can_frame_addr     (getelementptr    ) [ 000000000000]
store_ln209        (store            ) [ 000000000000]
add_ln210          (add              ) [ 000000000000]
zext_ln210         (zext             ) [ 000000000000]
can_frame_addr_4   (getelementptr    ) [ 000000000000]
store_ln210        (store            ) [ 000000000000]
add_ln213          (add              ) [ 000000000000]
store_ln205        (store            ) [ 000000000000]
specloopname_ln146 (specloopname     ) [ 000000000000]
add_ln211          (add              ) [ 000000000000]
zext_ln211         (zext             ) [ 000000000000]
can_frame_addr_5   (getelementptr    ) [ 000000000000]
store_ln211        (store            ) [ 000000000000]
add_ln212          (add              ) [ 000000000000]
zext_ln212         (zext             ) [ 000000000000]
can_frame_addr_6   (getelementptr    ) [ 000000000000]
store_ln212        (store            ) [ 000000000000]
br_ln205           (br               ) [ 000000000000]
ret_ln0            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln205_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln205_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="canbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln205">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="can_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="can_frame">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_frame"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="DwIndex_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DwIndex/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="canIndex_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="canIndex/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln205_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="0" index="1" bw="15" slack="0"/>
<pin id="101" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln205_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="canbase_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln205_1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln205_1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_1_req/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="data_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="7"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="can_frame_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="1"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="7" slack="1"/>
<pin id="141" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="143" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/10 store_ln210/10 store_ln211/11 store_ln212/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="can_frame_addr_4_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_4/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="can_frame_addr_5_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_5/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="can_frame_addr_6_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_6/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln205_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="DwIndex_1_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DwIndex_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln205_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="DwIndex_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="DwIndex_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln208_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln207_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln207_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln207_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="15" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="30" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln205_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln207_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="30" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln207/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="can_addr_addr_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="0" index="3" bw="5" slack="0"/>
<pin id="276" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln212_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln212/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="canIndex_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="9"/>
<pin id="287" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="canIndex_load/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln209_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln209_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln210_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln210_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln213_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln205_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="9"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln211_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln211_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/11 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln212_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="1"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln212_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/11 "/>
</bind>
</comp>

<comp id="341" class="1005" name="DwIndex_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="DwIndex "/>
</bind>
</comp>

<comp id="348" class="1005" name="canIndex_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="canIndex "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln205_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln205 "/>
</bind>
</comp>

<comp id="359" class="1005" name="trunc_ln_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="30" slack="1"/>
<pin id="361" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="364" class="1005" name="can_addr_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="trunc_ln5_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln6_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="380" class="1005" name="trunc_ln7_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="2"/>
<pin id="382" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln212_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2"/>
<pin id="387" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln212 "/>
</bind>
</comp>

<comp id="390" class="1005" name="canIndex_load_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="1"/>
<pin id="392" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="canIndex_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="128" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="172"><net_src comp="98" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="110" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="183" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="104" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="169" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="240"><net_src comp="192" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="123" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="123" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="277"><net_src comp="66" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="123" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="74" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="123" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="303"><net_src comp="285" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="314"><net_src comp="285" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="80" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="335"><net_src comp="88" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="344"><net_src comp="90" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="351"><net_src comp="94" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="358"><net_src comp="186" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="226" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="367"><net_src comp="244" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="373"><net_src comp="251" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="378"><net_src comp="261" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="383"><net_src comp="271" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="388"><net_src comp="281" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="393"><net_src comp="285" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="331" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {}
	Port: can_frame | {10 11 }
 - Input state : 
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : add_ln205_1 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : canbase | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : zext_ln205 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : can_addr | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		DwIndex_1 : 1
		icmp_ln205 : 2
		DwIndex_2 : 2
		br_ln205 : 3
		trunc_ln208 : 2
		shl_ln3 : 3
		zext_ln207 : 4
		add_ln207_1 : 5
		add_ln207 : 6
		trunc_ln : 7
		store_ln205 : 3
	State 2
		can_addr_addr : 1
		data_1_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln209 : 1
		zext_ln209 : 2
		can_frame_addr : 3
		store_ln209 : 4
		add_ln210 : 1
		zext_ln210 : 2
		can_frame_addr_4 : 3
		store_ln210 : 4
		add_ln213 : 1
		store_ln205 : 2
	State 11
		zext_ln211 : 1
		can_frame_addr_5 : 2
		store_ln211 : 3
		zext_ln212 : 1
		can_frame_addr_6 : 2
		store_ln212 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       DwIndex_2_fu_192       |    0    |    7    |
|          |      add_ln207_1_fu_214      |    0    |    32   |
|          |       add_ln207_fu_220       |    0    |    32   |
|    add   |       add_ln209_fu_288       |    0    |    7    |
|          |       add_ln210_fu_299       |    0    |    7    |
|          |       add_ln213_fu_310       |    0    |    7    |
|          |       add_ln211_fu_321       |    0    |    7    |
|          |       add_ln212_fu_331       |    0    |    7    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln205_fu_186      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  zext_ln205_read_read_fu_98  |    0    |    0    |
|   read   |   canbase_read_read_fu_104   |    0    |    0    |
|          | add_ln205_1_read_read_fu_110 |    0    |    0    |
|          |       data_read_fu_123       |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_116      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln205_cast_fu_169    |    0    |    0    |
|          |       zext_ln207_fu_210      |    0    |    0    |
|   zext   |       zext_ln209_fu_294      |    0    |    0    |
|          |       zext_ln210_fu_305      |    0    |    0    |
|          |       zext_ln211_fu_326      |    0    |    0    |
|          |       zext_ln212_fu_336      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln208_fu_198      |    0    |    0    |
|          |      trunc_ln212_fu_281      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        shl_ln3_fu_202        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_226       |    0    |    0    |
|partselect|       trunc_ln5_fu_251       |    0    |    0    |
|          |       trunc_ln6_fu_261       |    0    |    0    |
|          |       trunc_ln7_fu_271       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln207_fu_241      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   108   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   DwIndex_reg_341   |    5   |
|canIndex_load_reg_390|    7   |
|   canIndex_reg_348  |    7   |
|can_addr_addr_reg_364|   32   |
|  icmp_ln205_reg_355 |    1   |
| trunc_ln212_reg_385 |    8   |
|  trunc_ln5_reg_370  |    8   |
|  trunc_ln6_reg_375  |    8   |
|  trunc_ln7_reg_380  |    8   |
|   trunc_ln_reg_359  |   30   |
+---------------------+--------+
|        Total        |   114  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_116 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_135 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_135 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_135 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_135 |  p4  |   2  |   7  |   14   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   108  ||   6.49  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   45   |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   114  |   153  |
+-----------+--------+--------+--------+
