T_1 T_2 F_1 ( void )\r\n{\r\nT_1 clock ;\r\nF_2 () ;\r\nclock = F_3 () ;\r\nF_4 () ;\r\nreturn clock ;\r\n}\r\nT_1 T_2 F_5 ( void )\r\n{\r\nreturn F_6 () ;\r\n}\r\nT_1 T_2 F_7 ( void )\r\n{\r\nunsigned long V_1 ;\r\nint V_2 ;\r\nT_1 V_3 ;\r\nF_8 ( V_1 ) ;\r\nV_2 = F_9 () ;\r\nV_3 = F_10 ( V_2 ) ;\r\nif ( F_11 ( F_12 () ) )\r\ngoto V_4;\r\nF_13 ( & V_5 . V_6 ) ;\r\nif ( ( V_7 ) ( V_3 - V_5 . V_8 ) < 0 )\r\nV_3 = V_5 . V_8 + 1 ;\r\nV_5 . V_8 = V_3 ;\r\nF_14 ( & V_5 . V_6 ) ;\r\nV_4:\r\nF_15 ( V_1 ) ;\r\nreturn V_3 ;\r\n}\r\nT_1 T_2 F_16 ( void )\r\n{\r\nreturn F_17 ( 1 , & V_9 ) ;\r\n}
