design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/roliveira/Desktop/osiris_i_rtl_folder/osiris_i/openlane/uart_wbs_bridge,uart_wbs_bridge,metal,flow completed,0h2m39s0ms,0h2m10s0ms,93186.18637934803,0.0300235248,41933.78387070661,46.83,-1,591.45,804,0,0,0,0,0,0,0,0,0,0,-1,-1,30674,8342,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,16130388.0,0.0,31.46,32.69,3.95,5.04,-1,727,1011,44,259,0,0,0,919,12,3,37,49,197,29,16,41,220,370,5,678,308,252,617,1259,3114,21620.735999999997,-1,-1,-1,0.00105,0.00102,8.42e-09,-1,-1,-1,2.3499999999999996,25.0,40.0,25,1,45,36.720,36.800,0.3,1,16,0.55,1,sky130_fd_sc_hd,AREA 0
