0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA/CS223_Lab1/CS223_Lab1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/FPGA/CS223_Lab1/CS223_Lab1.srcs/sources_1/new/2_bit_fulladder.sv,1760194936,systemVerilog,,,,two_bit_fulladder,,uvm,,,,,,
C:/FPGA/CS223_Lab1/CS223_Lab1.srcs/sources_1/new/full_adder.sv,1760192258,systemVerilog,,C:/FPGA/CS223_Lab1/CS223_Lab1.srcs/sources_1/new/2_bit_fulladder.sv,,full_adder,,uvm,,,,,,
