$date
	Mon May 22 16:43:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bin2gray_tb $end
$var wire 1 ! z1 $end
$var wire 1 " z2 $end
$var wire 1 # z3 $end
$var wire 1 $ z4 $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$var reg 1 ( x4 $end
$scope module BinToGray $end
$var wire 1 ) x1 $end
$var wire 1 * x2 $end
$var wire 1 + x3 $end
$var wire 1 , x4 $end
$var wire 1 ! z1 $end
$var wire 1 " z2 $end
$var wire 1 # z3 $end
$var wire 1 $ z4 $end
$upscope $end
$scope begin stimulus $end
$var reg 5 - invect [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
1(
1,
b1 -
#20
1#
1'
1+
0(
0,
b10 -
#30
0$
1(
1,
b11 -
#40
1"
1&
1*
0'
0+
0(
0,
b100 -
#50
1$
1(
1,
b101 -
#60
0#
1'
1+
0(
0,
b110 -
#70
0$
1(
1,
b111 -
#80
1!
1%
1)
0&
0*
0'
0+
0(
0,
b1000 -
#90
1$
1(
1,
b1001 -
#100
1#
1'
1+
0(
0,
b1010 -
#110
0$
1(
1,
b1011 -
#120
0"
1&
1*
0'
0+
0(
0,
b1100 -
#130
1$
1(
1,
b1101 -
#140
0#
1'
1+
0(
0,
b1110 -
#150
0$
1(
1,
b1111 -
#160
b10000 -
