TimeQuest Timing Analyzer report for FPGA_EP2C
Tue Apr 14 14:40:00 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst2|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'NOE'
 13. Slow Model Setup: 'NWE'
 14. Slow Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 15. Slow Model Hold: 'NWE'
 16. Slow Model Hold: 'NOE'
 17. Slow Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 18. Slow Model Hold: 'inst2|altpll_component|pll|clk[0]'
 19. Slow Model Recovery: 'NOE'
 20. Slow Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 21. Slow Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 22. Slow Model Removal: 'NOE'
 23. Slow Model Minimum Pulse Width: 'NOE'
 24. Slow Model Minimum Pulse Width: 'NWE'
 25. Slow Model Minimum Pulse Width: 'NADV'
 26. Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 27. Slow Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'inst2|altpll_component|pll|clk[0]'
 41. Fast Model Setup: 'NWE'
 42. Fast Model Setup: 'NOE'
 43. Fast Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 44. Fast Model Hold: 'NWE'
 45. Fast Model Hold: 'NOE'
 46. Fast Model Hold: 'inst2|altpll_component|pll|clk[0]'
 47. Fast Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 48. Fast Model Recovery: 'NOE'
 49. Fast Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 50. Fast Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 51. Fast Model Removal: 'NOE'
 52. Fast Model Minimum Pulse Width: 'NOE'
 53. Fast Model Minimum Pulse Width: 'NWE'
 54. Fast Model Minimum Pulse Width: 'NADV'
 55. Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 56. Fast Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'
 57. Fast Model Minimum Pulse Width: 'clk'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C8T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; clk                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { clk }                               ;
; inst2|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk    ; inst2|altpll_component|pll|inclk[0] ; { inst2|altpll_component|pll|clk[0] } ;
; NADV                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { NADV }                              ;
; NOE                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { NOE }                               ;
; NWE                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { NWE }                               ;
; SAVE_ADDR:inst|ADDR[0]            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { SAVE_ADDR:inst|ADDR[0] }            ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 114.25 MHz ; 114.25 MHz      ; inst2|altpll_component|pll|clk[0] ;                                                       ;
; 144.03 MHz ; 144.03 MHz      ; NOE                               ;                                                       ;
; 307.13 MHz ; 163.03 MHz      ; NWE                               ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst2|altpll_component|pll|clk[0] ; -9.358 ; -1292.278     ;
; NOE                               ; -6.446 ; -734.807      ;
; NWE                               ; -4.584 ; -155.786      ;
; SAVE_ADDR:inst|ADDR[0]            ; -1.093 ; -6.649        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NWE                               ; -2.827 ; -52.382       ;
; NOE                               ; -0.324 ; -2.581        ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.088  ; 0.000         ;
; inst2|altpll_component|pll|clk[0] ; 0.499  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -1.483 ; -25.769       ;
; SAVE_ADDR:inst|ADDR[0] ; 0.651  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Removal Summary                      ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -2.234 ; -16.569       ;
; NOE                    ; 1.833  ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NOE                               ; -2.567 ; -623.269      ;
; NWE                               ; -2.567 ; -177.615      ;
; NADV                              ; -1.777 ; -29.973       ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.500  ; 0.000         ;
; inst2|altpll_component|pll|clk[0] ; 9.433  ; 0.000         ;
; clk                               ; 20.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -9.358 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.435     ; 6.963      ;
; -9.357 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.435     ; 6.962      ;
; -9.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.961      ;
; -9.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.960      ;
; -9.275 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.908      ;
; -9.274 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.907      ;
; -9.216 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.849      ;
; -9.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.848      ;
; -9.184 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.790      ;
; -9.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.789      ;
; -9.129 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.735      ;
; -9.128 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.734      ;
; -9.057 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.663      ;
; -9.056 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.662      ;
; -9.011 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.617      ;
; -9.010 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.616      ;
; -9.000 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.435     ; 6.605      ;
; -8.999 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.435     ; 6.604      ;
; -8.868 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.501      ;
; -8.867 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.500      ;
; -8.856 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.410     ; 6.486      ;
; -8.855 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.410     ; 6.485      ;
; -8.842 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.448      ;
; -8.841 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.447      ;
; -8.782 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.388      ;
; -8.781 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.434     ; 6.387      ;
; -8.777 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.435     ; 6.382      ;
; -8.774 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.435     ; 6.379      ;
; -8.747 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.380      ;
; -8.744 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.377      ;
; -8.703 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[9] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.433     ; 6.310      ;
; -8.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[9] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.433     ; 6.309      ;
; -8.694 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.327      ;
; -8.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.324      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.370     ; 6.243      ;
; -8.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.350     ; 6.263      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.360     ; 6.233      ;
; -8.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.340     ; 6.253      ;
; -8.635 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.268      ;
; -8.632 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.407     ; 6.265      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.342     ; 6.241      ;
; -8.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.322     ; 6.261      ;
; -8.611 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.410     ; 6.241      ;
; -8.610 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.410     ; 6.240      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.332     ; 6.231      ;
; -8.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.312     ; 6.251      ;
; -8.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.321     ; 6.241      ;
; -8.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.321     ; 6.241      ;
; -8.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.321     ; 6.241      ;
; -8.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.321     ; 6.241      ;
; -8.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.321     ; 6.241      ;
; -8.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -3.321     ; 6.241      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NOE'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.446 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.795      ;
; -6.444 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.793      ;
; -6.377 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 7.309      ;
; -6.224 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.573      ;
; -6.222 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.571      ;
; -6.155 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 7.087      ;
; -6.073 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.340      ; 7.367      ;
; -6.067 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.449      ;
; -6.065 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.447      ;
; -6.043 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.425      ;
; -6.041 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.423      ;
; -5.998 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 6.963      ;
; -5.974 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 6.939      ;
; -5.943 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; 0.418      ; 7.401      ;
; -5.941 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; 0.418      ; 7.399      ;
; -5.886 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.109     ; 6.817      ;
; -5.886 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NADV         ; NOE         ; 1.000        ; -0.109     ; 6.817      ;
; -5.880 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.229      ;
; -5.880 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.229      ;
; -5.874 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NOE          ; NOE         ; 1.000        ; 0.001      ; 6.915      ;
; -5.868 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                    ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.217      ;
; -5.851 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.340      ; 7.145      ;
; -5.811 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 6.743      ;
; -5.797 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 6.729      ;
; -5.791 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NADV         ; NOE         ; 1.000        ; 0.259      ; 7.004      ;
; -5.790 ; SAVE_ADDR:inst|ADDR[12]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.139      ;
; -5.788 ; SAVE_ADDR:inst|ADDR[12]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.137      ;
; -5.769 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.228      ;
; -5.767 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.226      ;
; -5.754 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NADV         ; NOE         ; 1.000        ; 0.296      ; 7.004      ;
; -5.750 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; NADV         ; NOE         ; 1.000        ; 0.320      ; 7.024      ;
; -5.742 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; NADV         ; NOE         ; 1.000        ; 0.318      ; 7.014      ;
; -5.737 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NADV         ; NOE         ; 1.000        ; 0.337      ; 7.028      ;
; -5.729 ; SAVE_ADDR:inst|ADDR[2]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.111      ;
; -5.727 ; SAVE_ADDR:inst|ADDR[2]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.109      ;
; -5.721 ; SAVE_ADDR:inst|ADDR[12]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 6.653      ;
; -5.717 ; SAVE_ADDR:inst|ADDR[16]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.066      ;
; -5.715 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                    ; NADV         ; NOE         ; 1.000        ; 0.281      ; 7.036      ;
; -5.715 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 7.036      ;
; -5.715 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 7.036      ;
; -5.715 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 7.036      ;
; -5.715 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 7.036      ;
; -5.715 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                         ; NADV         ; NOE         ; 1.000        ; 0.281      ; 7.036      ;
; -5.715 ; SAVE_ADDR:inst|ADDR[16]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.064      ;
; -5.714 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.173      ;
; -5.712 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.171      ;
; -5.708 ; SAVE_ADDR:inst|ADDR[6]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.090      ;
; -5.706 ; SAVE_ADDR:inst|ADDR[6]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 7.088      ;
; -5.700 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NOE          ; NOE         ; 1.000        ; 0.002      ; 6.742      ;
; -5.694 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.373      ; 7.021      ;
; -5.670 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.373      ; 6.997      ;
; -5.664 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.109     ; 6.595      ;
; -5.664 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NADV         ; NOE         ; 1.000        ; -0.109     ; 6.595      ;
; -5.660 ; SAVE_ADDR:inst|ADDR[2]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 6.625      ;
; -5.658 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.007      ;
; -5.658 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 7.007      ;
; -5.648 ; SAVE_ADDR:inst|ADDR[16]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 6.580      ;
; -5.646 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                    ; NADV         ; NOE         ; 1.000        ; 0.309      ; 6.995      ;
; -5.645 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NOE          ; NOE         ; 1.000        ; 0.002      ; 6.687      ;
; -5.642 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.101      ;
; -5.640 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.099      ;
; -5.639 ; SAVE_ADDR:inst|ADDR[6]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.075     ; 6.604      ;
; -5.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.055      ;
; -5.594 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; 0.419      ; 7.053      ;
; -5.589 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 6.521      ;
; -5.585 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; 0.418      ; 7.043      ;
; -5.583 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; 0.418      ; 7.041      ;
; -5.575 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 6.507      ;
; -5.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NOE          ; NOE         ; 1.000        ; 0.002      ; 6.615      ;
; -5.572 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; NADV         ; NOE         ; 1.000        ; -0.110     ; 6.502      ;
; -5.572 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; NADV         ; NOE         ; 1.000        ; -0.110     ; 6.502      ;
; -5.572 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                  ; NADV         ; NOE         ; 1.000        ; -0.110     ; 6.502      ;
; -5.572 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                  ; NADV         ; NOE         ; 1.000        ; -0.110     ; 6.502      ;
; -5.572 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                  ; NADV         ; NOE         ; 1.000        ; -0.110     ; 6.502      ;
; -5.572 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                  ; NADV         ; NOE         ; 1.000        ; -0.110     ; 6.502      ;
; -5.570 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NOE          ; NOE         ; 1.000        ; 0.449      ; 6.973      ;
; -5.570 ; SAVE_ADDR:inst|ADDR[1]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 6.919      ;
; -5.569 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NADV         ; NOE         ; 1.000        ; 0.259      ; 6.782      ;
; -5.568 ; SAVE_ADDR:inst|ADDR[1]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 6.917      ;
; -5.547 ; SAVE_ADDR:inst|ADDR[13]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 6.896      ;
; -5.545 ; SAVE_ADDR:inst|ADDR[13]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.309      ; 6.894      ;
; -5.532 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NADV         ; NOE         ; 1.000        ; 0.296      ; 6.782      ;
; -5.528 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; NADV         ; NOE         ; 1.000        ; 0.320      ; 6.802      ;
; -5.527 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NOE          ; NOE         ; 1.000        ; 0.002      ; 6.569      ;
; -5.520 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; NADV         ; NOE         ; 1.000        ; 0.318      ; 6.792      ;
; -5.516 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NOE          ; NOE         ; 1.000        ; 0.001      ; 6.557      ;
; -5.515 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NADV         ; NOE         ; 1.000        ; 0.337      ; 6.806      ;
; -5.507 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.076     ; 6.471      ;
; -5.507 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NADV         ; NOE         ; 1.000        ; -0.076     ; 6.471      ;
; -5.501 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.342      ; 6.883      ;
; -5.501 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.342      ; 6.883      ;
; -5.501 ; SAVE_ADDR:inst|ADDR[1]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.108     ; 6.433      ;
; -5.493 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                    ; NADV         ; NOE         ; 1.000        ; 0.281      ; 6.814      ;
; -5.493 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 6.814      ;
; -5.493 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 6.814      ;
; -5.493 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 6.814      ;
; -5.493 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3                   ; NADV         ; NOE         ; 1.000        ; 0.281      ; 6.814      ;
; -5.493 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                         ; NADV         ; NOE         ; 1.000        ; 0.281      ; 6.814      ;
; -5.489 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                    ; NADV         ; NOE         ; 1.000        ; 0.342      ; 6.871      ;
; -5.483 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.076     ; 6.447      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NWE'                                                                                                          ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.673      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.362 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.451      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.345 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.323      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.205 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.327      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.181 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 5.303      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -4.123 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.062     ; 5.101      ;
; -3.995 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.068     ; 4.967      ;
; -3.989 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.093     ; 4.936      ;
; -3.989 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.093     ; 4.936      ;
; -3.989 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.093     ; 4.936      ;
; -3.989 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.093     ; 4.936      ;
; -3.989 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.093     ; 4.936      ;
; -3.989 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.093     ; 4.936      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.966 ; SAVE_ADDR:inst|ADDR[9]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.977      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.942 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.029     ; 4.953      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.928 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.049      ; 5.017      ;
; -3.927 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.006     ; 4.961      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
; -3.867 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; 0.082      ; 4.989      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -1.093 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.327      ; 1.209      ;
; -1.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.392      ; 1.546      ;
; -0.844 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.477      ; 1.207      ;
; -0.789 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.535      ; 1.210      ;
; -0.772 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.342      ; 1.207      ;
; -0.738 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.557      ; 1.210      ;
; -0.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.614      ; 1.206      ;
; -0.674 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.618      ; 1.206      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NWE'                                                                                                                                                                                                                                        ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -2.827 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 4.412      ; 2.195      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 4.412      ; 2.195      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 4.412      ; 2.195      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 4.412      ; 2.195      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 4.412      ; 2.195      ;
; -2.827 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 4.412      ; 2.195      ;
; -2.744 ; SAVE_ADDR:inst|ADDR[0]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 4.385      ; 2.212      ;
; -2.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 4.412      ; 2.195      ;
; -2.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 4.412      ; 2.195      ;
; -2.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 4.412      ; 2.195      ;
; -2.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 4.412      ; 2.195      ;
; -2.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 4.412      ; 2.195      ;
; -2.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 4.412      ; 2.195      ;
; -2.244 ; SAVE_ADDR:inst|ADDR[0]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 4.385      ; 2.212      ;
; -1.425 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.605      ; 2.790      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.366 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.660      ; 2.904      ;
; -1.363 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.518      ; 2.765      ;
; -1.363 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.518      ; 2.765      ;
; -1.363 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.518      ; 2.765      ;
; -1.363 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.518      ; 2.765      ;
; -1.363 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.518      ; 2.765      ;
; -1.363 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.518      ; 2.765      ;
; -1.357 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.543      ; 2.796      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -1.007 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.549      ; 3.152      ;
; -0.925 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.605      ; 2.790      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.866 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.660      ; 2.904      ;
; -0.863 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.518      ; 2.765      ;
; -0.863 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.518      ; 2.765      ;
; -0.863 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.518      ; 2.765      ;
; -0.863 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.518      ; 2.765      ;
; -0.863 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.518      ; 2.765      ;
; -0.863 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.518      ; 2.765      ;
; -0.857 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.543      ; 2.796      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; -0.507 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.549      ; 3.152      ;
; 1.118  ; SAVE_ADDR:inst|ADDR[7]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                   ; NWE         ; 0.000        ; 0.807      ; 2.192      ;
; 1.123  ; SAVE_ADDR:inst|ADDR[2]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                   ; NWE         ; 0.000        ; 0.807      ; 2.197      ;
; 1.149  ; SAVE_ADDR:inst|ADDR[1]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                   ; NWE         ; 0.000        ; 0.774      ; 2.190      ;
; 1.152  ; SAVE_ADDR:inst|ADDR[5]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                   ; NWE         ; 0.000        ; 0.774      ; 2.193      ;
; 1.155  ; SAVE_ADDR:inst|ADDR[4]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                   ; NWE         ; 0.000        ; 0.774      ; 2.196      ;
; 1.204  ; SAVE_ADDR:inst|ADDR[6]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                   ; NWE         ; 0.000        ; 0.807      ; 2.278      ;
; 1.675  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.782      ;
; 1.675  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.782      ;
; 1.675  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.782      ;
; 1.675  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.782      ;
; 1.675  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.782      ;
; 1.675  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.782      ;
; 1.716  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.823      ;
; 1.716  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.823      ;
; 1.716  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.823      ;
; 1.716  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.823      ;
; 1.716  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.823      ;
; 1.716  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 2.823      ;
; 1.864  ; SAVE_ADDR:inst|ADDR[3]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                   ; NWE         ; 0.000        ; 0.774      ; 2.905      ;
; 1.897  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.006     ; 2.197      ;
; 1.959  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.093     ; 2.172      ;
; 1.959  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.093     ; 2.172      ;
; 1.959  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.093     ; 2.172      ;
; 1.959  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.093     ; 2.172      ;
; 1.959  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.093     ; 2.172      ;
; 1.959  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.093     ; 2.172      ;
; 1.965  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.068     ; 2.203      ;
; 2.041  ; SAVE_ADDR:inst|ADDR[15] ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.774      ; 3.082      ;
; 2.265  ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 3.372      ;
; 2.265  ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 3.372      ;
; 2.265  ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 3.372      ;
; 2.265  ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 3.372      ;
; 2.265  ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 3.372      ;
; 2.265  ; SAVE_ADDR:inst|ADDR[4]  ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.801      ; 3.372      ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NOE'                                                                                                                                                                                                                                                      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                   ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.324 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.920      ; 4.206      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.890      ; 4.318      ;
; -0.107 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[3]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.474      ; 3.977      ;
; -0.107 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.474      ; 3.977      ;
; -0.107 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.474      ; 3.977      ;
; -0.107 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.474      ; 3.977      ;
; -0.107 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[1]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.474      ; 3.977      ;
; -0.006 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.917      ; 4.482      ;
; 0.013  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.900      ; 4.484      ;
; 0.176  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.920      ; 4.206      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.968      ; 4.725      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.192  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.971      ; 4.734      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.203  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.949      ; 4.723      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.213  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.951      ; 4.735      ;
; 0.214  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.503      ; 4.327      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.220  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.937      ; 4.728      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.222  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.927      ; 4.720      ;
; 0.234  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.920      ; 4.725      ;
; 0.234  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.920      ; 4.725      ;
; 0.234  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.920      ; 4.725      ;
; 0.234  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.920      ; 4.725      ;
; 0.234  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.920      ; 4.725      ;
; 0.234  ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.920      ; 4.725      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.088 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.618      ; 1.206      ;
; 0.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.614      ; 1.206      ;
; 0.153 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.557      ; 1.210      ;
; 0.175 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.535      ; 1.210      ;
; 0.230 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.477      ; 1.207      ;
; 0.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.342      ; 1.207      ;
; 0.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.327      ; 1.209      ;
; 0.654 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.392      ; 1.546      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[3]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.042      ;
; 0.740 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[6]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[8]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.047      ;
; 0.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[12]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[2]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.765 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[12]                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[1]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.771 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.795 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[9]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.890 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[1]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.196      ;
; 0.891 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[2]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.197      ;
; 0.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[4]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.198      ;
; 0.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[0]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.198      ;
; 0.919 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.225      ;
; 1.112 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[10]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.418      ;
; 1.148 ; phase_acc:inst3|acc[7]                                                                                                          ; phase_acc:inst3|acc[7]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.454      ;
; 1.155 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.156 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.156 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.156 ; phase_acc:inst3|acc[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.161 ; phase_acc:inst3|acc[23]                                                                                                         ; phase_acc:inst3|acc[23]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.164 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[16]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[25]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[27]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst3|acc[31]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.169 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[18]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.170 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[20]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.476      ;
; 1.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.189 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.495      ;
; 1.192 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[11]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.202 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[11]                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.507      ;
; 1.217 ; phase_acc:inst3|acc[3]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst3|acc[19]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; phase_acc:inst3|acc[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.218 ; phase_acc:inst3|acc[21]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.220 ; phase_acc:inst3|acc[8]                                                                                                          ; phase_acc:inst3|acc[8]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.220 ; phase_acc:inst3|acc[10]                                                                                                         ; phase_acc:inst3|acc[10]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.220 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; phase_acc:inst3|acc[6]                                                                                                          ; phase_acc:inst3|acc[6]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; phase_acc:inst3|acc[12]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; phase_acc:inst3|acc[22]                                                                                                         ; phase_acc:inst3|acc[22]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.228 ; phase_acc:inst3|acc[24]                                                                                                         ; phase_acc:inst3|acc[24]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.534      ;
; 1.228 ; phase_acc:inst3|acc[26]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.534      ;
; 1.229 ; phase_acc:inst3|acc[28]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.235 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.237 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[7]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.257 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.563      ;
; 1.273 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.579      ;
; 1.274 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.580      ;
; 1.334 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.640      ;
; 1.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.132      ; 1.781      ;
; 1.392 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 1.790      ;
; 1.396 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 1.794      ;
; 1.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.706      ;
; 1.416 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.722      ;
; 1.417 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[3]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.723      ;
; 1.417 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 1.815      ;
; 1.427 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 1.825      ;
; 1.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 1.827      ;
; 1.456 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[5]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.781      ;
; 1.461 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.469 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[5]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.774      ;
; 1.492 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.798      ;
; 1.493 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.131      ; 1.891      ;
; 1.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.517 ; phase_acc:inst3|acc[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.823      ;
; 1.519 ; phase_acc:inst3|acc[29]                                                                                                         ; phase_acc:inst3|acc[29]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.825      ;
; 1.524 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.830      ;
; 1.525 ; phase_acc:inst3|acc[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.831      ;
; 1.534 ; phase_acc:inst3|acc[30]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.840      ;
; 1.546 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.852      ;
; 1.554 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.860      ;
; 1.556 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.862      ;
; 1.565 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.872      ;
; 1.617 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[9]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.915      ;
; 1.620 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[6]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.628 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.636 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[0]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.941      ;
; 1.642 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.948      ;
; 1.642 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.948      ;
; 1.643 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NOE'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; 0.500        ; -0.072     ; 1.951      ;
; -1.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; 0.500        ; -0.072     ; 1.951      ;
; -1.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; 0.500        ; -0.072     ; 1.951      ;
; -1.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; 0.500        ; -0.072     ; 1.951      ;
; -1.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; 0.500        ; -0.072     ; 1.951      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; 0.500        ; 0.345      ; 2.355      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; 0.500        ; 0.317      ; 1.956      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; 0.500        ; 0.317      ; 1.956      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; 0.500        ; 0.317      ; 1.956      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; 0.500        ; 0.317      ; 1.956      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; 0.500        ; 0.317      ; 1.956      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; 0.500        ; 0.317      ; 1.956      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.651 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.278      ; 3.416      ;
; 0.901 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.273      ; 3.465      ;
; 0.973 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.425      ; 3.338      ;
; 1.036 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.452      ; 3.302      ;
; 1.070 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.486      ; 3.331      ;
; 1.127 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.514      ; 3.301      ;
; 1.148 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.525      ; 3.291      ;
; 1.151 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.278      ; 3.416      ;
; 1.153 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.262      ; 3.202      ;
; 1.401 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.273      ; 3.465      ;
; 1.473 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.425      ; 3.338      ;
; 1.536 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.452      ; 3.302      ;
; 1.570 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.486      ; 3.331      ;
; 1.627 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.514      ; 3.301      ;
; 1.648 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.525      ; 3.291      ;
; 1.653 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.262      ; 3.202      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                  ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -2.234 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.525      ; 3.291      ;
; -2.213 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.514      ; 3.301      ;
; -2.155 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.486      ; 3.331      ;
; -2.150 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.452      ; 3.302      ;
; -2.087 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.425      ; 3.338      ;
; -2.060 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.262      ; 3.202      ;
; -1.862 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.278      ; 3.416      ;
; -1.808 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.273      ; 3.465      ;
; -1.734 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.525      ; 3.291      ;
; -1.713 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.514      ; 3.301      ;
; -1.655 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.486      ; 3.331      ;
; -1.650 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.452      ; 3.302      ;
; -1.587 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.425      ; 3.338      ;
; -1.560 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.262      ; 3.202      ;
; -1.362 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.278      ; 3.416      ;
; -1.308 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.273      ; 3.465      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NOE'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; -0.500       ; 0.317      ; 1.956      ;
; 1.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; -0.500       ; 0.317      ; 1.956      ;
; 1.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; -0.500       ; 0.317      ; 1.956      ;
; 1.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; -0.500       ; 0.317      ; 1.956      ;
; 1.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; -0.500       ; 0.317      ; 1.956      ;
; 1.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; -0.500       ; 0.317      ; 1.956      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; -0.500       ; 0.345      ; 2.355      ;
; 2.217 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; -0.500       ; -0.072     ; 1.951      ;
; 2.217 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; -0.500       ; -0.072     ; 1.951      ;
; 2.217 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; -0.500       ; -0.072     ; 1.951      ;
; 2.217 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; -0.500       ; -0.072     ; 1.951      ;
; 2.217 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; -0.500       ; -0.072     ; 1.951      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NOE'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NADV'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; A16             ; NADV       ; 3.862 ; 3.862 ; Rise       ; NADV                              ;
; A17             ; NADV       ; 4.399 ; 4.399 ; Rise       ; NADV                              ;
; A18             ; NADV       ; 3.895 ; 3.895 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; 5.494 ; 5.494 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; 4.943 ; 4.943 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; 4.665 ; 4.665 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; 4.593 ; 4.593 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; 4.869 ; 4.869 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; 4.931 ; 4.931 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; 4.597 ; 4.597 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; 4.452 ; 4.452 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; 4.533 ; 4.533 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; 4.668 ; 4.668 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; 3.954 ; 3.954 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; 4.276 ; 4.276 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; 4.267 ; 4.267 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; 4.139 ; 4.139 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; 4.254 ; 4.254 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; 4.111 ; 4.111 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; 5.494 ; 5.494 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; 5.462 ; 5.462 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; 4.641 ; 4.641 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; 4.526 ; 4.526 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; 5.169 ; 5.169 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; 5.462 ; 5.462 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; 4.472 ; 4.472 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; 4.564 ; 4.564 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; 4.535 ; 4.535 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; 4.548 ; 4.548 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; 4.082 ; 4.082 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; 4.198 ; 4.198 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; 3.850 ; 3.850 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; 4.367 ; 4.367 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; 4.196 ; 4.196 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; 4.261 ; 4.261 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; 4.202 ; 4.202 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; 4.713 ; 4.713 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; 8.590 ; 8.590 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; 8.156 ; 8.156 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; 8.102 ; 8.102 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; 8.122 ; 8.122 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; 8.590 ; 8.590 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; 8.264 ; 8.264 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; 8.043 ; 8.043 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; 8.102 ; 8.102 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; 7.849 ; 7.849 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; A16             ; NADV       ; -3.596 ; -3.596 ; Rise       ; NADV                              ;
; A17             ; NADV       ; -4.133 ; -4.133 ; Rise       ; NADV                              ;
; A18             ; NADV       ; -3.629 ; -3.629 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; -3.688 ; -3.688 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; -4.677 ; -4.677 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; -4.399 ; -4.399 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; -4.327 ; -4.327 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; -4.603 ; -4.603 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; -4.665 ; -4.665 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; -4.331 ; -4.331 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; -4.186 ; -4.186 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; -4.267 ; -4.267 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; -4.402 ; -4.402 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; -3.688 ; -3.688 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; -4.010 ; -4.010 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; -4.001 ; -4.001 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; -3.873 ; -3.873 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; -3.988 ; -3.988 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; -3.845 ; -3.845 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; -5.228 ; -5.228 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; -2.690 ; -2.690 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; -3.348 ; -3.348 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; -3.955 ; -3.955 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; -4.247 ; -4.247 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; -4.515 ; -4.515 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; -3.716 ; -3.716 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; -3.933 ; -3.933 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; -3.410 ; -3.410 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; -3.391 ; -3.391 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; -3.515 ; -3.515 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; -3.603 ; -3.603 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; -2.690 ; -2.690 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; -3.208 ; -3.208 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; -3.033 ; -3.033 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; -3.348 ; -3.348 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; -3.042 ; -3.042 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; -3.551 ; -3.551 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; -7.536 ; -7.536 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; -7.843 ; -7.843 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; -7.789 ; -7.789 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; -7.809 ; -7.809 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; -8.277 ; -8.277 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; -7.951 ; -7.951 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; -7.730 ; -7.730 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; -7.789 ; -7.789 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; -7.536 ; -7.536 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 11.135 ; 11.135 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 10.132 ; 10.132 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 10.885 ; 10.885 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 10.504 ; 10.504 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 10.209 ; 10.209 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 11.135 ; 11.135 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 10.803 ; 10.803 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 10.717 ; 10.717 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 10.836 ; 10.836 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 2.907  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 2.960  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 6.733  ; 6.733  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 6.416  ; 6.416  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 6.726  ; 6.726  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 6.733  ; 6.733  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 5.602  ; 5.602  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 6.246  ; 6.246  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 5.611  ; 5.611  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 6.606  ; 6.606  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 5.885  ; 5.885  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;        ; 2.907  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;        ; 2.960  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 10.132 ; 10.132 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 10.132 ; 10.132 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 10.885 ; 10.885 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 10.504 ; 10.504 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 10.209 ; 10.209 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 11.135 ; 11.135 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 10.803 ; 10.803 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 10.717 ; 10.717 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 10.836 ; 10.836 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 2.907  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 2.960  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 5.602  ; 5.602  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 6.416  ; 6.416  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 6.726  ; 6.726  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 6.733  ; 6.733  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 5.602  ; 5.602  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 6.246  ; 6.246  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 5.611  ; 5.611  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 6.606  ; 6.606  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 5.885  ; 5.885  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;        ; 2.907  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;        ; 2.960  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; J7_DIN     ; J1_DIN      ; 11.125 ;    ;    ; 11.125 ;
; J7_SCLK    ; J1_SCLk     ; 11.106 ;    ;    ; 11.106 ;
; J7_SYNC    ; J1_SYNC     ; 11.515 ;    ;    ; 11.515 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; J7_DIN     ; J1_DIN      ; 11.125 ;    ;    ; 11.125 ;
; J7_SCLK    ; J1_SCLk     ; 11.106 ;    ;    ; 11.106 ;
; J7_SYNC    ; J1_SYNC     ; 11.515 ;    ;    ; 11.515 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst2|altpll_component|pll|clk[0] ; -2.763 ; -400.505      ;
; NWE                               ; -1.457 ; -35.178       ;
; NOE                               ; -1.328 ; -137.244      ;
; SAVE_ADDR:inst|ADDR[0]            ; -0.037 ; -0.063        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NWE                               ; -1.311 ; -26.716       ;
; NOE                               ; -0.578 ; -50.927       ;
; inst2|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.449  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -0.308 ; -5.203        ;
; SAVE_ADDR:inst|ADDR[0] ; 0.661  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Removal Summary                      ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.806 ; -5.866        ;
; NOE                    ; 1.089  ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NOE                               ; -1.880 ; -451.262      ;
; NWE                               ; -1.880 ; -127.222      ;
; NADV                              ; -1.222 ; -20.222       ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.500  ; 0.000         ;
; inst2|altpll_component|pll|clk[0] ; 10.373 ; 0.000         ;
; clk                               ; 20.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -2.763 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.652     ; 2.143      ;
; -2.762 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.652     ; 2.142      ;
; -2.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.638     ; 2.133      ;
; -2.738 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.638     ; 2.132      ;
; -2.727 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.638     ; 2.121      ;
; -2.726 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.638     ; 2.120      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.639     ; 2.075      ;
; -2.715 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.637     ; 2.077      ;
; -2.711 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.638     ; 2.105      ;
; -2.710 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.638     ; 2.104      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 2.068      ;
; -2.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.631     ; 2.070      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 2.065      ;
; -2.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.067      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 2.053      ;
; -2.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.623     ; 2.055      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.619     ; 2.058      ;
; -2.678 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.060      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.613     ; 2.055      ;
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.611     ; 2.057      ;
; -2.668 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.652     ; 2.048      ;
; -2.667 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.652     ; 2.047      ;
; -2.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.048      ;
; -2.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.048      ;
; -2.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.048      ;
; -2.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.048      ;
; -2.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.048      ;
; -2.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.617     ; 2.048      ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.868 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.920      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.790 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.786      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.766 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.837      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.755 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.039      ; 1.826      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.707 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; BUFF:inst5|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.036     ; 1.703      ;
; -0.691 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.038     ; 1.685      ;
; -0.689 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.053     ; 1.668      ;
; -0.689 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[10]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; -0.053     ; 1.668      ;
; -0.689 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[11]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; -0.053     ; 1.668      ;
; -0.689 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[12]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; -0.053     ; 1.668      ;
; -0.689 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; -0.053     ; 1.668      ;
; -0.689 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; -0.053     ; 1.668      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[9]                                                                                                                    ; BUFF:inst5|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.703      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.677 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; BUFF:inst5|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; -0.017     ; 1.692      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.664 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.716      ;
; -0.660 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[13]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; -0.010     ; 1.682      ;
; -0.653 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.705      ;
; -0.653 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.020      ; 1.705      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NOE'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.328 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.095      ; 2.422      ;
; -1.315 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.418      ;
; -1.312 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.415      ;
; -1.276 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.266      ;
; -1.265 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NADV         ; NOE         ; 1.000        ; 0.048      ; 2.312      ;
; -1.256 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.316      ;
; -1.247 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; NADV         ; NOE         ; 1.000        ; 0.082      ; 2.328      ;
; -1.245 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.235      ;
; -1.245 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.235      ;
; -1.245 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.095      ; 2.339      ;
; -1.234 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; NADV         ; NOE         ; 1.000        ; 0.086      ; 2.319      ;
; -1.233 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NADV         ; NOE         ; 1.000        ; 0.098      ; 2.330      ;
; -1.232 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.335      ;
; -1.229 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.332      ;
; -1.226 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                    ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.305      ;
; -1.226 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.305      ;
; -1.226 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.305      ;
; -1.226 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.305      ;
; -1.226 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.305      ;
; -1.226 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                         ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.305      ;
; -1.226 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.114      ; 2.339      ;
; -1.215 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.114      ; 2.328      ;
; -1.213 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.090      ; 2.335      ;
; -1.210 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.090      ; 2.332      ;
; -1.202 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.090      ; 2.324      ;
; -1.199 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.090      ; 2.321      ;
; -1.196 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.158      ;
; -1.196 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.158      ;
; -1.196 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.158      ;
; -1.196 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.158      ;
; -1.196 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.158      ;
; -1.196 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.158      ;
; -1.193 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.183      ;
; -1.182 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NADV         ; NOE         ; 1.000        ; 0.048      ; 2.229      ;
; -1.174 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.023     ; 2.183      ;
; -1.173 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NADV         ; NOE         ; 1.000        ; 0.061      ; 2.233      ;
; -1.164 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; NADV         ; NOE         ; 1.000        ; 0.082      ; 2.245      ;
; -1.163 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NADV         ; NOE         ; 1.000        ; 0.067      ; 2.229      ;
; -1.163 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; -0.023     ; 2.172      ;
; -1.162 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NOE          ; NOE         ; 1.000        ; 0.137      ; 2.298      ;
; -1.162 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.152      ;
; -1.162 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.152      ;
; -1.154 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NADV         ; NOE         ; 1.000        ; 0.080      ; 2.233      ;
; -1.152 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.255      ;
; -1.152 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.255      ;
; -1.152 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NADV         ; NOE         ; 1.000        ; 0.067      ; 2.218      ;
; -1.151 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; NADV         ; NOE         ; 1.000        ; 0.086      ; 2.236      ;
; -1.150 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NADV         ; NOE         ; 1.000        ; 0.098      ; 2.247      ;
; -1.145 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                    ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.248      ;
; -1.145 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; NADV         ; NOE         ; 1.000        ; 0.101      ; 2.245      ;
; -1.143 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; 0.113      ; 2.288      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.023     ; 2.152      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NADV         ; NOE         ; 1.000        ; -0.023     ; 2.152      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                    ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.222      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.222      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.222      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.222      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3                   ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.222      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                         ; NADV         ; NOE         ; 1.000        ; 0.047      ; 2.222      ;
; -1.143 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NADV         ; NOE         ; 1.000        ; 0.080      ; 2.222      ;
; -1.140 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; 0.113      ; 2.285      ;
; -1.134 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; NADV         ; NOE         ; 1.000        ; 0.101      ; 2.234      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; NADV         ; NOE         ; 1.000        ; 0.105      ; 2.236      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NADV         ; NOE         ; 1.000        ; -0.023     ; 2.141      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NADV         ; NOE         ; 1.000        ; -0.023     ; 2.141      ;
; -1.131 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NADV         ; NOE         ; 1.000        ; 0.117      ; 2.247      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[16]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.095      ; 2.218      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                    ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.222      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.222      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.222      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.222      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.222      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[9]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                         ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.222      ;
; -1.121 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; NADV         ; NOE         ; 1.000        ; 0.105      ; 2.225      ;
; -1.120 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NADV         ; NOE         ; 1.000        ; 0.117      ; 2.236      ;
; -1.119 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.175      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                    ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.103      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[12]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.095      ; 2.207      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.075      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.075      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.075      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.075      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.075      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[15]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                  ; NADV         ; NOE         ; 1.000        ; -0.070     ; 2.075      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                    ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.211      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.211      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.211      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.211      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3                   ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.211      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[7]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                         ; NADV         ; NOE         ; 1.000        ; 0.066      ; 2.211      ;
; -1.111 ; SAVE_ADDR:inst|ADDR[16]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.214      ;
; -1.108 ; SAVE_ADDR:inst|ADDR[16]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.211      ;
; -1.107 ; SAVE_ADDR:inst|ADDR[2]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.114      ; 2.220      ;
; -1.104 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.136      ;
; -1.103 ; SAVE_ADDR:inst|ADDR[1]                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NADV         ; NOE         ; 1.000        ; 0.095      ; 2.197      ;
; -1.102 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NADV         ; NOE         ; 1.000        ; 0.073      ; 2.174      ;
; -1.100 ; SAVE_ADDR:inst|ADDR[12]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.203      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NOE          ; NOE         ; 1.000        ; 0.090      ; 2.188      ;
; -1.097 ; SAVE_ADDR:inst|ADDR[14]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                    ; NADV         ; NOE         ; 1.000        ; -0.042     ; 2.087      ;
; -1.097 ; SAVE_ADDR:inst|ADDR[12]                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.071      ; 2.200      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.037 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.369      ; 0.425      ;
; -0.016 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.402      ; 0.520      ;
; -0.010 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.383      ; 0.424      ;
; 0.023  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.411      ; 0.425      ;
; 0.040  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.434      ; 0.425      ;
; 0.058  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.380      ; 0.424      ;
; 0.079  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.467      ; 0.424      ;
; 0.087  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.475      ; 0.424      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NWE'                                                                                                                                                                                                                                        ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.311 ; SAVE_ADDR:inst|ADDR[0]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.796      ; 0.764      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.732      ; 0.893      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.732      ; 0.893      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.732      ; 0.893      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.732      ; 0.893      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.732      ; 0.893      ;
; -1.132 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.732      ; 0.893      ;
; -0.811 ; SAVE_ADDR:inst|ADDR[0]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.796      ; 0.764      ;
; -0.778 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.544      ; 1.059      ;
; -0.749 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.501      ; 1.045      ;
; -0.749 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.501      ; 1.045      ;
; -0.749 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.501      ; 1.045      ;
; -0.749 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.501      ; 1.045      ;
; -0.749 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.501      ; 1.045      ;
; -0.749 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.501      ; 1.045      ;
; -0.747 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.516      ; 1.062      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.574      ; 1.126      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.648 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.518      ; 1.163      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.732      ; 0.893      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.732      ; 0.893      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.732      ; 0.893      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.732      ; 0.893      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.732      ; 0.893      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.732      ; 0.893      ;
; -0.278 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.544      ; 1.059      ;
; -0.249 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.501      ; 1.045      ;
; -0.249 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.501      ; 1.045      ;
; -0.249 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.501      ; 1.045      ;
; -0.249 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.501      ; 1.045      ;
; -0.249 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.501      ; 1.045      ;
; -0.249 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.501      ; 1.045      ;
; -0.247 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.516      ; 1.062      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.574      ; 1.126      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.518      ; 1.163      ;
; 0.353  ; SAVE_ADDR:inst|ADDR[7]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                   ; NWE         ; 0.000        ; 0.261      ; 0.752      ;
; 0.353  ; SAVE_ADDR:inst|ADDR[2]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                   ; NWE         ; 0.000        ; 0.261      ; 0.752      ;
; 0.370  ; SAVE_ADDR:inst|ADDR[1]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                   ; NWE         ; 0.000        ; 0.242      ; 0.750      ;
; 0.372  ; SAVE_ADDR:inst|ADDR[5]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                   ; NWE         ; 0.000        ; 0.242      ; 0.752      ;
; 0.376  ; SAVE_ADDR:inst|ADDR[4]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                   ; NWE         ; 0.000        ; 0.242      ; 0.756      ;
; 0.399  ; SAVE_ADDR:inst|ADDR[6]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                   ; NWE         ; 0.000        ; 0.261      ; 0.798      ;
; 0.581  ; SAVE_ADDR:inst|ADDR[3]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                   ; NWE         ; 0.000        ; 0.242      ; 0.961      ;
; 0.694  ; SAVE_ADDR:inst|ADDR[15] ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.242      ; 1.074      ;
; 0.717  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.047      ;
; 0.717  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.047      ;
; 0.717  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.047      ;
; 0.717  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.047      ;
; 0.717  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.047      ;
; 0.717  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.047      ;
; 0.723  ; SAVE_ADDR:inst|ADDR[18] ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.242      ; 1.103      ;
; 0.729  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.059      ;
; 0.729  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.059      ;
; 0.729  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.059      ;
; 0.729  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.059      ;
; 0.729  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.059      ;
; 0.729  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.178      ; 1.059      ;
; 0.751  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.010     ; 0.893      ;
; 0.780  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.053     ; 0.879      ;
; 0.780  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.053     ; 0.879      ;
; 0.780  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.053     ; 0.879      ;
; 0.780  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.053     ; 0.879      ;
; 0.780  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.053     ; 0.879      ;
; 0.780  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.053     ; 0.879      ;
; 0.782  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.038     ; 0.896      ;
; 0.881  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.036     ; 0.997      ;
; 0.881  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.036     ; 0.997      ;
; 0.881  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.036     ; 0.997      ;
; 0.881  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.036     ; 0.997      ;
; 0.881  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.036     ; 0.997      ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NOE'                                                                                                                                                                                                                                                      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                   ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.578 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.625      ; 1.340      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.620      ; 1.377      ;
; -0.441 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.512      ; 1.364      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.433 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.667      ; 1.513      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.670      ; 1.517      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.658      ; 1.514      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.654      ; 1.510      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.418 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.645      ; 1.506      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.415 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.633      ; 1.497      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.405 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.629      ; 1.503      ;
; -0.401 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.625      ; 1.517      ;
; -0.396 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.625      ; 1.522      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[3]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[6]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[8]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[12]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.246 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[2]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[12]                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.251 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[1]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.264 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[9]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.416      ;
; 0.268 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.420      ;
; 0.291 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.322 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[1]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[2]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[4]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[0]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.354 ; phase_acc:inst3|acc[7]                                                                                                          ; phase_acc:inst3|acc[7]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[16]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; phase_acc:inst3|acc[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; phase_acc:inst3|acc[31]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[18]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[25]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[27]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[20]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst3|acc[23]                                                                                                         ; phase_acc:inst3|acc[23]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; phase_acc:inst3|acc[3]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[8]                                                                                                          ; phase_acc:inst3|acc[8]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[10]                                                                                                         ; phase_acc:inst3|acc[10]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[19]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; phase_acc:inst3|acc[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[6]                                                                                                          ; phase_acc:inst3|acc[6]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[12]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[21]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[22]                                                                                                         ; phase_acc:inst3|acc[22]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; phase_acc:inst3|acc[24]                                                                                                         ; phase_acc:inst3|acc[24]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; phase_acc:inst3|acc[26]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; phase_acc:inst3|acc[28]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.392 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.543      ;
; 0.394 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.396 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[10]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.548      ;
; 0.396 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.548      ;
; 0.403 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[11]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.555      ;
; 0.406 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[11]                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.558      ;
; 0.415 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.420 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.614      ;
; 0.428 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[7]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.579      ;
; 0.430 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.623      ;
; 0.433 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.626      ;
; 0.436 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.444 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.637      ;
; 0.446 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.639      ;
; 0.448 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.641      ;
; 0.450 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[5]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.618      ;
; 0.451 ; phase_acc:inst3|acc[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.604      ;
; 0.453 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.453 ; phase_acc:inst3|acc[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.453 ; phase_acc:inst3|acc[29]                                                                                                         ; phase_acc:inst3|acc[29]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.458 ; phase_acc:inst3|acc[30]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.460 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[5]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.611      ;
; 0.461 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.612      ;
; 0.461 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.613      ;
; 0.462 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.614      ;
; 0.463 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[3]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.614      ;
; 0.464 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.615      ;
; 0.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.621      ;
; 0.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.622      ;
; 0.482 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.634      ;
; 0.485 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.678      ;
; 0.493 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.502 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.653      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.449 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.475      ; 0.424      ;
; 0.457 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.467      ; 0.424      ;
; 0.491 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.434      ; 0.425      ;
; 0.514 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.411      ; 0.425      ;
; 0.541 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.383      ; 0.424      ;
; 0.544 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.380      ; 0.424      ;
; 0.556 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.369      ; 0.425      ;
; 0.618 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.402      ; 0.520      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NOE'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; 0.500        ; 0.106      ; 0.946      ;
; -0.297 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; 0.500        ; -0.007     ; 0.822      ;
; -0.297 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; 0.500        ; -0.007     ; 0.822      ;
; -0.297 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; 0.500        ; -0.007     ; 0.822      ;
; -0.297 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; 0.500        ; -0.007     ; 0.822      ;
; -0.297 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; 0.500        ; -0.007     ; 0.822      ;
; -0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; 0.500        ; 0.082      ; 0.823      ;
; -0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; 0.500        ; 0.082      ; 0.823      ;
; -0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; 0.500        ; 0.082      ; 0.823      ;
; -0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; 0.500        ; 0.082      ; 0.823      ;
; -0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; 0.500        ; 0.082      ; 0.823      ;
; -0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; 0.500        ; 0.082      ; 0.823      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.661 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.018      ; 1.376      ;
; 0.742 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.035      ; 1.324      ;
; 0.755 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.016      ; 1.363      ;
; 0.771 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.051      ; 1.317      ;
; 0.795 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.061      ; 1.297      ;
; 0.825 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.078      ; 1.289      ;
; 0.842 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.090      ; 1.284      ;
; 0.869 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.004      ; 1.237      ;
; 1.161 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.018      ; 1.376      ;
; 1.242 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.035      ; 1.324      ;
; 1.255 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.016      ; 1.363      ;
; 1.271 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.051      ; 1.317      ;
; 1.295 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.061      ; 1.297      ;
; 1.325 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.078      ; 1.289      ;
; 1.342 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.090      ; 1.284      ;
; 1.369 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 2.004      ; 1.237      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                  ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.806 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.090      ; 1.284      ;
; -0.789 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.078      ; 1.289      ;
; -0.767 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.004      ; 1.237      ;
; -0.764 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.061      ; 1.297      ;
; -0.734 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.051      ; 1.317      ;
; -0.711 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.035      ; 1.324      ;
; -0.653 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.016      ; 1.363      ;
; -0.642 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.018      ; 1.376      ;
; -0.306 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.090      ; 1.284      ;
; -0.289 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.078      ; 1.289      ;
; -0.267 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.004      ; 1.237      ;
; -0.264 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.061      ; 1.297      ;
; -0.234 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.051      ; 1.317      ;
; -0.211 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.035      ; 1.324      ;
; -0.153 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.016      ; 1.363      ;
; -0.142 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.018      ; 1.376      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NOE'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; -0.500       ; 0.082      ; 0.823      ;
; 1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; -0.500       ; 0.082      ; 0.823      ;
; 1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; -0.500       ; 0.082      ; 0.823      ;
; 1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; -0.500       ; 0.082      ; 0.823      ;
; 1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; -0.500       ; 0.082      ; 0.823      ;
; 1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; -0.500       ; 0.082      ; 0.823      ;
; 1.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; -0.500       ; -0.007     ; 0.822      ;
; 1.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; -0.500       ; -0.007     ; 0.822      ;
; 1.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; -0.500       ; -0.007     ; 0.822      ;
; 1.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; -0.500       ; -0.007     ; 0.822      ;
; 1.177 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; -0.500       ; -0.007     ; 0.822      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; -0.500       ; 0.106      ; 0.946      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NOE'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NADV'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; A16             ; NADV       ; 2.050 ; 2.050 ; Rise       ; NADV                              ;
; A17             ; NADV       ; 2.262 ; 2.262 ; Rise       ; NADV                              ;
; A18             ; NADV       ; 2.078 ; 2.078 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; 2.627 ; 2.627 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; 2.419 ; 2.419 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; 2.348 ; 2.348 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; 2.308 ; 2.308 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; 2.381 ; 2.381 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; 2.413 ; 2.413 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; 2.314 ; 2.314 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; 2.264 ; 2.264 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; 2.222 ; 2.222 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; 2.298 ; 2.298 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; 2.083 ; 2.083 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; 2.163 ; 2.163 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; 2.153 ; 2.153 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; 2.084 ; 2.084 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; 2.149 ; 2.149 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; 2.072 ; 2.072 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; 2.627 ; 2.627 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; 2.579 ; 2.579 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; 2.345 ; 2.345 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; 2.282 ; 2.282 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; 2.531 ; 2.531 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; 2.579 ; 2.579 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; 2.254 ; 2.254 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; 2.289 ; 2.289 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; 2.274 ; 2.274 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; 2.228 ; 2.228 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; 2.075 ; 2.075 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; 2.123 ; 2.123 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; 2.023 ; 2.023 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; 2.210 ; 2.210 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; 2.152 ; 2.152 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; 2.162 ; 2.162 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; 2.124 ; 2.124 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; 2.385 ; 2.385 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; 4.231 ; 4.231 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; 4.015 ; 4.015 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; 3.998 ; 3.998 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; 3.998 ; 3.998 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; 4.231 ; 4.231 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; 4.053 ; 4.053 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; 3.990 ; 3.990 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; 4.016 ; 4.016 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; 3.908 ; 3.908 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; A16             ; NADV       ; -1.930 ; -1.930 ; Rise       ; NADV                              ;
; A17             ; NADV       ; -2.142 ; -2.142 ; Rise       ; NADV                              ;
; A18             ; NADV       ; -1.958 ; -1.958 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; -1.952 ; -1.952 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; -2.299 ; -2.299 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; -2.228 ; -2.228 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; -2.188 ; -2.188 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; -2.261 ; -2.261 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; -2.293 ; -2.293 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; -2.194 ; -2.194 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; -2.144 ; -2.144 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; -2.102 ; -2.102 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; -2.178 ; -2.178 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; -1.963 ; -1.963 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; -2.043 ; -2.043 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; -2.033 ; -2.033 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; -1.964 ; -1.964 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; -2.029 ; -2.029 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; -1.952 ; -1.952 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; -2.507 ; -2.507 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; -1.670 ; -1.670 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; -1.808 ; -1.808 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; -2.066 ; -2.066 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; -2.151 ; -2.151 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; -2.213 ; -2.213 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; -1.926 ; -1.926 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; -2.047 ; -2.047 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; -1.833 ; -1.833 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; -1.769 ; -1.769 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; -1.875 ; -1.875 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; -1.920 ; -1.920 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; -1.670 ; -1.670 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; -1.860 ; -1.860 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; -1.799 ; -1.799 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; -1.851 ; -1.851 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; -1.771 ; -1.771 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; -2.031 ; -2.031 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; -3.769 ; -3.769 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; -3.876 ; -3.876 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; -3.859 ; -3.859 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; -3.859 ; -3.859 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; -4.092 ; -4.092 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; -3.914 ; -3.914 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; -3.851 ; -3.851 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; -3.877 ; -3.877 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; -3.769 ; -3.769 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 4.355 ; 4.355 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 4.064 ; 4.064 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 4.320 ; 4.320 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 4.176 ; 4.176 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 4.104 ; 4.104 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 4.355 ; 4.355 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 4.276 ; 4.276 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 4.233 ; 4.233 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 4.307 ; 4.307 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 1.077 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 1.128 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 2.535 ; 2.535 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 2.459 ; 2.459 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 2.529 ; 2.529 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 2.535 ; 2.535 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 2.269 ; 2.269 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 2.442 ; 2.442 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 2.273 ; 2.273 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 2.517 ; 2.517 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 2.286 ; 2.286 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;       ; 1.077 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;       ; 1.128 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 4.064 ; 4.064 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 4.064 ; 4.064 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 4.320 ; 4.320 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 4.176 ; 4.176 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 4.104 ; 4.104 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 4.355 ; 4.355 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 4.276 ; 4.276 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 4.233 ; 4.233 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 4.307 ; 4.307 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 1.077 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 1.128 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 2.269 ; 2.269 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 2.459 ; 2.459 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 2.529 ; 2.529 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 2.535 ; 2.535 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 2.269 ; 2.269 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 2.442 ; 2.442 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 2.273 ; 2.273 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 2.517 ; 2.517 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 2.286 ; 2.286 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;       ; 1.077 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;       ; 1.128 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; J7_DIN     ; J1_DIN      ; 5.414 ;    ;    ; 5.414 ;
; J7_SCLK    ; J1_SCLk     ; 5.398 ;    ;    ; 5.398 ;
; J7_SYNC    ; J1_SYNC     ; 5.550 ;    ;    ; 5.550 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; J7_DIN     ; J1_DIN      ; 5.414 ;    ;    ; 5.414 ;
; J7_SCLK    ; J1_SCLk     ; 5.398 ;    ;    ; 5.398 ;
; J7_SYNC    ; J1_SYNC     ; 5.550 ;    ;    ; 5.550 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                   ; -9.358    ; -2.827  ; -1.483   ; -2.234  ; -2.567              ;
;  NADV                              ; N/A       ; N/A     ; N/A      ; N/A     ; -1.777              ;
;  NOE                               ; -6.446    ; -0.578  ; -1.483   ; 1.089   ; -2.567              ;
;  NWE                               ; -4.584    ; -2.827  ; N/A      ; N/A     ; -2.567              ;
;  SAVE_ADDR:inst|ADDR[0]            ; -1.093    ; 0.088   ; 0.651    ; -2.234  ; 0.500               ;
;  clk                               ; N/A       ; N/A     ; N/A      ; N/A     ; 20.000              ;
;  inst2|altpll_component|pll|clk[0] ; -9.358    ; 0.215   ; N/A      ; N/A     ; 9.433               ;
; Design-wide TNS                    ; -2189.52  ; -77.643 ; -25.769  ; -16.569 ; -830.857            ;
;  NADV                              ; N/A       ; N/A     ; N/A      ; N/A     ; -29.973             ;
;  NOE                               ; -734.807  ; -50.927 ; -25.769  ; 0.000   ; -623.269            ;
;  NWE                               ; -155.786  ; -52.382 ; N/A      ; N/A     ; -177.615            ;
;  SAVE_ADDR:inst|ADDR[0]            ; -6.649    ; 0.000   ; 0.000    ; -16.569 ; 0.000               ;
;  clk                               ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|pll|clk[0] ; -1292.278 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; A16             ; NADV       ; 3.862 ; 3.862 ; Rise       ; NADV                              ;
; A17             ; NADV       ; 4.399 ; 4.399 ; Rise       ; NADV                              ;
; A18             ; NADV       ; 3.895 ; 3.895 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; 5.494 ; 5.494 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; 4.943 ; 4.943 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; 4.665 ; 4.665 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; 4.593 ; 4.593 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; 4.869 ; 4.869 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; 4.931 ; 4.931 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; 4.597 ; 4.597 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; 4.452 ; 4.452 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; 4.533 ; 4.533 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; 4.668 ; 4.668 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; 3.954 ; 3.954 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; 4.276 ; 4.276 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; 4.267 ; 4.267 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; 4.139 ; 4.139 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; 4.254 ; 4.254 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; 4.111 ; 4.111 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; 5.494 ; 5.494 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; 5.462 ; 5.462 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; 4.641 ; 4.641 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; 4.526 ; 4.526 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; 5.169 ; 5.169 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; 5.462 ; 5.462 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; 4.472 ; 4.472 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; 4.564 ; 4.564 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; 4.535 ; 4.535 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; 4.548 ; 4.548 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; 4.082 ; 4.082 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; 4.198 ; 4.198 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; 3.850 ; 3.850 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; 4.367 ; 4.367 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; 4.196 ; 4.196 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; 4.261 ; 4.261 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; 4.202 ; 4.202 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; 4.713 ; 4.713 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; 8.590 ; 8.590 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; 8.156 ; 8.156 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; 8.102 ; 8.102 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; 8.122 ; 8.122 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; 8.590 ; 8.590 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; 8.264 ; 8.264 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; 8.043 ; 8.043 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; 8.102 ; 8.102 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; 7.849 ; 7.849 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; A16             ; NADV       ; -1.930 ; -1.930 ; Rise       ; NADV                              ;
; A17             ; NADV       ; -2.142 ; -2.142 ; Rise       ; NADV                              ;
; A18             ; NADV       ; -1.958 ; -1.958 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; -1.952 ; -1.952 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; -2.299 ; -2.299 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; -2.228 ; -2.228 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; -2.188 ; -2.188 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; -2.261 ; -2.261 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; -2.293 ; -2.293 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; -2.194 ; -2.194 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; -2.144 ; -2.144 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; -2.102 ; -2.102 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; -2.178 ; -2.178 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; -1.963 ; -1.963 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; -2.043 ; -2.043 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; -2.033 ; -2.033 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; -1.964 ; -1.964 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; -2.029 ; -2.029 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; -1.952 ; -1.952 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; -2.507 ; -2.507 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; -1.670 ; -1.670 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; -1.808 ; -1.808 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; -2.066 ; -2.066 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; -2.151 ; -2.151 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; -2.213 ; -2.213 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; -1.926 ; -1.926 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; -2.047 ; -2.047 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; -1.833 ; -1.833 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; -1.769 ; -1.769 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; -1.875 ; -1.875 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; -1.920 ; -1.920 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; -1.670 ; -1.670 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; -1.860 ; -1.860 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; -1.799 ; -1.799 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; -1.851 ; -1.851 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; -1.771 ; -1.771 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; -2.031 ; -2.031 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; -3.769 ; -3.769 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; -3.876 ; -3.876 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; -3.859 ; -3.859 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; -3.859 ; -3.859 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; -4.092 ; -4.092 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; -3.914 ; -3.914 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; -3.851 ; -3.851 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; -3.877 ; -3.877 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; -3.769 ; -3.769 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 11.135 ; 11.135 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 10.132 ; 10.132 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 10.885 ; 10.885 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 10.504 ; 10.504 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 10.209 ; 10.209 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 11.135 ; 11.135 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 10.803 ; 10.803 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 10.717 ; 10.717 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 10.836 ; 10.836 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 2.907  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 2.960  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 6.733  ; 6.733  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 6.416  ; 6.416  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 6.726  ; 6.726  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 6.733  ; 6.733  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 5.602  ; 5.602  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 6.246  ; 6.246  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 5.611  ; 5.611  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 6.606  ; 6.606  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 5.885  ; 5.885  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;        ; 2.907  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;        ; 2.960  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 4.064 ; 4.064 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 4.064 ; 4.064 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 4.320 ; 4.320 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 4.176 ; 4.176 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 4.104 ; 4.104 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 4.355 ; 4.355 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 4.276 ; 4.276 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 4.233 ; 4.233 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 4.307 ; 4.307 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 1.077 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 1.128 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 2.269 ; 2.269 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 2.459 ; 2.459 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 2.529 ; 2.529 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 2.535 ; 2.535 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 2.269 ; 2.269 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 2.442 ; 2.442 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 2.273 ; 2.273 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 2.517 ; 2.517 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 2.286 ; 2.286 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;       ; 1.077 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;       ; 1.128 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; J7_DIN     ; J1_DIN      ; 11.125 ;    ;    ; 11.125 ;
; J7_SCLK    ; J1_SCLk     ; 11.106 ;    ;    ; 11.106 ;
; J7_SYNC    ; J1_SYNC     ; 11.515 ;    ;    ; 11.515 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; J7_DIN     ; J1_DIN      ; 5.414 ;    ;    ; 5.414 ;
; J7_SCLK    ; J1_SCLk     ; 5.398 ;    ;    ; 5.398 ;
; J7_SYNC    ; J1_SYNC     ; 5.550 ;    ;    ; 5.550 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 4446     ; 0        ; 0        ; 0        ;
; NOE                               ; inst2|altpll_component|pll|clk[0] ; 3601     ; 0        ; 0        ; 0        ;
; NWE                               ; inst2|altpll_component|pll|clk[0] ; 528      ; 0        ; 0        ; 0        ;
; inst2|altpll_component|pll|clk[0] ; NOE                               ; 13       ; 0        ; 0        ; 0        ;
; NADV                              ; NOE                               ; 2430     ; 0        ; 0        ; 0        ;
; NOE                               ; NOE                               ; 3970     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NOE                               ; 135      ; 135      ; 0        ; 0        ;
; NADV                              ; NWE                               ; 587      ; 0        ; 0        ; 0        ;
; NWE                               ; NWE                               ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NWE                               ; 33       ; 33       ; 0        ; 0        ;
; NOE                               ; SAVE_ADDR:inst|ADDR[0]            ; 0        ; 0        ; 8        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 4446     ; 0        ; 0        ; 0        ;
; NOE                               ; inst2|altpll_component|pll|clk[0] ; 3601     ; 0        ; 0        ; 0        ;
; NWE                               ; inst2|altpll_component|pll|clk[0] ; 528      ; 0        ; 0        ; 0        ;
; inst2|altpll_component|pll|clk[0] ; NOE                               ; 13       ; 0        ; 0        ; 0        ;
; NADV                              ; NOE                               ; 2430     ; 0        ; 0        ; 0        ;
; NOE                               ; NOE                               ; 3970     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NOE                               ; 135      ; 135      ; 0        ; 0        ;
; NADV                              ; NWE                               ; 587      ; 0        ; 0        ; 0        ;
; NWE                               ; NWE                               ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NWE                               ; 33       ; 33       ; 0        ; 0        ;
; NOE                               ; SAVE_ADDR:inst|ADDR[0]            ; 0        ; 0        ; 8        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; NOE                    ; 0        ; 19       ; 0        ; 0        ;
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; NOE                    ; 0        ; 19       ; 0        ; 0        ;
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 70    ; 70   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 14 14:39:57 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_qdf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe17|dffe18a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {inst2|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst2|altpll_component|pll|clk[0]} {inst2|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[0] SAVE_ADDR:inst|ADDR[0]
    Info (332105): create_clock -period 1.000 -name NOE NOE
    Info (332105): create_clock -period 1.000 -name NADV NADV
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.358     -1292.278 inst2|altpll_component|pll|clk[0] 
    Info (332119):    -6.446      -734.807 NOE 
    Info (332119):    -4.584      -155.786 NWE 
    Info (332119):    -1.093        -6.649 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -2.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.827       -52.382 NWE 
    Info (332119):    -0.324        -2.581 NOE 
    Info (332119):     0.088         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     0.499         0.000 inst2|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.483       -25.769 NOE 
    Info (332119):     0.651         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -2.234
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.234       -16.569 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     1.833         0.000 NOE 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -623.269 NOE 
    Info (332119):    -2.567      -177.615 NWE 
    Info (332119):    -1.777       -29.973 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     9.433         0.000 inst2|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.763
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.763      -400.505 inst2|altpll_component|pll|clk[0] 
    Info (332119):    -1.457       -35.178 NWE 
    Info (332119):    -1.328      -137.244 NOE 
    Info (332119):    -0.037        -0.063 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -1.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.311       -26.716 NWE 
    Info (332119):    -0.578       -50.927 NOE 
    Info (332119):     0.215         0.000 inst2|altpll_component|pll|clk[0] 
    Info (332119):     0.449         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.308
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.308        -5.203 NOE 
    Info (332119):     0.661         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.806
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.806        -5.866 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     1.089         0.000 NOE 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -451.262 NOE 
    Info (332119):    -1.880      -127.222 NWE 
    Info (332119):    -1.222       -20.222 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):    10.373         0.000 inst2|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 428 megabytes
    Info: Processing ended: Tue Apr 14 14:40:00 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


