Version 3.2 HI-TECH Software Intermediate Code
"6399 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24k20.h
[s S333 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S333 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6409
[s S334 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S334 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE GIE ]
"6419
[s S335 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S335 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE GIEL GIEH ]
"6429
[s S336 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S336 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6439
[s S337 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S337 . . GIEL GIEH ]
"6398
[u S332 `S333 1 `S334 1 `S335 1 `S336 1 `S337 1 ]
[n S332 . . . . . . ]
"6445
[v _INTCONbits `VS332 ~T0 @X0 0 e@4082 ]
"5982
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"5913
[s S317 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S317 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"5921
[s S318 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S318 . T0PS0 T0PS1 T0PS2 ]
"5912
[u S316 `S317 1 `S318 1 ]
[n S316 . . . ]
"5927
[v _T0CONbits `VS316 ~T0 @X0 0 e@4053 ]
"1565
[s S89 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S89 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"1575
[s S90 :1 `uc 1 ]
[n S90 . LB0 ]
"1578
[s S91 :1 `uc 1 :1 `uc 1 ]
[n S91 . . LB1 ]
"1582
[s S92 :2 `uc 1 :1 `uc 1 ]
[n S92 . . LB2 ]
"1586
[s S93 :3 `uc 1 :1 `uc 1 ]
[n S93 . . LB3 ]
"1590
[s S94 :4 `uc 1 :1 `uc 1 ]
[n S94 . . LB4 ]
"1594
[s S95 :5 `uc 1 :1 `uc 1 ]
[n S95 . . LB5 ]
"1598
[s S96 :6 `uc 1 :1 `uc 1 ]
[n S96 . . LB6 ]
"1602
[s S97 :7 `uc 1 :1 `uc 1 ]
[n S97 . . LB7 ]
"1564
[u S88 `S89 1 `S90 1 `S91 1 `S92 1 `S93 1 `S94 1 `S95 1 `S96 1 `S97 1 ]
[n S88 . . . . . . . . . . ]
"1607
[v _LATBbits `VS88 ~T0 @X0 0 e@3978 ]
[v F3121 `(v ~T0 @X0 1 tf1`ul ]
"152 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18.h
[v __delay `JF3121 ~T0 @X0 0 e ]
[p i __delay ]
[p mainexit ]
"5837 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24k20.h
[s S314 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S314 . SCS IOFS OSTS IRCF IDLEN ]
"5844
[s S315 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S315 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 ]
"5836
[u S313 `S314 1 `S315 1 ]
[n S313 . . . ]
"5853
[v _OSCCONbits `VS313 ~T0 @X0 0 e@4051 ]
"83 hardware.h
[v _delay_ms `(v ~T0 @X0 0 ef1`i ]
"104 pic18_nrf.c
[v _init_hardware `(v ~T0 @X0 0 ef ]
"326 nrf24.h
[v _init_spi `(v ~T0 @X0 0 ef ]
"328
[v _init_nrf `(v ~T0 @X0 0 ef ]
"1697 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24k20.h
[s S99 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S99 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"1707
[s S100 :1 `uc 1 ]
[n S100 . LC0 ]
"1710
[s S101 :1 `uc 1 :1 `uc 1 ]
[n S101 . . LC1 ]
"1714
[s S102 :2 `uc 1 :1 `uc 1 ]
[n S102 . . LC2 ]
"1718
[s S103 :3 `uc 1 :1 `uc 1 ]
[n S103 . . LC3 ]
"1722
[s S104 :4 `uc 1 :1 `uc 1 ]
[n S104 . . LC4 ]
"1726
[s S105 :5 `uc 1 :1 `uc 1 ]
[n S105 . . LC5 ]
"1730
[s S106 :6 `uc 1 :1 `uc 1 ]
[n S106 . . LC6 ]
"1734
[s S107 :7 `uc 1 :1 `uc 1 ]
[n S107 . . LC7 ]
"1696
[u S98 `S99 1 `S100 1 `S101 1 `S102 1 `S103 1 `S104 1 `S105 1 `S106 1 `S107 1 ]
[n S98 . . . . . . . . . . ]
"1739
[v _LATCbits `VS98 ~T0 @X0 0 e@3979 ]
"105 pic18_nrf.c
[v _rxdt `(i ~T0 @X0 0 ef ]
"745 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24k20.h
[s S33 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S33 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"755
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"765
[s S35 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S35 . AN12 AN10 AN8 AN9 AN11 PGM PGC PGD ]
"775
[s S36 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . FLT0 C12IN3M . C12IN2M ]
"781
[s S37 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S37 . . C12IN3N . C12IN2N ]
"787
[s S38 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S38 . . P1C P1B . P1D ]
"794
[s S39 :3 `uc 1 :1 `uc 1 ]
[n S39 . . CCP2_PA2 ]
"744
[u S32 `S33 1 `S34 1 `S35 1 `S36 1 `S37 1 `S38 1 `S39 1 ]
[n S32 . . . . . . . . ]
"799
[v _PORTBbits `VS32 ~T0 @X0 0 e@3969 ]
"106 pic18_nrf.c
[v _send_init `(v ~T0 @X0 0 ef ]
"107
[v _send_data `(v ~T0 @X0 0 ef2`*uc`uc ]
"333 nrf24.h
[v _tx_mode `(v ~T0 @X0 0 ef ]
"329
[v _TXpayload `(v ~T0 @X0 0 ef1`*uc ]
"332
[v _rx_mode `(v ~T0 @X0 0 ef ]
"4368 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24k20.h
[v _CCP1CON `Vuc ~T0 @X0 0 e@4029 ]
"248
[v _CM1CON0 `Vuc ~T0 @X0 0 e@3963 ]
"179
[v _CM2CON0 `Vuc ~T0 @X0 0 e@3962 ]
"416
[v _ANSEL `Vuc ~T0 @X0 0 e@3966 ]
"459
[v _ANSELH `Vuc ~T0 @X0 0 e@3967 ]
"4467
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"4537
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"1834
[s S109 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S109 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"1844
[s S110 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S110 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"1833
[u S108 `S109 1 `S110 1 ]
[n S108 . . . ]
"1855
[v _TRISAbits `VS108 ~T0 @X0 0 e@3986 ]
"4596
[s S242 :1 `uc 1 :1 `uc 1 ]
[n S242 . . GO_NOT_DONE ]
"4600
[s S243 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S243 . ADON GO_nDONE CHS ]
"4605
[s S244 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S244 . . DONE CHS0 CHS1 CHS2 CHS3 ]
"4613
[s S245 :1 `uc 1 :1 `uc 1 ]
[n S245 . . NOT_DONE ]
"4617
[s S246 :1 `uc 1 :1 `uc 1 ]
[n S246 . . nDONE ]
"4621
[s S247 :1 `uc 1 :1 `uc 1 ]
[n S247 . . GO_DONE ]
"4625
[s S248 :1 `uc 1 :1 `uc 1 ]
[n S248 . . GO ]
"4629
[s S249 :1 `uc 1 :1 `uc 1 ]
[n S249 . . GODONE ]
"4595
[u S241 `S242 1 `S243 1 `S244 1 `S245 1 `S246 1 `S247 1 `S248 1 `S249 1 ]
[n S241 . . . . . . . . . ]
"4634
[v _ADCON0bits `VS241 ~T0 @X0 0 e@4034 ]
"6330
[s S329 :7 `uc 1 :1 `uc 1 ]
[n S329 . . NOT_RBPU ]
"6334
[s S330 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S330 . RBIP . TMR0IP . INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"6344
[s S331 :7 `uc 1 :1 `uc 1 ]
[n S331 . . RBPU ]
"6329
[u S328 `S329 1 `S330 1 `S331 1 ]
[n S328 . . . . ]
"6349
[v _INTCON2bits `VS328 ~T0 @X0 0 e@4081 ]
"323
[s S14 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S14 . WPUB0 WPUB1 WPUB2 WPUB3 WPUB4 WPUB5 WPUB6 WPUB7 ]
"322
[u S13 `S14 1 ]
[n S13 . . ]
"334
[v _WPUBbits `VS13 ~T0 @X0 0 e@3964 ]
"2055
[s S115 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S115 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"2065
[s S116 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S116 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2054
[u S114 `S115 1 `S116 1 ]
[n S114 . . . ]
"2076
[v _TRISBbits `VS114 ~T0 @X0 0 e@3987 ]
"2276
[s S121 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S121 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"2286
[s S122 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S122 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"2275
[u S120 `S121 1 `S122 1 ]
[n S120 . . . ]
"2297
[v _TRISCbits `VS120 ~T0 @X0 0 e@3988 ]
"324 nrf24.h
[v _xmitbyte `(uc ~T0 @X0 0 ef1`uc ]
"330
[v _RXpayload `(v ~T0 @X0 0 ef1`*uc ]
"335
[v _nrf_FLUSH_RX `(v ~T0 @X0 0 ef ]
"4720 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24k20.h
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"508
[s S22 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S22 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"518
[s S23 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S23 . AN0 AN1 AN2 AN3 . AN4 ]
"526
[s S24 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S24 . C12IN0M C12IN1M C2INP C1INP C1OUT C2OUT ]
"534
[s S25 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S25 . C12IN0N C12IN1N VREFM VREFP T0CKI SS ]
"542
[s S26 :5 `uc 1 :1 `uc 1 ]
[n S26 . . NOT_SS ]
"546
[s S27 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S27 . . VREFN . nSS ]
"552
[s S28 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S28 . . CVREF . LVDIN ]
"558
[s S29 :5 `uc 1 :1 `uc 1 ]
[n S29 . . HLVDIN ]
"562
[s S30 :7 `uc 1 :1 `uc 1 ]
[n S30 . . RJPU ]
"566
[s S31 :1 `uc 1 ]
[n S31 . ULPWUIN ]
"507
[u S21 `S22 1 `S23 1 `S24 1 `S25 1 `S26 1 `S27 1 `S28 1 `S29 1 `S30 1 `S31 1 ]
[n S21 . . . . . . . . . . . ]
"570
[v _PORTAbits `VS21 ~T0 @X0 0 e@3968 ]
[; ;pic18f24k20.h: 49: extern volatile unsigned char SSPMSK @ 0xF77;
"51 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24k20.h
[; ;pic18f24k20.h: 51: asm("SSPMSK equ 0F77h");
[; <" SSPMSK equ 0F77h ;# ">
[; ;pic18f24k20.h: 54: typedef union {
[; ;pic18f24k20.h: 55: struct {
[; ;pic18f24k20.h: 56: unsigned MSK0 :1;
[; ;pic18f24k20.h: 57: unsigned MSK1 :1;
[; ;pic18f24k20.h: 58: unsigned MSK2 :1;
[; ;pic18f24k20.h: 59: unsigned MSK3 :1;
[; ;pic18f24k20.h: 60: unsigned MSK4 :1;
[; ;pic18f24k20.h: 61: unsigned MSK5 :1;
[; ;pic18f24k20.h: 62: unsigned MSK6 :1;
[; ;pic18f24k20.h: 63: unsigned MSK7 :1;
[; ;pic18f24k20.h: 64: };
[; ;pic18f24k20.h: 65: } SSPMSKbits_t;
[; ;pic18f24k20.h: 66: extern volatile SSPMSKbits_t SSPMSKbits @ 0xF77;
[; ;pic18f24k20.h: 110: extern volatile unsigned char SLRCON @ 0xF78;
"112
[; ;pic18f24k20.h: 112: asm("SLRCON equ 0F78h");
[; <" SLRCON equ 0F78h ;# ">
[; ;pic18f24k20.h: 115: typedef union {
[; ;pic18f24k20.h: 116: struct {
[; ;pic18f24k20.h: 117: unsigned SLRA :1;
[; ;pic18f24k20.h: 118: unsigned SLRB :1;
[; ;pic18f24k20.h: 119: unsigned SLRC :1;
[; ;pic18f24k20.h: 120: };
[; ;pic18f24k20.h: 121: } SLRCONbits_t;
[; ;pic18f24k20.h: 122: extern volatile SLRCONbits_t SLRCONbits @ 0xF78;
[; ;pic18f24k20.h: 141: extern volatile unsigned char CM2CON1 @ 0xF79;
"143
[; ;pic18f24k20.h: 143: asm("CM2CON1 equ 0F79h");
[; <" CM2CON1 equ 0F79h ;# ">
[; ;pic18f24k20.h: 146: typedef union {
[; ;pic18f24k20.h: 147: struct {
[; ;pic18f24k20.h: 148: unsigned :4;
[; ;pic18f24k20.h: 149: unsigned C2RSEL :1;
[; ;pic18f24k20.h: 150: unsigned C1RSEL :1;
[; ;pic18f24k20.h: 151: unsigned MC2OUT :1;
[; ;pic18f24k20.h: 152: unsigned MC1OUT :1;
[; ;pic18f24k20.h: 153: };
[; ;pic18f24k20.h: 154: } CM2CON1bits_t;
[; ;pic18f24k20.h: 155: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF79;
[; ;pic18f24k20.h: 179: extern volatile unsigned char CM2CON0 @ 0xF7A;
"181
[; ;pic18f24k20.h: 181: asm("CM2CON0 equ 0F7Ah");
[; <" CM2CON0 equ 0F7Ah ;# ">
[; ;pic18f24k20.h: 184: typedef union {
[; ;pic18f24k20.h: 185: struct {
[; ;pic18f24k20.h: 186: unsigned C2CH :2;
[; ;pic18f24k20.h: 187: unsigned C2R :1;
[; ;pic18f24k20.h: 188: unsigned C2SP :1;
[; ;pic18f24k20.h: 189: unsigned C2POL :1;
[; ;pic18f24k20.h: 190: unsigned C2OE :1;
[; ;pic18f24k20.h: 191: unsigned C2OUT :1;
[; ;pic18f24k20.h: 192: unsigned C2ON :1;
[; ;pic18f24k20.h: 193: };
[; ;pic18f24k20.h: 194: struct {
[; ;pic18f24k20.h: 195: unsigned C2CH0 :1;
[; ;pic18f24k20.h: 196: unsigned C2CH1 :1;
[; ;pic18f24k20.h: 197: };
[; ;pic18f24k20.h: 198: } CM2CON0bits_t;
[; ;pic18f24k20.h: 199: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF7A;
[; ;pic18f24k20.h: 248: extern volatile unsigned char CM1CON0 @ 0xF7B;
"250
[; ;pic18f24k20.h: 250: asm("CM1CON0 equ 0F7Bh");
[; <" CM1CON0 equ 0F7Bh ;# ">
[; ;pic18f24k20.h: 253: typedef union {
[; ;pic18f24k20.h: 254: struct {
[; ;pic18f24k20.h: 255: unsigned C1CH :2;
[; ;pic18f24k20.h: 256: unsigned C1R :1;
[; ;pic18f24k20.h: 257: unsigned C1SP :1;
[; ;pic18f24k20.h: 258: unsigned C1POL :1;
[; ;pic18f24k20.h: 259: unsigned C1OE :1;
[; ;pic18f24k20.h: 260: unsigned C1OUT :1;
[; ;pic18f24k20.h: 261: unsigned C1ON :1;
[; ;pic18f24k20.h: 262: };
[; ;pic18f24k20.h: 263: struct {
[; ;pic18f24k20.h: 264: unsigned C1CH0 :1;
[; ;pic18f24k20.h: 265: unsigned C1CH1 :1;
[; ;pic18f24k20.h: 266: };
[; ;pic18f24k20.h: 267: } CM1CON0bits_t;
[; ;pic18f24k20.h: 268: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF7B;
[; ;pic18f24k20.h: 317: extern volatile unsigned char WPUB @ 0xF7C;
"319
[; ;pic18f24k20.h: 319: asm("WPUB equ 0F7Ch");
[; <" WPUB equ 0F7Ch ;# ">
[; ;pic18f24k20.h: 322: typedef union {
[; ;pic18f24k20.h: 323: struct {
[; ;pic18f24k20.h: 324: unsigned WPUB0 :1;
[; ;pic18f24k20.h: 325: unsigned WPUB1 :1;
[; ;pic18f24k20.h: 326: unsigned WPUB2 :1;
[; ;pic18f24k20.h: 327: unsigned WPUB3 :1;
[; ;pic18f24k20.h: 328: unsigned WPUB4 :1;
[; ;pic18f24k20.h: 329: unsigned WPUB5 :1;
[; ;pic18f24k20.h: 330: unsigned WPUB6 :1;
[; ;pic18f24k20.h: 331: unsigned WPUB7 :1;
[; ;pic18f24k20.h: 332: };
[; ;pic18f24k20.h: 333: } WPUBbits_t;
[; ;pic18f24k20.h: 334: extern volatile WPUBbits_t WPUBbits @ 0xF7C;
[; ;pic18f24k20.h: 378: extern volatile unsigned char IOCB @ 0xF7D;
"380
[; ;pic18f24k20.h: 380: asm("IOCB equ 0F7Dh");
[; <" IOCB equ 0F7Dh ;# ">
[; ;pic18f24k20.h: 383: typedef union {
[; ;pic18f24k20.h: 384: struct {
[; ;pic18f24k20.h: 385: unsigned :4;
[; ;pic18f24k20.h: 386: unsigned IOCB4 :1;
[; ;pic18f24k20.h: 387: unsigned IOCB5 :1;
[; ;pic18f24k20.h: 388: unsigned IOCB6 :1;
[; ;pic18f24k20.h: 389: unsigned IOCB7 :1;
[; ;pic18f24k20.h: 390: };
[; ;pic18f24k20.h: 391: } IOCBbits_t;
[; ;pic18f24k20.h: 392: extern volatile IOCBbits_t IOCBbits @ 0xF7D;
[; ;pic18f24k20.h: 416: extern volatile unsigned char ANSEL @ 0xF7E;
"418
[; ;pic18f24k20.h: 418: asm("ANSEL equ 0F7Eh");
[; <" ANSEL equ 0F7Eh ;# ">
[; ;pic18f24k20.h: 421: typedef union {
[; ;pic18f24k20.h: 422: struct {
[; ;pic18f24k20.h: 423: unsigned ANS0 :1;
[; ;pic18f24k20.h: 424: unsigned ANS1 :1;
[; ;pic18f24k20.h: 425: unsigned ANS2 :1;
[; ;pic18f24k20.h: 426: unsigned ANS3 :1;
[; ;pic18f24k20.h: 427: unsigned ANS4 :1;
[; ;pic18f24k20.h: 428: };
[; ;pic18f24k20.h: 429: } ANSELbits_t;
[; ;pic18f24k20.h: 430: extern volatile ANSELbits_t ANSELbits @ 0xF7E;
[; ;pic18f24k20.h: 459: extern volatile unsigned char ANSELH @ 0xF7F;
"461
[; ;pic18f24k20.h: 461: asm("ANSELH equ 0F7Fh");
[; <" ANSELH equ 0F7Fh ;# ">
[; ;pic18f24k20.h: 464: typedef union {
[; ;pic18f24k20.h: 465: struct {
[; ;pic18f24k20.h: 466: unsigned ANS8 :1;
[; ;pic18f24k20.h: 467: unsigned ANS9 :1;
[; ;pic18f24k20.h: 468: unsigned ANS10 :1;
[; ;pic18f24k20.h: 469: unsigned ANS11 :1;
[; ;pic18f24k20.h: 470: unsigned ANS12 :1;
[; ;pic18f24k20.h: 471: };
[; ;pic18f24k20.h: 472: } ANSELHbits_t;
[; ;pic18f24k20.h: 473: extern volatile ANSELHbits_t ANSELHbits @ 0xF7F;
[; ;pic18f24k20.h: 502: extern volatile unsigned char PORTA @ 0xF80;
"504
[; ;pic18f24k20.h: 504: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f24k20.h: 507: typedef union {
[; ;pic18f24k20.h: 508: struct {
[; ;pic18f24k20.h: 509: unsigned RA0 :1;
[; ;pic18f24k20.h: 510: unsigned RA1 :1;
[; ;pic18f24k20.h: 511: unsigned RA2 :1;
[; ;pic18f24k20.h: 512: unsigned RA3 :1;
[; ;pic18f24k20.h: 513: unsigned RA4 :1;
[; ;pic18f24k20.h: 514: unsigned RA5 :1;
[; ;pic18f24k20.h: 515: unsigned RA6 :1;
[; ;pic18f24k20.h: 516: unsigned RA7 :1;
[; ;pic18f24k20.h: 517: };
[; ;pic18f24k20.h: 518: struct {
[; ;pic18f24k20.h: 519: unsigned AN0 :1;
[; ;pic18f24k20.h: 520: unsigned AN1 :1;
[; ;pic18f24k20.h: 521: unsigned AN2 :1;
[; ;pic18f24k20.h: 522: unsigned AN3 :1;
[; ;pic18f24k20.h: 523: unsigned :1;
[; ;pic18f24k20.h: 524: unsigned AN4 :1;
[; ;pic18f24k20.h: 525: };
[; ;pic18f24k20.h: 526: struct {
[; ;pic18f24k20.h: 527: unsigned C12IN0M :1;
[; ;pic18f24k20.h: 528: unsigned C12IN1M :1;
[; ;pic18f24k20.h: 529: unsigned C2INP :1;
[; ;pic18f24k20.h: 530: unsigned C1INP :1;
[; ;pic18f24k20.h: 531: unsigned C1OUT :1;
[; ;pic18f24k20.h: 532: unsigned C2OUT :1;
[; ;pic18f24k20.h: 533: };
[; ;pic18f24k20.h: 534: struct {
[; ;pic18f24k20.h: 535: unsigned C12IN0N :1;
[; ;pic18f24k20.h: 536: unsigned C12IN1N :1;
[; ;pic18f24k20.h: 537: unsigned VREFM :1;
[; ;pic18f24k20.h: 538: unsigned VREFP :1;
[; ;pic18f24k20.h: 539: unsigned T0CKI :1;
[; ;pic18f24k20.h: 540: unsigned SS :1;
[; ;pic18f24k20.h: 541: };
[; ;pic18f24k20.h: 542: struct {
[; ;pic18f24k20.h: 543: unsigned :5;
[; ;pic18f24k20.h: 544: unsigned NOT_SS :1;
[; ;pic18f24k20.h: 545: };
[; ;pic18f24k20.h: 546: struct {
[; ;pic18f24k20.h: 547: unsigned :2;
[; ;pic18f24k20.h: 548: unsigned VREFN :1;
[; ;pic18f24k20.h: 549: unsigned :2;
[; ;pic18f24k20.h: 550: unsigned nSS :1;
[; ;pic18f24k20.h: 551: };
[; ;pic18f24k20.h: 552: struct {
[; ;pic18f24k20.h: 553: unsigned :2;
[; ;pic18f24k20.h: 554: unsigned CVREF :1;
[; ;pic18f24k20.h: 555: unsigned :2;
[; ;pic18f24k20.h: 556: unsigned LVDIN :1;
[; ;pic18f24k20.h: 557: };
[; ;pic18f24k20.h: 558: struct {
[; ;pic18f24k20.h: 559: unsigned :5;
[; ;pic18f24k20.h: 560: unsigned HLVDIN :1;
[; ;pic18f24k20.h: 561: };
[; ;pic18f24k20.h: 562: struct {
[; ;pic18f24k20.h: 563: unsigned :7;
[; ;pic18f24k20.h: 564: unsigned RJPU :1;
[; ;pic18f24k20.h: 565: };
[; ;pic18f24k20.h: 566: struct {
[; ;pic18f24k20.h: 567: unsigned ULPWUIN :1;
[; ;pic18f24k20.h: 568: };
[; ;pic18f24k20.h: 569: } PORTAbits_t;
[; ;pic18f24k20.h: 570: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f24k20.h: 739: extern volatile unsigned char PORTB @ 0xF81;
"741
[; ;pic18f24k20.h: 741: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f24k20.h: 744: typedef union {
[; ;pic18f24k20.h: 745: struct {
[; ;pic18f24k20.h: 746: unsigned RB0 :1;
[; ;pic18f24k20.h: 747: unsigned RB1 :1;
[; ;pic18f24k20.h: 748: unsigned RB2 :1;
[; ;pic18f24k20.h: 749: unsigned RB3 :1;
[; ;pic18f24k20.h: 750: unsigned RB4 :1;
[; ;pic18f24k20.h: 751: unsigned RB5 :1;
[; ;pic18f24k20.h: 752: unsigned RB6 :1;
[; ;pic18f24k20.h: 753: unsigned RB7 :1;
[; ;pic18f24k20.h: 754: };
[; ;pic18f24k20.h: 755: struct {
[; ;pic18f24k20.h: 756: unsigned INT0 :1;
[; ;pic18f24k20.h: 757: unsigned INT1 :1;
[; ;pic18f24k20.h: 758: unsigned INT2 :1;
[; ;pic18f24k20.h: 759: unsigned CCP2 :1;
[; ;pic18f24k20.h: 760: unsigned KBI0 :1;
[; ;pic18f24k20.h: 761: unsigned KBI1 :1;
[; ;pic18f24k20.h: 762: unsigned KBI2 :1;
[; ;pic18f24k20.h: 763: unsigned KBI3 :1;
[; ;pic18f24k20.h: 764: };
[; ;pic18f24k20.h: 765: struct {
[; ;pic18f24k20.h: 766: unsigned AN12 :1;
[; ;pic18f24k20.h: 767: unsigned AN10 :1;
[; ;pic18f24k20.h: 768: unsigned AN8 :1;
[; ;pic18f24k20.h: 769: unsigned AN9 :1;
[; ;pic18f24k20.h: 770: unsigned AN11 :1;
[; ;pic18f24k20.h: 771: unsigned PGM :1;
[; ;pic18f24k20.h: 772: unsigned PGC :1;
[; ;pic18f24k20.h: 773: unsigned PGD :1;
[; ;pic18f24k20.h: 774: };
[; ;pic18f24k20.h: 775: struct {
[; ;pic18f24k20.h: 776: unsigned FLT0 :1;
[; ;pic18f24k20.h: 777: unsigned C12IN3M :1;
[; ;pic18f24k20.h: 778: unsigned :1;
[; ;pic18f24k20.h: 779: unsigned C12IN2M :1;
[; ;pic18f24k20.h: 780: };
[; ;pic18f24k20.h: 781: struct {
[; ;pic18f24k20.h: 782: unsigned :1;
[; ;pic18f24k20.h: 783: unsigned C12IN3N :1;
[; ;pic18f24k20.h: 784: unsigned :1;
[; ;pic18f24k20.h: 785: unsigned C12IN2N :1;
[; ;pic18f24k20.h: 786: };
[; ;pic18f24k20.h: 787: struct {
[; ;pic18f24k20.h: 788: unsigned :1;
[; ;pic18f24k20.h: 789: unsigned P1C :1;
[; ;pic18f24k20.h: 790: unsigned P1B :1;
[; ;pic18f24k20.h: 791: unsigned :1;
[; ;pic18f24k20.h: 792: unsigned P1D :1;
[; ;pic18f24k20.h: 793: };
[; ;pic18f24k20.h: 794: struct {
[; ;pic18f24k20.h: 795: unsigned :3;
[; ;pic18f24k20.h: 796: unsigned CCP2_PA2 :1;
[; ;pic18f24k20.h: 797: };
[; ;pic18f24k20.h: 798: } PORTBbits_t;
[; ;pic18f24k20.h: 799: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f24k20.h: 968: extern volatile unsigned char PORTC @ 0xF82;
"970
[; ;pic18f24k20.h: 970: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f24k20.h: 973: typedef union {
[; ;pic18f24k20.h: 974: struct {
[; ;pic18f24k20.h: 975: unsigned RC0 :1;
[; ;pic18f24k20.h: 976: unsigned RC1 :1;
[; ;pic18f24k20.h: 977: unsigned RC2 :1;
[; ;pic18f24k20.h: 978: unsigned RC3 :1;
[; ;pic18f24k20.h: 979: unsigned RC4 :1;
[; ;pic18f24k20.h: 980: unsigned RC5 :1;
[; ;pic18f24k20.h: 981: unsigned RC6 :1;
[; ;pic18f24k20.h: 982: unsigned RC7 :1;
[; ;pic18f24k20.h: 983: };
[; ;pic18f24k20.h: 984: struct {
[; ;pic18f24k20.h: 985: unsigned T1OSO :1;
[; ;pic18f24k20.h: 986: unsigned T1OSI :1;
[; ;pic18f24k20.h: 987: unsigned CCP1 :1;
[; ;pic18f24k20.h: 988: unsigned SCK :1;
[; ;pic18f24k20.h: 989: unsigned SDI :1;
[; ;pic18f24k20.h: 990: unsigned SDO :1;
[; ;pic18f24k20.h: 991: unsigned TX :1;
[; ;pic18f24k20.h: 992: unsigned RX :1;
[; ;pic18f24k20.h: 993: };
[; ;pic18f24k20.h: 994: struct {
[; ;pic18f24k20.h: 995: unsigned T13CKI :1;
[; ;pic18f24k20.h: 996: unsigned CCP2 :1;
[; ;pic18f24k20.h: 997: unsigned P1A :1;
[; ;pic18f24k20.h: 998: unsigned SCL :1;
[; ;pic18f24k20.h: 999: unsigned SDA :1;
[; ;pic18f24k20.h: 1000: unsigned :1;
[; ;pic18f24k20.h: 1001: unsigned CK :1;
[; ;pic18f24k20.h: 1002: unsigned DT :1;
[; ;pic18f24k20.h: 1003: };
[; ;pic18f24k20.h: 1004: struct {
[; ;pic18f24k20.h: 1005: unsigned T1CKI :1;
[; ;pic18f24k20.h: 1006: };
[; ;pic18f24k20.h: 1007: struct {
[; ;pic18f24k20.h: 1008: unsigned T3CKI :1;
[; ;pic18f24k20.h: 1009: };
[; ;pic18f24k20.h: 1010: struct {
[; ;pic18f24k20.h: 1011: unsigned :2;
[; ;pic18f24k20.h: 1012: unsigned PA1 :1;
[; ;pic18f24k20.h: 1013: };
[; ;pic18f24k20.h: 1014: struct {
[; ;pic18f24k20.h: 1015: unsigned :1;
[; ;pic18f24k20.h: 1016: unsigned PA2 :1;
[; ;pic18f24k20.h: 1017: };
[; ;pic18f24k20.h: 1018: } PORTCbits_t;
[; ;pic18f24k20.h: 1019: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f24k20.h: 1158: extern volatile unsigned char PORTE @ 0xF84;
"1160
[; ;pic18f24k20.h: 1160: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f24k20.h: 1163: typedef union {
[; ;pic18f24k20.h: 1164: struct {
[; ;pic18f24k20.h: 1165: unsigned :3;
[; ;pic18f24k20.h: 1166: unsigned RE3 :1;
[; ;pic18f24k20.h: 1167: };
[; ;pic18f24k20.h: 1168: struct {
[; ;pic18f24k20.h: 1169: unsigned :3;
[; ;pic18f24k20.h: 1170: unsigned MCLR :1;
[; ;pic18f24k20.h: 1171: };
[; ;pic18f24k20.h: 1172: struct {
[; ;pic18f24k20.h: 1173: unsigned :3;
[; ;pic18f24k20.h: 1174: unsigned NOT_MCLR :1;
[; ;pic18f24k20.h: 1175: };
[; ;pic18f24k20.h: 1176: struct {
[; ;pic18f24k20.h: 1177: unsigned :3;
[; ;pic18f24k20.h: 1178: unsigned nMCLR :1;
[; ;pic18f24k20.h: 1179: };
[; ;pic18f24k20.h: 1180: struct {
[; ;pic18f24k20.h: 1181: unsigned :3;
[; ;pic18f24k20.h: 1182: unsigned VPP :1;
[; ;pic18f24k20.h: 1183: };
[; ;pic18f24k20.h: 1184: struct {
[; ;pic18f24k20.h: 1185: unsigned :2;
[; ;pic18f24k20.h: 1186: unsigned CCP10 :1;
[; ;pic18f24k20.h: 1187: };
[; ;pic18f24k20.h: 1188: struct {
[; ;pic18f24k20.h: 1189: unsigned :7;
[; ;pic18f24k20.h: 1190: unsigned CCP2E :1;
[; ;pic18f24k20.h: 1191: };
[; ;pic18f24k20.h: 1192: struct {
[; ;pic18f24k20.h: 1193: unsigned :6;
[; ;pic18f24k20.h: 1194: unsigned CCP6E :1;
[; ;pic18f24k20.h: 1195: };
[; ;pic18f24k20.h: 1196: struct {
[; ;pic18f24k20.h: 1197: unsigned :5;
[; ;pic18f24k20.h: 1198: unsigned CCP7E :1;
[; ;pic18f24k20.h: 1199: };
[; ;pic18f24k20.h: 1200: struct {
[; ;pic18f24k20.h: 1201: unsigned :4;
[; ;pic18f24k20.h: 1202: unsigned CCP8E :1;
[; ;pic18f24k20.h: 1203: };
[; ;pic18f24k20.h: 1204: struct {
[; ;pic18f24k20.h: 1205: unsigned :3;
[; ;pic18f24k20.h: 1206: unsigned CCP9E :1;
[; ;pic18f24k20.h: 1207: };
[; ;pic18f24k20.h: 1208: struct {
[; ;pic18f24k20.h: 1209: unsigned :2;
[; ;pic18f24k20.h: 1210: unsigned CS :1;
[; ;pic18f24k20.h: 1211: };
[; ;pic18f24k20.h: 1212: struct {
[; ;pic18f24k20.h: 1213: unsigned :7;
[; ;pic18f24k20.h: 1214: unsigned PA2E :1;
[; ;pic18f24k20.h: 1215: };
[; ;pic18f24k20.h: 1216: struct {
[; ;pic18f24k20.h: 1217: unsigned :6;
[; ;pic18f24k20.h: 1218: unsigned PB1E :1;
[; ;pic18f24k20.h: 1219: };
[; ;pic18f24k20.h: 1220: struct {
[; ;pic18f24k20.h: 1221: unsigned :2;
[; ;pic18f24k20.h: 1222: unsigned PB2 :1;
[; ;pic18f24k20.h: 1223: };
[; ;pic18f24k20.h: 1224: struct {
[; ;pic18f24k20.h: 1225: unsigned :4;
[; ;pic18f24k20.h: 1226: unsigned PB3E :1;
[; ;pic18f24k20.h: 1227: };
[; ;pic18f24k20.h: 1228: struct {
[; ;pic18f24k20.h: 1229: unsigned :5;
[; ;pic18f24k20.h: 1230: unsigned PC1E :1;
[; ;pic18f24k20.h: 1231: };
[; ;pic18f24k20.h: 1232: struct {
[; ;pic18f24k20.h: 1233: unsigned :1;
[; ;pic18f24k20.h: 1234: unsigned PC2 :1;
[; ;pic18f24k20.h: 1235: };
[; ;pic18f24k20.h: 1236: struct {
[; ;pic18f24k20.h: 1237: unsigned :3;
[; ;pic18f24k20.h: 1238: unsigned PC3E :1;
[; ;pic18f24k20.h: 1239: };
[; ;pic18f24k20.h: 1240: struct {
[; ;pic18f24k20.h: 1241: unsigned PD2 :1;
[; ;pic18f24k20.h: 1242: };
[; ;pic18f24k20.h: 1243: struct {
[; ;pic18f24k20.h: 1244: unsigned RDE :1;
[; ;pic18f24k20.h: 1245: };
[; ;pic18f24k20.h: 1246: struct {
[; ;pic18f24k20.h: 1247: unsigned RE0 :1;
[; ;pic18f24k20.h: 1248: };
[; ;pic18f24k20.h: 1249: struct {
[; ;pic18f24k20.h: 1250: unsigned :1;
[; ;pic18f24k20.h: 1251: unsigned RE1 :1;
[; ;pic18f24k20.h: 1252: };
[; ;pic18f24k20.h: 1253: struct {
[; ;pic18f24k20.h: 1254: unsigned :2;
[; ;pic18f24k20.h: 1255: unsigned RE2 :1;
[; ;pic18f24k20.h: 1256: };
[; ;pic18f24k20.h: 1257: struct {
[; ;pic18f24k20.h: 1258: unsigned :4;
[; ;pic18f24k20.h: 1259: unsigned RE4 :1;
[; ;pic18f24k20.h: 1260: };
[; ;pic18f24k20.h: 1261: struct {
[; ;pic18f24k20.h: 1262: unsigned :5;
[; ;pic18f24k20.h: 1263: unsigned RE5 :1;
[; ;pic18f24k20.h: 1264: };
[; ;pic18f24k20.h: 1265: struct {
[; ;pic18f24k20.h: 1266: unsigned :6;
[; ;pic18f24k20.h: 1267: unsigned RE6 :1;
[; ;pic18f24k20.h: 1268: };
[; ;pic18f24k20.h: 1269: struct {
[; ;pic18f24k20.h: 1270: unsigned :7;
[; ;pic18f24k20.h: 1271: unsigned RE7 :1;
[; ;pic18f24k20.h: 1272: };
[; ;pic18f24k20.h: 1273: struct {
[; ;pic18f24k20.h: 1274: unsigned :1;
[; ;pic18f24k20.h: 1275: unsigned WRE :1;
[; ;pic18f24k20.h: 1276: };
[; ;pic18f24k20.h: 1277: } PORTEbits_t;
[; ;pic18f24k20.h: 1278: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f24k20.h: 1427: extern volatile unsigned char LATA @ 0xF89;
"1429
[; ;pic18f24k20.h: 1429: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f24k20.h: 1432: typedef union {
[; ;pic18f24k20.h: 1433: struct {
[; ;pic18f24k20.h: 1434: unsigned LATA0 :1;
[; ;pic18f24k20.h: 1435: unsigned LATA1 :1;
[; ;pic18f24k20.h: 1436: unsigned LATA2 :1;
[; ;pic18f24k20.h: 1437: unsigned LATA3 :1;
[; ;pic18f24k20.h: 1438: unsigned LATA4 :1;
[; ;pic18f24k20.h: 1439: unsigned LATA5 :1;
[; ;pic18f24k20.h: 1440: unsigned LATA6 :1;
[; ;pic18f24k20.h: 1441: unsigned LATA7 :1;
[; ;pic18f24k20.h: 1442: };
[; ;pic18f24k20.h: 1443: struct {
[; ;pic18f24k20.h: 1444: unsigned LA0 :1;
[; ;pic18f24k20.h: 1445: };
[; ;pic18f24k20.h: 1446: struct {
[; ;pic18f24k20.h: 1447: unsigned :1;
[; ;pic18f24k20.h: 1448: unsigned LA1 :1;
[; ;pic18f24k20.h: 1449: };
[; ;pic18f24k20.h: 1450: struct {
[; ;pic18f24k20.h: 1451: unsigned :2;
[; ;pic18f24k20.h: 1452: unsigned LA2 :1;
[; ;pic18f24k20.h: 1453: };
[; ;pic18f24k20.h: 1454: struct {
[; ;pic18f24k20.h: 1455: unsigned :3;
[; ;pic18f24k20.h: 1456: unsigned LA3 :1;
[; ;pic18f24k20.h: 1457: };
[; ;pic18f24k20.h: 1458: struct {
[; ;pic18f24k20.h: 1459: unsigned :4;
[; ;pic18f24k20.h: 1460: unsigned LA4 :1;
[; ;pic18f24k20.h: 1461: };
[; ;pic18f24k20.h: 1462: struct {
[; ;pic18f24k20.h: 1463: unsigned :5;
[; ;pic18f24k20.h: 1464: unsigned LA5 :1;
[; ;pic18f24k20.h: 1465: };
[; ;pic18f24k20.h: 1466: struct {
[; ;pic18f24k20.h: 1467: unsigned :6;
[; ;pic18f24k20.h: 1468: unsigned LA6 :1;
[; ;pic18f24k20.h: 1469: };
[; ;pic18f24k20.h: 1470: struct {
[; ;pic18f24k20.h: 1471: unsigned :7;
[; ;pic18f24k20.h: 1472: unsigned LA7 :1;
[; ;pic18f24k20.h: 1473: };
[; ;pic18f24k20.h: 1474: } LATAbits_t;
[; ;pic18f24k20.h: 1475: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f24k20.h: 1559: extern volatile unsigned char LATB @ 0xF8A;
"1561
[; ;pic18f24k20.h: 1561: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f24k20.h: 1564: typedef union {
[; ;pic18f24k20.h: 1565: struct {
[; ;pic18f24k20.h: 1566: unsigned LATB0 :1;
[; ;pic18f24k20.h: 1567: unsigned LATB1 :1;
[; ;pic18f24k20.h: 1568: unsigned LATB2 :1;
[; ;pic18f24k20.h: 1569: unsigned LATB3 :1;
[; ;pic18f24k20.h: 1570: unsigned LATB4 :1;
[; ;pic18f24k20.h: 1571: unsigned LATB5 :1;
[; ;pic18f24k20.h: 1572: unsigned LATB6 :1;
[; ;pic18f24k20.h: 1573: unsigned LATB7 :1;
[; ;pic18f24k20.h: 1574: };
[; ;pic18f24k20.h: 1575: struct {
[; ;pic18f24k20.h: 1576: unsigned LB0 :1;
[; ;pic18f24k20.h: 1577: };
[; ;pic18f24k20.h: 1578: struct {
[; ;pic18f24k20.h: 1579: unsigned :1;
[; ;pic18f24k20.h: 1580: unsigned LB1 :1;
[; ;pic18f24k20.h: 1581: };
[; ;pic18f24k20.h: 1582: struct {
[; ;pic18f24k20.h: 1583: unsigned :2;
[; ;pic18f24k20.h: 1584: unsigned LB2 :1;
[; ;pic18f24k20.h: 1585: };
[; ;pic18f24k20.h: 1586: struct {
[; ;pic18f24k20.h: 1587: unsigned :3;
[; ;pic18f24k20.h: 1588: unsigned LB3 :1;
[; ;pic18f24k20.h: 1589: };
[; ;pic18f24k20.h: 1590: struct {
[; ;pic18f24k20.h: 1591: unsigned :4;
[; ;pic18f24k20.h: 1592: unsigned LB4 :1;
[; ;pic18f24k20.h: 1593: };
[; ;pic18f24k20.h: 1594: struct {
[; ;pic18f24k20.h: 1595: unsigned :5;
[; ;pic18f24k20.h: 1596: unsigned LB5 :1;
[; ;pic18f24k20.h: 1597: };
[; ;pic18f24k20.h: 1598: struct {
[; ;pic18f24k20.h: 1599: unsigned :6;
[; ;pic18f24k20.h: 1600: unsigned LB6 :1;
[; ;pic18f24k20.h: 1601: };
[; ;pic18f24k20.h: 1602: struct {
[; ;pic18f24k20.h: 1603: unsigned :7;
[; ;pic18f24k20.h: 1604: unsigned LB7 :1;
[; ;pic18f24k20.h: 1605: };
[; ;pic18f24k20.h: 1606: } LATBbits_t;
[; ;pic18f24k20.h: 1607: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f24k20.h: 1691: extern volatile unsigned char LATC @ 0xF8B;
"1693
[; ;pic18f24k20.h: 1693: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f24k20.h: 1696: typedef union {
[; ;pic18f24k20.h: 1697: struct {
[; ;pic18f24k20.h: 1698: unsigned LATC0 :1;
[; ;pic18f24k20.h: 1699: unsigned LATC1 :1;
[; ;pic18f24k20.h: 1700: unsigned LATC2 :1;
[; ;pic18f24k20.h: 1701: unsigned LATC3 :1;
[; ;pic18f24k20.h: 1702: unsigned LATC4 :1;
[; ;pic18f24k20.h: 1703: unsigned LATC5 :1;
[; ;pic18f24k20.h: 1704: unsigned LATC6 :1;
[; ;pic18f24k20.h: 1705: unsigned LATC7 :1;
[; ;pic18f24k20.h: 1706: };
[; ;pic18f24k20.h: 1707: struct {
[; ;pic18f24k20.h: 1708: unsigned LC0 :1;
[; ;pic18f24k20.h: 1709: };
[; ;pic18f24k20.h: 1710: struct {
[; ;pic18f24k20.h: 1711: unsigned :1;
[; ;pic18f24k20.h: 1712: unsigned LC1 :1;
[; ;pic18f24k20.h: 1713: };
[; ;pic18f24k20.h: 1714: struct {
[; ;pic18f24k20.h: 1715: unsigned :2;
[; ;pic18f24k20.h: 1716: unsigned LC2 :1;
[; ;pic18f24k20.h: 1717: };
[; ;pic18f24k20.h: 1718: struct {
[; ;pic18f24k20.h: 1719: unsigned :3;
[; ;pic18f24k20.h: 1720: unsigned LC3 :1;
[; ;pic18f24k20.h: 1721: };
[; ;pic18f24k20.h: 1722: struct {
[; ;pic18f24k20.h: 1723: unsigned :4;
[; ;pic18f24k20.h: 1724: unsigned LC4 :1;
[; ;pic18f24k20.h: 1725: };
[; ;pic18f24k20.h: 1726: struct {
[; ;pic18f24k20.h: 1727: unsigned :5;
[; ;pic18f24k20.h: 1728: unsigned LC5 :1;
[; ;pic18f24k20.h: 1729: };
[; ;pic18f24k20.h: 1730: struct {
[; ;pic18f24k20.h: 1731: unsigned :6;
[; ;pic18f24k20.h: 1732: unsigned LC6 :1;
[; ;pic18f24k20.h: 1733: };
[; ;pic18f24k20.h: 1734: struct {
[; ;pic18f24k20.h: 1735: unsigned :7;
[; ;pic18f24k20.h: 1736: unsigned LC7 :1;
[; ;pic18f24k20.h: 1737: };
[; ;pic18f24k20.h: 1738: } LATCbits_t;
[; ;pic18f24k20.h: 1739: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f24k20.h: 1823: extern volatile unsigned char TRISA @ 0xF92;
"1825
[; ;pic18f24k20.h: 1825: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f24k20.h: 1828: extern volatile unsigned char DDRA @ 0xF92;
"1830
[; ;pic18f24k20.h: 1830: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f24k20.h: 1833: typedef union {
[; ;pic18f24k20.h: 1834: struct {
[; ;pic18f24k20.h: 1835: unsigned TRISA0 :1;
[; ;pic18f24k20.h: 1836: unsigned TRISA1 :1;
[; ;pic18f24k20.h: 1837: unsigned TRISA2 :1;
[; ;pic18f24k20.h: 1838: unsigned TRISA3 :1;
[; ;pic18f24k20.h: 1839: unsigned TRISA4 :1;
[; ;pic18f24k20.h: 1840: unsigned TRISA5 :1;
[; ;pic18f24k20.h: 1841: unsigned TRISA6 :1;
[; ;pic18f24k20.h: 1842: unsigned TRISA7 :1;
[; ;pic18f24k20.h: 1843: };
[; ;pic18f24k20.h: 1844: struct {
[; ;pic18f24k20.h: 1845: unsigned RA0 :1;
[; ;pic18f24k20.h: 1846: unsigned RA1 :1;
[; ;pic18f24k20.h: 1847: unsigned RA2 :1;
[; ;pic18f24k20.h: 1848: unsigned RA3 :1;
[; ;pic18f24k20.h: 1849: unsigned RA4 :1;
[; ;pic18f24k20.h: 1850: unsigned RA5 :1;
[; ;pic18f24k20.h: 1851: unsigned RA6 :1;
[; ;pic18f24k20.h: 1852: unsigned RA7 :1;
[; ;pic18f24k20.h: 1853: };
[; ;pic18f24k20.h: 1854: } TRISAbits_t;
[; ;pic18f24k20.h: 1855: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f24k20.h: 1938: typedef union {
[; ;pic18f24k20.h: 1939: struct {
[; ;pic18f24k20.h: 1940: unsigned TRISA0 :1;
[; ;pic18f24k20.h: 1941: unsigned TRISA1 :1;
[; ;pic18f24k20.h: 1942: unsigned TRISA2 :1;
[; ;pic18f24k20.h: 1943: unsigned TRISA3 :1;
[; ;pic18f24k20.h: 1944: unsigned TRISA4 :1;
[; ;pic18f24k20.h: 1945: unsigned TRISA5 :1;
[; ;pic18f24k20.h: 1946: unsigned TRISA6 :1;
[; ;pic18f24k20.h: 1947: unsigned TRISA7 :1;
[; ;pic18f24k20.h: 1948: };
[; ;pic18f24k20.h: 1949: struct {
[; ;pic18f24k20.h: 1950: unsigned RA0 :1;
[; ;pic18f24k20.h: 1951: unsigned RA1 :1;
[; ;pic18f24k20.h: 1952: unsigned RA2 :1;
[; ;pic18f24k20.h: 1953: unsigned RA3 :1;
[; ;pic18f24k20.h: 1954: unsigned RA4 :1;
[; ;pic18f24k20.h: 1955: unsigned RA5 :1;
[; ;pic18f24k20.h: 1956: unsigned RA6 :1;
[; ;pic18f24k20.h: 1957: unsigned RA7 :1;
[; ;pic18f24k20.h: 1958: };
[; ;pic18f24k20.h: 1959: } DDRAbits_t;
[; ;pic18f24k20.h: 1960: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f24k20.h: 2044: extern volatile unsigned char TRISB @ 0xF93;
"2046
[; ;pic18f24k20.h: 2046: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f24k20.h: 2049: extern volatile unsigned char DDRB @ 0xF93;
"2051
[; ;pic18f24k20.h: 2051: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f24k20.h: 2054: typedef union {
[; ;pic18f24k20.h: 2055: struct {
[; ;pic18f24k20.h: 2056: unsigned TRISB0 :1;
[; ;pic18f24k20.h: 2057: unsigned TRISB1 :1;
[; ;pic18f24k20.h: 2058: unsigned TRISB2 :1;
[; ;pic18f24k20.h: 2059: unsigned TRISB3 :1;
[; ;pic18f24k20.h: 2060: unsigned TRISB4 :1;
[; ;pic18f24k20.h: 2061: unsigned TRISB5 :1;
[; ;pic18f24k20.h: 2062: unsigned TRISB6 :1;
[; ;pic18f24k20.h: 2063: unsigned TRISB7 :1;
[; ;pic18f24k20.h: 2064: };
[; ;pic18f24k20.h: 2065: struct {
[; ;pic18f24k20.h: 2066: unsigned RB0 :1;
[; ;pic18f24k20.h: 2067: unsigned RB1 :1;
[; ;pic18f24k20.h: 2068: unsigned RB2 :1;
[; ;pic18f24k20.h: 2069: unsigned RB3 :1;
[; ;pic18f24k20.h: 2070: unsigned RB4 :1;
[; ;pic18f24k20.h: 2071: unsigned RB5 :1;
[; ;pic18f24k20.h: 2072: unsigned RB6 :1;
[; ;pic18f24k20.h: 2073: unsigned RB7 :1;
[; ;pic18f24k20.h: 2074: };
[; ;pic18f24k20.h: 2075: } TRISBbits_t;
[; ;pic18f24k20.h: 2076: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f24k20.h: 2159: typedef union {
[; ;pic18f24k20.h: 2160: struct {
[; ;pic18f24k20.h: 2161: unsigned TRISB0 :1;
[; ;pic18f24k20.h: 2162: unsigned TRISB1 :1;
[; ;pic18f24k20.h: 2163: unsigned TRISB2 :1;
[; ;pic18f24k20.h: 2164: unsigned TRISB3 :1;
[; ;pic18f24k20.h: 2165: unsigned TRISB4 :1;
[; ;pic18f24k20.h: 2166: unsigned TRISB5 :1;
[; ;pic18f24k20.h: 2167: unsigned TRISB6 :1;
[; ;pic18f24k20.h: 2168: unsigned TRISB7 :1;
[; ;pic18f24k20.h: 2169: };
[; ;pic18f24k20.h: 2170: struct {
[; ;pic18f24k20.h: 2171: unsigned RB0 :1;
[; ;pic18f24k20.h: 2172: unsigned RB1 :1;
[; ;pic18f24k20.h: 2173: unsigned RB2 :1;
[; ;pic18f24k20.h: 2174: unsigned RB3 :1;
[; ;pic18f24k20.h: 2175: unsigned RB4 :1;
[; ;pic18f24k20.h: 2176: unsigned RB5 :1;
[; ;pic18f24k20.h: 2177: unsigned RB6 :1;
[; ;pic18f24k20.h: 2178: unsigned RB7 :1;
[; ;pic18f24k20.h: 2179: };
[; ;pic18f24k20.h: 2180: } DDRBbits_t;
[; ;pic18f24k20.h: 2181: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f24k20.h: 2265: extern volatile unsigned char TRISC @ 0xF94;
"2267
[; ;pic18f24k20.h: 2267: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f24k20.h: 2270: extern volatile unsigned char DDRC @ 0xF94;
"2272
[; ;pic18f24k20.h: 2272: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f24k20.h: 2275: typedef union {
[; ;pic18f24k20.h: 2276: struct {
[; ;pic18f24k20.h: 2277: unsigned TRISC0 :1;
[; ;pic18f24k20.h: 2278: unsigned TRISC1 :1;
[; ;pic18f24k20.h: 2279: unsigned TRISC2 :1;
[; ;pic18f24k20.h: 2280: unsigned TRISC3 :1;
[; ;pic18f24k20.h: 2281: unsigned TRISC4 :1;
[; ;pic18f24k20.h: 2282: unsigned TRISC5 :1;
[; ;pic18f24k20.h: 2283: unsigned TRISC6 :1;
[; ;pic18f24k20.h: 2284: unsigned TRISC7 :1;
[; ;pic18f24k20.h: 2285: };
[; ;pic18f24k20.h: 2286: struct {
[; ;pic18f24k20.h: 2287: unsigned RC0 :1;
[; ;pic18f24k20.h: 2288: unsigned RC1 :1;
[; ;pic18f24k20.h: 2289: unsigned RC2 :1;
[; ;pic18f24k20.h: 2290: unsigned RC3 :1;
[; ;pic18f24k20.h: 2291: unsigned RC4 :1;
[; ;pic18f24k20.h: 2292: unsigned RC5 :1;
[; ;pic18f24k20.h: 2293: unsigned RC6 :1;
[; ;pic18f24k20.h: 2294: unsigned RC7 :1;
[; ;pic18f24k20.h: 2295: };
[; ;pic18f24k20.h: 2296: } TRISCbits_t;
[; ;pic18f24k20.h: 2297: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f24k20.h: 2380: typedef union {
[; ;pic18f24k20.h: 2381: struct {
[; ;pic18f24k20.h: 2382: unsigned TRISC0 :1;
[; ;pic18f24k20.h: 2383: unsigned TRISC1 :1;
[; ;pic18f24k20.h: 2384: unsigned TRISC2 :1;
[; ;pic18f24k20.h: 2385: unsigned TRISC3 :1;
[; ;pic18f24k20.h: 2386: unsigned TRISC4 :1;
[; ;pic18f24k20.h: 2387: unsigned TRISC5 :1;
[; ;pic18f24k20.h: 2388: unsigned TRISC6 :1;
[; ;pic18f24k20.h: 2389: unsigned TRISC7 :1;
[; ;pic18f24k20.h: 2390: };
[; ;pic18f24k20.h: 2391: struct {
[; ;pic18f24k20.h: 2392: unsigned RC0 :1;
[; ;pic18f24k20.h: 2393: unsigned RC1 :1;
[; ;pic18f24k20.h: 2394: unsigned RC2 :1;
[; ;pic18f24k20.h: 2395: unsigned RC3 :1;
[; ;pic18f24k20.h: 2396: unsigned RC4 :1;
[; ;pic18f24k20.h: 2397: unsigned RC5 :1;
[; ;pic18f24k20.h: 2398: unsigned RC6 :1;
[; ;pic18f24k20.h: 2399: unsigned RC7 :1;
[; ;pic18f24k20.h: 2400: };
[; ;pic18f24k20.h: 2401: } DDRCbits_t;
[; ;pic18f24k20.h: 2402: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f24k20.h: 2486: extern volatile unsigned char OSCTUNE @ 0xF9B;
"2488
[; ;pic18f24k20.h: 2488: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f24k20.h: 2491: typedef union {
[; ;pic18f24k20.h: 2492: struct {
[; ;pic18f24k20.h: 2493: unsigned TUN :6;
[; ;pic18f24k20.h: 2494: unsigned PLLEN :1;
[; ;pic18f24k20.h: 2495: unsigned INTSRC :1;
[; ;pic18f24k20.h: 2496: };
[; ;pic18f24k20.h: 2497: struct {
[; ;pic18f24k20.h: 2498: unsigned TUN0 :1;
[; ;pic18f24k20.h: 2499: unsigned TUN1 :1;
[; ;pic18f24k20.h: 2500: unsigned TUN2 :1;
[; ;pic18f24k20.h: 2501: unsigned TUN3 :1;
[; ;pic18f24k20.h: 2502: unsigned TUN4 :1;
[; ;pic18f24k20.h: 2503: unsigned TUN5 :1;
[; ;pic18f24k20.h: 2504: };
[; ;pic18f24k20.h: 2505: } OSCTUNEbits_t;
[; ;pic18f24k20.h: 2506: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f24k20.h: 2555: extern volatile unsigned char PIE1 @ 0xF9D;
"2557
[; ;pic18f24k20.h: 2557: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f24k20.h: 2560: typedef union {
[; ;pic18f24k20.h: 2561: struct {
[; ;pic18f24k20.h: 2562: unsigned TMR1IE :1;
[; ;pic18f24k20.h: 2563: unsigned TMR2IE :1;
[; ;pic18f24k20.h: 2564: unsigned CCP1IE :1;
[; ;pic18f24k20.h: 2565: unsigned SSPIE :1;
[; ;pic18f24k20.h: 2566: unsigned TXIE :1;
[; ;pic18f24k20.h: 2567: unsigned RCIE :1;
[; ;pic18f24k20.h: 2568: unsigned ADIE :1;
[; ;pic18f24k20.h: 2569: };
[; ;pic18f24k20.h: 2570: struct {
[; ;pic18f24k20.h: 2571: unsigned :5;
[; ;pic18f24k20.h: 2572: unsigned RC1IE :1;
[; ;pic18f24k20.h: 2573: };
[; ;pic18f24k20.h: 2574: struct {
[; ;pic18f24k20.h: 2575: unsigned :4;
[; ;pic18f24k20.h: 2576: unsigned TX1IE :1;
[; ;pic18f24k20.h: 2577: };
[; ;pic18f24k20.h: 2578: } PIE1bits_t;
[; ;pic18f24k20.h: 2579: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f24k20.h: 2628: extern volatile unsigned char PIR1 @ 0xF9E;
"2630
[; ;pic18f24k20.h: 2630: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f24k20.h: 2633: typedef union {
[; ;pic18f24k20.h: 2634: struct {
[; ;pic18f24k20.h: 2635: unsigned TMR1IF :1;
[; ;pic18f24k20.h: 2636: unsigned TMR2IF :1;
[; ;pic18f24k20.h: 2637: unsigned CCP1IF :1;
[; ;pic18f24k20.h: 2638: unsigned SSPIF :1;
[; ;pic18f24k20.h: 2639: unsigned TXIF :1;
[; ;pic18f24k20.h: 2640: unsigned RCIF :1;
[; ;pic18f24k20.h: 2641: unsigned ADIF :1;
[; ;pic18f24k20.h: 2642: };
[; ;pic18f24k20.h: 2643: struct {
[; ;pic18f24k20.h: 2644: unsigned :5;
[; ;pic18f24k20.h: 2645: unsigned RC1IF :1;
[; ;pic18f24k20.h: 2646: };
[; ;pic18f24k20.h: 2647: struct {
[; ;pic18f24k20.h: 2648: unsigned :4;
[; ;pic18f24k20.h: 2649: unsigned TX1IF :1;
[; ;pic18f24k20.h: 2650: };
[; ;pic18f24k20.h: 2651: } PIR1bits_t;
[; ;pic18f24k20.h: 2652: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f24k20.h: 2701: extern volatile unsigned char IPR1 @ 0xF9F;
"2703
[; ;pic18f24k20.h: 2703: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f24k20.h: 2706: typedef union {
[; ;pic18f24k20.h: 2707: struct {
[; ;pic18f24k20.h: 2708: unsigned TMR1IP :1;
[; ;pic18f24k20.h: 2709: unsigned TMR2IP :1;
[; ;pic18f24k20.h: 2710: unsigned CCP1IP :1;
[; ;pic18f24k20.h: 2711: unsigned SSPIP :1;
[; ;pic18f24k20.h: 2712: unsigned TXIP :1;
[; ;pic18f24k20.h: 2713: unsigned RCIP :1;
[; ;pic18f24k20.h: 2714: unsigned ADIP :1;
[; ;pic18f24k20.h: 2715: };
[; ;pic18f24k20.h: 2716: struct {
[; ;pic18f24k20.h: 2717: unsigned :5;
[; ;pic18f24k20.h: 2718: unsigned RC1IP :1;
[; ;pic18f24k20.h: 2719: };
[; ;pic18f24k20.h: 2720: struct {
[; ;pic18f24k20.h: 2721: unsigned :4;
[; ;pic18f24k20.h: 2722: unsigned TX1IP :1;
[; ;pic18f24k20.h: 2723: };
[; ;pic18f24k20.h: 2724: } IPR1bits_t;
[; ;pic18f24k20.h: 2725: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f24k20.h: 2774: extern volatile unsigned char PIE2 @ 0xFA0;
"2776
[; ;pic18f24k20.h: 2776: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f24k20.h: 2779: typedef union {
[; ;pic18f24k20.h: 2780: struct {
[; ;pic18f24k20.h: 2781: unsigned CCP2IE :1;
[; ;pic18f24k20.h: 2782: unsigned TMR3IE :1;
[; ;pic18f24k20.h: 2783: unsigned HLVDIE :1;
[; ;pic18f24k20.h: 2784: unsigned BCLIE :1;
[; ;pic18f24k20.h: 2785: unsigned EEIE :1;
[; ;pic18f24k20.h: 2786: unsigned C2IE :1;
[; ;pic18f24k20.h: 2787: unsigned C1IE :1;
[; ;pic18f24k20.h: 2788: unsigned OSCFIE :1;
[; ;pic18f24k20.h: 2789: };
[; ;pic18f24k20.h: 2790: struct {
[; ;pic18f24k20.h: 2791: unsigned :2;
[; ;pic18f24k20.h: 2792: unsigned LVDIE :1;
[; ;pic18f24k20.h: 2793: };
[; ;pic18f24k20.h: 2794: struct {
[; ;pic18f24k20.h: 2795: unsigned :6;
[; ;pic18f24k20.h: 2796: unsigned CMIE :1;
[; ;pic18f24k20.h: 2797: };
[; ;pic18f24k20.h: 2798: } PIE2bits_t;
[; ;pic18f24k20.h: 2799: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f24k20.h: 2853: extern volatile unsigned char PIR2 @ 0xFA1;
"2855
[; ;pic18f24k20.h: 2855: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f24k20.h: 2858: typedef union {
[; ;pic18f24k20.h: 2859: struct {
[; ;pic18f24k20.h: 2860: unsigned CCP2IF :1;
[; ;pic18f24k20.h: 2861: unsigned TMR3IF :1;
[; ;pic18f24k20.h: 2862: unsigned HLVDIF :1;
[; ;pic18f24k20.h: 2863: unsigned BCLIF :1;
[; ;pic18f24k20.h: 2864: unsigned EEIF :1;
[; ;pic18f24k20.h: 2865: unsigned C2IF :1;
[; ;pic18f24k20.h: 2866: unsigned C1IF :1;
[; ;pic18f24k20.h: 2867: unsigned OSCFIF :1;
[; ;pic18f24k20.h: 2868: };
[; ;pic18f24k20.h: 2869: struct {
[; ;pic18f24k20.h: 2870: unsigned :2;
[; ;pic18f24k20.h: 2871: unsigned LVDIF :1;
[; ;pic18f24k20.h: 2872: };
[; ;pic18f24k20.h: 2873: struct {
[; ;pic18f24k20.h: 2874: unsigned :6;
[; ;pic18f24k20.h: 2875: unsigned CMIF :1;
[; ;pic18f24k20.h: 2876: };
[; ;pic18f24k20.h: 2877: } PIR2bits_t;
[; ;pic18f24k20.h: 2878: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f24k20.h: 2932: extern volatile unsigned char IPR2 @ 0xFA2;
"2934
[; ;pic18f24k20.h: 2934: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f24k20.h: 2937: typedef union {
[; ;pic18f24k20.h: 2938: struct {
[; ;pic18f24k20.h: 2939: unsigned CCP2IP :1;
[; ;pic18f24k20.h: 2940: unsigned TMR3IP :1;
[; ;pic18f24k20.h: 2941: unsigned HLVDIP :1;
[; ;pic18f24k20.h: 2942: unsigned BCLIP :1;
[; ;pic18f24k20.h: 2943: unsigned EEIP :1;
[; ;pic18f24k20.h: 2944: unsigned C2IP :1;
[; ;pic18f24k20.h: 2945: unsigned C1IP :1;
[; ;pic18f24k20.h: 2946: unsigned OSCFIP :1;
[; ;pic18f24k20.h: 2947: };
[; ;pic18f24k20.h: 2948: struct {
[; ;pic18f24k20.h: 2949: unsigned :2;
[; ;pic18f24k20.h: 2950: unsigned LVDIP :1;
[; ;pic18f24k20.h: 2951: };
[; ;pic18f24k20.h: 2952: struct {
[; ;pic18f24k20.h: 2953: unsigned :6;
[; ;pic18f24k20.h: 2954: unsigned CMIP :1;
[; ;pic18f24k20.h: 2955: };
[; ;pic18f24k20.h: 2956: } IPR2bits_t;
[; ;pic18f24k20.h: 2957: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f24k20.h: 3011: extern volatile unsigned char EECON1 @ 0xFA6;
"3013
[; ;pic18f24k20.h: 3013: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f24k20.h: 3016: typedef union {
[; ;pic18f24k20.h: 3017: struct {
[; ;pic18f24k20.h: 3018: unsigned RD :1;
[; ;pic18f24k20.h: 3019: unsigned WR :1;
[; ;pic18f24k20.h: 3020: unsigned WREN :1;
[; ;pic18f24k20.h: 3021: unsigned WRERR :1;
[; ;pic18f24k20.h: 3022: unsigned FREE :1;
[; ;pic18f24k20.h: 3023: unsigned :1;
[; ;pic18f24k20.h: 3024: unsigned CFGS :1;
[; ;pic18f24k20.h: 3025: unsigned EEPGD :1;
[; ;pic18f24k20.h: 3026: };
[; ;pic18f24k20.h: 3027: struct {
[; ;pic18f24k20.h: 3028: unsigned :6;
[; ;pic18f24k20.h: 3029: unsigned EEFS :1;
[; ;pic18f24k20.h: 3030: };
[; ;pic18f24k20.h: 3031: } EECON1bits_t;
[; ;pic18f24k20.h: 3032: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f24k20.h: 3076: extern volatile unsigned char EECON2 @ 0xFA7;
"3078
[; ;pic18f24k20.h: 3078: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f24k20.h: 3082: extern volatile unsigned char EEDATA @ 0xFA8;
"3084
[; ;pic18f24k20.h: 3084: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f24k20.h: 3088: extern volatile unsigned char EEADR @ 0xFA9;
"3090
[; ;pic18f24k20.h: 3090: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f24k20.h: 3093: typedef union {
[; ;pic18f24k20.h: 3094: struct {
[; ;pic18f24k20.h: 3095: unsigned EEADR0 :1;
[; ;pic18f24k20.h: 3096: unsigned EEADR1 :1;
[; ;pic18f24k20.h: 3097: unsigned EEADR2 :1;
[; ;pic18f24k20.h: 3098: unsigned EEADR3 :1;
[; ;pic18f24k20.h: 3099: unsigned EEADR4 :1;
[; ;pic18f24k20.h: 3100: unsigned EEADR5 :1;
[; ;pic18f24k20.h: 3101: unsigned EEADR6 :1;
[; ;pic18f24k20.h: 3102: unsigned EEADR7 :1;
[; ;pic18f24k20.h: 3103: };
[; ;pic18f24k20.h: 3104: } EEADRbits_t;
[; ;pic18f24k20.h: 3105: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18f24k20.h: 3149: extern volatile unsigned char RCSTA @ 0xFAB;
"3151
[; ;pic18f24k20.h: 3151: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f24k20.h: 3154: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3156
[; ;pic18f24k20.h: 3156: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f24k20.h: 3159: typedef union {
[; ;pic18f24k20.h: 3160: struct {
[; ;pic18f24k20.h: 3161: unsigned RX9D :1;
[; ;pic18f24k20.h: 3162: unsigned OERR :1;
[; ;pic18f24k20.h: 3163: unsigned FERR :1;
[; ;pic18f24k20.h: 3164: unsigned ADDEN :1;
[; ;pic18f24k20.h: 3165: unsigned CREN :1;
[; ;pic18f24k20.h: 3166: unsigned SREN :1;
[; ;pic18f24k20.h: 3167: unsigned RX9 :1;
[; ;pic18f24k20.h: 3168: unsigned SPEN :1;
[; ;pic18f24k20.h: 3169: };
[; ;pic18f24k20.h: 3170: struct {
[; ;pic18f24k20.h: 3171: unsigned :3;
[; ;pic18f24k20.h: 3172: unsigned ADEN :1;
[; ;pic18f24k20.h: 3173: };
[; ;pic18f24k20.h: 3174: struct {
[; ;pic18f24k20.h: 3175: unsigned :5;
[; ;pic18f24k20.h: 3176: unsigned SRENA :1;
[; ;pic18f24k20.h: 3177: };
[; ;pic18f24k20.h: 3178: struct {
[; ;pic18f24k20.h: 3179: unsigned :6;
[; ;pic18f24k20.h: 3180: unsigned RC8_9 :1;
[; ;pic18f24k20.h: 3181: };
[; ;pic18f24k20.h: 3182: struct {
[; ;pic18f24k20.h: 3183: unsigned :6;
[; ;pic18f24k20.h: 3184: unsigned RC9 :1;
[; ;pic18f24k20.h: 3185: };
[; ;pic18f24k20.h: 3186: struct {
[; ;pic18f24k20.h: 3187: unsigned RCD8 :1;
[; ;pic18f24k20.h: 3188: };
[; ;pic18f24k20.h: 3189: } RCSTAbits_t;
[; ;pic18f24k20.h: 3190: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f24k20.h: 3258: typedef union {
[; ;pic18f24k20.h: 3259: struct {
[; ;pic18f24k20.h: 3260: unsigned RX9D :1;
[; ;pic18f24k20.h: 3261: unsigned OERR :1;
[; ;pic18f24k20.h: 3262: unsigned FERR :1;
[; ;pic18f24k20.h: 3263: unsigned ADDEN :1;
[; ;pic18f24k20.h: 3264: unsigned CREN :1;
[; ;pic18f24k20.h: 3265: unsigned SREN :1;
[; ;pic18f24k20.h: 3266: unsigned RX9 :1;
[; ;pic18f24k20.h: 3267: unsigned SPEN :1;
[; ;pic18f24k20.h: 3268: };
[; ;pic18f24k20.h: 3269: struct {
[; ;pic18f24k20.h: 3270: unsigned :3;
[; ;pic18f24k20.h: 3271: unsigned ADEN :1;
[; ;pic18f24k20.h: 3272: };
[; ;pic18f24k20.h: 3273: struct {
[; ;pic18f24k20.h: 3274: unsigned :5;
[; ;pic18f24k20.h: 3275: unsigned SRENA :1;
[; ;pic18f24k20.h: 3276: };
[; ;pic18f24k20.h: 3277: struct {
[; ;pic18f24k20.h: 3278: unsigned :6;
[; ;pic18f24k20.h: 3279: unsigned RC8_9 :1;
[; ;pic18f24k20.h: 3280: };
[; ;pic18f24k20.h: 3281: struct {
[; ;pic18f24k20.h: 3282: unsigned :6;
[; ;pic18f24k20.h: 3283: unsigned RC9 :1;
[; ;pic18f24k20.h: 3284: };
[; ;pic18f24k20.h: 3285: struct {
[; ;pic18f24k20.h: 3286: unsigned RCD8 :1;
[; ;pic18f24k20.h: 3287: };
[; ;pic18f24k20.h: 3288: } RCSTA1bits_t;
[; ;pic18f24k20.h: 3289: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f24k20.h: 3358: extern volatile unsigned char TXSTA @ 0xFAC;
"3360
[; ;pic18f24k20.h: 3360: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f24k20.h: 3363: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3365
[; ;pic18f24k20.h: 3365: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f24k20.h: 3368: typedef union {
[; ;pic18f24k20.h: 3369: struct {
[; ;pic18f24k20.h: 3370: unsigned TX9D :1;
[; ;pic18f24k20.h: 3371: unsigned TRMT :1;
[; ;pic18f24k20.h: 3372: unsigned BRGH :1;
[; ;pic18f24k20.h: 3373: unsigned SENDB :1;
[; ;pic18f24k20.h: 3374: unsigned SYNC :1;
[; ;pic18f24k20.h: 3375: unsigned TXEN :1;
[; ;pic18f24k20.h: 3376: unsigned TX9 :1;
[; ;pic18f24k20.h: 3377: unsigned CSRC :1;
[; ;pic18f24k20.h: 3378: };
[; ;pic18f24k20.h: 3379: struct {
[; ;pic18f24k20.h: 3380: unsigned :2;
[; ;pic18f24k20.h: 3381: unsigned BRGH1 :1;
[; ;pic18f24k20.h: 3382: };
[; ;pic18f24k20.h: 3383: struct {
[; ;pic18f24k20.h: 3384: unsigned :7;
[; ;pic18f24k20.h: 3385: unsigned CSRC1 :1;
[; ;pic18f24k20.h: 3386: };
[; ;pic18f24k20.h: 3387: struct {
[; ;pic18f24k20.h: 3388: unsigned :3;
[; ;pic18f24k20.h: 3389: unsigned SENDB1 :1;
[; ;pic18f24k20.h: 3390: };
[; ;pic18f24k20.h: 3391: struct {
[; ;pic18f24k20.h: 3392: unsigned :4;
[; ;pic18f24k20.h: 3393: unsigned SYNC1 :1;
[; ;pic18f24k20.h: 3394: };
[; ;pic18f24k20.h: 3395: struct {
[; ;pic18f24k20.h: 3396: unsigned :1;
[; ;pic18f24k20.h: 3397: unsigned TRMT1 :1;
[; ;pic18f24k20.h: 3398: };
[; ;pic18f24k20.h: 3399: struct {
[; ;pic18f24k20.h: 3400: unsigned :6;
[; ;pic18f24k20.h: 3401: unsigned TX91 :1;
[; ;pic18f24k20.h: 3402: };
[; ;pic18f24k20.h: 3403: struct {
[; ;pic18f24k20.h: 3404: unsigned TX9D1 :1;
[; ;pic18f24k20.h: 3405: };
[; ;pic18f24k20.h: 3406: struct {
[; ;pic18f24k20.h: 3407: unsigned :5;
[; ;pic18f24k20.h: 3408: unsigned TXEN1 :1;
[; ;pic18f24k20.h: 3409: };
[; ;pic18f24k20.h: 3410: struct {
[; ;pic18f24k20.h: 3411: unsigned :6;
[; ;pic18f24k20.h: 3412: unsigned TX8_9 :1;
[; ;pic18f24k20.h: 3413: };
[; ;pic18f24k20.h: 3414: struct {
[; ;pic18f24k20.h: 3415: unsigned TXD8 :1;
[; ;pic18f24k20.h: 3416: };
[; ;pic18f24k20.h: 3417: } TXSTAbits_t;
[; ;pic18f24k20.h: 3418: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f24k20.h: 3511: typedef union {
[; ;pic18f24k20.h: 3512: struct {
[; ;pic18f24k20.h: 3513: unsigned TX9D :1;
[; ;pic18f24k20.h: 3514: unsigned TRMT :1;
[; ;pic18f24k20.h: 3515: unsigned BRGH :1;
[; ;pic18f24k20.h: 3516: unsigned SENDB :1;
[; ;pic18f24k20.h: 3517: unsigned SYNC :1;
[; ;pic18f24k20.h: 3518: unsigned TXEN :1;
[; ;pic18f24k20.h: 3519: unsigned TX9 :1;
[; ;pic18f24k20.h: 3520: unsigned CSRC :1;
[; ;pic18f24k20.h: 3521: };
[; ;pic18f24k20.h: 3522: struct {
[; ;pic18f24k20.h: 3523: unsigned :2;
[; ;pic18f24k20.h: 3524: unsigned BRGH1 :1;
[; ;pic18f24k20.h: 3525: };
[; ;pic18f24k20.h: 3526: struct {
[; ;pic18f24k20.h: 3527: unsigned :7;
[; ;pic18f24k20.h: 3528: unsigned CSRC1 :1;
[; ;pic18f24k20.h: 3529: };
[; ;pic18f24k20.h: 3530: struct {
[; ;pic18f24k20.h: 3531: unsigned :3;
[; ;pic18f24k20.h: 3532: unsigned SENDB1 :1;
[; ;pic18f24k20.h: 3533: };
[; ;pic18f24k20.h: 3534: struct {
[; ;pic18f24k20.h: 3535: unsigned :4;
[; ;pic18f24k20.h: 3536: unsigned SYNC1 :1;
[; ;pic18f24k20.h: 3537: };
[; ;pic18f24k20.h: 3538: struct {
[; ;pic18f24k20.h: 3539: unsigned :1;
[; ;pic18f24k20.h: 3540: unsigned TRMT1 :1;
[; ;pic18f24k20.h: 3541: };
[; ;pic18f24k20.h: 3542: struct {
[; ;pic18f24k20.h: 3543: unsigned :6;
[; ;pic18f24k20.h: 3544: unsigned TX91 :1;
[; ;pic18f24k20.h: 3545: };
[; ;pic18f24k20.h: 3546: struct {
[; ;pic18f24k20.h: 3547: unsigned TX9D1 :1;
[; ;pic18f24k20.h: 3548: };
[; ;pic18f24k20.h: 3549: struct {
[; ;pic18f24k20.h: 3550: unsigned :5;
[; ;pic18f24k20.h: 3551: unsigned TXEN1 :1;
[; ;pic18f24k20.h: 3552: };
[; ;pic18f24k20.h: 3553: struct {
[; ;pic18f24k20.h: 3554: unsigned :6;
[; ;pic18f24k20.h: 3555: unsigned TX8_9 :1;
[; ;pic18f24k20.h: 3556: };
[; ;pic18f24k20.h: 3557: struct {
[; ;pic18f24k20.h: 3558: unsigned TXD8 :1;
[; ;pic18f24k20.h: 3559: };
[; ;pic18f24k20.h: 3560: } TXSTA1bits_t;
[; ;pic18f24k20.h: 3561: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f24k20.h: 3655: extern volatile unsigned char TXREG @ 0xFAD;
"3657
[; ;pic18f24k20.h: 3657: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f24k20.h: 3660: extern volatile unsigned char TXREG1 @ 0xFAD;
"3662
[; ;pic18f24k20.h: 3662: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f24k20.h: 3666: extern volatile unsigned char RCREG @ 0xFAE;
"3668
[; ;pic18f24k20.h: 3668: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f24k20.h: 3671: extern volatile unsigned char RCREG1 @ 0xFAE;
"3673
[; ;pic18f24k20.h: 3673: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f24k20.h: 3677: extern volatile unsigned char SPBRG @ 0xFAF;
"3679
[; ;pic18f24k20.h: 3679: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f24k20.h: 3682: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3684
[; ;pic18f24k20.h: 3684: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f24k20.h: 3688: extern volatile unsigned char SPBRGH @ 0xFB0;
"3690
[; ;pic18f24k20.h: 3690: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f24k20.h: 3694: extern volatile unsigned char T3CON @ 0xFB1;
"3696
[; ;pic18f24k20.h: 3696: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f24k20.h: 3699: typedef union {
[; ;pic18f24k20.h: 3700: struct {
[; ;pic18f24k20.h: 3701: unsigned :2;
[; ;pic18f24k20.h: 3702: unsigned NOT_T3SYNC :1;
[; ;pic18f24k20.h: 3703: };
[; ;pic18f24k20.h: 3704: struct {
[; ;pic18f24k20.h: 3705: unsigned TMR3ON :1;
[; ;pic18f24k20.h: 3706: unsigned TMR3CS :1;
[; ;pic18f24k20.h: 3707: unsigned nT3SYNC :1;
[; ;pic18f24k20.h: 3708: unsigned T3CCP1 :1;
[; ;pic18f24k20.h: 3709: unsigned T3CKPS :2;
[; ;pic18f24k20.h: 3710: unsigned T3CCP2 :1;
[; ;pic18f24k20.h: 3711: unsigned RD16 :1;
[; ;pic18f24k20.h: 3712: };
[; ;pic18f24k20.h: 3713: struct {
[; ;pic18f24k20.h: 3714: unsigned :2;
[; ;pic18f24k20.h: 3715: unsigned T3SYNC :1;
[; ;pic18f24k20.h: 3716: unsigned :1;
[; ;pic18f24k20.h: 3717: unsigned T3CKPS0 :1;
[; ;pic18f24k20.h: 3718: unsigned T3CKPS1 :1;
[; ;pic18f24k20.h: 3719: };
[; ;pic18f24k20.h: 3720: struct {
[; ;pic18f24k20.h: 3721: unsigned :7;
[; ;pic18f24k20.h: 3722: unsigned RD163 :1;
[; ;pic18f24k20.h: 3723: };
[; ;pic18f24k20.h: 3724: struct {
[; ;pic18f24k20.h: 3725: unsigned :3;
[; ;pic18f24k20.h: 3726: unsigned SOSCEN3 :1;
[; ;pic18f24k20.h: 3727: };
[; ;pic18f24k20.h: 3728: struct {
[; ;pic18f24k20.h: 3729: unsigned :7;
[; ;pic18f24k20.h: 3730: unsigned T3RD16 :1;
[; ;pic18f24k20.h: 3731: };
[; ;pic18f24k20.h: 3732: } T3CONbits_t;
[; ;pic18f24k20.h: 3733: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f24k20.h: 3807: extern volatile unsigned short TMR3 @ 0xFB2;
"3809
[; ;pic18f24k20.h: 3809: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f24k20.h: 3813: extern volatile unsigned char TMR3L @ 0xFB2;
"3815
[; ;pic18f24k20.h: 3815: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f24k20.h: 3819: extern volatile unsigned char TMR3H @ 0xFB3;
"3821
[; ;pic18f24k20.h: 3821: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f24k20.h: 3825: extern volatile unsigned char CVRCON2 @ 0xFB4;
"3827
[; ;pic18f24k20.h: 3827: asm("CVRCON2 equ 0FB4h");
[; <" CVRCON2 equ 0FB4h ;# ">
[; ;pic18f24k20.h: 3830: typedef union {
[; ;pic18f24k20.h: 3831: struct {
[; ;pic18f24k20.h: 3832: unsigned :6;
[; ;pic18f24k20.h: 3833: unsigned FVRST :1;
[; ;pic18f24k20.h: 3834: unsigned FVREN :1;
[; ;pic18f24k20.h: 3835: };
[; ;pic18f24k20.h: 3836: } CVRCON2bits_t;
[; ;pic18f24k20.h: 3837: extern volatile CVRCON2bits_t CVRCON2bits @ 0xFB4;
[; ;pic18f24k20.h: 3851: extern volatile unsigned char CVRCON @ 0xFB5;
"3853
[; ;pic18f24k20.h: 3853: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f24k20.h: 3856: typedef union {
[; ;pic18f24k20.h: 3857: struct {
[; ;pic18f24k20.h: 3858: unsigned CVR :4;
[; ;pic18f24k20.h: 3859: unsigned CVRSS :1;
[; ;pic18f24k20.h: 3860: unsigned CVRR :1;
[; ;pic18f24k20.h: 3861: unsigned CVROE :1;
[; ;pic18f24k20.h: 3862: unsigned CVREN :1;
[; ;pic18f24k20.h: 3863: };
[; ;pic18f24k20.h: 3864: struct {
[; ;pic18f24k20.h: 3865: unsigned CVR0 :1;
[; ;pic18f24k20.h: 3866: unsigned CVR1 :1;
[; ;pic18f24k20.h: 3867: unsigned CVR2 :1;
[; ;pic18f24k20.h: 3868: unsigned CVR3 :1;
[; ;pic18f24k20.h: 3869: };
[; ;pic18f24k20.h: 3870: struct {
[; ;pic18f24k20.h: 3871: unsigned :6;
[; ;pic18f24k20.h: 3872: unsigned CVROEN :1;
[; ;pic18f24k20.h: 3873: };
[; ;pic18f24k20.h: 3874: } CVRCONbits_t;
[; ;pic18f24k20.h: 3875: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f24k20.h: 3929: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3931
[; ;pic18f24k20.h: 3931: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f24k20.h: 3934: typedef union {
[; ;pic18f24k20.h: 3935: struct {
[; ;pic18f24k20.h: 3936: unsigned PSSBD :2;
[; ;pic18f24k20.h: 3937: unsigned PSSAC :2;
[; ;pic18f24k20.h: 3938: unsigned ECCPAS :3;
[; ;pic18f24k20.h: 3939: unsigned ECCPASE :1;
[; ;pic18f24k20.h: 3940: };
[; ;pic18f24k20.h: 3941: struct {
[; ;pic18f24k20.h: 3942: unsigned PSSBD0 :1;
[; ;pic18f24k20.h: 3943: unsigned PSSBD1 :1;
[; ;pic18f24k20.h: 3944: unsigned PSSAC0 :1;
[; ;pic18f24k20.h: 3945: unsigned PSSAC1 :1;
[; ;pic18f24k20.h: 3946: unsigned ECCPAS0 :1;
[; ;pic18f24k20.h: 3947: unsigned ECCPAS1 :1;
[; ;pic18f24k20.h: 3948: unsigned ECCPAS2 :1;
[; ;pic18f24k20.h: 3949: };
[; ;pic18f24k20.h: 3950: } ECCP1ASbits_t;
[; ;pic18f24k20.h: 3951: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f24k20.h: 4010: extern volatile unsigned char PWM1CON @ 0xFB7;
"4012
[; ;pic18f24k20.h: 4012: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f24k20.h: 4015: typedef union {
[; ;pic18f24k20.h: 4016: struct {
[; ;pic18f24k20.h: 4017: unsigned PDC :7;
[; ;pic18f24k20.h: 4018: unsigned PRSEN :1;
[; ;pic18f24k20.h: 4019: };
[; ;pic18f24k20.h: 4020: struct {
[; ;pic18f24k20.h: 4021: unsigned PDC0 :1;
[; ;pic18f24k20.h: 4022: unsigned PDC1 :1;
[; ;pic18f24k20.h: 4023: unsigned PDC2 :1;
[; ;pic18f24k20.h: 4024: unsigned PDC3 :1;
[; ;pic18f24k20.h: 4025: unsigned PDC4 :1;
[; ;pic18f24k20.h: 4026: unsigned PDC5 :1;
[; ;pic18f24k20.h: 4027: unsigned PDC6 :1;
[; ;pic18f24k20.h: 4028: };
[; ;pic18f24k20.h: 4029: } PWM1CONbits_t;
[; ;pic18f24k20.h: 4030: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f24k20.h: 4079: extern volatile unsigned char BAUDCON @ 0xFB8;
"4081
[; ;pic18f24k20.h: 4081: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f24k20.h: 4084: extern volatile unsigned char BAUDCTL @ 0xFB8;
"4086
[; ;pic18f24k20.h: 4086: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f24k20.h: 4089: typedef union {
[; ;pic18f24k20.h: 4090: struct {
[; ;pic18f24k20.h: 4091: unsigned ABDEN :1;
[; ;pic18f24k20.h: 4092: unsigned WUE :1;
[; ;pic18f24k20.h: 4093: unsigned :1;
[; ;pic18f24k20.h: 4094: unsigned BRG16 :1;
[; ;pic18f24k20.h: 4095: unsigned CKTXP :1;
[; ;pic18f24k20.h: 4096: unsigned DTRXP :1;
[; ;pic18f24k20.h: 4097: unsigned RCIDL :1;
[; ;pic18f24k20.h: 4098: unsigned ABDOVF :1;
[; ;pic18f24k20.h: 4099: };
[; ;pic18f24k20.h: 4100: struct {
[; ;pic18f24k20.h: 4101: unsigned :4;
[; ;pic18f24k20.h: 4102: unsigned SCKP :1;
[; ;pic18f24k20.h: 4103: };
[; ;pic18f24k20.h: 4104: struct {
[; ;pic18f24k20.h: 4105: unsigned :5;
[; ;pic18f24k20.h: 4106: unsigned RXCKP :1;
[; ;pic18f24k20.h: 4107: };
[; ;pic18f24k20.h: 4108: struct {
[; ;pic18f24k20.h: 4109: unsigned :1;
[; ;pic18f24k20.h: 4110: unsigned W4E :1;
[; ;pic18f24k20.h: 4111: };
[; ;pic18f24k20.h: 4112: } BAUDCONbits_t;
[; ;pic18f24k20.h: 4113: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f24k20.h: 4166: typedef union {
[; ;pic18f24k20.h: 4167: struct {
[; ;pic18f24k20.h: 4168: unsigned ABDEN :1;
[; ;pic18f24k20.h: 4169: unsigned WUE :1;
[; ;pic18f24k20.h: 4170: unsigned :1;
[; ;pic18f24k20.h: 4171: unsigned BRG16 :1;
[; ;pic18f24k20.h: 4172: unsigned CKTXP :1;
[; ;pic18f24k20.h: 4173: unsigned DTRXP :1;
[; ;pic18f24k20.h: 4174: unsigned RCIDL :1;
[; ;pic18f24k20.h: 4175: unsigned ABDOVF :1;
[; ;pic18f24k20.h: 4176: };
[; ;pic18f24k20.h: 4177: struct {
[; ;pic18f24k20.h: 4178: unsigned :4;
[; ;pic18f24k20.h: 4179: unsigned SCKP :1;
[; ;pic18f24k20.h: 4180: };
[; ;pic18f24k20.h: 4181: struct {
[; ;pic18f24k20.h: 4182: unsigned :5;
[; ;pic18f24k20.h: 4183: unsigned RXCKP :1;
[; ;pic18f24k20.h: 4184: };
[; ;pic18f24k20.h: 4185: struct {
[; ;pic18f24k20.h: 4186: unsigned :1;
[; ;pic18f24k20.h: 4187: unsigned W4E :1;
[; ;pic18f24k20.h: 4188: };
[; ;pic18f24k20.h: 4189: } BAUDCTLbits_t;
[; ;pic18f24k20.h: 4190: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f24k20.h: 4244: extern volatile unsigned char PSTRCON @ 0xFB9;
"4246
[; ;pic18f24k20.h: 4246: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18f24k20.h: 4249: typedef union {
[; ;pic18f24k20.h: 4250: struct {
[; ;pic18f24k20.h: 4251: unsigned STRA :1;
[; ;pic18f24k20.h: 4252: unsigned STRB :1;
[; ;pic18f24k20.h: 4253: unsigned STRC :1;
[; ;pic18f24k20.h: 4254: unsigned STRD :1;
[; ;pic18f24k20.h: 4255: unsigned STRSYNC :1;
[; ;pic18f24k20.h: 4256: };
[; ;pic18f24k20.h: 4257: } PSTRCONbits_t;
[; ;pic18f24k20.h: 4258: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18f24k20.h: 4287: extern volatile unsigned char CCP2CON @ 0xFBA;
"4289
[; ;pic18f24k20.h: 4289: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f24k20.h: 4292: typedef union {
[; ;pic18f24k20.h: 4293: struct {
[; ;pic18f24k20.h: 4294: unsigned CCP2M :4;
[; ;pic18f24k20.h: 4295: unsigned DC2B :2;
[; ;pic18f24k20.h: 4296: };
[; ;pic18f24k20.h: 4297: struct {
[; ;pic18f24k20.h: 4298: unsigned CCP2M0 :1;
[; ;pic18f24k20.h: 4299: unsigned CCP2M1 :1;
[; ;pic18f24k20.h: 4300: unsigned CCP2M2 :1;
[; ;pic18f24k20.h: 4301: unsigned CCP2M3 :1;
[; ;pic18f24k20.h: 4302: unsigned DC2B0 :1;
[; ;pic18f24k20.h: 4303: unsigned DC2B1 :1;
[; ;pic18f24k20.h: 4304: };
[; ;pic18f24k20.h: 4305: } CCP2CONbits_t;
[; ;pic18f24k20.h: 4306: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f24k20.h: 4350: extern volatile unsigned short CCPR2 @ 0xFBB;
"4352
[; ;pic18f24k20.h: 4352: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f24k20.h: 4356: extern volatile unsigned char CCPR2L @ 0xFBB;
"4358
[; ;pic18f24k20.h: 4358: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f24k20.h: 4362: extern volatile unsigned char CCPR2H @ 0xFBC;
"4364
[; ;pic18f24k20.h: 4364: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f24k20.h: 4368: extern volatile unsigned char CCP1CON @ 0xFBD;
"4370
[; ;pic18f24k20.h: 4370: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f24k20.h: 4373: typedef union {
[; ;pic18f24k20.h: 4374: struct {
[; ;pic18f24k20.h: 4375: unsigned CCP1M :4;
[; ;pic18f24k20.h: 4376: unsigned DC1B :2;
[; ;pic18f24k20.h: 4377: unsigned P1M :2;
[; ;pic18f24k20.h: 4378: };
[; ;pic18f24k20.h: 4379: struct {
[; ;pic18f24k20.h: 4380: unsigned CCP1M0 :1;
[; ;pic18f24k20.h: 4381: unsigned CCP1M1 :1;
[; ;pic18f24k20.h: 4382: unsigned CCP1M2 :1;
[; ;pic18f24k20.h: 4383: unsigned CCP1M3 :1;
[; ;pic18f24k20.h: 4384: unsigned DC1B0 :1;
[; ;pic18f24k20.h: 4385: unsigned DC1B1 :1;
[; ;pic18f24k20.h: 4386: unsigned P1M0 :1;
[; ;pic18f24k20.h: 4387: unsigned P1M1 :1;
[; ;pic18f24k20.h: 4388: };
[; ;pic18f24k20.h: 4389: } CCP1CONbits_t;
[; ;pic18f24k20.h: 4390: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f24k20.h: 4449: extern volatile unsigned short CCPR1 @ 0xFBE;
"4451
[; ;pic18f24k20.h: 4451: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f24k20.h: 4455: extern volatile unsigned char CCPR1L @ 0xFBE;
"4457
[; ;pic18f24k20.h: 4457: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f24k20.h: 4461: extern volatile unsigned char CCPR1H @ 0xFBF;
"4463
[; ;pic18f24k20.h: 4463: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f24k20.h: 4467: extern volatile unsigned char ADCON2 @ 0xFC0;
"4469
[; ;pic18f24k20.h: 4469: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f24k20.h: 4472: typedef union {
[; ;pic18f24k20.h: 4473: struct {
[; ;pic18f24k20.h: 4474: unsigned ADCS :3;
[; ;pic18f24k20.h: 4475: unsigned ACQT :3;
[; ;pic18f24k20.h: 4476: unsigned :1;
[; ;pic18f24k20.h: 4477: unsigned ADFM :1;
[; ;pic18f24k20.h: 4478: };
[; ;pic18f24k20.h: 4479: struct {
[; ;pic18f24k20.h: 4480: unsigned ADCS0 :1;
[; ;pic18f24k20.h: 4481: unsigned ADCS1 :1;
[; ;pic18f24k20.h: 4482: unsigned ADCS2 :1;
[; ;pic18f24k20.h: 4483: unsigned ACQT0 :1;
[; ;pic18f24k20.h: 4484: unsigned ACQT1 :1;
[; ;pic18f24k20.h: 4485: unsigned ACQT2 :1;
[; ;pic18f24k20.h: 4486: };
[; ;pic18f24k20.h: 4487: } ADCON2bits_t;
[; ;pic18f24k20.h: 4488: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f24k20.h: 4537: extern volatile unsigned char ADCON1 @ 0xFC1;
"4539
[; ;pic18f24k20.h: 4539: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f24k20.h: 4542: typedef union {
[; ;pic18f24k20.h: 4543: struct {
[; ;pic18f24k20.h: 4544: unsigned :4;
[; ;pic18f24k20.h: 4545: unsigned VCFG :2;
[; ;pic18f24k20.h: 4546: };
[; ;pic18f24k20.h: 4547: struct {
[; ;pic18f24k20.h: 4548: unsigned :4;
[; ;pic18f24k20.h: 4549: unsigned VCFG0 :1;
[; ;pic18f24k20.h: 4550: unsigned VCFG1 :1;
[; ;pic18f24k20.h: 4551: };
[; ;pic18f24k20.h: 4552: struct {
[; ;pic18f24k20.h: 4553: unsigned :4;
[; ;pic18f24k20.h: 4554: unsigned VCFG01 :1;
[; ;pic18f24k20.h: 4555: };
[; ;pic18f24k20.h: 4556: struct {
[; ;pic18f24k20.h: 4557: unsigned :5;
[; ;pic18f24k20.h: 4558: unsigned VCFG11 :1;
[; ;pic18f24k20.h: 4559: };
[; ;pic18f24k20.h: 4560: } ADCON1bits_t;
[; ;pic18f24k20.h: 4561: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f24k20.h: 4590: extern volatile unsigned char ADCON0 @ 0xFC2;
"4592
[; ;pic18f24k20.h: 4592: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f24k20.h: 4595: typedef union {
[; ;pic18f24k20.h: 4596: struct {
[; ;pic18f24k20.h: 4597: unsigned :1;
[; ;pic18f24k20.h: 4598: unsigned GO_NOT_DONE :1;
[; ;pic18f24k20.h: 4599: };
[; ;pic18f24k20.h: 4600: struct {
[; ;pic18f24k20.h: 4601: unsigned ADON :1;
[; ;pic18f24k20.h: 4602: unsigned GO_nDONE :1;
[; ;pic18f24k20.h: 4603: unsigned CHS :4;
[; ;pic18f24k20.h: 4604: };
[; ;pic18f24k20.h: 4605: struct {
[; ;pic18f24k20.h: 4606: unsigned :1;
[; ;pic18f24k20.h: 4607: unsigned DONE :1;
[; ;pic18f24k20.h: 4608: unsigned CHS0 :1;
[; ;pic18f24k20.h: 4609: unsigned CHS1 :1;
[; ;pic18f24k20.h: 4610: unsigned CHS2 :1;
[; ;pic18f24k20.h: 4611: unsigned CHS3 :1;
[; ;pic18f24k20.h: 4612: };
[; ;pic18f24k20.h: 4613: struct {
[; ;pic18f24k20.h: 4614: unsigned :1;
[; ;pic18f24k20.h: 4615: unsigned NOT_DONE :1;
[; ;pic18f24k20.h: 4616: };
[; ;pic18f24k20.h: 4617: struct {
[; ;pic18f24k20.h: 4618: unsigned :1;
[; ;pic18f24k20.h: 4619: unsigned nDONE :1;
[; ;pic18f24k20.h: 4620: };
[; ;pic18f24k20.h: 4621: struct {
[; ;pic18f24k20.h: 4622: unsigned :1;
[; ;pic18f24k20.h: 4623: unsigned GO_DONE :1;
[; ;pic18f24k20.h: 4624: };
[; ;pic18f24k20.h: 4625: struct {
[; ;pic18f24k20.h: 4626: unsigned :1;
[; ;pic18f24k20.h: 4627: unsigned GO :1;
[; ;pic18f24k20.h: 4628: };
[; ;pic18f24k20.h: 4629: struct {
[; ;pic18f24k20.h: 4630: unsigned :1;
[; ;pic18f24k20.h: 4631: unsigned GODONE :1;
[; ;pic18f24k20.h: 4632: };
[; ;pic18f24k20.h: 4633: } ADCON0bits_t;
[; ;pic18f24k20.h: 4634: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f24k20.h: 4708: extern volatile unsigned short ADRES @ 0xFC3;
"4710
[; ;pic18f24k20.h: 4710: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f24k20.h: 4714: extern volatile unsigned char ADRESL @ 0xFC3;
"4716
[; ;pic18f24k20.h: 4716: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f24k20.h: 4720: extern volatile unsigned char ADRESH @ 0xFC4;
"4722
[; ;pic18f24k20.h: 4722: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f24k20.h: 4726: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4728
[; ;pic18f24k20.h: 4728: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f24k20.h: 4731: typedef union {
[; ;pic18f24k20.h: 4732: struct {
[; ;pic18f24k20.h: 4733: unsigned SEN :1;
[; ;pic18f24k20.h: 4734: unsigned RSEN :1;
[; ;pic18f24k20.h: 4735: unsigned PEN :1;
[; ;pic18f24k20.h: 4736: unsigned RCEN :1;
[; ;pic18f24k20.h: 4737: unsigned ACKEN :1;
[; ;pic18f24k20.h: 4738: unsigned ACKDT :1;
[; ;pic18f24k20.h: 4739: unsigned ACKSTAT :1;
[; ;pic18f24k20.h: 4740: unsigned GCEN :1;
[; ;pic18f24k20.h: 4741: };
[; ;pic18f24k20.h: 4742: } SSPCON2bits_t;
[; ;pic18f24k20.h: 4743: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f24k20.h: 4787: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4789
[; ;pic18f24k20.h: 4789: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f24k20.h: 4792: typedef union {
[; ;pic18f24k20.h: 4793: struct {
[; ;pic18f24k20.h: 4794: unsigned SSPM :4;
[; ;pic18f24k20.h: 4795: unsigned CKP :1;
[; ;pic18f24k20.h: 4796: unsigned SSPEN :1;
[; ;pic18f24k20.h: 4797: unsigned SSPOV :1;
[; ;pic18f24k20.h: 4798: unsigned WCOL :1;
[; ;pic18f24k20.h: 4799: };
[; ;pic18f24k20.h: 4800: struct {
[; ;pic18f24k20.h: 4801: unsigned SSPM0 :1;
[; ;pic18f24k20.h: 4802: unsigned SSPM1 :1;
[; ;pic18f24k20.h: 4803: unsigned SSPM2 :1;
[; ;pic18f24k20.h: 4804: unsigned SSPM3 :1;
[; ;pic18f24k20.h: 4805: };
[; ;pic18f24k20.h: 4806: } SSPCON1bits_t;
[; ;pic18f24k20.h: 4807: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f24k20.h: 4856: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4858
[; ;pic18f24k20.h: 4858: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f24k20.h: 4861: typedef union {
[; ;pic18f24k20.h: 4862: struct {
[; ;pic18f24k20.h: 4863: unsigned :2;
[; ;pic18f24k20.h: 4864: unsigned R_NOT_W :1;
[; ;pic18f24k20.h: 4865: };
[; ;pic18f24k20.h: 4866: struct {
[; ;pic18f24k20.h: 4867: unsigned :5;
[; ;pic18f24k20.h: 4868: unsigned D_NOT_A :1;
[; ;pic18f24k20.h: 4869: };
[; ;pic18f24k20.h: 4870: struct {
[; ;pic18f24k20.h: 4871: unsigned BF :1;
[; ;pic18f24k20.h: 4872: unsigned UA :1;
[; ;pic18f24k20.h: 4873: unsigned R_nW :1;
[; ;pic18f24k20.h: 4874: unsigned S :1;
[; ;pic18f24k20.h: 4875: unsigned P :1;
[; ;pic18f24k20.h: 4876: unsigned D_nA :1;
[; ;pic18f24k20.h: 4877: unsigned CKE :1;
[; ;pic18f24k20.h: 4878: unsigned SMP :1;
[; ;pic18f24k20.h: 4879: };
[; ;pic18f24k20.h: 4880: struct {
[; ;pic18f24k20.h: 4881: unsigned :2;
[; ;pic18f24k20.h: 4882: unsigned R :1;
[; ;pic18f24k20.h: 4883: unsigned :2;
[; ;pic18f24k20.h: 4884: unsigned D :1;
[; ;pic18f24k20.h: 4885: };
[; ;pic18f24k20.h: 4886: struct {
[; ;pic18f24k20.h: 4887: unsigned :2;
[; ;pic18f24k20.h: 4888: unsigned W :1;
[; ;pic18f24k20.h: 4889: unsigned :2;
[; ;pic18f24k20.h: 4890: unsigned A :1;
[; ;pic18f24k20.h: 4891: };
[; ;pic18f24k20.h: 4892: struct {
[; ;pic18f24k20.h: 4893: unsigned :2;
[; ;pic18f24k20.h: 4894: unsigned nW :1;
[; ;pic18f24k20.h: 4895: unsigned :2;
[; ;pic18f24k20.h: 4896: unsigned nA :1;
[; ;pic18f24k20.h: 4897: };
[; ;pic18f24k20.h: 4898: struct {
[; ;pic18f24k20.h: 4899: unsigned :2;
[; ;pic18f24k20.h: 4900: unsigned R_W :1;
[; ;pic18f24k20.h: 4901: unsigned :2;
[; ;pic18f24k20.h: 4902: unsigned D_A :1;
[; ;pic18f24k20.h: 4903: };
[; ;pic18f24k20.h: 4904: struct {
[; ;pic18f24k20.h: 4905: unsigned :2;
[; ;pic18f24k20.h: 4906: unsigned NOT_WRITE :1;
[; ;pic18f24k20.h: 4907: };
[; ;pic18f24k20.h: 4908: struct {
[; ;pic18f24k20.h: 4909: unsigned :5;
[; ;pic18f24k20.h: 4910: unsigned NOT_ADDRESS :1;
[; ;pic18f24k20.h: 4911: };
[; ;pic18f24k20.h: 4912: struct {
[; ;pic18f24k20.h: 4913: unsigned :2;
[; ;pic18f24k20.h: 4914: unsigned nWRITE :1;
[; ;pic18f24k20.h: 4915: unsigned :2;
[; ;pic18f24k20.h: 4916: unsigned nADDRESS :1;
[; ;pic18f24k20.h: 4917: };
[; ;pic18f24k20.h: 4918: struct {
[; ;pic18f24k20.h: 4919: unsigned :3;
[; ;pic18f24k20.h: 4920: unsigned START :1;
[; ;pic18f24k20.h: 4921: unsigned STOP :1;
[; ;pic18f24k20.h: 4922: };
[; ;pic18f24k20.h: 4923: struct {
[; ;pic18f24k20.h: 4924: unsigned :5;
[; ;pic18f24k20.h: 4925: unsigned DA :1;
[; ;pic18f24k20.h: 4926: };
[; ;pic18f24k20.h: 4927: struct {
[; ;pic18f24k20.h: 4928: unsigned :2;
[; ;pic18f24k20.h: 4929: unsigned RW :1;
[; ;pic18f24k20.h: 4930: };
[; ;pic18f24k20.h: 4931: struct {
[; ;pic18f24k20.h: 4932: unsigned :2;
[; ;pic18f24k20.h: 4933: unsigned NOT_W :1;
[; ;pic18f24k20.h: 4934: };
[; ;pic18f24k20.h: 4935: struct {
[; ;pic18f24k20.h: 4936: unsigned :5;
[; ;pic18f24k20.h: 4937: unsigned NOT_A :1;
[; ;pic18f24k20.h: 4938: };
[; ;pic18f24k20.h: 4939: } SSPSTATbits_t;
[; ;pic18f24k20.h: 4940: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f24k20.h: 5084: extern volatile unsigned char SSPADD @ 0xFC8;
"5086
[; ;pic18f24k20.h: 5086: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f24k20.h: 5090: extern volatile unsigned char SSPBUF @ 0xFC9;
"5092
[; ;pic18f24k20.h: 5092: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f24k20.h: 5096: extern volatile unsigned char T2CON @ 0xFCA;
"5098
[; ;pic18f24k20.h: 5098: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f24k20.h: 5101: typedef union {
[; ;pic18f24k20.h: 5102: struct {
[; ;pic18f24k20.h: 5103: unsigned T2CKPS :2;
[; ;pic18f24k20.h: 5104: unsigned TMR2ON :1;
[; ;pic18f24k20.h: 5105: unsigned T2OUTPS :4;
[; ;pic18f24k20.h: 5106: };
[; ;pic18f24k20.h: 5107: struct {
[; ;pic18f24k20.h: 5108: unsigned T2CKPS0 :1;
[; ;pic18f24k20.h: 5109: unsigned T2CKPS1 :1;
[; ;pic18f24k20.h: 5110: unsigned :1;
[; ;pic18f24k20.h: 5111: unsigned T2OUTPS0 :1;
[; ;pic18f24k20.h: 5112: unsigned T2OUTPS1 :1;
[; ;pic18f24k20.h: 5113: unsigned T2OUTPS2 :1;
[; ;pic18f24k20.h: 5114: unsigned T2OUTPS3 :1;
[; ;pic18f24k20.h: 5115: };
[; ;pic18f24k20.h: 5116: } T2CONbits_t;
[; ;pic18f24k20.h: 5117: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f24k20.h: 5166: extern volatile unsigned char PR2 @ 0xFCB;
"5168
[; ;pic18f24k20.h: 5168: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f24k20.h: 5171: extern volatile unsigned char MEMCON @ 0xFCB;
"5173
[; ;pic18f24k20.h: 5173: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f24k20.h: 5176: typedef union {
[; ;pic18f24k20.h: 5177: struct {
[; ;pic18f24k20.h: 5178: unsigned :7;
[; ;pic18f24k20.h: 5179: unsigned EBDIS :1;
[; ;pic18f24k20.h: 5180: };
[; ;pic18f24k20.h: 5181: struct {
[; ;pic18f24k20.h: 5182: unsigned :4;
[; ;pic18f24k20.h: 5183: unsigned WAIT0 :1;
[; ;pic18f24k20.h: 5184: };
[; ;pic18f24k20.h: 5185: struct {
[; ;pic18f24k20.h: 5186: unsigned :5;
[; ;pic18f24k20.h: 5187: unsigned WAIT1 :1;
[; ;pic18f24k20.h: 5188: };
[; ;pic18f24k20.h: 5189: struct {
[; ;pic18f24k20.h: 5190: unsigned WM0 :1;
[; ;pic18f24k20.h: 5191: };
[; ;pic18f24k20.h: 5192: struct {
[; ;pic18f24k20.h: 5193: unsigned :1;
[; ;pic18f24k20.h: 5194: unsigned WM1 :1;
[; ;pic18f24k20.h: 5195: };
[; ;pic18f24k20.h: 5196: } PR2bits_t;
[; ;pic18f24k20.h: 5197: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f24k20.h: 5225: typedef union {
[; ;pic18f24k20.h: 5226: struct {
[; ;pic18f24k20.h: 5227: unsigned :7;
[; ;pic18f24k20.h: 5228: unsigned EBDIS :1;
[; ;pic18f24k20.h: 5229: };
[; ;pic18f24k20.h: 5230: struct {
[; ;pic18f24k20.h: 5231: unsigned :4;
[; ;pic18f24k20.h: 5232: unsigned WAIT0 :1;
[; ;pic18f24k20.h: 5233: };
[; ;pic18f24k20.h: 5234: struct {
[; ;pic18f24k20.h: 5235: unsigned :5;
[; ;pic18f24k20.h: 5236: unsigned WAIT1 :1;
[; ;pic18f24k20.h: 5237: };
[; ;pic18f24k20.h: 5238: struct {
[; ;pic18f24k20.h: 5239: unsigned WM0 :1;
[; ;pic18f24k20.h: 5240: };
[; ;pic18f24k20.h: 5241: struct {
[; ;pic18f24k20.h: 5242: unsigned :1;
[; ;pic18f24k20.h: 5243: unsigned WM1 :1;
[; ;pic18f24k20.h: 5244: };
[; ;pic18f24k20.h: 5245: } MEMCONbits_t;
[; ;pic18f24k20.h: 5246: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f24k20.h: 5275: extern volatile unsigned char TMR2 @ 0xFCC;
"5277
[; ;pic18f24k20.h: 5277: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f24k20.h: 5281: extern volatile unsigned char T1CON @ 0xFCD;
"5283
[; ;pic18f24k20.h: 5283: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f24k20.h: 5286: typedef union {
[; ;pic18f24k20.h: 5287: struct {
[; ;pic18f24k20.h: 5288: unsigned :2;
[; ;pic18f24k20.h: 5289: unsigned NOT_T1SYNC :1;
[; ;pic18f24k20.h: 5290: };
[; ;pic18f24k20.h: 5291: struct {
[; ;pic18f24k20.h: 5292: unsigned TMR1ON :1;
[; ;pic18f24k20.h: 5293: unsigned TMR1CS :1;
[; ;pic18f24k20.h: 5294: unsigned nT1SYNC :1;
[; ;pic18f24k20.h: 5295: unsigned T1OSCEN :1;
[; ;pic18f24k20.h: 5296: unsigned T1CKPS :2;
[; ;pic18f24k20.h: 5297: unsigned T1RUN :1;
[; ;pic18f24k20.h: 5298: unsigned RD16 :1;
[; ;pic18f24k20.h: 5299: };
[; ;pic18f24k20.h: 5300: struct {
[; ;pic18f24k20.h: 5301: unsigned :2;
[; ;pic18f24k20.h: 5302: unsigned T1SYNC :1;
[; ;pic18f24k20.h: 5303: unsigned :1;
[; ;pic18f24k20.h: 5304: unsigned T1CKPS0 :1;
[; ;pic18f24k20.h: 5305: unsigned T1CKPS1 :1;
[; ;pic18f24k20.h: 5306: };
[; ;pic18f24k20.h: 5307: struct {
[; ;pic18f24k20.h: 5308: unsigned :3;
[; ;pic18f24k20.h: 5309: unsigned SOSCEN :1;
[; ;pic18f24k20.h: 5310: };
[; ;pic18f24k20.h: 5311: struct {
[; ;pic18f24k20.h: 5312: unsigned :7;
[; ;pic18f24k20.h: 5313: unsigned T1RD16 :1;
[; ;pic18f24k20.h: 5314: };
[; ;pic18f24k20.h: 5315: } T1CONbits_t;
[; ;pic18f24k20.h: 5316: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f24k20.h: 5385: extern volatile unsigned short TMR1 @ 0xFCE;
"5387
[; ;pic18f24k20.h: 5387: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f24k20.h: 5391: extern volatile unsigned char TMR1L @ 0xFCE;
"5393
[; ;pic18f24k20.h: 5393: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f24k20.h: 5397: extern volatile unsigned char TMR1H @ 0xFCF;
"5399
[; ;pic18f24k20.h: 5399: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f24k20.h: 5403: extern volatile unsigned char RCON @ 0xFD0;
"5405
[; ;pic18f24k20.h: 5405: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f24k20.h: 5408: typedef union {
[; ;pic18f24k20.h: 5409: struct {
[; ;pic18f24k20.h: 5410: unsigned NOT_BOR :1;
[; ;pic18f24k20.h: 5411: };
[; ;pic18f24k20.h: 5412: struct {
[; ;pic18f24k20.h: 5413: unsigned :1;
[; ;pic18f24k20.h: 5414: unsigned NOT_POR :1;
[; ;pic18f24k20.h: 5415: };
[; ;pic18f24k20.h: 5416: struct {
[; ;pic18f24k20.h: 5417: unsigned :2;
[; ;pic18f24k20.h: 5418: unsigned NOT_PD :1;
[; ;pic18f24k20.h: 5419: };
[; ;pic18f24k20.h: 5420: struct {
[; ;pic18f24k20.h: 5421: unsigned :3;
[; ;pic18f24k20.h: 5422: unsigned NOT_TO :1;
[; ;pic18f24k20.h: 5423: };
[; ;pic18f24k20.h: 5424: struct {
[; ;pic18f24k20.h: 5425: unsigned :4;
[; ;pic18f24k20.h: 5426: unsigned NOT_RI :1;
[; ;pic18f24k20.h: 5427: };
[; ;pic18f24k20.h: 5428: struct {
[; ;pic18f24k20.h: 5429: unsigned nBOR :1;
[; ;pic18f24k20.h: 5430: unsigned nPOR :1;
[; ;pic18f24k20.h: 5431: unsigned nPD :1;
[; ;pic18f24k20.h: 5432: unsigned nTO :1;
[; ;pic18f24k20.h: 5433: unsigned nRI :1;
[; ;pic18f24k20.h: 5434: unsigned :1;
[; ;pic18f24k20.h: 5435: unsigned SBOREN :1;
[; ;pic18f24k20.h: 5436: unsigned IPEN :1;
[; ;pic18f24k20.h: 5437: };
[; ;pic18f24k20.h: 5438: struct {
[; ;pic18f24k20.h: 5439: unsigned BOR :1;
[; ;pic18f24k20.h: 5440: unsigned POR :1;
[; ;pic18f24k20.h: 5441: unsigned PD :1;
[; ;pic18f24k20.h: 5442: unsigned TO :1;
[; ;pic18f24k20.h: 5443: unsigned RI :1;
[; ;pic18f24k20.h: 5444: };
[; ;pic18f24k20.h: 5445: } RCONbits_t;
[; ;pic18f24k20.h: 5446: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f24k20.h: 5535: extern volatile unsigned char WDTCON @ 0xFD1;
"5537
[; ;pic18f24k20.h: 5537: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f24k20.h: 5540: typedef union {
[; ;pic18f24k20.h: 5541: struct {
[; ;pic18f24k20.h: 5542: unsigned SWDTEN :1;
[; ;pic18f24k20.h: 5543: };
[; ;pic18f24k20.h: 5544: struct {
[; ;pic18f24k20.h: 5545: unsigned SWDTE :1;
[; ;pic18f24k20.h: 5546: };
[; ;pic18f24k20.h: 5547: } WDTCONbits_t;
[; ;pic18f24k20.h: 5548: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f24k20.h: 5562: extern volatile unsigned char HLVDCON @ 0xFD2;
"5564
[; ;pic18f24k20.h: 5564: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f24k20.h: 5567: extern volatile unsigned char LVDCON @ 0xFD2;
"5569
[; ;pic18f24k20.h: 5569: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f24k20.h: 5572: typedef union {
[; ;pic18f24k20.h: 5573: struct {
[; ;pic18f24k20.h: 5574: unsigned HLVDL :4;
[; ;pic18f24k20.h: 5575: unsigned HLVDEN :1;
[; ;pic18f24k20.h: 5576: unsigned IRVST :1;
[; ;pic18f24k20.h: 5577: unsigned :1;
[; ;pic18f24k20.h: 5578: unsigned VDIRMAG :1;
[; ;pic18f24k20.h: 5579: };
[; ;pic18f24k20.h: 5580: struct {
[; ;pic18f24k20.h: 5581: unsigned HLVDL0 :1;
[; ;pic18f24k20.h: 5582: unsigned HLVDL1 :1;
[; ;pic18f24k20.h: 5583: unsigned HLVDL2 :1;
[; ;pic18f24k20.h: 5584: unsigned HLVDL3 :1;
[; ;pic18f24k20.h: 5585: };
[; ;pic18f24k20.h: 5586: struct {
[; ;pic18f24k20.h: 5587: unsigned LVDL0 :1;
[; ;pic18f24k20.h: 5588: unsigned LVDL1 :1;
[; ;pic18f24k20.h: 5589: unsigned LVDL2 :1;
[; ;pic18f24k20.h: 5590: unsigned LVDL3 :1;
[; ;pic18f24k20.h: 5591: unsigned LVDEN :1;
[; ;pic18f24k20.h: 5592: unsigned IVRST :1;
[; ;pic18f24k20.h: 5593: };
[; ;pic18f24k20.h: 5594: struct {
[; ;pic18f24k20.h: 5595: unsigned LVV0 :1;
[; ;pic18f24k20.h: 5596: unsigned LVV1 :1;
[; ;pic18f24k20.h: 5597: unsigned LVV2 :1;
[; ;pic18f24k20.h: 5598: unsigned LVV3 :1;
[; ;pic18f24k20.h: 5599: unsigned :1;
[; ;pic18f24k20.h: 5600: unsigned BGST :1;
[; ;pic18f24k20.h: 5601: };
[; ;pic18f24k20.h: 5602: } HLVDCONbits_t;
[; ;pic18f24k20.h: 5603: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f24k20.h: 5701: typedef union {
[; ;pic18f24k20.h: 5702: struct {
[; ;pic18f24k20.h: 5703: unsigned HLVDL :4;
[; ;pic18f24k20.h: 5704: unsigned HLVDEN :1;
[; ;pic18f24k20.h: 5705: unsigned IRVST :1;
[; ;pic18f24k20.h: 5706: unsigned :1;
[; ;pic18f24k20.h: 5707: unsigned VDIRMAG :1;
[; ;pic18f24k20.h: 5708: };
[; ;pic18f24k20.h: 5709: struct {
[; ;pic18f24k20.h: 5710: unsigned HLVDL0 :1;
[; ;pic18f24k20.h: 5711: unsigned HLVDL1 :1;
[; ;pic18f24k20.h: 5712: unsigned HLVDL2 :1;
[; ;pic18f24k20.h: 5713: unsigned HLVDL3 :1;
[; ;pic18f24k20.h: 5714: };
[; ;pic18f24k20.h: 5715: struct {
[; ;pic18f24k20.h: 5716: unsigned LVDL0 :1;
[; ;pic18f24k20.h: 5717: unsigned LVDL1 :1;
[; ;pic18f24k20.h: 5718: unsigned LVDL2 :1;
[; ;pic18f24k20.h: 5719: unsigned LVDL3 :1;
[; ;pic18f24k20.h: 5720: unsigned LVDEN :1;
[; ;pic18f24k20.h: 5721: unsigned IVRST :1;
[; ;pic18f24k20.h: 5722: };
[; ;pic18f24k20.h: 5723: struct {
[; ;pic18f24k20.h: 5724: unsigned LVV0 :1;
[; ;pic18f24k20.h: 5725: unsigned LVV1 :1;
[; ;pic18f24k20.h: 5726: unsigned LVV2 :1;
[; ;pic18f24k20.h: 5727: unsigned LVV3 :1;
[; ;pic18f24k20.h: 5728: unsigned :1;
[; ;pic18f24k20.h: 5729: unsigned BGST :1;
[; ;pic18f24k20.h: 5730: };
[; ;pic18f24k20.h: 5731: } LVDCONbits_t;
[; ;pic18f24k20.h: 5732: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f24k20.h: 5831: extern volatile unsigned char OSCCON @ 0xFD3;
"5833
[; ;pic18f24k20.h: 5833: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f24k20.h: 5836: typedef union {
[; ;pic18f24k20.h: 5837: struct {
[; ;pic18f24k20.h: 5838: unsigned SCS :2;
[; ;pic18f24k20.h: 5839: unsigned IOFS :1;
[; ;pic18f24k20.h: 5840: unsigned OSTS :1;
[; ;pic18f24k20.h: 5841: unsigned IRCF :3;
[; ;pic18f24k20.h: 5842: unsigned IDLEN :1;
[; ;pic18f24k20.h: 5843: };
[; ;pic18f24k20.h: 5844: struct {
[; ;pic18f24k20.h: 5845: unsigned SCS0 :1;
[; ;pic18f24k20.h: 5846: unsigned SCS1 :1;
[; ;pic18f24k20.h: 5847: unsigned :2;
[; ;pic18f24k20.h: 5848: unsigned IRCF0 :1;
[; ;pic18f24k20.h: 5849: unsigned IRCF1 :1;
[; ;pic18f24k20.h: 5850: unsigned IRCF2 :1;
[; ;pic18f24k20.h: 5851: };
[; ;pic18f24k20.h: 5852: } OSCCONbits_t;
[; ;pic18f24k20.h: 5853: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f24k20.h: 5907: extern volatile unsigned char T0CON @ 0xFD5;
"5909
[; ;pic18f24k20.h: 5909: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f24k20.h: 5912: typedef union {
[; ;pic18f24k20.h: 5913: struct {
[; ;pic18f24k20.h: 5914: unsigned T0PS :3;
[; ;pic18f24k20.h: 5915: unsigned PSA :1;
[; ;pic18f24k20.h: 5916: unsigned T0SE :1;
[; ;pic18f24k20.h: 5917: unsigned T0CS :1;
[; ;pic18f24k20.h: 5918: unsigned T08BIT :1;
[; ;pic18f24k20.h: 5919: unsigned TMR0ON :1;
[; ;pic18f24k20.h: 5920: };
[; ;pic18f24k20.h: 5921: struct {
[; ;pic18f24k20.h: 5922: unsigned T0PS0 :1;
[; ;pic18f24k20.h: 5923: unsigned T0PS1 :1;
[; ;pic18f24k20.h: 5924: unsigned T0PS2 :1;
[; ;pic18f24k20.h: 5925: };
[; ;pic18f24k20.h: 5926: } T0CONbits_t;
[; ;pic18f24k20.h: 5927: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f24k20.h: 5976: extern volatile unsigned short TMR0 @ 0xFD6;
"5978
[; ;pic18f24k20.h: 5978: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f24k20.h: 5982: extern volatile unsigned char TMR0L @ 0xFD6;
"5984
[; ;pic18f24k20.h: 5984: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f24k20.h: 5988: extern volatile unsigned char TMR0H @ 0xFD7;
"5990
[; ;pic18f24k20.h: 5990: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f24k20.h: 5994: extern volatile unsigned char STATUS @ 0xFD8;
"5996
[; ;pic18f24k20.h: 5996: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f24k20.h: 5999: typedef union {
[; ;pic18f24k20.h: 6000: struct {
[; ;pic18f24k20.h: 6001: unsigned C :1;
[; ;pic18f24k20.h: 6002: unsigned DC :1;
[; ;pic18f24k20.h: 6003: unsigned Z :1;
[; ;pic18f24k20.h: 6004: unsigned OV :1;
[; ;pic18f24k20.h: 6005: unsigned N :1;
[; ;pic18f24k20.h: 6006: };
[; ;pic18f24k20.h: 6007: struct {
[; ;pic18f24k20.h: 6008: unsigned CARRY :1;
[; ;pic18f24k20.h: 6009: };
[; ;pic18f24k20.h: 6010: struct {
[; ;pic18f24k20.h: 6011: unsigned :4;
[; ;pic18f24k20.h: 6012: unsigned NEGATIVE :1;
[; ;pic18f24k20.h: 6013: };
[; ;pic18f24k20.h: 6014: struct {
[; ;pic18f24k20.h: 6015: unsigned :3;
[; ;pic18f24k20.h: 6016: unsigned OVERFLOW :1;
[; ;pic18f24k20.h: 6017: };
[; ;pic18f24k20.h: 6018: struct {
[; ;pic18f24k20.h: 6019: unsigned :2;
[; ;pic18f24k20.h: 6020: unsigned ZERO :1;
[; ;pic18f24k20.h: 6021: };
[; ;pic18f24k20.h: 6022: } STATUSbits_t;
[; ;pic18f24k20.h: 6023: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f24k20.h: 6072: extern volatile unsigned short FSR2 @ 0xFD9;
"6074
[; ;pic18f24k20.h: 6074: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f24k20.h: 6078: extern volatile unsigned char FSR2L @ 0xFD9;
"6080
[; ;pic18f24k20.h: 6080: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f24k20.h: 6084: extern volatile unsigned char FSR2H @ 0xFDA;
"6086
[; ;pic18f24k20.h: 6086: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f24k20.h: 6090: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6092
[; ;pic18f24k20.h: 6092: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f24k20.h: 6096: extern volatile unsigned char PREINC2 @ 0xFDC;
"6098
[; ;pic18f24k20.h: 6098: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f24k20.h: 6102: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6104
[; ;pic18f24k20.h: 6104: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f24k20.h: 6108: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6110
[; ;pic18f24k20.h: 6110: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f24k20.h: 6114: extern volatile unsigned char INDF2 @ 0xFDF;
"6116
[; ;pic18f24k20.h: 6116: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f24k20.h: 6120: extern volatile unsigned char BSR @ 0xFE0;
"6122
[; ;pic18f24k20.h: 6122: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f24k20.h: 6126: extern volatile unsigned short FSR1 @ 0xFE1;
"6128
[; ;pic18f24k20.h: 6128: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f24k20.h: 6132: extern volatile unsigned char FSR1L @ 0xFE1;
"6134
[; ;pic18f24k20.h: 6134: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f24k20.h: 6138: extern volatile unsigned char FSR1H @ 0xFE2;
"6140
[; ;pic18f24k20.h: 6140: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f24k20.h: 6144: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6146
[; ;pic18f24k20.h: 6146: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f24k20.h: 6150: extern volatile unsigned char PREINC1 @ 0xFE4;
"6152
[; ;pic18f24k20.h: 6152: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f24k20.h: 6156: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6158
[; ;pic18f24k20.h: 6158: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f24k20.h: 6162: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6164
[; ;pic18f24k20.h: 6164: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f24k20.h: 6168: extern volatile unsigned char INDF1 @ 0xFE7;
"6170
[; ;pic18f24k20.h: 6170: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f24k20.h: 6174: extern volatile unsigned char WREG @ 0xFE8;
"6176
[; ;pic18f24k20.h: 6176: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f24k20.h: 6185: extern volatile unsigned short FSR0 @ 0xFE9;
"6187
[; ;pic18f24k20.h: 6187: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f24k20.h: 6191: extern volatile unsigned char FSR0L @ 0xFE9;
"6193
[; ;pic18f24k20.h: 6193: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f24k20.h: 6197: extern volatile unsigned char FSR0H @ 0xFEA;
"6199
[; ;pic18f24k20.h: 6199: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f24k20.h: 6203: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6205
[; ;pic18f24k20.h: 6205: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f24k20.h: 6209: extern volatile unsigned char PREINC0 @ 0xFEC;
"6211
[; ;pic18f24k20.h: 6211: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f24k20.h: 6215: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6217
[; ;pic18f24k20.h: 6217: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f24k20.h: 6221: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6223
[; ;pic18f24k20.h: 6223: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f24k20.h: 6227: extern volatile unsigned char INDF0 @ 0xFEF;
"6229
[; ;pic18f24k20.h: 6229: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f24k20.h: 6233: extern volatile unsigned char INTCON3 @ 0xFF0;
"6235
[; ;pic18f24k20.h: 6235: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f24k20.h: 6238: typedef union {
[; ;pic18f24k20.h: 6239: struct {
[; ;pic18f24k20.h: 6240: unsigned INT1IF :1;
[; ;pic18f24k20.h: 6241: unsigned INT2IF :1;
[; ;pic18f24k20.h: 6242: unsigned :1;
[; ;pic18f24k20.h: 6243: unsigned INT1IE :1;
[; ;pic18f24k20.h: 6244: unsigned INT2IE :1;
[; ;pic18f24k20.h: 6245: unsigned :1;
[; ;pic18f24k20.h: 6246: unsigned INT1IP :1;
[; ;pic18f24k20.h: 6247: unsigned INT2IP :1;
[; ;pic18f24k20.h: 6248: };
[; ;pic18f24k20.h: 6249: struct {
[; ;pic18f24k20.h: 6250: unsigned INT1F :1;
[; ;pic18f24k20.h: 6251: unsigned INT2F :1;
[; ;pic18f24k20.h: 6252: unsigned :1;
[; ;pic18f24k20.h: 6253: unsigned INT1E :1;
[; ;pic18f24k20.h: 6254: unsigned INT2E :1;
[; ;pic18f24k20.h: 6255: unsigned :1;
[; ;pic18f24k20.h: 6256: unsigned INT1P :1;
[; ;pic18f24k20.h: 6257: unsigned INT2P :1;
[; ;pic18f24k20.h: 6258: };
[; ;pic18f24k20.h: 6259: } INTCON3bits_t;
[; ;pic18f24k20.h: 6260: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f24k20.h: 6324: extern volatile unsigned char INTCON2 @ 0xFF1;
"6326
[; ;pic18f24k20.h: 6326: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f24k20.h: 6329: typedef union {
[; ;pic18f24k20.h: 6330: struct {
[; ;pic18f24k20.h: 6331: unsigned :7;
[; ;pic18f24k20.h: 6332: unsigned NOT_RBPU :1;
[; ;pic18f24k20.h: 6333: };
[; ;pic18f24k20.h: 6334: struct {
[; ;pic18f24k20.h: 6335: unsigned RBIP :1;
[; ;pic18f24k20.h: 6336: unsigned :1;
[; ;pic18f24k20.h: 6337: unsigned TMR0IP :1;
[; ;pic18f24k20.h: 6338: unsigned :1;
[; ;pic18f24k20.h: 6339: unsigned INTEDG2 :1;
[; ;pic18f24k20.h: 6340: unsigned INTEDG1 :1;
[; ;pic18f24k20.h: 6341: unsigned INTEDG0 :1;
[; ;pic18f24k20.h: 6342: unsigned nRBPU :1;
[; ;pic18f24k20.h: 6343: };
[; ;pic18f24k20.h: 6344: struct {
[; ;pic18f24k20.h: 6345: unsigned :7;
[; ;pic18f24k20.h: 6346: unsigned RBPU :1;
[; ;pic18f24k20.h: 6347: };
[; ;pic18f24k20.h: 6348: } INTCON2bits_t;
[; ;pic18f24k20.h: 6349: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f24k20.h: 6393: extern volatile unsigned char INTCON @ 0xFF2;
"6395
[; ;pic18f24k20.h: 6395: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f24k20.h: 6398: typedef union {
[; ;pic18f24k20.h: 6399: struct {
[; ;pic18f24k20.h: 6400: unsigned RBIF :1;
[; ;pic18f24k20.h: 6401: unsigned INT0IF :1;
[; ;pic18f24k20.h: 6402: unsigned TMR0IF :1;
[; ;pic18f24k20.h: 6403: unsigned RBIE :1;
[; ;pic18f24k20.h: 6404: unsigned INT0IE :1;
[; ;pic18f24k20.h: 6405: unsigned TMR0IE :1;
[; ;pic18f24k20.h: 6406: unsigned PEIE_GIEL :1;
[; ;pic18f24k20.h: 6407: unsigned GIE_GIEH :1;
[; ;pic18f24k20.h: 6408: };
[; ;pic18f24k20.h: 6409: struct {
[; ;pic18f24k20.h: 6410: unsigned RBIF :1;
[; ;pic18f24k20.h: 6411: unsigned INT0IF :1;
[; ;pic18f24k20.h: 6412: unsigned TMR0IF :1;
[; ;pic18f24k20.h: 6413: unsigned RBIE :1;
[; ;pic18f24k20.h: 6414: unsigned INT0IE :1;
[; ;pic18f24k20.h: 6415: unsigned TMR0IE :1;
[; ;pic18f24k20.h: 6416: unsigned PEIE :1;
[; ;pic18f24k20.h: 6417: unsigned GIE :1;
[; ;pic18f24k20.h: 6418: };
[; ;pic18f24k20.h: 6419: struct {
[; ;pic18f24k20.h: 6420: unsigned RBIF :1;
[; ;pic18f24k20.h: 6421: unsigned INT0IF :1;
[; ;pic18f24k20.h: 6422: unsigned TMR0IF :1;
[; ;pic18f24k20.h: 6423: unsigned RBIE :1;
[; ;pic18f24k20.h: 6424: unsigned INT0IE :1;
[; ;pic18f24k20.h: 6425: unsigned TMR0IE :1;
[; ;pic18f24k20.h: 6426: unsigned GIEL :1;
[; ;pic18f24k20.h: 6427: unsigned GIEH :1;
[; ;pic18f24k20.h: 6428: };
[; ;pic18f24k20.h: 6429: struct {
[; ;pic18f24k20.h: 6430: unsigned :1;
[; ;pic18f24k20.h: 6431: unsigned INT0F :1;
[; ;pic18f24k20.h: 6432: unsigned T0IF :1;
[; ;pic18f24k20.h: 6433: unsigned :1;
[; ;pic18f24k20.h: 6434: unsigned INT0E :1;
[; ;pic18f24k20.h: 6435: unsigned T0IE :1;
[; ;pic18f24k20.h: 6436: unsigned PEIE :1;
[; ;pic18f24k20.h: 6437: unsigned GIE :1;
[; ;pic18f24k20.h: 6438: };
[; ;pic18f24k20.h: 6439: struct {
[; ;pic18f24k20.h: 6440: unsigned :6;
[; ;pic18f24k20.h: 6441: unsigned GIEL :1;
[; ;pic18f24k20.h: 6442: unsigned GIEH :1;
[; ;pic18f24k20.h: 6443: };
[; ;pic18f24k20.h: 6444: } INTCONbits_t;
[; ;pic18f24k20.h: 6445: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f24k20.h: 6529: extern volatile unsigned short PROD @ 0xFF3;
"6531
[; ;pic18f24k20.h: 6531: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f24k20.h: 6535: extern volatile unsigned char PRODL @ 0xFF3;
"6537
[; ;pic18f24k20.h: 6537: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f24k20.h: 6541: extern volatile unsigned char PRODH @ 0xFF4;
"6543
[; ;pic18f24k20.h: 6543: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f24k20.h: 6547: extern volatile unsigned char TABLAT @ 0xFF5;
"6549
[; ;pic18f24k20.h: 6549: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f24k20.h: 6554: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6557
[; ;pic18f24k20.h: 6557: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f24k20.h: 6561: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6563
[; ;pic18f24k20.h: 6563: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f24k20.h: 6567: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6569
[; ;pic18f24k20.h: 6569: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f24k20.h: 6573: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6575
[; ;pic18f24k20.h: 6575: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f24k20.h: 6580: extern volatile unsigned short long PCLAT @ 0xFF9;
"6583
[; ;pic18f24k20.h: 6583: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f24k20.h: 6587: extern volatile unsigned short long PC @ 0xFF9;
"6590
[; ;pic18f24k20.h: 6590: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f24k20.h: 6594: extern volatile unsigned char PCL @ 0xFF9;
"6596
[; ;pic18f24k20.h: 6596: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f24k20.h: 6600: extern volatile unsigned char PCLATH @ 0xFFA;
"6602
[; ;pic18f24k20.h: 6602: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f24k20.h: 6606: extern volatile unsigned char PCLATU @ 0xFFB;
"6608
[; ;pic18f24k20.h: 6608: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f24k20.h: 6612: extern volatile unsigned char STKPTR @ 0xFFC;
"6614
[; ;pic18f24k20.h: 6614: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f24k20.h: 6617: typedef union {
[; ;pic18f24k20.h: 6618: struct {
[; ;pic18f24k20.h: 6619: unsigned STKPTR :5;
[; ;pic18f24k20.h: 6620: unsigned :1;
[; ;pic18f24k20.h: 6621: unsigned STKUNF :1;
[; ;pic18f24k20.h: 6622: unsigned STKFUL :1;
[; ;pic18f24k20.h: 6623: };
[; ;pic18f24k20.h: 6624: struct {
[; ;pic18f24k20.h: 6625: unsigned SP0 :1;
[; ;pic18f24k20.h: 6626: unsigned SP1 :1;
[; ;pic18f24k20.h: 6627: unsigned SP2 :1;
[; ;pic18f24k20.h: 6628: unsigned SP3 :1;
[; ;pic18f24k20.h: 6629: unsigned SP4 :1;
[; ;pic18f24k20.h: 6630: unsigned :2;
[; ;pic18f24k20.h: 6631: unsigned STKOVF :1;
[; ;pic18f24k20.h: 6632: };
[; ;pic18f24k20.h: 6633: } STKPTRbits_t;
[; ;pic18f24k20.h: 6634: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f24k20.h: 6684: extern volatile unsigned short long TOS @ 0xFFD;
"6687
[; ;pic18f24k20.h: 6687: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f24k20.h: 6691: extern volatile unsigned char TOSL @ 0xFFD;
"6693
[; ;pic18f24k20.h: 6693: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f24k20.h: 6697: extern volatile unsigned char TOSH @ 0xFFE;
"6699
[; ;pic18f24k20.h: 6699: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f24k20.h: 6703: extern volatile unsigned char TOSU @ 0xFFF;
"6705
[; ;pic18f24k20.h: 6705: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f24k20.h: 6715: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f24k20.h: 6717: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f24k20.h: 6719: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24k20.h: 6721: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24k20.h: 6723: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f24k20.h: 6725: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f24k20.h: 6727: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f24k20.h: 6729: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f24k20.h: 6731: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f24k20.h: 6733: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f24k20.h: 6735: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f24k20.h: 6737: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24k20.h: 6739: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24k20.h: 6741: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f24k20.h: 6743: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f24k20.h: 6745: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f24k20.h: 6747: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f24k20.h: 6749: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f24k20.h: 6751: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24k20.h: 6753: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24k20.h: 6755: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24k20.h: 6757: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24k20.h: 6759: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24k20.h: 6761: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24k20.h: 6763: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24k20.h: 6765: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24k20.h: 6767: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24k20.h: 6769: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24k20.h: 6771: extern volatile __bit ANS0 @ (((unsigned) &ANSEL)*8) + 0;
[; ;pic18f24k20.h: 6773: extern volatile __bit ANS1 @ (((unsigned) &ANSEL)*8) + 1;
[; ;pic18f24k20.h: 6775: extern volatile __bit ANS10 @ (((unsigned) &ANSELH)*8) + 2;
[; ;pic18f24k20.h: 6777: extern volatile __bit ANS11 @ (((unsigned) &ANSELH)*8) + 3;
[; ;pic18f24k20.h: 6779: extern volatile __bit ANS12 @ (((unsigned) &ANSELH)*8) + 4;
[; ;pic18f24k20.h: 6781: extern volatile __bit ANS2 @ (((unsigned) &ANSEL)*8) + 2;
[; ;pic18f24k20.h: 6783: extern volatile __bit ANS3 @ (((unsigned) &ANSEL)*8) + 3;
[; ;pic18f24k20.h: 6785: extern volatile __bit ANS4 @ (((unsigned) &ANSEL)*8) + 4;
[; ;pic18f24k20.h: 6787: extern volatile __bit ANS8 @ (((unsigned) &ANSELH)*8) + 0;
[; ;pic18f24k20.h: 6789: extern volatile __bit ANS9 @ (((unsigned) &ANSELH)*8) + 1;
[; ;pic18f24k20.h: 6791: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f24k20.h: 6793: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f24k20.h: 6795: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f24k20.h: 6797: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f24k20.h: 6799: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f24k20.h: 6801: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24k20.h: 6803: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f24k20.h: 6805: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f24k20.h: 6807: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f24k20.h: 6809: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24k20.h: 6811: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24k20.h: 6813: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24k20.h: 6815: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24k20.h: 6817: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24k20.h: 6819: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24k20.h: 6821: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24k20.h: 6823: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24k20.h: 6825: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f24k20.h: 6827: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f24k20.h: 6829: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f24k20.h: 6831: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f24k20.h: 6833: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24k20.h: 6835: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f24k20.h: 6837: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f24k20.h: 6839: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f24k20.h: 6841: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f24k20.h: 6843: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f24k20.h: 6845: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f24k20.h: 6847: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f24k20.h: 6849: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f24k20.h: 6851: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f24k20.h: 6853: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f24k20.h: 6855: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f24k20.h: 6857: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f24k20.h: 6859: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24k20.h: 6861: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f24k20.h: 6863: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f24k20.h: 6865: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f24k20.h: 6867: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f24k20.h: 6869: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f24k20.h: 6871: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f24k20.h: 6873: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f24k20.h: 6875: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f24k20.h: 6877: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f24k20.h: 6879: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24k20.h: 6881: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f24k20.h: 6883: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f24k20.h: 6885: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f24k20.h: 6887: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f24k20.h: 6889: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f24k20.h: 6891: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f24k20.h: 6893: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f24k20.h: 6895: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f24k20.h: 6897: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f24k20.h: 6899: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f24k20.h: 6901: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f24k20.h: 6903: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f24k20.h: 6905: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f24k20.h: 6907: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f24k20.h: 6909: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f24k20.h: 6911: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f24k20.h: 6913: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24k20.h: 6915: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f24k20.h: 6917: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f24k20.h: 6919: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f24k20.h: 6921: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f24k20.h: 6923: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f24k20.h: 6925: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f24k20.h: 6927: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f24k20.h: 6929: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f24k20.h: 6931: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f24k20.h: 6933: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24k20.h: 6935: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f24k20.h: 6937: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f24k20.h: 6939: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f24k20.h: 6941: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f24k20.h: 6943: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f24k20.h: 6945: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f24k20.h: 6947: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f24k20.h: 6949: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f24k20.h: 6951: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f24k20.h: 6953: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f24k20.h: 6955: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f24k20.h: 6957: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f24k20.h: 6959: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f24k20.h: 6961: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f24k20.h: 6963: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24k20.h: 6965: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f24k20.h: 6967: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f24k20.h: 6969: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f24k20.h: 6971: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f24k20.h: 6973: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f24k20.h: 6975: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 6977: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f24k20.h: 6979: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f24k20.h: 6981: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f24k20.h: 6983: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f24k20.h: 6985: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f24k20.h: 6987: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 6989: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24k20.h: 6991: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f24k20.h: 6993: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 6995: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 6997: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 6999: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f24k20.h: 7001: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f24k20.h: 7003: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f24k20.h: 7005: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f24k20.h: 7007: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f24k20.h: 7009: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18f24k20.h: 7011: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18f24k20.h: 7013: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18f24k20.h: 7015: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18f24k20.h: 7017: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18f24k20.h: 7019: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18f24k20.h: 7021: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18f24k20.h: 7023: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18f24k20.h: 7025: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f24k20.h: 7027: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f24k20.h: 7029: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f24k20.h: 7031: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f24k20.h: 7033: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f24k20.h: 7035: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f24k20.h: 7037: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24k20.h: 7039: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f24k20.h: 7041: extern volatile __bit FVREN @ (((unsigned) &CVRCON2)*8) + 7;
[; ;pic18f24k20.h: 7043: extern volatile __bit FVRST @ (((unsigned) &CVRCON2)*8) + 6;
[; ;pic18f24k20.h: 7045: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f24k20.h: 7047: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24k20.h: 7049: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24k20.h: 7051: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24k20.h: 7053: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24k20.h: 7055: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 7057: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 7059: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 7061: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 7063: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 7065: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f24k20.h: 7067: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f24k20.h: 7069: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f24k20.h: 7071: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24k20.h: 7073: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f24k20.h: 7075: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f24k20.h: 7077: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f24k20.h: 7079: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f24k20.h: 7081: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f24k20.h: 7083: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f24k20.h: 7085: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24k20.h: 7087: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f24k20.h: 7089: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f24k20.h: 7091: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f24k20.h: 7093: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f24k20.h: 7095: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24k20.h: 7097: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f24k20.h: 7099: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f24k20.h: 7101: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f24k20.h: 7103: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f24k20.h: 7105: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f24k20.h: 7107: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f24k20.h: 7109: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24k20.h: 7111: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f24k20.h: 7113: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f24k20.h: 7115: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f24k20.h: 7117: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f24k20.h: 7119: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f24k20.h: 7121: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f24k20.h: 7123: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f24k20.h: 7125: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f24k20.h: 7127: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f24k20.h: 7129: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f24k20.h: 7131: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f24k20.h: 7133: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f24k20.h: 7135: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f24k20.h: 7137: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f24k20.h: 7139: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f24k20.h: 7141: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f24k20.h: 7143: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f24k20.h: 7145: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f24k20.h: 7147: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f24k20.h: 7149: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f24k20.h: 7151: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f24k20.h: 7153: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24k20.h: 7155: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24k20.h: 7157: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24k20.h: 7159: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24k20.h: 7161: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f24k20.h: 7163: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f24k20.h: 7165: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f24k20.h: 7167: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f24k20.h: 7169: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f24k20.h: 7171: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f24k20.h: 7173: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f24k20.h: 7175: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f24k20.h: 7177: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f24k20.h: 7179: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f24k20.h: 7181: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f24k20.h: 7183: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f24k20.h: 7185: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f24k20.h: 7187: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f24k20.h: 7189: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f24k20.h: 7191: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f24k20.h: 7193: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f24k20.h: 7195: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f24k20.h: 7197: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f24k20.h: 7199: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f24k20.h: 7201: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f24k20.h: 7203: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f24k20.h: 7205: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f24k20.h: 7207: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f24k20.h: 7209: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f24k20.h: 7211: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f24k20.h: 7213: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f24k20.h: 7215: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f24k20.h: 7217: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f24k20.h: 7219: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f24k20.h: 7221: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f24k20.h: 7223: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f24k20.h: 7225: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f24k20.h: 7227: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f24k20.h: 7229: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f24k20.h: 7231: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f24k20.h: 7233: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f24k20.h: 7235: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f24k20.h: 7237: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f24k20.h: 7239: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f24k20.h: 7241: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f24k20.h: 7243: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f24k20.h: 7245: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f24k20.h: 7247: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f24k20.h: 7249: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f24k20.h: 7251: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f24k20.h: 7253: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f24k20.h: 7255: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f24k20.h: 7257: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f24k20.h: 7259: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f24k20.h: 7261: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f24k20.h: 7263: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24k20.h: 7265: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f24k20.h: 7267: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f24k20.h: 7269: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f24k20.h: 7271: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f24k20.h: 7273: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f24k20.h: 7275: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f24k20.h: 7277: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f24k20.h: 7279: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f24k20.h: 7281: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f24k20.h: 7283: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f24k20.h: 7285: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f24k20.h: 7287: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f24k20.h: 7289: extern volatile __bit MSK0 @ (((unsigned) &SSPMSK)*8) + 0;
[; ;pic18f24k20.h: 7291: extern volatile __bit MSK1 @ (((unsigned) &SSPMSK)*8) + 1;
[; ;pic18f24k20.h: 7293: extern volatile __bit MSK2 @ (((unsigned) &SSPMSK)*8) + 2;
[; ;pic18f24k20.h: 7295: extern volatile __bit MSK3 @ (((unsigned) &SSPMSK)*8) + 3;
[; ;pic18f24k20.h: 7297: extern volatile __bit MSK4 @ (((unsigned) &SSPMSK)*8) + 4;
[; ;pic18f24k20.h: 7299: extern volatile __bit MSK5 @ (((unsigned) &SSPMSK)*8) + 5;
[; ;pic18f24k20.h: 7301: extern volatile __bit MSK6 @ (((unsigned) &SSPMSK)*8) + 6;
[; ;pic18f24k20.h: 7303: extern volatile __bit MSK7 @ (((unsigned) &SSPMSK)*8) + 7;
[; ;pic18f24k20.h: 7305: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f24k20.h: 7307: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 7309: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 7311: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24k20.h: 7313: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 7315: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f24k20.h: 7317: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24k20.h: 7319: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24k20.h: 7321: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24k20.h: 7323: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24k20.h: 7325: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24k20.h: 7327: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24k20.h: 7329: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f24k20.h: 7331: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24k20.h: 7333: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24k20.h: 7335: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24k20.h: 7337: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f24k20.h: 7339: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f24k20.h: 7341: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f24k20.h: 7343: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f24k20.h: 7345: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f24k20.h: 7347: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f24k20.h: 7349: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f24k20.h: 7351: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24k20.h: 7353: extern volatile __bit P1B @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24k20.h: 7355: extern volatile __bit P1C @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24k20.h: 7357: extern volatile __bit P1D @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24k20.h: 7359: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f24k20.h: 7361: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f24k20.h: 7363: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24k20.h: 7365: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24k20.h: 7367: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f24k20.h: 7369: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f24k20.h: 7371: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f24k20.h: 7373: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f24k20.h: 7375: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f24k20.h: 7377: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f24k20.h: 7379: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f24k20.h: 7381: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24k20.h: 7383: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f24k20.h: 7385: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f24k20.h: 7387: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f24k20.h: 7389: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f24k20.h: 7391: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f24k20.h: 7393: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f24k20.h: 7395: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f24k20.h: 7397: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f24k20.h: 7399: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24k20.h: 7401: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24k20.h: 7403: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24k20.h: 7405: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24k20.h: 7407: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24k20.h: 7409: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24k20.h: 7411: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f24k20.h: 7413: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24k20.h: 7415: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f24k20.h: 7417: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f24k20.h: 7419: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f24k20.h: 7421: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f24k20.h: 7423: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f24k20.h: 7425: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f24k20.h: 7427: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24k20.h: 7429: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24k20.h: 7431: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24k20.h: 7433: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24k20.h: 7435: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f24k20.h: 7437: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24k20.h: 7439: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f24k20.h: 7441: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f24k20.h: 7443: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24k20.h: 7445: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24k20.h: 7447: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24k20.h: 7449: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24k20.h: 7451: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24k20.h: 7453: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24k20.h: 7455: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24k20.h: 7457: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24k20.h: 7459: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f24k20.h: 7461: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f24k20.h: 7463: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f24k20.h: 7465: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24k20.h: 7467: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24k20.h: 7469: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24k20.h: 7471: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f24k20.h: 7473: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f24k20.h: 7475: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f24k20.h: 7477: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24k20.h: 7479: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24k20.h: 7481: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24k20.h: 7483: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24k20.h: 7485: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24k20.h: 7487: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24k20.h: 7489: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24k20.h: 7491: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24k20.h: 7493: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24k20.h: 7495: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24k20.h: 7497: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f24k20.h: 7499: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f24k20.h: 7501: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f24k20.h: 7503: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f24k20.h: 7505: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f24k20.h: 7507: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f24k20.h: 7509: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f24k20.h: 7511: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f24k20.h: 7513: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f24k20.h: 7515: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f24k20.h: 7517: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f24k20.h: 7519: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f24k20.h: 7521: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f24k20.h: 7523: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f24k20.h: 7525: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f24k20.h: 7527: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24k20.h: 7529: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f24k20.h: 7531: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24k20.h: 7533: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24k20.h: 7535: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24k20.h: 7537: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24k20.h: 7539: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24k20.h: 7541: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f24k20.h: 7543: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24k20.h: 7545: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24k20.h: 7547: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24k20.h: 7549: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f24k20.h: 7551: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24k20.h: 7553: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f24k20.h: 7555: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24k20.h: 7557: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f24k20.h: 7559: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f24k20.h: 7561: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24k20.h: 7563: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24k20.h: 7565: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24k20.h: 7567: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f24k20.h: 7569: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f24k20.h: 7571: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f24k20.h: 7573: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f24k20.h: 7575: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f24k20.h: 7577: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f24k20.h: 7579: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f24k20.h: 7581: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f24k20.h: 7583: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f24k20.h: 7585: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f24k20.h: 7587: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f24k20.h: 7589: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f24k20.h: 7591: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f24k20.h: 7593: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f24k20.h: 7595: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f24k20.h: 7597: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24k20.h: 7599: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24k20.h: 7601: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24k20.h: 7603: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f24k20.h: 7605: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f24k20.h: 7607: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f24k20.h: 7609: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f24k20.h: 7611: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f24k20.h: 7613: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f24k20.h: 7615: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f24k20.h: 7617: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f24k20.h: 7619: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f24k20.h: 7621: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f24k20.h: 7623: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f24k20.h: 7625: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f24k20.h: 7627: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f24k20.h: 7629: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f24k20.h: 7631: extern volatile __bit STRA @ (((unsigned) &PSTRCON)*8) + 0;
[; ;pic18f24k20.h: 7633: extern volatile __bit STRB @ (((unsigned) &PSTRCON)*8) + 1;
[; ;pic18f24k20.h: 7635: extern volatile __bit STRC @ (((unsigned) &PSTRCON)*8) + 2;
[; ;pic18f24k20.h: 7637: extern volatile __bit STRD @ (((unsigned) &PSTRCON)*8) + 3;
[; ;pic18f24k20.h: 7639: extern volatile __bit STRSYNC @ (((unsigned) &PSTRCON)*8) + 4;
[; ;pic18f24k20.h: 7641: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f24k20.h: 7643: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f24k20.h: 7645: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f24k20.h: 7647: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f24k20.h: 7649: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f24k20.h: 7651: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f24k20.h: 7653: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f24k20.h: 7655: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f24k20.h: 7657: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f24k20.h: 7659: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f24k20.h: 7661: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f24k20.h: 7663: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f24k20.h: 7665: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f24k20.h: 7667: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24k20.h: 7669: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24k20.h: 7671: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f24k20.h: 7673: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f24k20.h: 7675: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f24k20.h: 7677: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24k20.h: 7679: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24k20.h: 7681: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f24k20.h: 7683: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f24k20.h: 7685: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24k20.h: 7687: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f24k20.h: 7689: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f24k20.h: 7691: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f24k20.h: 7693: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f24k20.h: 7695: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f24k20.h: 7697: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f24k20.h: 7699: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f24k20.h: 7701: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f24k20.h: 7703: extern volatile __bit T3CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24k20.h: 7705: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f24k20.h: 7707: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f24k20.h: 7709: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f24k20.h: 7711: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f24k20.h: 7713: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f24k20.h: 7715: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f24k20.h: 7717: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f24k20.h: 7719: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f24k20.h: 7721: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f24k20.h: 7723: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f24k20.h: 7725: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f24k20.h: 7727: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f24k20.h: 7729: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f24k20.h: 7731: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f24k20.h: 7733: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f24k20.h: 7735: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f24k20.h: 7737: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f24k20.h: 7739: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f24k20.h: 7741: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f24k20.h: 7743: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f24k20.h: 7745: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f24k20.h: 7747: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f24k20.h: 7749: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24k20.h: 7751: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f24k20.h: 7753: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f24k20.h: 7755: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f24k20.h: 7757: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f24k20.h: 7759: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f24k20.h: 7761: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f24k20.h: 7763: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f24k20.h: 7765: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f24k20.h: 7767: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f24k20.h: 7769: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f24k20.h: 7771: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f24k20.h: 7773: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f24k20.h: 7775: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f24k20.h: 7777: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f24k20.h: 7779: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f24k20.h: 7781: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f24k20.h: 7783: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f24k20.h: 7785: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f24k20.h: 7787: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f24k20.h: 7789: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f24k20.h: 7791: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f24k20.h: 7793: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f24k20.h: 7795: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f24k20.h: 7797: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f24k20.h: 7799: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f24k20.h: 7801: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f24k20.h: 7803: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f24k20.h: 7805: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f24k20.h: 7807: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f24k20.h: 7809: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f24k20.h: 7811: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f24k20.h: 7813: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f24k20.h: 7815: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24k20.h: 7817: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f24k20.h: 7819: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f24k20.h: 7821: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f24k20.h: 7823: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24k20.h: 7825: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24k20.h: 7827: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24k20.h: 7829: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24k20.h: 7831: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24k20.h: 7833: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24k20.h: 7835: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f24k20.h: 7837: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f24k20.h: 7839: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f24k20.h: 7841: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f24k20.h: 7843: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f24k20.h: 7845: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f24k20.h: 7847: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24k20.h: 7849: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f24k20.h: 7851: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f24k20.h: 7853: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f24k20.h: 7855: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f24k20.h: 7857: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f24k20.h: 7859: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f24k20.h: 7861: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24k20.h: 7863: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24k20.h: 7865: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24k20.h: 7867: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f24k20.h: 7869: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f24k20.h: 7871: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f24k20.h: 7873: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f24k20.h: 7875: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f24k20.h: 7877: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f24k20.h: 7879: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f24k20.h: 7881: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f24k20.h: 7883: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f24k20.h: 7885: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f24k20.h: 7887: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f24k20.h: 7889: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f24k20.h: 7891: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f24k20.h: 7893: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f24k20.h: 7895: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f24k20.h: 7897: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f24k20.h: 7899: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f24k20.h: 7901: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f24k20.h: 7903: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f24k20.h: 7905: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f24k20.h: 7907: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 7909: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24k20.h: 7911: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24k20.h: 7913: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24k20.h: 7915: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f24k20.h: 7917: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24k20.h: 7919: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24k20.h: 7921: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24k20.h: 7923: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24k20.h: 7925: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24k20.h: 7927: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24k20.h: 7929: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f24k20.h: 7931: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24k20.h: 7933: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24k20.h: 7935: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 156: extern __nonreentrant void _delay3(unsigned char);
"26 pic18_nrf.c
[p x FOSC=INTIO67 ]
"27
[p x FCMEN=OFF ]
"28
[p x IESO=OFF ]
"31
[p x PWRT=OFF ]
"32
[p x BOREN=OFF ]
"33
[p x BORV=18 ]
"36
[p x WDTEN=OFF ]
"37
[p x WDTPS=32768 ]
"40
[p x CCP2MX=PORTC ]
"41
[p x PBADEN=OFF ]
"42
[p x LPT1OSC=OFF ]
"43
[p x HFOFST=ON ]
"44
[p x MCLRE=OFF ]
"47
[p x STVREN=ON ]
"48
[p x LVP=OFF ]
"49
[p x XINST=OFF ]
"52
[p x CP0=OFF ]
"53
[p x CP1=OFF ]
"56
[p x CPB=OFF ]
"57
[p x CPD=OFF ]
"60
[p x WRT0=OFF ]
"61
[p x WRT1=OFF ]
"64
[p x WRTC=OFF ]
"65
[p x WRTB=OFF ]
"66
[p x WRTD=OFF ]
"69
[p x EBTR0=OFF ]
"70
[p x EBTR1=OFF ]
"73
[p x EBTRB=OFF ]
[; ;hardware.h: 82: void CSNtoggle();
[; ;hardware.h: 83: void delay_ms(int);
[; ;nrf24.h: 324: unsigned char xmitbyte(unsigned char);
[; ;nrf24.h: 326: void init_spi(void);
[; ;nrf24.h: 327: void CSNtoggle(void);
[; ;nrf24.h: 328: void init_nrf(void);
[; ;nrf24.h: 329: void TXpayload(char*);
[; ;nrf24.h: 330: void RXpayload(char* tmparray);
[; ;nrf24.h: 332: void rx_mode(void);
[; ;nrf24.h: 333: void tx_mode(void);
[; ;nrf24.h: 334: void nrf_FLUSH_TX(void);
[; ;nrf24.h: 335: void nrf_FLUSH_RX(void);
[; ;pic18_nrf.c: 103: void interrupt Trigger_Triac();
[; ;pic18_nrf.c: 104: void init_hardware(void);
[; ;pic18_nrf.c: 105: int rxdt(void);
[; ;pic18_nrf.c: 106: void send_init(void);
[; ;pic18_nrf.c: 107: void send_data(char* bytes, unsigned char pack_type);
"137
[v _txdat `uc ~T0 @X0 -> 10 `i e ]
[; ;pic18_nrf.c: 137: unsigned char txdat[10];
"138
[v _rxdat `uc ~T0 @X0 -> 10 `i e ]
[; ;pic18_nrf.c: 138: unsigned char rxdat[10];
"139
[v _TRIGGER_DELAY `uc ~T0 @X0 1 e ]
[i _TRIGGER_DELAY
-> -> 0 `i `uc
]
[; ;pic18_nrf.c: 139: unsigned char TRIGGER_DELAY = 0;
"140
[v _device_1 `uc ~T0 @X0 1 e ]
[i _device_1
-> -> 0 `i `uc
]
[v _device_2 `uc ~T0 @X0 1 e ]
[i _device_2
-> -> 0 `i `uc
]
[v _device_3 `uc ~T0 @X0 1 e ]
[i _device_3
-> -> 0 `i `uc
]
[v _device_4 `uc ~T0 @X0 1 e ]
[i _device_4
-> -> 0 `i `uc
]
[; ;pic18_nrf.c: 140: unsigned char device_1=0, device_2=0, device_3=0, device_4=0;
[v F3151 `(v ~T0 @X0 1 tf ]
"144
[v _Trigger_Triac `IF3151 ~T0 @X0 1 e ]
"145
{
[; ;pic18_nrf.c: 144: void interrupt Trigger_Triac()
[; ;pic18_nrf.c: 145: {
[e :U _Trigger_Triac ]
[f ]
[; ;pic18_nrf.c: 146: if(INTCONbits.INT0IF)
"146
[e $ ! != -> . . _INTCONbits 0 1 `i -> -> -> 0 `i `Vuc `i 342  ]
[; ;pic18_nrf.c: 147: {
"147
{
[; ;pic18_nrf.c: 148: INTCONbits.INT0IF = 0;
"148
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 149: TMR0L = 255-TRIGGER_DELAY;
"149
[e = _TMR0L -> - -> 255 `i -> _TRIGGER_DELAY `i `uc ]
[; ;pic18_nrf.c: 150: T0CONbits.TMR0ON = 1;
"150
[e = . . _T0CONbits 0 5 -> -> 1 `i `uc ]
"151
}
[e :U 342 ]
[; ;pic18_nrf.c: 151: }
[; ;pic18_nrf.c: 153: if(INTCONbits.TMR0IF)
"153
[e $ ! != -> . . _INTCONbits 0 2 `i -> -> -> 0 `i `Vuc `i 343  ]
[; ;pic18_nrf.c: 154: {
"154
{
[; ;pic18_nrf.c: 155: LATBbits.LATB1 = 1;
"155
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 156: T0CONbits.TMR0ON = 0;
"156
[e = . . _T0CONbits 0 5 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 157: INTCONbits.TMR0IF = 0;
"157
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 158: _delay((unsigned long)((15)*((16000000L)/4000000.0)));
"158
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 16000000 `l `d .4000000.0 `ul ]
[; ;pic18_nrf.c: 159: LATBbits.LATB1 = 0;
"159
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
"160
}
[e :U 343 ]
[; ;pic18_nrf.c: 160: }
[; ;pic18_nrf.c: 171: }
"171
[e :UE 341 ]
}
"173
[v _delay_us `(v ~T0 @X0 1 ef1`l ]
"174
{
[; ;pic18_nrf.c: 173: void delay_us(long del)
[; ;pic18_nrf.c: 174: {
[e :U _delay_us ]
"173
[v _del `l ~T0 @X0 1 r1 ]
"174
[f ]
[; ;pic18_nrf.c: 175: del = del*10;
"175
[e = _del * _del -> -> 10 `i `l ]
[; ;pic18_nrf.c: 176: while(del)
"176
[e $U 345  ]
[e :U 346 ]
[; ;pic18_nrf.c: 177: {
"177
{
[; ;pic18_nrf.c: 178: _delay((unsigned long)((1)*((16000000L)/4000000.0)));
"178
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000000.0 `ul ]
[; ;pic18_nrf.c: 179: del--;
"179
[e -- _del -> -> 1 `i `l ]
"180
}
[e :U 345 ]
"176
[e $ != _del -> -> 0 `i `l 346  ]
[e :U 347 ]
[; ;pic18_nrf.c: 180: }
[; ;pic18_nrf.c: 181: }
"181
[e :UE 344 ]
}
"183
[v _main `(i ~T0 @X0 1 ef ]
{
[; ;pic18_nrf.c: 183: int main() {
[e :U _main ]
[f ]
[; ;pic18_nrf.c: 185: OSCCONbits.IRCF0 = 1;
"185
[e = . . _OSCCONbits 1 3 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 186: OSCCONbits.IRCF1 = 1;
"186
[e = . . _OSCCONbits 1 4 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 187: OSCCONbits.IRCF2 = 1;
"187
[e = . . _OSCCONbits 1 5 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 189: delay_ms(1000);
"189
[e ( _delay_ms (1 -> 1000 `i ]
[; ;pic18_nrf.c: 190: init_hardware();
"190
[e ( _init_hardware ..  ]
[; ;pic18_nrf.c: 191: init_spi();
"191
[e ( _init_spi ..  ]
[; ;pic18_nrf.c: 192: init_nrf();
"192
[e ( _init_nrf ..  ]
[; ;pic18_nrf.c: 193: LATCbits.LC7 = 1;
"193
[e = . . _LATCbits 8 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 194: LATCbits.LC6 = 1;
"194
[e = . . _LATCbits 7 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 196: LATBbits.LATB3 = 0;
"196
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 197: LATBbits.LATB2 = 0;
"197
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 198: LATBbits.LATB1 = 0;
"198
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 199: LATBbits.LATB0 = 0;
"199
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 201: delay_ms(1000);
"201
[e ( _delay_ms (1 -> 1000 `i ]
[; ;pic18_nrf.c: 210: while(1)
"210
[e :U 350 ]
[; ;pic18_nrf.c: 211: {
"211
{
[; ;pic18_nrf.c: 212: if(rxdt())
"212
[e $ ! != ( _rxdt ..  -> 0 `i 352  ]
[; ;pic18_nrf.c: 213: {
"213
{
"217
}
[e :U 352 ]
[; ;pic18_nrf.c: 217: }
[; ;pic18_nrf.c: 219: if(!PORTBbits.RB5)
"219
[e $ ! ! != -> . . _PORTBbits 0 5 `i -> -> -> 0 `i `Vuc `i 353  ]
[; ;pic18_nrf.c: 220: {
"220
{
[; ;pic18_nrf.c: 221: send_init();
"221
[e ( _send_init ..  ]
"222
}
[e :U 353 ]
[; ;pic18_nrf.c: 222: }
[; ;pic18_nrf.c: 224: if(!PORTBbits.RB4)
"224
[e $ ! ! != -> . . _PORTBbits 0 4 `i -> -> -> 0 `i `Vuc `i 354  ]
[; ;pic18_nrf.c: 225: {
"225
{
[v F3175 `uc ~T0 @X0 -> 0 `x s ]
[i F3175
:U ..
"226
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
..
]
[v _ch `uc ~T0 @X0 6  a ]
[; ;pic18_nrf.c: 226: char ch[] = {0x55, 0x55, 0x55, 0x55, 0x55, 0x55};
[e = _ch F3175 ]
[; ;pic18_nrf.c: 227: send_data(ch,4);
"227
[e ( _send_data (2 , &U _ch -> -> 4 `i `uc ]
[; ;pic18_nrf.c: 228: delay_ms(500);
"228
[e ( _delay_ms (1 -> 500 `i ]
"229
}
[e :U 354 ]
"231
}
[e :U 349 ]
"210
[e $U 350  ]
[e :U 351 ]
[; ;pic18_nrf.c: 229: }
[; ;pic18_nrf.c: 231: }
[; ;pic18_nrf.c: 234: }
"234
[e :UE 348 ]
}
"236
[v _send_init `(v ~T0 @X0 1 ef ]
"237
{
[; ;pic18_nrf.c: 236: void send_init(void)
[; ;pic18_nrf.c: 237: {
[e :U _send_init ]
[f ]
[; ;pic18_nrf.c: 238: LATCbits.LC7 = 0;
"238
[e = . . _LATCbits 8 1 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 239: tx_mode();
"239
[e ( _tx_mode ..  ]
[; ;pic18_nrf.c: 241: txdat[0] = 1; txdat[1] = 59; txdat[2] = 4;
"241
[e = *U + &U _txdat * -> -> -> 0 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 1 `i `uc ]
[e = *U + &U _txdat * -> -> -> 1 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 59 `i `uc ]
[e = *U + &U _txdat * -> -> -> 2 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 4 `i `uc ]
[; ;pic18_nrf.c: 243: txdat[3] = 0x00;
"243
[e = *U + &U _txdat * -> -> -> 3 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 248: txdat[4] = device_1; txdat[5] = device_2; txdat[6] = device_3; txdat[7] = device_4; txdat[8] = 9; txdat[9] = 10;
"248
[e = *U + &U _txdat * -> -> -> 4 `i `ui `ux -> -> # *U &U _txdat `ui `ux _device_1 ]
[e = *U + &U _txdat * -> -> -> 5 `i `ui `ux -> -> # *U &U _txdat `ui `ux _device_2 ]
[e = *U + &U _txdat * -> -> -> 6 `i `ui `ux -> -> # *U &U _txdat `ui `ux _device_3 ]
[e = *U + &U _txdat * -> -> -> 7 `i `ui `ux -> -> # *U &U _txdat `ui `ux _device_4 ]
[e = *U + &U _txdat * -> -> -> 8 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 9 `i `uc ]
[e = *U + &U _txdat * -> -> -> 9 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 10 `i `uc ]
[; ;pic18_nrf.c: 250: TXpayload (txdat);
"250
[e ( _TXpayload (1 &U _txdat ]
[; ;pic18_nrf.c: 252: delay_ms(500);
"252
[e ( _delay_ms (1 -> 500 `i ]
[; ;pic18_nrf.c: 253: rx_mode();
"253
[e ( _rx_mode ..  ]
[; ;pic18_nrf.c: 254: LATCbits.LC7 = 1;
"254
[e = . . _LATCbits 8 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 255: }
"255
[e :UE 355 ]
}
"257
[v _send_data `(v ~T0 @X0 1 ef2`*uc`uc ]
"258
{
[; ;pic18_nrf.c: 257: void send_data(char* bytes, unsigned char pack_type)
[; ;pic18_nrf.c: 258: {
[e :U _send_data ]
"257
[v _bytes `*uc ~T0 @X0 1 r1 ]
[v _pack_type `uc ~T0 @X0 1 r2 ]
"258
[f ]
[; ;pic18_nrf.c: 259: LATCbits.LC6 = 0;
"259
[e = . . _LATCbits 7 1 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 260: tx_mode();
"260
[e ( _tx_mode ..  ]
[; ;pic18_nrf.c: 262: txdat[0] = pack_type; txdat[1] = 59; txdat[2] = 4;
"262
[e = *U + &U _txdat * -> -> -> 0 `i `ui `ux -> -> # *U &U _txdat `ui `ux _pack_type ]
[e = *U + &U _txdat * -> -> -> 1 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 59 `i `uc ]
[e = *U + &U _txdat * -> -> -> 2 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 4 `i `uc ]
[; ;pic18_nrf.c: 263: txdat[3] = 0x00;
"263
[e = *U + &U _txdat * -> -> -> 3 `i `ui `ux -> -> # *U &U _txdat `ui `ux -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 265: txdat[4] = bytes[0]; txdat[5] = bytes[1]; txdat[6] = bytes[2];
"265
[e = *U + &U _txdat * -> -> -> 4 `i `ui `ux -> -> # *U &U _txdat `ui `ux *U + _bytes * -> -> 0 `i `x -> -> # *U _bytes `i `x ]
[e = *U + &U _txdat * -> -> -> 5 `i `ui `ux -> -> # *U &U _txdat `ui `ux *U + _bytes * -> -> 1 `i `x -> -> # *U _bytes `i `x ]
[e = *U + &U _txdat * -> -> -> 6 `i `ui `ux -> -> # *U &U _txdat `ui `ux *U + _bytes * -> -> 2 `i `x -> -> # *U _bytes `i `x ]
[; ;pic18_nrf.c: 266: txdat[7] = bytes[3]; txdat[8] = bytes[4]; txdat[9] = bytes[5];
"266
[e = *U + &U _txdat * -> -> -> 7 `i `ui `ux -> -> # *U &U _txdat `ui `ux *U + _bytes * -> -> 3 `i `x -> -> # *U _bytes `i `x ]
[e = *U + &U _txdat * -> -> -> 8 `i `ui `ux -> -> # *U &U _txdat `ui `ux *U + _bytes * -> -> 4 `i `x -> -> # *U _bytes `i `x ]
[e = *U + &U _txdat * -> -> -> 9 `i `ui `ux -> -> # *U &U _txdat `ui `ux *U + _bytes * -> -> 5 `i `x -> -> # *U _bytes `i `x ]
[; ;pic18_nrf.c: 267: TXpayload (txdat);
"267
[e ( _TXpayload (1 &U _txdat ]
[; ;pic18_nrf.c: 268: rx_mode();
"268
[e ( _rx_mode ..  ]
[; ;pic18_nrf.c: 269: LATCbits.LC6 = 1;
"269
[e = . . _LATCbits 7 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 270: }
"270
[e :UE 356 ]
}
"275
[v _init_hardware `(v ~T0 @X0 1 ef ]
"276
{
[; ;pic18_nrf.c: 275: void init_hardware()
[; ;pic18_nrf.c: 276: {
[e :U _init_hardware ]
[f ]
[; ;pic18_nrf.c: 278: CCP1CON = 0x00;
"278
[e = _CCP1CON -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 280: CM1CON0 = 0b00000111;
"280
[e = _CM1CON0 -> -> 7 `i `uc ]
[; ;pic18_nrf.c: 281: CM2CON0 = 0b00000111;
"281
[e = _CM2CON0 -> -> 7 `i `uc ]
[; ;pic18_nrf.c: 282: ANSEL = 0x09;
"282
[e = _ANSEL -> -> 9 `i `uc ]
[; ;pic18_nrf.c: 283: ANSELH = 0x00;
"283
[e = _ANSELH -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 284: {ADCON2 = 0b01111010; ADCON1 = 0x00; TRISAbits.TRISA0 =1; TRISAbits.TRISA4 = 1; TRISAbits.TRISA3 = 1; ADCON0bits.ADON = 1;};
"284
{
[e = _ADCON2 -> -> 122 `i `uc ]
[e = _ADCON1 -> -> 0 `i `uc ]
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
}
[; ;pic18_nrf.c: 297: {{TRISAbits.TRISA2 = 1; INTCON2bits.nRBPU = 0; WPUBbits.WPUB5 = 1; WPUBbits.WPUB4 = 1; TRISBbits.TRISB5 =1; TRISBbits.TRISB4 = 1;}; {TRISCbits.RC7 = 0; TRISCbits.RC6 = 0;}; {TRISCbits.RC4 = 0; TRISCbits.RC0 = 0; TRISCbits.RC5 = 0; TRISCbits.RC2 = 1; 
"297
{
{
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[e = . . _INTCON2bits 1 7 -> -> 0 `i `uc ]
[e = . . _WPUBbits 0 5 -> -> 1 `i `uc ]
[e = . . _WPUBbits 0 4 -> -> 1 `i `uc ]
[e = . . _TRISBbits 0 5 -> -> 1 `i `uc ]
[e = . . _TRISBbits 0 4 -> -> 1 `i `uc ]
}
{
[e = . . _TRISCbits 1 7 -> -> 0 `i `uc ]
[e = . . _TRISCbits 1 6 -> -> 0 `i `uc ]
}
{
[e = . . _TRISCbits 1 4 -> -> 0 `i `uc ]
[e = . . _TRISCbits 1 0 -> -> 0 `i `uc ]
[e = . . _TRISCbits 1 5 -> -> 0 `i `uc ]
[e = . . _TRISCbits 1 2 -> -> 1 `i `uc ]
[e = . . _TRISCbits 1 1 -> -> 0 `i `uc ]
}
{
[e = . . _TRISBbits 1 3 -> -> 0 `i `uc ]
[e = . . _TRISBbits 1 2 -> -> 0 `i `uc ]
[e = . . _TRISBbits 1 1 -> -> 0 `i `uc ]
[e = . . _TRISBbits 1 0 -> -> 0 `i `uc ]
}
}
[; ;pic18_nrf.c: 298: init_nrf();
"298
[e ( _init_nrf ..  ]
[; ;pic18_nrf.c: 299: }
"299
[e :UE 357 ]
}
"301
[v _count `i ~T0 @X0 1 e ]
[i _count
-> 0 `i
]
[; ;pic18_nrf.c: 301: int count = 0;
"304
[v _rxdt `(i ~T0 @X0 1 ef ]
"305
{
[; ;pic18_nrf.c: 304: int rxdt()
[; ;pic18_nrf.c: 305: {
[e :U _rxdt ]
[f ]
"306
[v _tmp `uc ~T0 @X0 1 a ]
"307
[v _adc1 `uc ~T0 @X0 1 a ]
[; ;pic18_nrf.c: 306: unsigned char tmp ;
[; ;pic18_nrf.c: 307: unsigned char adc1 = 0, adc2=0;
[e = _adc1 -> -> 0 `i `uc ]
[v _adc2 `uc ~T0 @X0 1 a ]
[e = _adc2 -> -> 0 `i `uc ]
[v F3184 `uc ~T0 @X0 -> 0 `x s ]
[i F3184
:U ..
"308
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
-> -> 85 `i `uc
..
]
[v _ch1 `uc ~T0 @X0 6  a ]
[; ;pic18_nrf.c: 308: char ch1[] = {0x55, 0x55, 0x55, 0x55, 0x55, 0x55};
[e = _ch1 F3184 ]
[; ;pic18_nrf.c: 309: LATCbits.LATC4 = 0;
"309
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 310: tmp = xmitbyte(0xFF);
"310
[e = _tmp ( _xmitbyte (1 -> -> 255 `i `uc ]
[; ;pic18_nrf.c: 311: LATCbits.LATC4 = 1;
"311
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 313: if(((tmp) & (1 << (6))))
"313
[e $ ! != & -> _tmp `i << -> 1 `i -> 6 `i -> 0 `i 359  ]
[; ;pic18_nrf.c: 314: {
"314
{
[; ;pic18_nrf.c: 316: LATCbits.LC7 = 0;
"316
[e = . . _LATCbits 8 1 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 317: RXpayload(rxdat);
"317
[e ( _RXpayload (1 &U _rxdat ]
[; ;pic18_nrf.c: 318: LATCbits.LATC4 = 0;
"318
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;pic18_nrf.c: 319: xmitbyte(0x20 + 0x07);
"319
[e ( _xmitbyte (1 -> + -> 32 `i -> 7 `i `uc ]
[; ;pic18_nrf.c: 320: xmitbyte(0x0E | 0x40);
"320
[e ( _xmitbyte (1 -> | -> 14 `i -> 64 `i `uc ]
[; ;pic18_nrf.c: 321: LATCbits.LATC4 = 1;
"321
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 323: nrf_FLUSH_RX();
"323
[e ( _nrf_FLUSH_RX ..  ]
[; ;pic18_nrf.c: 324: if(rxdat[1]==59)
"324
[e $ ! == -> *U + &U _rxdat * -> -> -> 1 `i `ui `ux -> -> # *U &U _rxdat `ui `ux `i -> 59 `i 360  ]
[; ;pic18_nrf.c: 325: {
"325
{
[; ;pic18_nrf.c: 326: switch((rxdat[0]))
"326
[e $U 362  ]
[; ;pic18_nrf.c: 327: {
"327
{
[; ;pic18_nrf.c: 328: case 2:
"328
[e :U 363 ]
[; ;pic18_nrf.c: 342: LATBbits.LATB3 = rxdat[4];
"342
[e = . . _LATBbits 0 3 *U + &U _rxdat * -> -> -> 4 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 343: LATBbits.LATB2 = rxdat[5];
"343
[e = . . _LATBbits 0 2 *U + &U _rxdat * -> -> -> 5 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 344: LATBbits.LATB1 = rxdat[6];
"344
[e = . . _LATBbits 0 1 *U + &U _rxdat * -> -> -> 6 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 345: LATBbits.LATB0 = rxdat[7];
"345
[e = . . _LATBbits 0 0 *U + &U _rxdat * -> -> -> 7 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 347: device_1 = rxdat[4];
"347
[e = _device_1 *U + &U _rxdat * -> -> -> 4 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 348: device_2 = rxdat[5];
"348
[e = _device_2 *U + &U _rxdat * -> -> -> 5 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 349: device_3 = rxdat[6];
"349
[e = _device_3 *U + &U _rxdat * -> -> -> 6 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 350: device_4 = rxdat[7];
"350
[e = _device_4 *U + &U _rxdat * -> -> -> 7 `i `ui `ux -> -> # *U &U _rxdat `ui `ux ]
[; ;pic18_nrf.c: 353: break;
"353
[e $U 361  ]
[; ;pic18_nrf.c: 355: case 3:
"355
[e :U 364 ]
[; ;pic18_nrf.c: 356: {ADCON0bits.CHS3 =0; ADCON0bits.CHS2 =0; ADCON0bits.CHS1 =0; ADCON0bits.CHS0 =0;};
"356
{
[e = . . _ADCON0bits 2 5 -> -> 0 `i `uc ]
[e = . . _ADCON0bits 2 4 -> -> 0 `i `uc ]
[e = . . _ADCON0bits 2 3 -> -> 0 `i `uc ]
[e = . . _ADCON0bits 2 2 -> -> 0 `i `uc ]
}
[; ;pic18_nrf.c: 357: ADCON0bits.GO_nDONE = 1;
"357
[e = . . _ADCON0bits 1 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 358: while(ADCON0bits.GO_nDONE);
"358
[e $U 365  ]
[e :U 366 ]
[e :U 365 ]
[e $ != -> . . _ADCON0bits 1 1 `i -> -> -> 0 `i `Vuc `i 366  ]
[e :U 367 ]
[; ;pic18_nrf.c: 359: adc1 = ADRESH;
"359
[e = _adc1 _ADRESH ]
[; ;pic18_nrf.c: 360: delay_ms(100);
"360
[e ( _delay_ms (1 -> 100 `i ]
[; ;pic18_nrf.c: 362: {ADCON0bits.CHS3 =0; ADCON0bits.CHS2 =0; ADCON0bits.CHS1 =1; ADCON0bits.CHS0 =1;};
"362
{
[e = . . _ADCON0bits 2 5 -> -> 0 `i `uc ]
[e = . . _ADCON0bits 2 4 -> -> 0 `i `uc ]
[e = . . _ADCON0bits 2 3 -> -> 1 `i `uc ]
[e = . . _ADCON0bits 2 2 -> -> 1 `i `uc ]
}
[; ;pic18_nrf.c: 363: ADCON0bits.GO_nDONE = 1;
"363
[e = . . _ADCON0bits 1 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 364: while(ADCON0bits.GO_nDONE);
"364
[e $U 368  ]
[e :U 369 ]
[e :U 368 ]
[e $ != -> . . _ADCON0bits 1 1 `i -> -> -> 0 `i `Vuc `i 369  ]
[e :U 370 ]
[; ;pic18_nrf.c: 365: adc2 = ADRESH;
"365
[e = _adc2 _ADRESH ]
[; ;pic18_nrf.c: 366: delay_ms(100);
"366
[e ( _delay_ms (1 -> 100 `i ]
[; ;pic18_nrf.c: 368: count++;
"368
[e ++ _count -> 1 `i ]
[; ;pic18_nrf.c: 369: ch1[0] = count;
"369
[e = *U + &U _ch1 * -> -> -> 0 `i `ui `ux -> -> # *U &U _ch1 `ui `ux -> _count `uc ]
[; ;pic18_nrf.c: 370: ch1[1] = adc1;
"370
[e = *U + &U _ch1 * -> -> -> 1 `i `ui `ux -> -> # *U &U _ch1 `ui `ux _adc1 ]
[; ;pic18_nrf.c: 371: ch1[2] = adc2;
"371
[e = *U + &U _ch1 * -> -> -> 2 `i `ui `ux -> -> # *U &U _ch1 `ui `ux _adc2 ]
[; ;pic18_nrf.c: 372: ch1[3] = PORTAbits.RA2;
"372
[e = *U + &U _ch1 * -> -> -> 3 `i `ui `ux -> -> # *U &U _ch1 `ui `ux . . _PORTAbits 0 2 ]
[; ;pic18_nrf.c: 373: send_data(ch1,3);
"373
[e ( _send_data (2 , &U _ch1 -> -> 3 `i `uc ]
[; ;pic18_nrf.c: 374: break;
"374
[e $U 361  ]
"375
}
[; ;pic18_nrf.c: 375: }
[e $U 361  ]
"326
[e :U 362 ]
[e [\ *U + &U _rxdat * -> -> -> 0 `i `ui `ux -> -> # *U &U _rxdat `ui `ux , $ -> -> 2 `i `uc 363
 , $ -> -> 3 `i `uc 364
 361 ]
"375
[e :U 361 ]
"377
}
[e :U 360 ]
[; ;pic18_nrf.c: 377: }
[; ;pic18_nrf.c: 378: LATCbits.LC7 = 1;
"378
[e = . . _LATCbits 8 1 -> -> 1 `i `uc ]
[; ;pic18_nrf.c: 379: return 1;
"379
[e ) -> 1 `i ]
[e $UE 358  ]
"381
}
[e :U 359 ]
[; ;pic18_nrf.c: 381: }
[; ;pic18_nrf.c: 382: return 0;
"382
[e ) -> 0 `i ]
[e $UE 358  ]
[; ;pic18_nrf.c: 383: }
"383
[e :UE 358 ]
}
