# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/STEINER/Desktop/PDP-11/vhdl/pdp11.mpf
# Loading project pdp11
# Compile of my_adder.vhd was successful.
# Compile of partA.vhd was successful.
# Compile of partB.vhd was successful.
# Compile of partC.vhd was successful.
# Compile of partD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of circuit.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of register.vhd was successful.
# Compile of tristate.vhd was successful.
# Compile of instruction_decoder.vhd was successful.
# Compile of control_store.vhd was successful.
# Compile of mdr_register.vhd was successful.
# 14 compiles, 0 failed with no errors.
