<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2752pt" height="807pt"
 viewBox="0.00 0.00 2752.00 807.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 803)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-803 2748,-803 2748,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2724,-8 2724,-8 2730,-8 2736,-14 2736,-20 2736,-20 2736,-779 2736,-779 2736,-785 2730,-791 2724,-791 2724,-791 20,-791 20,-791 14,-791 8,-785 8,-779 8,-779 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1372" y="-775.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1372" y="-760.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2716,-16 2716,-16 2722,-16 2728,-22 2728,-28 2728,-28 2728,-733 2728,-733 2728,-739 2722,-745 2716,-745 2716,-745 28,-745 28,-745 22,-745 16,-739 16,-733 16,-733 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1372" y="-729.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1372" y="-714.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1574,-147C1574,-147 2708,-147 2708,-147 2714,-147 2720,-153 2720,-159 2720,-159 2720,-503 2720,-503 2720,-509 2714,-515 2708,-515 2708,-515 1574,-515 1574,-515 1568,-515 1562,-509 1562,-503 1562,-503 1562,-159 1562,-159 1562,-153 1568,-147 1574,-147"/>
<text text-anchor="middle" x="2141" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="2141" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2366,-270C2366,-270 2700,-270 2700,-270 2706,-270 2712,-276 2712,-282 2712,-282 2712,-457 2712,-457 2712,-463 2706,-469 2700,-469 2700,-469 2366,-469 2366,-469 2360,-469 2354,-463 2354,-457 2354,-457 2354,-282 2354,-282 2354,-276 2360,-270 2366,-270"/>
<text text-anchor="middle" x="2533" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2533" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2549,-278C2549,-278 2692,-278 2692,-278 2698,-278 2704,-284 2704,-290 2704,-290 2704,-411 2704,-411 2704,-417 2698,-423 2692,-423 2692,-423 2549,-423 2549,-423 2543,-423 2537,-417 2537,-411 2537,-411 2537,-290 2537,-290 2537,-284 2543,-278 2549,-278"/>
<text text-anchor="middle" x="2620.5" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2620.5" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2557,-286C2557,-286 2684,-286 2684,-286 2690,-286 2696,-292 2696,-298 2696,-298 2696,-365 2696,-365 2696,-371 2690,-377 2684,-377 2684,-377 2557,-377 2557,-377 2551,-377 2545,-371 2545,-365 2545,-365 2545,-298 2545,-298 2545,-292 2551,-286 2557,-286"/>
<text text-anchor="middle" x="2620.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2620.5" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2374,-278C2374,-278 2517,-278 2517,-278 2523,-278 2529,-284 2529,-290 2529,-290 2529,-411 2529,-411 2529,-417 2523,-423 2517,-423 2517,-423 2374,-423 2374,-423 2368,-423 2362,-417 2362,-411 2362,-411 2362,-290 2362,-290 2362,-284 2368,-278 2374,-278"/>
<text text-anchor="middle" x="2445.5" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2445.5" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2382,-286C2382,-286 2509,-286 2509,-286 2515,-286 2521,-292 2521,-298 2521,-298 2521,-365 2521,-365 2521,-371 2515,-377 2509,-377 2509,-377 2382,-377 2382,-377 2376,-377 2370,-371 2370,-365 2370,-365 2370,-298 2370,-298 2370,-292 2376,-286 2382,-286"/>
<text text-anchor="middle" x="2445.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2445.5" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2046,-155C2046,-155 2208,-155 2208,-155 2214,-155 2220,-161 2220,-167 2220,-167 2220,-234 2220,-234 2220,-240 2214,-246 2208,-246 2208,-246 2046,-246 2046,-246 2040,-246 2034,-240 2034,-234 2034,-234 2034,-167 2034,-167 2034,-161 2040,-155 2046,-155"/>
<text text-anchor="middle" x="2127" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2127" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1831,-155C1831,-155 1993,-155 1993,-155 1999,-155 2005,-161 2005,-167 2005,-167 2005,-234 2005,-234 2005,-240 1999,-246 1993,-246 1993,-246 1831,-246 1831,-246 1825,-246 1819,-240 1819,-234 1819,-234 1819,-167 1819,-167 1819,-161 1825,-155 1831,-155"/>
<text text-anchor="middle" x="1912" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1912" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust93" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust93"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2448,-155C2448,-155 2610,-155 2610,-155 2616,-155 2622,-161 2622,-167 2622,-167 2622,-234 2622,-234 2622,-240 2616,-246 2610,-246 2610,-246 2448,-246 2448,-246 2442,-246 2436,-240 2436,-234 2436,-234 2436,-167 2436,-167 2436,-161 2442,-155 2448,-155"/>
<text text-anchor="middle" x="2529" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2529" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust99" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust99"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2250,-155C2250,-155 2412,-155 2412,-155 2418,-155 2424,-161 2424,-167 2424,-167 2424,-234 2424,-234 2424,-240 2418,-246 2412,-246 2412,-246 2250,-246 2250,-246 2244,-246 2238,-240 2238,-234 2238,-234 2238,-167 2238,-167 2238,-161 2244,-155 2250,-155"/>
<text text-anchor="middle" x="2331" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2331" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu0_toL2Bus</title>
<g id="a_clust105"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2098,-286C2098,-286 2334,-286 2334,-286 2340,-286 2346,-292 2346,-298 2346,-298 2346,-365 2346,-365 2346,-371 2340,-377 2334,-377 2334,-377 2098,-377 2098,-377 2092,-377 2086,-371 2086,-365 2086,-365 2086,-298 2086,-298 2086,-292 2092,-286 2098,-286"/>
<text text-anchor="middle" x="2216" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="2216" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust108"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1595,-155C1595,-155 1757,-155 1757,-155 1763,-155 1769,-161 1769,-167 1769,-167 1769,-234 1769,-234 1769,-240 1763,-246 1757,-246 1757,-246 1595,-246 1595,-246 1589,-246 1583,-240 1583,-234 1583,-234 1583,-167 1583,-167 1583,-161 1589,-155 1595,-155"/>
<text text-anchor="middle" x="1676" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1676" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust114"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1788,-286C1788,-286 2066,-286 2066,-286 2072,-286 2078,-292 2078,-298 2078,-298 2078,-365 2078,-365 2078,-371 2072,-377 2066,-377 2066,-377 1788,-377 1788,-377 1782,-377 1776,-371 1776,-365 1776,-365 1776,-298 1776,-298 1776,-292 1782,-286 1788,-286"/>
<text text-anchor="middle" x="1927" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1927" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust116"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M48,-147C48,-147 1182,-147 1182,-147 1188,-147 1194,-153 1194,-159 1194,-159 1194,-503 1194,-503 1194,-509 1188,-515 1182,-515 1182,-515 48,-515 48,-515 42,-515 36,-509 36,-503 36,-503 36,-159 36,-159 36,-153 42,-147 48,-147"/>
<text text-anchor="middle" x="615" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="615" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust117"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M840,-270C840,-270 1174,-270 1174,-270 1180,-270 1186,-276 1186,-282 1186,-282 1186,-457 1186,-457 1186,-463 1180,-469 1174,-469 1174,-469 840,-469 840,-469 834,-469 828,-463 828,-457 828,-457 828,-282 828,-282 828,-276 834,-270 840,-270"/>
<text text-anchor="middle" x="1007" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1007" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust118"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M848,-278C848,-278 991,-278 991,-278 997,-278 1003,-284 1003,-290 1003,-290 1003,-411 1003,-411 1003,-417 997,-423 991,-423 991,-423 848,-423 848,-423 842,-423 836,-417 836,-411 836,-411 836,-290 836,-290 836,-284 842,-278 848,-278"/>
<text text-anchor="middle" x="919.5" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="919.5" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M856,-286C856,-286 983,-286 983,-286 989,-286 995,-292 995,-298 995,-298 995,-365 995,-365 995,-371 989,-377 983,-377 983,-377 856,-377 856,-377 850,-377 844,-371 844,-365 844,-365 844,-298 844,-298 844,-292 850,-286 856,-286"/>
<text text-anchor="middle" x="919.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="919.5" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust121" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust121"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1023,-278C1023,-278 1166,-278 1166,-278 1172,-278 1178,-284 1178,-290 1178,-290 1178,-411 1178,-411 1178,-417 1172,-423 1166,-423 1166,-423 1023,-423 1023,-423 1017,-423 1011,-417 1011,-411 1011,-411 1011,-290 1011,-290 1011,-284 1017,-278 1023,-278"/>
<text text-anchor="middle" x="1094.5" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1094.5" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust122"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1031,-286C1031,-286 1158,-286 1158,-286 1164,-286 1170,-292 1170,-298 1170,-298 1170,-365 1170,-365 1170,-371 1164,-377 1158,-377 1158,-377 1031,-377 1031,-377 1025,-377 1019,-371 1019,-365 1019,-365 1019,-298 1019,-298 1019,-292 1025,-286 1031,-286"/>
<text text-anchor="middle" x="1094.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1094.5" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust188" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust188"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M327,-155C327,-155 489,-155 489,-155 495,-155 501,-161 501,-167 501,-167 501,-234 501,-234 501,-240 495,-246 489,-246 489,-246 327,-246 327,-246 321,-246 315,-240 315,-234 315,-234 315,-167 315,-167 315,-161 321,-155 327,-155"/>
<text text-anchor="middle" x="408" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="408" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust194" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust194"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M95,-155C95,-155 257,-155 257,-155 263,-155 269,-161 269,-167 269,-167 269,-234 269,-234 269,-240 263,-246 257,-246 257,-246 95,-246 95,-246 89,-246 83,-240 83,-234 83,-234 83,-167 83,-167 83,-161 89,-155 95,-155"/>
<text text-anchor="middle" x="176" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="176" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust204"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M591,-155C591,-155 753,-155 753,-155 759,-155 765,-161 765,-167 765,-167 765,-234 765,-234 765,-240 759,-246 753,-246 753,-246 591,-246 591,-246 585,-246 579,-240 579,-234 579,-234 579,-167 579,-167 579,-161 585,-155 591,-155"/>
<text text-anchor="middle" x="672" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="672" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust210" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust210"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M804,-155C804,-155 966,-155 966,-155 972,-155 978,-161 978,-167 978,-167 978,-234 978,-234 978,-240 972,-246 966,-246 966,-246 804,-246 804,-246 798,-246 792,-240 792,-234 792,-234 792,-167 792,-167 792,-161 798,-155 804,-155"/>
<text text-anchor="middle" x="885" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="885" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust216" class="cluster">
<title>cluster_system_cpu1_toL2Bus</title>
<g id="a_clust216"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M572,-286C572,-286 808,-286 808,-286 814,-286 820,-292 820,-298 820,-298 820,-365 820,-365 820,-371 814,-377 808,-377 808,-377 572,-377 572,-377 566,-377 560,-371 560,-365 560,-365 560,-298 560,-298 560,-292 566,-286 572,-286"/>
<text text-anchor="middle" x="690" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="690" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust219" class="cluster">
<title>cluster_system_cpu1_l2cache</title>
<g id="a_clust219"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu1.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1007,-155C1007,-155 1169,-155 1169,-155 1175,-155 1181,-161 1181,-167 1181,-167 1181,-234 1181,-234 1181,-240 1175,-246 1169,-246 1169,-246 1007,-246 1007,-246 1001,-246 995,-240 995,-234 995,-234 995,-167 995,-167 995,-161 1001,-155 1007,-155"/>
<text text-anchor="middle" x="1088" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1088" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust225"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-286C262,-286 540,-286 540,-286 546,-286 552,-292 552,-298 552,-298 552,-365 552,-365 552,-371 546,-377 540,-377 540,-377 262,-377 262,-377 256,-377 250,-371 250,-365 250,-365 250,-298 250,-298 250,-292 256,-286 262,-286"/>
<text text-anchor="middle" x="401" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="401" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust231" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust231"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M684,-523C684,-523 920,-523 920,-523 926,-523 932,-529 932,-535 932,-535 932,-602 932,-602 932,-608 926,-614 920,-614 920,-614 684,-614 684,-614 678,-614 672,-608 672,-602 672,-602 672,-535 672,-535 672,-529 678,-523 684,-523"/>
<text text-anchor="middle" x="802" y="-598.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="802" y="-583.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust234" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust234"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M645,-24C645,-24 807,-24 807,-24 813,-24 819,-30 819,-36 819,-36 819,-103 819,-103 819,-109 813,-115 807,-115 807,-115 645,-115 645,-115 639,-115 633,-109 633,-103 633,-103 633,-36 633,-36 633,-30 639,-24 645,-24"/>
<text text-anchor="middle" x="726" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="726" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust240" class="cluster">
<title>cluster_system_tollcbus</title>
<g id="a_clust240"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tollcbus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tollcbus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1306,-286C1306,-286 1542,-286 1542,-286 1548,-286 1554,-292 1554,-298 1554,-298 1554,-365 1554,-365 1554,-371 1548,-377 1542,-377 1542,-377 1306,-377 1306,-377 1300,-377 1294,-371 1294,-365 1294,-365 1294,-298 1294,-298 1294,-292 1300,-286 1306,-286"/>
<text text-anchor="middle" x="1424" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">tollcbus </text>
<text text-anchor="middle" x="1424" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust243" class="cluster">
<title>cluster_system_monitor</title>
<g id="a_clust243"><a xlink:title="bandwidth_bins=20&#10;burst_length_bins=20&#10;disable_addr_dists=true&#10;disable_bandwidth_hists=false&#10;disable_burst_length_hists=false&#10;disable_itt_dists=false&#10;disable_latency_hists=false&#10;disable_outstanding_hists=false&#10;disable_transaction_hists=false&#10;eventq_index=0&#10;itt_bins=20&#10;itt_max_bin=100000&#10;&#10;atency_bins=20&#10;outstanding_bins=20&#10;&#13;ead_addr_mask=18446744073709551615&#10;sample_period=1000000000&#10;system=system&#10;transaction_bins=20&#10;write_addr_mask=18446744073709551615">
<path fill="#bab6ae" stroke="#000000" d="M1267,-155C1267,-155 1489,-155 1489,-155 1495,-155 1501,-161 1501,-167 1501,-167 1501,-234 1501,-234 1501,-240 1495,-246 1489,-246 1489,-246 1267,-246 1267,-246 1261,-246 1255,-240 1255,-234 1255,-234 1255,-167 1255,-167 1255,-161 1261,-155 1267,-155"/>
<text text-anchor="middle" x="1378" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">monitor </text>
<text text-anchor="middle" x="1378" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: CommMonitor</text>
</a>
</g>
</g>
<g id="clust245" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust245"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1214,-286C1214,-286 1274,-286 1274,-286 1280,-286 1286,-292 1286,-298 1286,-298 1286,-365 1286,-365 1286,-371 1280,-377 1274,-377 1274,-377 1214,-377 1214,-377 1208,-377 1202,-371 1202,-365 1202,-365 1202,-298 1202,-298 1202,-292 1208,-286 1214,-286"/>
<text text-anchor="middle" x="1244" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="1244" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M700.5,-662.5C700.5,-662.5 767.5,-662.5 767.5,-662.5 773.5,-662.5 779.5,-668.5 779.5,-674.5 779.5,-674.5 779.5,-686.5 779.5,-686.5 779.5,-692.5 773.5,-698.5 767.5,-698.5 767.5,-698.5 700.5,-698.5 700.5,-698.5 694.5,-698.5 688.5,-692.5 688.5,-686.5 688.5,-686.5 688.5,-674.5 688.5,-674.5 688.5,-668.5 694.5,-662.5 700.5,-662.5"/>
<text text-anchor="middle" x="734" y="-676.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node40" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M692,-531.5C692,-531.5 776,-531.5 776,-531.5 782,-531.5 788,-537.5 788,-543.5 788,-543.5 788,-555.5 788,-555.5 788,-561.5 782,-567.5 776,-567.5 776,-567.5 692,-567.5 692,-567.5 686,-567.5 680,-561.5 680,-555.5 680,-555.5 680,-543.5 680,-543.5 680,-537.5 686,-531.5 692,-531.5"/>
<text text-anchor="middle" x="734" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M734,-662.37C734,-640.78 734,-603.41 734,-577.85"/>
<polygon fill="black" stroke="black" points="737.5,-577.7 734,-567.7 730.5,-577.7 737.5,-577.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1692,-294.5C1692,-294.5 1754,-294.5 1754,-294.5 1760,-294.5 1766,-300.5 1766,-306.5 1766,-306.5 1766,-318.5 1766,-318.5 1766,-324.5 1760,-330.5 1754,-330.5 1754,-330.5 1692,-330.5 1692,-330.5 1686,-330.5 1680,-324.5 1680,-318.5 1680,-318.5 1680,-306.5 1680,-306.5 1680,-300.5 1686,-294.5 1692,-294.5"/>
<text text-anchor="middle" x="1723" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2054.5,-163.5C2054.5,-163.5 2101.5,-163.5 2101.5,-163.5 2107.5,-163.5 2113.5,-169.5 2113.5,-175.5 2113.5,-175.5 2113.5,-187.5 2113.5,-187.5 2113.5,-193.5 2107.5,-199.5 2101.5,-199.5 2101.5,-199.5 2054.5,-199.5 2054.5,-199.5 2048.5,-199.5 2042.5,-193.5 2042.5,-187.5 2042.5,-187.5 2042.5,-175.5 2042.5,-175.5 2042.5,-169.5 2048.5,-163.5 2054.5,-163.5"/>
<text text-anchor="middle" x="2078" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1738.5,-294.09C1747.38,-285.31 1759.28,-275.41 1772,-270 1869.44,-228.59 1912.43,-289.4 2009,-246 2028.24,-237.35 2045.68,-221.19 2058.21,-207.34"/>
<polygon fill="black" stroke="black" points="2061.09,-209.37 2065,-199.52 2055.8,-204.78 2061.09,-209.37"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1582.5,-294.5C1582.5,-294.5 1649.5,-294.5 1649.5,-294.5 1655.5,-294.5 1661.5,-300.5 1661.5,-306.5 1661.5,-306.5 1661.5,-318.5 1661.5,-318.5 1661.5,-324.5 1655.5,-330.5 1649.5,-330.5 1649.5,-330.5 1582.5,-330.5 1582.5,-330.5 1576.5,-330.5 1570.5,-324.5 1570.5,-318.5 1570.5,-318.5 1570.5,-306.5 1570.5,-306.5 1570.5,-300.5 1576.5,-294.5 1582.5,-294.5"/>
<text text-anchor="middle" x="1616" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1839.5,-163.5C1839.5,-163.5 1886.5,-163.5 1886.5,-163.5 1892.5,-163.5 1898.5,-169.5 1898.5,-175.5 1898.5,-175.5 1898.5,-187.5 1898.5,-187.5 1898.5,-193.5 1892.5,-199.5 1886.5,-199.5 1886.5,-199.5 1839.5,-199.5 1839.5,-199.5 1833.5,-199.5 1827.5,-193.5 1827.5,-187.5 1827.5,-187.5 1827.5,-175.5 1827.5,-175.5 1827.5,-169.5 1833.5,-163.5 1839.5,-163.5"/>
<text text-anchor="middle" x="1863" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1634.57,-294.39C1644.68,-285.92 1657.79,-276.2 1671,-270 1713.16,-250.22 1730.53,-265.11 1773,-246 1795.78,-235.75 1818.74,-219.43 1835.78,-205.9"/>
<polygon fill="black" stroke="black" points="1838.07,-208.54 1843.63,-199.52 1833.66,-203.11 1838.07,-208.54"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2565,-294.5C2565,-294.5 2595,-294.5 2595,-294.5 2601,-294.5 2607,-300.5 2607,-306.5 2607,-306.5 2607,-318.5 2607,-318.5 2607,-324.5 2601,-330.5 2595,-330.5 2595,-330.5 2565,-330.5 2565,-330.5 2559,-330.5 2553,-324.5 2553,-318.5 2553,-318.5 2553,-306.5 2553,-306.5 2553,-300.5 2559,-294.5 2565,-294.5"/>
<text text-anchor="middle" x="2580" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2554.5,-163.5C2554.5,-163.5 2601.5,-163.5 2601.5,-163.5 2607.5,-163.5 2613.5,-169.5 2613.5,-175.5 2613.5,-175.5 2613.5,-187.5 2613.5,-187.5 2613.5,-193.5 2607.5,-199.5 2601.5,-199.5 2601.5,-199.5 2554.5,-199.5 2554.5,-199.5 2548.5,-199.5 2542.5,-193.5 2542.5,-187.5 2542.5,-187.5 2542.5,-175.5 2542.5,-175.5 2542.5,-169.5 2548.5,-163.5 2554.5,-163.5"/>
<text text-anchor="middle" x="2578" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2579.73,-294.37C2579.4,-272.78 2578.82,-235.41 2578.42,-209.85"/>
<polygon fill="black" stroke="black" points="2581.92,-209.65 2578.27,-199.7 2574.92,-209.75 2581.92,-209.65"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2390,-294.5C2390,-294.5 2420,-294.5 2420,-294.5 2426,-294.5 2432,-300.5 2432,-306.5 2432,-306.5 2432,-318.5 2432,-318.5 2432,-324.5 2426,-330.5 2420,-330.5 2420,-330.5 2390,-330.5 2390,-330.5 2384,-330.5 2378,-324.5 2378,-318.5 2378,-318.5 2378,-306.5 2378,-306.5 2378,-300.5 2384,-294.5 2390,-294.5"/>
<text text-anchor="middle" x="2405" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2356.5,-163.5C2356.5,-163.5 2403.5,-163.5 2403.5,-163.5 2409.5,-163.5 2415.5,-169.5 2415.5,-175.5 2415.5,-175.5 2415.5,-187.5 2415.5,-187.5 2415.5,-193.5 2409.5,-199.5 2403.5,-199.5 2403.5,-199.5 2356.5,-199.5 2356.5,-199.5 2350.5,-199.5 2344.5,-193.5 2344.5,-187.5 2344.5,-187.5 2344.5,-175.5 2344.5,-175.5 2344.5,-169.5 2350.5,-163.5 2356.5,-163.5"/>
<text text-anchor="middle" x="2380" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2401.68,-294.37C2397.5,-272.78 2390.25,-235.41 2385.3,-209.85"/>
<polygon fill="black" stroke="black" points="2388.67,-208.85 2383.33,-199.7 2381.8,-210.18 2388.67,-208.85"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2144,-163.5C2144,-163.5 2200,-163.5 2200,-163.5 2206,-163.5 2212,-169.5 2212,-175.5 2212,-175.5 2212,-187.5 2212,-187.5 2212,-193.5 2206,-199.5 2200,-199.5 2200,-199.5 2144,-199.5 2144,-199.5 2138,-199.5 2132,-193.5 2132,-187.5 2132,-187.5 2132,-175.5 2132,-175.5 2132,-169.5 2138,-163.5 2144,-163.5"/>
<text text-anchor="middle" x="2172" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1929,-163.5C1929,-163.5 1985,-163.5 1985,-163.5 1991,-163.5 1997,-169.5 1997,-175.5 1997,-175.5 1997,-187.5 1997,-187.5 1997,-193.5 1991,-199.5 1985,-199.5 1985,-199.5 1929,-199.5 1929,-199.5 1923,-199.5 1917,-193.5 1917,-187.5 1917,-187.5 1917,-175.5 1917,-175.5 1917,-169.5 1923,-163.5 1929,-163.5"/>
<text text-anchor="middle" x="1957" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2456,-163.5C2456,-163.5 2512,-163.5 2512,-163.5 2518,-163.5 2524,-169.5 2524,-175.5 2524,-175.5 2524,-187.5 2524,-187.5 2524,-193.5 2518,-199.5 2512,-199.5 2512,-199.5 2456,-199.5 2456,-199.5 2450,-199.5 2444,-193.5 2444,-187.5 2444,-187.5 2444,-175.5 2444,-175.5 2444,-169.5 2450,-163.5 2456,-163.5"/>
<text text-anchor="middle" x="2484" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2258,-163.5C2258,-163.5 2314,-163.5 2314,-163.5 2320,-163.5 2326,-169.5 2326,-175.5 2326,-175.5 2326,-187.5 2326,-187.5 2326,-193.5 2320,-199.5 2314,-199.5 2314,-199.5 2258,-199.5 2258,-199.5 2252,-199.5 2246,-193.5 2246,-187.5 2246,-187.5 2246,-175.5 2246,-175.5 2246,-169.5 2252,-163.5 2258,-163.5"/>
<text text-anchor="middle" x="2286" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu0_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2242,-294.5C2242,-294.5 2326,-294.5 2326,-294.5 2332,-294.5 2338,-300.5 2338,-306.5 2338,-306.5 2338,-318.5 2338,-318.5 2338,-324.5 2332,-330.5 2326,-330.5 2326,-330.5 2242,-330.5 2242,-330.5 2236,-330.5 2230,-324.5 2230,-318.5 2230,-318.5 2230,-306.5 2230,-306.5 2230,-300.5 2236,-294.5 2242,-294.5"/>
<text text-anchor="middle" x="2284" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2262.37,-286.59C2240.2,-261.05 2206.29,-222 2186.93,-199.7"/>
<polygon fill="black" stroke="black" points="2259.93,-289.11 2269.13,-294.37 2265.21,-284.52 2259.93,-289.11"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2255.28,-288.6C2245.01,-281.52 2233,-274.43 2221,-270 2140.74,-240.36 2108.1,-280.92 2030,-246 2006.38,-235.44 1984.76,-214.61 1971.28,-199.68"/>
<polygon fill="black" stroke="black" points="2253.3,-291.48 2263.46,-294.48 2257.38,-285.8 2253.3,-291.48"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2325.1,-289.69C2338.06,-283.09 2352.51,-276.01 2366,-270 2392.99,-257.98 2403.76,-262.9 2428,-246 2446.09,-233.39 2462.21,-213.76 2472.45,-199.66"/>
<polygon fill="black" stroke="black" points="2323.26,-286.71 2315.97,-294.39 2326.46,-292.93 2323.26,-286.71"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2284.42,-284.23C2284.82,-258.7 2285.4,-221.32 2285.73,-199.7"/>
<polygon fill="black" stroke="black" points="2280.92,-284.32 2284.27,-294.37 2287.92,-284.43 2280.92,-284.32"/>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu0_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2106,-294.5C2106,-294.5 2200,-294.5 2200,-294.5 2206,-294.5 2212,-300.5 2212,-306.5 2212,-306.5 2212,-318.5 2212,-318.5 2212,-324.5 2206,-330.5 2200,-330.5 2200,-330.5 2106,-330.5 2106,-330.5 2100,-330.5 2094,-324.5 2094,-318.5 2094,-318.5 2094,-306.5 2094,-306.5 2094,-300.5 2100,-294.5 2106,-294.5"/>
<text text-anchor="middle" x="2153" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1701.5,-163.5C1701.5,-163.5 1748.5,-163.5 1748.5,-163.5 1754.5,-163.5 1760.5,-169.5 1760.5,-175.5 1760.5,-175.5 1760.5,-187.5 1760.5,-187.5 1760.5,-193.5 1754.5,-199.5 1748.5,-199.5 1748.5,-199.5 1701.5,-199.5 1701.5,-199.5 1695.5,-199.5 1689.5,-193.5 1689.5,-187.5 1689.5,-187.5 1689.5,-175.5 1689.5,-175.5 1689.5,-169.5 1695.5,-163.5 1701.5,-163.5"/>
<text text-anchor="middle" x="1725" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M2129.92,-294.5C2116.6,-285.61 2099.14,-275.48 2082,-270 1968.51,-233.73 1926.84,-287.08 1815,-246 1791.09,-237.22 1767.7,-220.38 1750.75,-206.25"/>
<polygon fill="black" stroke="black" points="1752.85,-203.44 1742.98,-199.58 1748.29,-208.75 1752.85,-203.44"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1603,-163.5C1603,-163.5 1659,-163.5 1659,-163.5 1665,-163.5 1671,-169.5 1671,-175.5 1671,-175.5 1671,-187.5 1671,-187.5 1671,-193.5 1665,-199.5 1659,-199.5 1659,-199.5 1603,-199.5 1603,-199.5 1597,-199.5 1591,-193.5 1591,-187.5 1591,-187.5 1591,-175.5 1591,-175.5 1591,-169.5 1597,-163.5 1603,-163.5"/>
<text text-anchor="middle" x="1631" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node18" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1796.5,-294.5C1796.5,-294.5 1867.5,-294.5 1867.5,-294.5 1873.5,-294.5 1879.5,-300.5 1879.5,-306.5 1879.5,-306.5 1879.5,-318.5 1879.5,-318.5 1879.5,-324.5 1873.5,-330.5 1867.5,-330.5 1867.5,-330.5 1796.5,-330.5 1796.5,-330.5 1790.5,-330.5 1784.5,-324.5 1784.5,-318.5 1784.5,-318.5 1784.5,-306.5 1784.5,-306.5 1784.5,-300.5 1790.5,-294.5 1796.5,-294.5"/>
<text text-anchor="middle" x="1832" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node19" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1982.5,-294.5C1982.5,-294.5 2057.5,-294.5 2057.5,-294.5 2063.5,-294.5 2069.5,-300.5 2069.5,-306.5 2069.5,-306.5 2069.5,-318.5 2069.5,-318.5 2069.5,-324.5 2063.5,-330.5 2057.5,-330.5 2057.5,-330.5 1982.5,-330.5 1982.5,-330.5 1976.5,-330.5 1970.5,-324.5 1970.5,-318.5 1970.5,-318.5 1970.5,-306.5 1970.5,-306.5 1970.5,-300.5 1976.5,-294.5 1982.5,-294.5"/>
<text text-anchor="middle" x="2020" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node20" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1910,-294.5C1910,-294.5 1940,-294.5 1940,-294.5 1946,-294.5 1952,-300.5 1952,-306.5 1952,-306.5 1952,-318.5 1952,-318.5 1952,-324.5 1946,-330.5 1940,-330.5 1940,-330.5 1910,-330.5 1910,-330.5 1904,-330.5 1898,-324.5 1898,-318.5 1898,-318.5 1898,-306.5 1898,-306.5 1898,-300.5 1904,-294.5 1910,-294.5"/>
<text text-anchor="middle" x="1925" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node21" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M166,-294.5C166,-294.5 228,-294.5 228,-294.5 234,-294.5 240,-300.5 240,-306.5 240,-306.5 240,-318.5 240,-318.5 240,-324.5 234,-330.5 228,-330.5 228,-330.5 166,-330.5 166,-330.5 160,-330.5 154,-324.5 154,-318.5 154,-318.5 154,-306.5 154,-306.5 154,-300.5 160,-294.5 166,-294.5"/>
<text text-anchor="middle" x="197" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M335.5,-163.5C335.5,-163.5 382.5,-163.5 382.5,-163.5 388.5,-163.5 394.5,-169.5 394.5,-175.5 394.5,-175.5 394.5,-187.5 394.5,-187.5 394.5,-193.5 388.5,-199.5 382.5,-199.5 382.5,-199.5 335.5,-199.5 335.5,-199.5 329.5,-199.5 323.5,-193.5 323.5,-187.5 323.5,-187.5 323.5,-175.5 323.5,-175.5 323.5,-169.5 329.5,-163.5 335.5,-163.5"/>
<text text-anchor="middle" x="359" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M216.86,-294.34C225.71,-286.78 236.3,-277.86 246,-270 273.47,-247.75 305.38,-223.15 328.26,-205.72"/>
<polygon fill="black" stroke="black" points="330.42,-208.48 336.26,-199.64 326.18,-202.91 330.42,-208.48"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node22" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M56.5,-294.5C56.5,-294.5 123.5,-294.5 123.5,-294.5 129.5,-294.5 135.5,-300.5 135.5,-306.5 135.5,-306.5 135.5,-318.5 135.5,-318.5 135.5,-324.5 129.5,-330.5 123.5,-330.5 123.5,-330.5 56.5,-330.5 56.5,-330.5 50.5,-330.5 44.5,-324.5 44.5,-318.5 44.5,-318.5 44.5,-306.5 44.5,-306.5 44.5,-300.5 50.5,-294.5 56.5,-294.5"/>
<text text-anchor="middle" x="90" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M103.5,-163.5C103.5,-163.5 150.5,-163.5 150.5,-163.5 156.5,-163.5 162.5,-169.5 162.5,-175.5 162.5,-175.5 162.5,-187.5 162.5,-187.5 162.5,-193.5 156.5,-199.5 150.5,-199.5 150.5,-199.5 103.5,-199.5 103.5,-199.5 97.5,-199.5 91.5,-193.5 91.5,-187.5 91.5,-187.5 91.5,-175.5 91.5,-175.5 91.5,-169.5 97.5,-163.5 103.5,-163.5"/>
<text text-anchor="middle" x="127" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M94.91,-294.37C101.13,-272.68 111.92,-235.08 119.25,-209.51"/>
<polygon fill="black" stroke="black" points="122.67,-210.28 122.07,-199.7 115.94,-208.35 122.67,-210.28"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node23" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M864,-294.5C864,-294.5 894,-294.5 894,-294.5 900,-294.5 906,-300.5 906,-306.5 906,-306.5 906,-318.5 906,-318.5 906,-324.5 900,-330.5 894,-330.5 894,-330.5 864,-330.5 864,-330.5 858,-330.5 852,-324.5 852,-318.5 852,-318.5 852,-306.5 852,-306.5 852,-300.5 858,-294.5 864,-294.5"/>
<text text-anchor="middle" x="879" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node29" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M697.5,-163.5C697.5,-163.5 744.5,-163.5 744.5,-163.5 750.5,-163.5 756.5,-169.5 756.5,-175.5 756.5,-175.5 756.5,-187.5 756.5,-187.5 756.5,-193.5 750.5,-199.5 744.5,-199.5 744.5,-199.5 697.5,-199.5 697.5,-199.5 691.5,-199.5 685.5,-193.5 685.5,-187.5 685.5,-187.5 685.5,-175.5 685.5,-175.5 685.5,-169.5 691.5,-163.5 697.5,-163.5"/>
<text text-anchor="middle" x="721" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M857.01,-294.44C847.03,-286.83 835.02,-277.82 824,-270 808.32,-258.87 803.03,-257.99 788,-246 772.85,-233.92 757.07,-219.08 744.63,-206.79"/>
<polygon fill="black" stroke="black" points="746.89,-204.11 737.35,-199.52 741.95,-209.06 746.89,-204.11"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node24" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1039,-294.5C1039,-294.5 1069,-294.5 1069,-294.5 1075,-294.5 1081,-300.5 1081,-306.5 1081,-306.5 1081,-318.5 1081,-318.5 1081,-324.5 1075,-330.5 1069,-330.5 1069,-330.5 1039,-330.5 1039,-330.5 1033,-330.5 1027,-324.5 1027,-318.5 1027,-318.5 1027,-306.5 1027,-306.5 1027,-300.5 1033,-294.5 1039,-294.5"/>
<text text-anchor="middle" x="1054" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node31" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M910.5,-163.5C910.5,-163.5 957.5,-163.5 957.5,-163.5 963.5,-163.5 969.5,-169.5 969.5,-175.5 969.5,-175.5 969.5,-187.5 969.5,-187.5 969.5,-193.5 963.5,-199.5 957.5,-199.5 957.5,-199.5 910.5,-199.5 910.5,-199.5 904.5,-199.5 898.5,-193.5 898.5,-187.5 898.5,-187.5 898.5,-175.5 898.5,-175.5 898.5,-169.5 904.5,-163.5 910.5,-163.5"/>
<text text-anchor="middle" x="934" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1037.26,-294.42C1024.47,-281.29 1006.47,-262.64 991,-246 979.28,-233.39 966.46,-219.15 955.95,-207.35"/>
<polygon fill="black" stroke="black" points="958.34,-204.77 949.08,-199.62 953.11,-209.42 958.34,-204.77"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M425,-163.5C425,-163.5 481,-163.5 481,-163.5 487,-163.5 493,-169.5 493,-175.5 493,-175.5 493,-187.5 493,-187.5 493,-193.5 487,-199.5 481,-199.5 481,-199.5 425,-199.5 425,-199.5 419,-199.5 413,-193.5 413,-187.5 413,-187.5 413,-175.5 413,-175.5 413,-169.5 419,-163.5 425,-163.5"/>
<text text-anchor="middle" x="453" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M193,-163.5C193,-163.5 249,-163.5 249,-163.5 255,-163.5 261,-169.5 261,-175.5 261,-175.5 261,-187.5 261,-187.5 261,-193.5 255,-199.5 249,-199.5 249,-199.5 193,-199.5 193,-199.5 187,-199.5 181,-193.5 181,-187.5 181,-187.5 181,-175.5 181,-175.5 181,-169.5 187,-163.5 193,-163.5"/>
<text text-anchor="middle" x="221" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node30" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M599,-163.5C599,-163.5 655,-163.5 655,-163.5 661,-163.5 667,-169.5 667,-175.5 667,-175.5 667,-187.5 667,-187.5 667,-193.5 661,-199.5 655,-199.5 655,-199.5 599,-199.5 599,-199.5 593,-199.5 587,-193.5 587,-187.5 587,-187.5 587,-175.5 587,-175.5 587,-169.5 593,-163.5 599,-163.5"/>
<text text-anchor="middle" x="627" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node32" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M812,-163.5C812,-163.5 868,-163.5 868,-163.5 874,-163.5 880,-169.5 880,-175.5 880,-175.5 880,-187.5 880,-187.5 880,-193.5 874,-199.5 868,-199.5 868,-199.5 812,-199.5 812,-199.5 806,-199.5 800,-193.5 800,-187.5 800,-187.5 800,-175.5 800,-175.5 800,-169.5 806,-163.5 812,-163.5"/>
<text text-anchor="middle" x="840" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports -->
<g id="node33" class="node">
<title>system_cpu1_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M580,-294.5C580,-294.5 664,-294.5 664,-294.5 670,-294.5 676,-300.5 676,-306.5 676,-306.5 676,-318.5 676,-318.5 676,-324.5 670,-330.5 664,-330.5 664,-330.5 580,-330.5 580,-330.5 574,-330.5 568,-324.5 568,-318.5 568,-318.5 568,-306.5 568,-306.5 568,-300.5 574,-294.5 580,-294.5"/>
<text text-anchor="middle" x="622" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M591.51,-288.23C558.13,-262.75 505.38,-222.48 475.53,-199.7"/>
<polygon fill="black" stroke="black" points="589.49,-291.08 599.56,-294.37 593.73,-285.52 589.49,-291.08"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M592.16,-288.63C581.33,-281.47 568.63,-274.32 556,-270 452.48,-234.6 413.55,-284.14 311,-246 283.22,-235.67 256.09,-214.57 239,-199.53"/>
<polygon fill="black" stroke="black" points="590.2,-291.53 600.42,-294.32 594.17,-285.76 590.2,-291.53"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M623.06,-284.23C624.05,-258.7 625.5,-221.32 626.33,-199.7"/>
<polygon fill="black" stroke="black" points="619.55,-284.24 622.66,-294.37 626.55,-284.51 619.55,-284.24"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M652.69,-288.59C662.63,-281.92 673.95,-275.07 685,-270 720.29,-253.8 735,-264.75 769,-246 790.87,-233.94 811.64,-214.02 825,-199.7"/>
<polygon fill="black" stroke="black" points="650.59,-285.79 644.36,-294.36 654.57,-291.55 650.59,-285.79"/>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports -->
<g id="node34" class="node">
<title>system_cpu1_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M706,-294.5C706,-294.5 800,-294.5 800,-294.5 806,-294.5 812,-300.5 812,-306.5 812,-306.5 812,-318.5 812,-318.5 812,-324.5 806,-330.5 800,-330.5 800,-330.5 706,-330.5 706,-330.5 700,-330.5 694,-324.5 694,-318.5 694,-318.5 694,-306.5 694,-306.5 694,-300.5 700,-294.5 706,-294.5"/>
<text text-anchor="middle" x="753" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node35" class="node">
<title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1015.5,-163.5C1015.5,-163.5 1062.5,-163.5 1062.5,-163.5 1068.5,-163.5 1074.5,-169.5 1074.5,-175.5 1074.5,-175.5 1074.5,-187.5 1074.5,-187.5 1074.5,-193.5 1068.5,-199.5 1062.5,-199.5 1062.5,-199.5 1015.5,-199.5 1015.5,-199.5 1009.5,-199.5 1003.5,-193.5 1003.5,-187.5 1003.5,-187.5 1003.5,-175.5 1003.5,-175.5 1003.5,-169.5 1009.5,-163.5 1015.5,-163.5"/>
<text text-anchor="middle" x="1039" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M783.56,-294.35C799.86,-285.87 820.53,-276.16 840,-270 901.03,-250.7 925.93,-276.87 982,-246 998.29,-237.03 1012.3,-221.59 1022.36,-208.19"/>
<polygon fill="black" stroke="black" points="1025.42,-209.93 1028.39,-199.76 1019.72,-205.86 1025.42,-209.93"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node36" class="node">
<title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1105,-163.5C1105,-163.5 1161,-163.5 1161,-163.5 1167,-163.5 1173,-169.5 1173,-175.5 1173,-175.5 1173,-187.5 1173,-187.5 1173,-193.5 1167,-199.5 1161,-199.5 1161,-199.5 1105,-199.5 1105,-199.5 1099,-199.5 1093,-193.5 1093,-187.5 1093,-187.5 1093,-175.5 1093,-175.5 1093,-169.5 1099,-163.5 1105,-163.5"/>
<text text-anchor="middle" x="1133" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node37" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M270.5,-294.5C270.5,-294.5 341.5,-294.5 341.5,-294.5 347.5,-294.5 353.5,-300.5 353.5,-306.5 353.5,-306.5 353.5,-318.5 353.5,-318.5 353.5,-324.5 347.5,-330.5 341.5,-330.5 341.5,-330.5 270.5,-330.5 270.5,-330.5 264.5,-330.5 258.5,-324.5 258.5,-318.5 258.5,-318.5 258.5,-306.5 258.5,-306.5 258.5,-300.5 264.5,-294.5 270.5,-294.5"/>
<text text-anchor="middle" x="306" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node38" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M456.5,-294.5C456.5,-294.5 531.5,-294.5 531.5,-294.5 537.5,-294.5 543.5,-300.5 543.5,-306.5 543.5,-306.5 543.5,-318.5 543.5,-318.5 543.5,-324.5 537.5,-330.5 531.5,-330.5 531.5,-330.5 456.5,-330.5 456.5,-330.5 450.5,-330.5 444.5,-324.5 444.5,-318.5 444.5,-318.5 444.5,-306.5 444.5,-306.5 444.5,-300.5 450.5,-294.5 456.5,-294.5"/>
<text text-anchor="middle" x="494" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node39" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M384,-294.5C384,-294.5 414,-294.5 414,-294.5 420,-294.5 426,-300.5 426,-306.5 426,-306.5 426,-318.5 426,-318.5 426,-324.5 420,-330.5 414,-330.5 414,-330.5 384,-330.5 384,-330.5 378,-330.5 372,-324.5 372,-318.5 372,-318.5 372,-306.5 372,-306.5 372,-300.5 378,-294.5 384,-294.5"/>
<text text-anchor="middle" x="399" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M779.28,-527.85C785.14,-525.87 791.14,-524.17 797,-523 810.4,-520.33 1770.25,-523.44 1781,-515 1838.34,-469.99 1836.94,-370.55 1833.8,-330.61"/>
<polygon fill="black" stroke="black" points="777.78,-524.67 769.59,-531.39 780.19,-531.24 777.78,-524.67"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M669.46,-546.6C569.43,-543.08 386.01,-534.09 363,-515 306.62,-468.22 303.68,-370.25 304.98,-330.65"/>
<polygon fill="black" stroke="black" points="669.64,-550.11 679.75,-546.96 669.88,-543.12 669.64,-550.11"/>
</g>
<!-- system_l3_mem_side -->
<g id="node43" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M653,-32.5C653,-32.5 709,-32.5 709,-32.5 715,-32.5 721,-38.5 721,-44.5 721,-44.5 721,-56.5 721,-56.5 721,-62.5 715,-68.5 709,-68.5 709,-68.5 653,-68.5 653,-68.5 647,-68.5 641,-62.5 641,-56.5 641,-56.5 641,-44.5 641,-44.5 641,-38.5 647,-32.5 653,-32.5"/>
<text text-anchor="middle" x="681" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M669.74,-547.81C500.47,-545.67 53.81,-537.88 32,-515 -24.89,-455.33 14.98,-198.94 79,-147 165.9,-76.5 520.11,-57.31 640.63,-52.76"/>
<polygon fill="black" stroke="black" points="669.71,-551.31 679.76,-547.93 669.8,-544.31 669.71,-551.31"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node41" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M818,-531.5C818,-531.5 912,-531.5 912,-531.5 918,-531.5 924,-537.5 924,-543.5 924,-543.5 924,-555.5 924,-555.5 924,-561.5 918,-567.5 912,-567.5 912,-567.5 818,-567.5 818,-567.5 812,-567.5 806,-561.5 806,-555.5 806,-555.5 806,-543.5 806,-543.5 806,-537.5 812,-531.5 818,-531.5"/>
<text text-anchor="middle" x="865" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M924.1,-548.6C1146.12,-548.73 1919.75,-546.9 1961,-515 2014.81,-473.39 2021.52,-385.37 2021.21,-340.71"/>
<polygon fill="black" stroke="black" points="2024.7,-340.53 2021.01,-330.6 2017.7,-340.67 2024.7,-340.53"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M924.3,-548.6C1137.2,-548.7 1852.39,-546.68 1889,-515 1939.02,-471.71 1935.33,-384.83 1929.59,-340.65"/>
<polygon fill="black" stroke="black" points="1933.04,-340.04 1928.16,-330.64 1926.11,-341.03 1933.04,-340.04"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M826.08,-531.44C816.73,-528.03 806.65,-524.92 797,-523 783.86,-520.39 566.64,-523.14 556,-515 501.74,-473.52 493.64,-385.44 493.24,-340.74"/>
<polygon fill="black" stroke="black" points="496.74,-340.63 493.27,-330.62 489.74,-340.61 496.74,-340.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M826.46,-531.49C817,-528.04 806.78,-524.89 797,-523 777.3,-519.2 451.27,-528.01 436,-515 385.6,-472.06 388.93,-385.02 394.5,-340.73"/>
<polygon fill="black" stroke="black" points="397.99,-341.08 395.9,-330.69 391.06,-340.11 397.99,-341.08"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node48" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M1222,-294.5C1222,-294.5 1252,-294.5 1252,-294.5 1258,-294.5 1264,-300.5 1264,-306.5 1264,-306.5 1264,-318.5 1264,-318.5 1264,-324.5 1258,-330.5 1252,-330.5 1252,-330.5 1222,-330.5 1222,-330.5 1216,-330.5 1210,-324.5 1210,-318.5 1210,-318.5 1210,-306.5 1210,-306.5 1210,-300.5 1216,-294.5 1222,-294.5"/>
<text text-anchor="middle" x="1237" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M924.17,-545.55C1008.48,-540.83 1155.14,-530.5 1174,-515 1226.71,-471.68 1236.08,-384.82 1237.26,-340.64"/>
<polygon fill="black" stroke="black" points="1240.76,-340.68 1237.41,-330.63 1233.76,-340.58 1240.76,-340.68"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node42" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M751.5,-32.5C751.5,-32.5 798.5,-32.5 798.5,-32.5 804.5,-32.5 810.5,-38.5 810.5,-44.5 810.5,-44.5 810.5,-56.5 810.5,-56.5 810.5,-62.5 804.5,-68.5 798.5,-68.5 798.5,-68.5 751.5,-68.5 751.5,-68.5 745.5,-68.5 739.5,-62.5 739.5,-56.5 739.5,-56.5 739.5,-44.5 739.5,-44.5 739.5,-38.5 745.5,-32.5 751.5,-32.5"/>
<text text-anchor="middle" x="775" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tollcbus_cpu_side_ports -->
<g id="node44" class="node">
<title>system_tollcbus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1314,-294.5C1314,-294.5 1398,-294.5 1398,-294.5 1404,-294.5 1410,-300.5 1410,-306.5 1410,-306.5 1410,-318.5 1410,-318.5 1410,-324.5 1404,-330.5 1398,-330.5 1398,-330.5 1314,-330.5 1314,-330.5 1308,-330.5 1302,-324.5 1302,-318.5 1302,-318.5 1302,-306.5 1302,-306.5 1302,-300.5 1308,-294.5 1314,-294.5"/>
<text text-anchor="middle" x="1356" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge28" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1386.68,-288.55C1396.62,-281.88 1407.94,-275.04 1419,-270 1455.11,-253.55 1468,-260.33 1505,-246 1539.04,-232.82 1576.14,-213.47 1601.2,-199.6"/>
<polygon fill="black" stroke="black" points="1384.57,-285.75 1378.34,-294.32 1388.55,-291.51 1384.57,-285.75"/>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side -->
<g id="edge29" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1321.07,-289.05C1311.1,-282.78 1300.18,-276.03 1290,-270 1247.18,-244.63 1196.77,-216.91 1164.85,-199.61"/>
<polygon fill="black" stroke="black" points="1319.22,-292.03 1329.54,-294.42 1322.96,-286.11 1319.22,-292.03"/>
</g>
<!-- system_tollcbus_mem_side_ports -->
<g id="node45" class="node">
<title>system_tollcbus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1440,-294.5C1440,-294.5 1534,-294.5 1534,-294.5 1540,-294.5 1546,-300.5 1546,-306.5 1546,-306.5 1546,-318.5 1546,-318.5 1546,-324.5 1540,-330.5 1534,-330.5 1534,-330.5 1440,-330.5 1440,-330.5 1434,-330.5 1428,-324.5 1428,-318.5 1428,-318.5 1428,-306.5 1428,-306.5 1428,-300.5 1434,-294.5 1440,-294.5"/>
<text text-anchor="middle" x="1487" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_monitor_cpu_side_port -->
<g id="node47" class="node">
<title>system_monitor_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M1275.5,-163.5C1275.5,-163.5 1352.5,-163.5 1352.5,-163.5 1358.5,-163.5 1364.5,-169.5 1364.5,-175.5 1364.5,-175.5 1364.5,-187.5 1364.5,-187.5 1364.5,-193.5 1358.5,-199.5 1352.5,-199.5 1352.5,-199.5 1275.5,-199.5 1275.5,-199.5 1269.5,-199.5 1263.5,-193.5 1263.5,-187.5 1263.5,-187.5 1263.5,-175.5 1263.5,-175.5 1263.5,-169.5 1269.5,-163.5 1275.5,-163.5"/>
<text text-anchor="middle" x="1314" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_tollcbus_mem_side_ports&#45;&gt;system_monitor_cpu_side_port -->
<g id="edge30" class="edge">
<title>system_tollcbus_mem_side_ports&#45;&gt;system_monitor_cpu_side_port</title>
<path fill="none" stroke="black" d="M1459.75,-294.38C1447.41,-286.75 1432.57,-277.75 1419,-270 1399.32,-258.76 1392.02,-259.75 1374,-246 1359.36,-234.83 1345.11,-219.97 1334.18,-207.44"/>
<polygon fill="black" stroke="black" points="1336.65,-204.94 1327.5,-199.6 1331.32,-209.48 1336.65,-204.94"/>
</g>
<!-- system_monitor_mem_side_port -->
<g id="node46" class="node">
<title>system_monitor_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M1394.5,-163.5C1394.5,-163.5 1481.5,-163.5 1481.5,-163.5 1487.5,-163.5 1493.5,-169.5 1493.5,-175.5 1493.5,-175.5 1493.5,-187.5 1493.5,-187.5 1493.5,-193.5 1487.5,-199.5 1481.5,-199.5 1481.5,-199.5 1394.5,-199.5 1394.5,-199.5 1388.5,-199.5 1382.5,-193.5 1382.5,-187.5 1382.5,-187.5 1382.5,-175.5 1382.5,-175.5 1382.5,-169.5 1388.5,-163.5 1394.5,-163.5"/>
<text text-anchor="middle" x="1438" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_monitor_mem_side_port&#45;&gt;system_l3_cpu_side -->
<g id="edge31" class="edge">
<title>system_monitor_mem_side_port&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M1410.2,-163.44C1399.26,-157.4 1386.38,-151.1 1374,-147 1174.89,-80.98 922.96,-59.88 820.97,-53.77"/>
<polygon fill="black" stroke="black" points="820.9,-50.26 810.72,-53.17 820.5,-57.25 820.9,-50.26"/>
</g>
</g>
</svg>
