Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5DFB14248D7;
	Thu, 30 Jul 2026 11:56:16 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1785412576; cv=none; b=PLSSqHdF+pve+VFwz66/rMrN96zwI1dBBo+rLLnNx6MIUC9a18rxrbAoZO3IwpQ8/sl5HQ+JxsgRtCxeElORTsiPyfea2WHthMUNaCclvj/2QW96FzjTOL0PwUuxIPZzlDI4xvO1c6POYobvWH6kBPyFNlD9XNiBtXJ5ZeQThj4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1785412576; c=relaxed/simple;
	bh=qFIiBev/ctkKfPnh6vT+JvDlQOsFWwq9g+Dhs74ikNo=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=RIwn1ZeLZDKbMkPB5hxy10VE7mHgEekBBLMHxib7vRv12J0IIH86WgNHSpdoSd6njKHMHoyKf8tgHYzKlCZhLA3eSE9GpCi5fVeHt/LsX8wOi+Fx+oOt2VcSgUldpCTTJbjT7AY0fNViPTz9+TBIodh8D8cIxf+yjzlSj7iRRjI=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=M9U59cwM; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="M9U59cwM"
Received: by smtp.kernel.org (Postfix) with ESMTPS id 28A12C32786;
	Thu, 30 Jul 2026 11:56:16 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1785412576;
	bh=qFIiBev/ctkKfPnh6vT+JvDlQOsFWwq9g+Dhs74ikNo=;
	h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From;
	b=M9U59cwMNtnMdJGebLlhH1k0+QJ3tV8m4H/a3JtSU9y3oK2iMoH4KCzi6mk0b9Hv7
	 472McUrVIA83jh8xgywUng7973INE3xSXw242R8gl/vABJ84+4kTCAnmqIf0Gh+8UG
	 mKgGlE5DyeaocBj9uf4vqT+I+0miUpCZQUZWQ2IOxrj+T2/1AJTZ4T9UElUoih7lhR
	 +Z1jQw/naW9ZEcEHAD05+r41XBM2w1T5JvzYP/TPhO4kLVW0Z0xTR08lsoadYlXkrN
	 WnMOGrLRlG5mhtINfqoA+Udlt0O3Z1D+MFpjEasydFPzLXl55lmw2VEmUQdzJgl+rI
	 MdQfIMCDQnDUw==
Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 125A5C55162;
	Thu, 30 Jul 2026 11:56:16 +0000 (UTC)
From: Manivannan Sadhasivam via B4 Relay <devnull+manivannan.sadhasivam.oss.qualcomm.com@kernel.org>
Date: Thu, 30 Jul 2026 13:55:50 +0200
Subject: [PATCH 09/22] arm64: dts: qcom: sm8450: Fix the PCIe iommu-map
 entries
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260730-iommu-map-fix-v1-9-83405d37ba41@oss.qualcomm.com>
References: <20260730-iommu-map-fix-v1-0-83405d37ba41@oss.qualcomm.com>
In-Reply-To: <20260730-iommu-map-fix-v1-0-83405d37ba41@oss.qualcomm.com>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Manivannan Sadhasivam <mani@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, 
 linux-kernel@vger.kernel.org, 
 Bjorn Andersson <bjorn.andersson@oss.qualcomm.com>, 
 Krzysztof Kozlowski <krzk@kernel.org>, 
 Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>, 
 Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com>
X-Mailer: b4 0.15.2
X-Developer-Signature: v=1; a=openpgp-sha256; l=1663;
 i=manivannan.sadhasivam@oss.qualcomm.com; h=from:subject:message-id;
 bh=XJ2fAfEP1qv4oz89JwchOvEF0TiyKfoBSeXCteD+foY=;
 b=owEBbQGS/pANAwAKAVWfEeb+kc71AcsmYgBqazvYMAQIDyhKjXyB07u7HxOXNVNkhf1BEjfiz
 bIrLh07Z5WJATMEAAEKAB0WIQRnpUMqgUjL2KRYJ5dVnxHm/pHO9QUCams72AAKCRBVnxHm/pHO
 9eJECACZTJ4oND+LYPIUqFNIpKfMLTLx89TYfdATqVJL3r+10fUXCrBRfVeyZUUuvvitL9aksip
 m39sF4cPDVJfyFM8O9TVeVvIwbKOwICrDC3X2unpsPvnSkA5lnsPFdw+K1hmmAvXtSHsJlB0eAe
 +zvQtbb+Z2MwoofYaJmtqozrErt3wZtz1oaq2mne/3Lok1L9At4XmcsjKp6wHM/kTD/+lSa4LdD
 iCHxpPNX2Y93EdbH74s2rwkxD0PDeqao+mSPSqZgQPA6uk3dkQjT3gyI9PES2SS6A6VNd7wf5Nc
 uDlzuOcyq9N8+r36HuAKqh8BmA4T8yirvSbmbYY+3i/1qBGp
X-Developer-Key: i=manivannan.sadhasivam@oss.qualcomm.com; a=openpgp;
 fpr=C668AEC3C3188E4C611465E7488550E901166008
X-Endpoint-Received: by B4 Relay for
 manivannan.sadhasivam@oss.qualcomm.com/default with auth_id=461
X-Original-From: Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com>
Reply-To: manivannan.sadhasivam@oss.qualcomm.com

From: Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com>

The IOMMU provider apps_smmu uses '#iommu-cells = <2>', but the PCIe
iommu-map entries specify only one cell for the SID, omitting the SID
mask. This went unnoticed until the OF core started warning with commit
ccb2fd725d41 ("of: Respect #{iommu,msi}-cells in maps"):

  iommu-map has 1-cell entries targeting 2-cell #iommu-cells, treating as 1-cell output

So fix the entries to match the provider's '#iommu-cells' property.

Fixes: 7b09b1b47335 ("arm64: dts: qcom: sm8450: add PCIe0 RC device")
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com>
---
 arch/arm64/boot/dts/qcom/sm8450.dtsi | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi
index 56cb6e959e4e..18ab94de4ac9 100644
--- a/arch/arm64/boot/dts/qcom/sm8450.dtsi
+++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi
@@ -2023,8 +2023,8 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
 				      "aggre0",
 				      "aggre1";
 
-			iommu-map = <0x0   &apps_smmu 0x1c00 0x1>,
-				    <0x100 &apps_smmu 0x1c01 0x1>;
+			iommu-map = <0x0   &apps_smmu 0x1c00 0x0 0x1>,
+				    <0x100 &apps_smmu 0x1c01 0x0 0x1>;
 
 			resets = <&gcc GCC_PCIE_0_BCR>;
 			reset-names = "pci";
@@ -2188,8 +2188,8 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
 				      "ddrss_sf_tbu",
 				      "aggre1";
 
-			iommu-map = <0x0   &apps_smmu 0x1c80 0x1>,
-				    <0x100 &apps_smmu 0x1c81 0x1>;
+			iommu-map = <0x0   &apps_smmu 0x1c80 0x0 0x1>,
+				    <0x100 &apps_smmu 0x1c81 0x0 0x1>;
 
 			resets = <&gcc GCC_PCIE_1_BCR>;
 			reset-names = "pci";

-- 
2.43.0


