[metadata]
name = fbdl
version = attr: fbdl.main.VERSION
description = fbdl
long_description = file: README.md, LICENSE
long_description_content_type = text/markdown
license = GPLv3+
keywords = 
	HDL
	RTL
	VHDL
	FPGA
	Co-simulation
	Software Generation
	SystemVerilog
	Registers
	Hardware Design
	Bus
classifiers = 
	Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
	Topic :: Software Development :: Testing
	Topic :: Software Development :: Quality Assurance
	Topic :: Utilities
	Intended Audience :: End Users/Desktop
	License :: OSI Approved :: GNU General Public License v3 or later (GPLv3+)
author = Micha≈Ç Kruszewski
author_email = mkru@protonmail.com
url = https://github.com/Functional-Bus-Description-Language/PyFBDL

[options]
packages = find:

[options.entry_points]
console_scripts = 
	fbdl = fbdl.main:main

[egg_info]
tag_build = 
tag_date = 0

