Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ailen\Desktop\licenta\tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr\DE10-Standard\HelloNiosIntr\HelloNiosIntr.qsys --block-symbol-file --output-directory=C:\Users\ailen\Desktop\licenta\tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr\DE10-Standard\HelloNiosIntr\HelloNiosIntr --family="MAX 10" --part=Unknown
Progress: Loading HelloNiosIntr/HelloNiosIntr.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module DEBUG
Progress: Adding NiosIntr [altera_nios2_gen2 22.1]
Progress: Parameterizing module NiosIntr
Progress: Adding SRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module SRAM
Progress: Adding TIMER [altera_avalon_timer 22.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: HelloNiosIntr.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ailen\Desktop\licenta\tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr\DE10-Standard\HelloNiosIntr\HelloNiosIntr.qsys --synthesis=VERILOG --output-directory=C:\Users\ailen\Desktop\licenta\tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr\DE10-Standard\HelloNiosIntr\HelloNiosIntr\synthesis --family="MAX 10" --part=Unknown
Progress: Loading HelloNiosIntr/HelloNiosIntr.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module DEBUG
Progress: Adding NiosIntr [altera_nios2_gen2 22.1]
Progress: Parameterizing module NiosIntr
Progress: Adding SRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module SRAM
Progress: Adding TIMER [altera_avalon_timer 22.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: HelloNiosIntr.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: HelloNiosIntr: Generating HelloNiosIntr "HelloNiosIntr" for QUARTUS_SYNTH
Info: DEBUG: Starting RTL generation for module 'HelloNiosIntr_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=HelloNiosIntr_DEBUG --dir=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0002_DEBUG_gen//HelloNiosIntr_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'HelloNiosIntr_DEBUG'
Info: DEBUG: "HelloNiosIntr" instantiated altera_avalon_jtag_uart "DEBUG"
Info: NiosIntr: "HelloNiosIntr" instantiated altera_nios2_gen2 "NiosIntr"
Info: SRAM: Starting RTL generation for module 'HelloNiosIntr_SRAM'
Info: SRAM:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=HelloNiosIntr_SRAM --dir=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0003_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0003_SRAM_gen//HelloNiosIntr_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'HelloNiosIntr_SRAM'
Info: SRAM: "HelloNiosIntr" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: TIMER: Starting RTL generation for module 'HelloNiosIntr_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=HelloNiosIntr_TIMER --dir=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0004_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0004_TIMER_gen//HelloNiosIntr_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'HelloNiosIntr_TIMER'
Info: TIMER: "HelloNiosIntr" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "HelloNiosIntr" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "HelloNiosIntr" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "HelloNiosIntr" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'HelloNiosIntr_NiosIntr_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=HelloNiosIntr_NiosIntr_cpu --dir=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9473_1499873123649812931.dir/0007_cpu_gen//HelloNiosIntr_NiosIntr_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.26 12:41:07 (*) Starting Nios II generation
Info: cpu: # 2023.04.26 12:41:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.26 12:41:07 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.26 12:41:07 (*)     Testbench
Info: cpu: # 2023.04.26 12:41:07 (*)     Instruction decoding
Info: cpu: # 2023.04.26 12:41:07 (*)       Instruction fields
Info: cpu: # 2023.04.26 12:41:07 (*)       Instruction decodes
Info: cpu: # 2023.04.26 12:41:08 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.04.26 12:41:08 (*)       Instruction controls
Info: cpu: # 2023.04.26 12:41:08 (*)     Pipeline frontend
Info: cpu: # 2023.04.26 12:41:08 (*)     Pipeline backend
Info: cpu: # 2023.04.26 12:41:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.26 12:41:09 (*)   Creating plain-text RTL
Info: cpu: # 2023.04.26 12:41:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'HelloNiosIntr_NiosIntr_cpu'
Info: cpu: "NiosIntr" instantiated altera_nios2_gen2_unit "cpu"
Info: NiosIntr_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NiosIntr_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: NiosIntr_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NiosIntr_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: NiosIntr_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NiosIntr_data_master_limiter"
Info: Reusing file C:/Users/ailen/Desktop/licenta/tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr/DE10-Standard/HelloNiosIntr/HelloNiosIntr/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/ailen/Desktop/licenta/tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr/DE10-Standard/HelloNiosIntr/HelloNiosIntr/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ailen/Desktop/licenta/tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr/DE10-Standard/HelloNiosIntr/HelloNiosIntr/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/ailen/Desktop/licenta/tscevers-youtube-channel-main-DE10-Standard-HelloNiosIntr/DE10-Standard/HelloNiosIntr/HelloNiosIntr/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: HelloNiosIntr: Done "HelloNiosIntr" with 29 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
