{
	"author": "Douglas J. Smith",
	"booktitle": "Proceedings of the 33rd Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/Smith96",
	"doi": "10.1145/240518.240664",
	"ee": "http://doi.acm.org/10.1145/240518.240664",
	"pages": "771-776",
	"publisher": "ACM Press",
	"stemmed": [
		"vhdl",
		"verilog",
		"compar",
		"contrast",
		"plus",
		"model",
		"exampl",
		"written",
		"in",
		"vhdl",
		"verilog",
		"and",
		"c"
	],
	"tag": [
		"c"
	],
	"title": "VHDL & Verilog Compared & Contrasted â€” Plus Modeled Example Written in VHDL, Verilog and C",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1996
}