# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: D:\ownCloud\Ecografo\FPGA\pruebas\de10nano\vgaHdmi_chip\quartus\vgaHdmi_PinBackupv2.csv
# Generated on: Thu Jul 20 17:21:21 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
HDMI_I2C_SCL,Output,PIN_U10,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_I2C_SDA,Bidir,PIN_AA4,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_I2S0,Output,PIN_T13,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_LRCLK,Output,PIN_T11,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_MCLK,Output,PIN_U11,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_SCLK,Output,PIN_T12,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_CLK,Output,PIN_AG5,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_DE,Output,PIN_AD19,4A,B4A_N0,,,,,,,,,,,,,,
HDMI_TX_D[0],Output,PIN_AD12,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[1],Output,PIN_AE12,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[2],Output,PIN_W8,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_TX_D[3],Output,PIN_Y8,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_TX_D[4],Output,PIN_AD11,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[5],Output,PIN_AD10,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[6],Output,PIN_AE11,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[7],Output,PIN_Y5,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_TX_D[8],Output,PIN_AF10,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[9],Output,PIN_Y4,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_TX_D[10],Output,PIN_AE9,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[11],Output,PIN_AB4,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_TX_D[12],Output,PIN_AE7,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[13],Output,PIN_AF6,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[14],Output,PIN_AF8,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[15],Output,PIN_AF5,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[16],Output,PIN_AE4,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[17],Output,PIN_AH2,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[18],Output,PIN_AH4,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[19],Output,PIN_AH5,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[20],Output,PIN_AH6,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[21],Output,PIN_AG6,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[22],Output,PIN_AF9,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_D[23],Output,PIN_AE8,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_HS,Output,PIN_T8,3A,B3A_N0,,,,,,,,,,,,,,
HDMI_TX_INT,Input,PIN_AF11,3B,B3B_N0,,,,,,,,,,,,,,
HDMI_TX_VS,Output,PIN_V13,4A,B4A_N0,,,,,,,,,,,,,,
READY,Output,PIN_W15,5A,B5A_N0,,,,,,,,,,,,,,
clock50,Input,PIN_V11,3B,B3B_N0,,,,,,,,,,,,,,
reset_n,Input,PIN_AH17,4A,B4A_N0,,,,,,,,,,,,,,
switchB,Input,PIN_W21,5B,B5B_N0,,,,,,,,,,,,,,
switchG,Input,PIN_W24,5B,B5B_N0,,,,,,,,,,,,,,
switchR,Input,PIN_Y24,5B,B5B_N0,,,,,,,,,,,,,,
