$version Generated by VerilatedVcd $end
$date Tue Jan 17 12:11:49 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  2 % D [1:0] $end
  $var wire  2 & Q [1:0] $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module CyclicLeftShiftRegister_NegEdge_2Bit $end
   $var wire  2 % D [1:0] $end
   $var wire  2 & Q [1:0] $end
   $var wire  1 # clock $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
b00 %
b00 &
#2
1#
#3
0#
#4
1#
#5
0#
b01 %
b10 &
#6
1#
#7
0#
#8
1#
#9
0#
b10 %
b01 &
#10
1#
#11
0#
#12
1#
#13
0#
b11 %
b11 &
#14
1#
#15
0#
#16
1#
#17
0#
1$
b00 %
b00 &
#18
1#
#19
0#
#20
1#
#21
0#
b01 %
#22
1#
#23
0#
#24
1#
#25
0#
b10 %
#26
1#
#27
0#
#28
1#
#29
0#
b11 %
#30
1#
#31
0#
#32
1#
#33
0$
b00 %
#34
0#
#35
1#
#36
0#
#37
1#
b01 %
#38
0#
b10 &
#39
1#
#40
0#
#41
1#
b10 %
#42
0#
b01 &
#43
1#
#44
0#
#45
1#
b11 %
#46
0#
b11 &
#47
1#
#48
0#
#49
1#
1$
b00 %
#50
0#
b00 &
#51
1#
#52
0#
#53
1#
b01 %
#54
0#
#55
1#
#56
0#
#57
1#
b10 %
#58
0#
#59
1#
#60
0#
#61
1#
b11 %
#62
0#
#63
1#
#64
0#
#65
1#
0$
b00 %
#66
#67
#68
#69
b01 %
#70
#71
#72
#73
b10 %
#74
#75
#76
#77
b11 %
#78
#79
#80
#81
1$
b00 %
#82
#83
#84
#85
b01 %
#86
#87
#88
#89
b10 %
#90
#91
#92
#93
b11 %
#94
#95
#96
#97
0#
0$
b00 %
#98
#99
#100
#101
b01 %
#102
#103
#104
#105
b10 %
#106
#107
#108
#109
b11 %
#110
#111
#112
#113
1$
b00 %
#114
#115
#116
#117
b01 %
#118
#119
#120
#121
b10 %
#122
#123
#124
#125
b11 %
#126
#127
#128
#129
