<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1550" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1550{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_1550{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1550{left:96px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_1550{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t5_1550{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_1550{left:96px;bottom:960px;letter-spacing:0.15px;word-spacing:0.02px;}
#t7_1550{left:476px;bottom:960px;letter-spacing:0.16px;}
#t8_1550{left:560px;bottom:960px;letter-spacing:0.16px;word-spacing:-0.02px;}
#t9_1550{left:96px;bottom:939px;letter-spacing:0.84px;word-spacing:-0.04px;}
#ta_1550{left:96px;bottom:918px;letter-spacing:0.49px;}
#tb_1550{left:96px;bottom:896px;letter-spacing:0.04px;word-spacing:-0.37px;}
#tc_1550{left:96px;bottom:861px;letter-spacing:0.24px;}
#td_1550{left:96px;bottom:840px;letter-spacing:0.21px;word-spacing:-0.03px;}
#te_1550{left:96px;bottom:818px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_1550{left:96px;bottom:783px;letter-spacing:0.13px;word-spacing:-0.6px;}
#tg_1550{left:96px;bottom:762px;letter-spacing:0.8px;word-spacing:-0.02px;}
#th_1550{left:96px;bottom:740px;letter-spacing:0.55px;word-spacing:0.02px;}
#ti_1550{left:96px;bottom:719px;letter-spacing:0.23px;word-spacing:-0.02px;}
#tj_1550{left:96px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.75px;}
#tk_1550{left:96px;bottom:676px;letter-spacing:0.09px;}
#tl_1550{left:96px;bottom:641px;letter-spacing:0.12px;}
#tm_1550{left:129px;bottom:641px;letter-spacing:0.06px;}
#tn_1550{left:197px;bottom:641px;letter-spacing:0.15px;word-spacing:0.02px;}
#to_1550{left:96px;bottom:620px;letter-spacing:0.14px;word-spacing:-0.39px;}
#tp_1550{left:96px;bottom:598px;letter-spacing:0.36px;}
#tq_1550{left:96px;bottom:577px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tr_1550{left:96px;bottom:542px;letter-spacing:0.22px;word-spacing:-0.05px;}
#ts_1550{left:96px;bottom:520px;letter-spacing:0.32px;word-spacing:-0.03px;}
#tt_1550{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.87px;}
#tu_1550{left:96px;bottom:477px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_1550{left:96px;bottom:442px;letter-spacing:0.24px;}
#tw_1550{left:96px;bottom:421px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_1550{left:96px;bottom:386px;letter-spacing:1.98px;word-spacing:-0.02px;}
#ty_1550{left:96px;bottom:364px;letter-spacing:2.49px;}
#tz_1550{left:479px;bottom:364px;letter-spacing:2.44px;}
#t10_1550{left:544px;bottom:364px;letter-spacing:2.5px;}
#t11_1550{left:811px;bottom:364px;letter-spacing:2.6px;}
#t12_1550{left:96px;bottom:343px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t13_1550{left:96px;bottom:308px;letter-spacing:0.56px;word-spacing:0.01px;}
#t14_1550{left:96px;bottom:286px;letter-spacing:0.45px;word-spacing:-0.01px;}
#t15_1550{left:96px;bottom:265px;letter-spacing:0.13px;word-spacing:-0.37px;}
#t16_1550{left:96px;bottom:1022px;letter-spacing:0.29px;}
#t17_1550{left:96px;bottom:993px;letter-spacing:0.3px;}
#t18_1550{left:508px;bottom:1022px;letter-spacing:0.21px;word-spacing:0.03px;}
#t19_1550{left:99px;bottom:215px;letter-spacing:0.16px;}
#t1a_1550{left:336px;bottom:215px;letter-spacing:0.18px;}
#t1b_1550{left:446px;bottom:215px;letter-spacing:0.14px;}
#t1c_1550{left:105px;bottom:188px;letter-spacing:0.16px;}
#t1d_1550{left:192px;bottom:188px;letter-spacing:0.18px;}
#t1e_1550{left:342px;bottom:188px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1f_1550{left:452px;bottom:188px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1g_1550{left:105px;bottom:153px;letter-spacing:0.17px;}
#t1h_1550{left:206px;bottom:153px;letter-spacing:0.18px;}
#t1i_1550{left:342px;bottom:153px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1j_1550{left:452px;bottom:160px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1k_1550{left:452px;bottom:145px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1l_1550{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1550{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1550{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1550{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s4_1550{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1550{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1550{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1550{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s8_1550{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1550" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1550Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1550" style="-webkit-user-select: none;"><object width="935" height="1210" data="1550/1550.svg" type="image/svg+xml" id="pdf1550" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1550" class="t s1_1550">General-Purpose </span><span id="t2_1550" class="t s1_1550">283 </span>
<span id="t3_1550" class="t s1_1550">Instruction Reference </span>
<span id="t4_1550" class="t s1_1550">24594—Rev. 3.35—June 2023 </span><span id="t5_1550" class="t s1_1550">AMD64 Technology </span>
<span id="t6_1550" class="t s2_1550">Loads the entire 64-byte aligned memory sequence </span><span id="t7_1550" class="t s3_1550">containing </span><span id="t8_1550" class="t s2_1550">the specified memory address into the </span>
<span id="t9_1550" class="t s2_1550">L1 data cache. The position of the specified memory address within the 64-byte cache line is </span>
<span id="ta_1550" class="t s2_1550">irrelevant. If a cache hit occurs, or if a memory fault is detected, no bus cycle is initiated and the </span>
<span id="tb_1550" class="t s2_1550">instruction is treated as a NOP. </span>
<span id="tc_1550" class="t s2_1550">The PREFETCHW instruction loads the prefetched line and sets the cache-line state to Modified, in </span>
<span id="td_1550" class="t s2_1550">anticipation of subsequent data writes to the line. The PREFETCH instruction, by contrast, typically </span>
<span id="te_1550" class="t s2_1550">sets the cache-line state to Exclusive (depending on the hardware implementation). </span>
<span id="tf_1550" class="t s2_1550">The opcodes for the PREFETCH/PREFETCHW instructions include the ModRM byte; however, only </span>
<span id="tg_1550" class="t s2_1550">the memory form of ModRM is valid. The register form of ModRM causes an invalid-opcode </span>
<span id="th_1550" class="t s2_1550">exception. Because there is no destination register, the three destination register field bits of the </span>
<span id="ti_1550" class="t s2_1550">ModRM byte define the type of prefetch to be performed. The bit patterns 000b and 001b define the </span>
<span id="tj_1550" class="t s2_1550">PREFETCH and PREFETCHW instructions, respectively. All other bit patterns are reserved for future </span>
<span id="tk_1550" class="t s2_1550">use. </span>
<span id="tl_1550" class="t s2_1550">The </span><span id="tm_1550" class="t s3_1550">reserved </span><span id="tn_1550" class="t s2_1550">PREFETCH types do not result in an invalid-opcode exception if executed. Instead, for </span>
<span id="to_1550" class="t s2_1550">forward compatibility with future processors that may implement additional forms of the PREFETCH </span>
<span id="tp_1550" class="t s2_1550">instruction, all reserved PREFETCH types are implemented as synonyms of the basic PREFETCH </span>
<span id="tq_1550" class="t s2_1550">type (the PREFETCH instruction with type 000b). </span>
<span id="tr_1550" class="t s2_1550">The operation of these instructions is implementation-dependent. The processor implementation can </span>
<span id="ts_1550" class="t s2_1550">ignore or change these instructions. The size of the cache line also depends on the implementation, </span>
<span id="tt_1550" class="t s2_1550">with a minimum size of 32 bytes. For details on the use of this instruction, see the processor data sheets </span>
<span id="tu_1550" class="t s2_1550">or other software-optimization documentation relating to particular hardware implementations. </span>
<span id="tv_1550" class="t s2_1550">When paging is enabled and PREFETCHW performs a prefetch from a writable page, it may set the </span>
<span id="tw_1550" class="t s2_1550">PTE Dirty bit to 1. </span>
<span id="tx_1550" class="t s2_1550">Support for the PREFETCH and PREFETCHW instructions is indicated by CPUID </span>
<span id="ty_1550" class="t s2_1550">Fn8000_0001_ECX[3DNowPrefetch] </span><span id="tz_1550" class="t s2_1550">OR </span><span id="t10_1550" class="t s2_1550">Fn8000_0001_EDX[LM] </span><span id="t11_1550" class="t s2_1550">OR </span>
<span id="t12_1550" class="t s2_1550">Fn8000_0001_EDX[3DNow] = 1. </span>
<span id="t13_1550" class="t s2_1550">For more information on using the CPUID instruction, see the instruction reference page for the </span>
<span id="t14_1550" class="t s2_1550">CPUID instruction on page 165. For a description of all feature flags related to instruction subset </span>
<span id="t15_1550" class="t s2_1550">support, see Appendix D, “Instruction Subsets and CPUID Feature Flags,” on page 591. </span>
<span id="t16_1550" class="t s4_1550">PREFETCH </span>
<span id="t17_1550" class="t s4_1550">PREFETCHW </span>
<span id="t18_1550" class="t s4_1550">Prefetch L1 Data-Cache Line </span>
<span id="t19_1550" class="t s5_1550">Mnemonic </span><span id="t1a_1550" class="t s5_1550">Opcode </span><span id="t1b_1550" class="t s5_1550">Description </span>
<span id="t1c_1550" class="t s6_1550">PREFETCH </span><span id="t1d_1550" class="t s7_1550">mem8 </span><span id="t1e_1550" class="t s6_1550">0F 0D /0 </span><span id="t1f_1550" class="t s6_1550">Prefetch processor cache line into L1 data cache. </span>
<span id="t1g_1550" class="t s6_1550">PREFETCHW </span><span id="t1h_1550" class="t s7_1550">mem8 </span><span id="t1i_1550" class="t s6_1550">0F 0D /1 </span>
<span id="t1j_1550" class="t s6_1550">Prefetch processor cache line into L1 data cache and </span>
<span id="t1k_1550" class="t s6_1550">mark it modified. </span>
<span id="t1l_1550" class="t s8_1550">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
