

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_38_3'
================================================================
* Date:           Mon Oct 28 16:02:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      246|      246|  2.460 us|  2.460 us|  246|  246|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3  |      244|      244|         2|          1|          1|   244|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     79|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_170_p2         |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_fu_164_p2        |      icmp|   0|  0|  15|           8|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          18|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_78                  |   9|          2|    8|         16|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_78                  |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_38_3|  return value|
|out_stream_TREADY          |   in|    1|        axis|           out_stream_V_data_V|       pointer|
|out_stream_TDATA           |  out|   32|        axis|           out_stream_V_data_V|       pointer|
|out_pkts_keep_reload       |   in|    4|     ap_none|          out_pkts_keep_reload|        scalar|
|out_pkts_strb_reload       |   in|    4|     ap_none|          out_pkts_strb_reload|        scalar|
|out_pkts_user_reload       |   in|    2|     ap_none|          out_pkts_user_reload|        scalar|
|out_pkts_last_reload       |   in|    1|     ap_none|          out_pkts_last_reload|        scalar|
|out_pkts_id_reload         |   in|    5|     ap_none|            out_pkts_id_reload|        scalar|
|out_pkts_dest_reload       |   in|    6|     ap_none|          out_pkts_dest_reload|        scalar|
|out_stream_TVALID          |  out|    1|        axis|           out_stream_V_dest_V|       pointer|
|out_stream_TDEST           |  out|    6|        axis|           out_stream_V_dest_V|       pointer|
|out_stream_TKEEP           |  out|    4|        axis|           out_stream_V_keep_V|       pointer|
|out_stream_TSTRB           |  out|    4|        axis|           out_stream_V_strb_V|       pointer|
|out_stream_TUSER           |  out|    2|        axis|           out_stream_V_user_V|       pointer|
|out_stream_TLAST           |  out|    1|        axis|           out_stream_V_last_V|       pointer|
|out_stream_TID             |  out|    5|        axis|             out_stream_V_id_V|       pointer|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|              NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|              NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|              NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+------------------------------+--------------+

