
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore memcpy ...


----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore memcpy ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic Verilog template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "D:/xps/zynq_memcpy/pcores/memcpy_v1_00_a/data/../hdl/verilog/user_logic.v"
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_
v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_demux> compiled.
Entity <axi_master_burst_wr_demux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_fifo> compiled.
Entity <axi_master_burst_fifo> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_strb_gen> compiled.
Entity <axi_master_burst_strb_gen> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rdmux> compiled.
Entity <axi_master_burst_rdmux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_pcc> compiled.
Entity <axi_master_burst_pcc> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_addr_cntl> compiled.
Entity <axi_master_burst_addr_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rddata_cntl> compiled.
Entity <axi_master_burst_rddata_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_status_cntl> compiled.
Entity <axi_master_burst_rd_status_cntl> (Architecture <implementation>)
compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_skid_buf> compiled.
Entity <axi_master_burst_skid_buf> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_wrdata_cntl> compiled.
Entity <axi_master_burst_wrdata_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_status_cntl> compiled.
Entity <axi_master_burst_wr_status_cntl> (Architecture <implementation>)
compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_skid2mm_buf> compiled.
Entity <axi_master_burst_skid2mm_buf> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_first_stb_offset> compiled.
Entity <axi_master_burst_first_stb_offset> (Architecture <implementation>)
compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_stbs_set> compiled.
Entity <axi_master_burst_stbs_set> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipi
f_v1_01_a/hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_reset> compiled.
Entity <axi_master_burst_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_cmd_status> compiled.
Entity <axi_master_burst_cmd_status> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_wr_cntlr> compiled.
Entity <axi_master_burst_rd_wr_cntlr> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_llink> compiled.
Entity <axi_master_burst_rd_llink> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_llink> compiled.
Entity <axi_master_burst_wr_llink> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipi
f_v1_01_a/hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipi
f_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/dev_tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_b
urst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst> compiled.
Entity <axi_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/xps/zynq_memcpy/pcores/memcpy_v1_00_a/data/../hdl/vhdl/memcpy.vhd" in
Library memcpy_v1_00_a.
Entity <memcpy> compiled.
Entity <memcpy> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = memcpy
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3588 - Unable to delete temporary XST project file
   D:\xps\zynq_memcpy\pcores\memcpy_v1_00_a\data\_memcpy_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
Creating BFM simulation XPS project directory ...
Creating BFM simulation pcores directory ...
Generating BFM simulation testbench pcore ...
Generating BFM simulation platform hardware description file (.mhs) ...
BFM simulation test platform successfully generated ...
Creating BFM simulation scripts directory ...
Generating BFM simulation script files ...
BFM simulation testbench file (bfm_system_tb.v) successfully generated ...
Generating other BFM simulation project files ...
BFM simulation README file successfully generated ...
BFM simulation XPS project file successfully generated ...
BFM simulation files successfully generated ...
No software driver files will be generated at this time ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under D:\xps\zynq_memcpy/pcores/memcpy_v1_00_a.

Peripheral Summary:

  top name       : memcpy
  version        : 1.00.a
  type           : AXI4 master slave
  features       : slave attachment
                   master attachment
                   user s/w registers
                   user master model
  Note: Current Implementation does not support master & slave interfaces
connected to different clock frequencies. Please make sure they are connected to
same clock frequency.

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  user logic mst : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF

File Summary

  - HDL source -
  D:\xps\zynq_memcpy/pcores/memcpy_v1_00_a/hdl
  top entity     : vhdl/memcpy.vhd
  user logic     : verilog/user_logic.v

  - XPS interface -
  D:\xps\zynq_memcpy/pcores/memcpy_v1_00_a/data
  mpd            : memcpy_v2_1_0.mpd
  pao            : memcpy_v2_1_0.pao

  - ISE project -
  D:\xps\zynq_memcpy/pcores/memcpy_v1_00_a/devl/projnav
  ise project    : memcpy.xise
  tcl script     : memcpy.tcl


  - XST synthesis -
  D:\xps\zynq_memcpy/pcores/memcpy_v1_00_a/devl/synthesis
  xst script     : memcpy_xst.scr
  xst project    : memcpy_xst.prj

  - BFM simulation project -
  D:\xps\zynq_memcpy/pcores/memcpy_v1_00_a/devl/bfmsim
  bfm sim help   : README.txt
  bfm platform   : bfm_system.mhs
  xps project    : bfm_system.xmp
  bfm testbench template: scripts/bfm_system_tb.v

  - Misc file -
  D:\xps\zynq_memcpy/pcores/memcpy_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log


