

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Wed Apr  3 19:21:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        4|   131074|  40.000 ns|  1.311 ms|    4|  131074|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP  |        2|   131072|         5|          2|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0185_i_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 11 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_index_cast1_cast_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %neuron_index_cast1_cast"   --->   Operation 12 'read' 'neuron_index_cast1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln93_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln93_1"   --->   Operation 13 'read' 'zext_ln93_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln91_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln91"   --->   Operation 14 'read' 'zext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln93_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln93"   --->   Operation 15 'read' 'zext_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%neuron_index_cast1_cast_cast = zext i7 %neuron_index_cast1_cast_read"   --->   Operation 16 'zext' 'neuron_index_cast1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln93_1_cast = zext i15 %zext_ln93_1_read"   --->   Operation 17 'zext' 'zext_ln93_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln91_cast = zext i7 %zext_ln91_read"   --->   Operation 18 'zext' 'zext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln93_cast = zext i15 %zext_ln93_read"   --->   Operation 19 'zext' 'zext_ln93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln93_cast, i64 %weight_index"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%weight_index_3 = load i64 %weight_index" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 24 'load' 'weight_index_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%icmp_ln93 = icmp_eq  i64 %weight_index_3, i64 %zext_ln93_1_cast" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 25 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc.i.split, void %for.end.i.loopexit.exitStub" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 26 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %weight_index_3" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 27 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i3 %trunc_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 28 'zext' 'zext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_3" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 29 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 30 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_list_addr = getelementptr i1 %input_list, i64 0, i64 %zext_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 31 'getelementptr' 'input_list_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%input_list_load = load i3 %input_list_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 32 'load' 'input_list_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 33 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%input_list_load = load i3 %input_list_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 34 'load' 'input_list_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%select_ln95 = select i1 %input_list_load, i8 255, i8 0" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 35 'select' 'select_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%and_ln95 = and i8 %WEIGHTS_load, i8 %select_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 36 'and' 'and_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%sext_ln95 = sext i8 %and_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 37 'sext' 'sext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln95 = add i9 %neuron_index_cast1_cast_cast, i9 %sext_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 38 'add' 'add_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln93 = add i64 %weight_index_3, i64 1" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 39 'add' 'add_ln93' <Predicate = (!icmp_ln93)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %add_ln93, i64 %weight_index" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 40 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91_cast"   --->   Operation 41 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i9 %add_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 43 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_1 = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln95_1" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 44 'getelementptr' 'NEURONS_MEMBRANE_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 45 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:96->src/RNI.cpp:54]   --->   Operation 46 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_4 : Operation 47 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln95_1" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 47 'icmp' 'addr_cmp' <Predicate = (!icmp_ln93)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln91_cast, i64 %reuse_addr_reg"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi_load = load i8 %p_0_0_0185_i_phi"   --->   Operation 58 'load' 'p_0_0_0185_i_phi_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0185_i_phi_out, i8 %p_0_0_0185_i_phi_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:96->src/RNI.cpp:54]   --->   Operation 49 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 51 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 52 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.24ns)   --->   "%reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %NEURONS_MEMBRANE_load" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 53 'select' 'reuse_select' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln96 = store i8 %reuse_select, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:96->src/RNI.cpp:54]   --->   Operation 54 'store' 'store_ln96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_6 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln95 = store i8 %reuse_select, i8 %reuse_reg" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 55 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %reuse_select, i8 %p_0_0_0185_i_phi" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 56 'store' 'store_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc.i" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 57 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln93]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln91]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln93_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ neuron_index_cast1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0185_i_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg               (alloca           ) [ 0111100]
reuse_reg                    (alloca           ) [ 0111111]
p_0_0_0185_i_phi             (alloca           ) [ 0111111]
weight_index                 (alloca           ) [ 0111000]
neuron_index_cast1_cast_read (read             ) [ 0000000]
zext_ln93_1_read             (read             ) [ 0000000]
zext_ln91_read               (read             ) [ 0000000]
zext_ln93_read               (read             ) [ 0000000]
neuron_index_cast1_cast_cast (zext             ) [ 0111000]
zext_ln93_1_cast             (zext             ) [ 0010000]
zext_ln91_cast               (zext             ) [ 0111100]
zext_ln93_cast               (zext             ) [ 0000000]
store_ln0                    (store            ) [ 0000000]
store_ln0                    (store            ) [ 0000000]
store_ln0                    (store            ) [ 0000000]
br_ln0                       (br               ) [ 0000000]
weight_index_3               (load             ) [ 0101000]
icmp_ln93                    (icmp             ) [ 0111110]
br_ln93                      (br               ) [ 0000000]
trunc_ln95                   (trunc            ) [ 0000000]
zext_ln95                    (zext             ) [ 0000000]
WEIGHTS_addr                 (getelementptr    ) [ 0101000]
input_list_addr              (getelementptr    ) [ 0101000]
WEIGHTS_load                 (load             ) [ 0000000]
input_list_load              (load             ) [ 0000000]
select_ln95                  (select           ) [ 0000000]
and_ln95                     (and              ) [ 0000000]
sext_ln95                    (sext             ) [ 0000000]
add_ln95                     (add              ) [ 0010100]
add_ln93                     (add              ) [ 0000000]
store_ln93                   (store            ) [ 0000000]
NEURONS_MEMBRANE_addr        (getelementptr    ) [ 0110011]
specpipeline_ln0             (specpipeline     ) [ 0000000]
zext_ln95_1                  (zext             ) [ 0000000]
NEURONS_MEMBRANE_addr_1      (getelementptr    ) [ 0100010]
reuse_addr_reg_load          (load             ) [ 0000000]
addr_cmp                     (icmp             ) [ 0110011]
store_ln0                    (store            ) [ 0000000]
NEURONS_MEMBRANE_load        (load             ) [ 0010001]
speclooptripcount_ln93       (speclooptripcount) [ 0000000]
specloopname_ln93            (specloopname     ) [ 0000000]
reuse_reg_load               (load             ) [ 0000000]
reuse_select                 (select           ) [ 0000000]
store_ln96                   (store            ) [ 0000000]
store_ln95                   (store            ) [ 0000000]
store_ln93                   (store            ) [ 0000000]
br_ln93                      (br               ) [ 0000000]
p_0_0_0185_i_phi_load        (load             ) [ 0000000]
write_ln0                    (write            ) [ 0000000]
ret_ln0                      (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln93">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln91">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln93_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_list">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="neuron_index_cast1_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neuron_index_cast1_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_0_0_0185_i_phi_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0185_i_phi_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_addr_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reuse_reg_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_0_0_0185_i_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0185_i_phi/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="weight_index_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="neuron_index_cast1_cast_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="7" slack="0"/>
<pin id="71" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neuron_index_cast1_cast_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln93_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln93_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln91_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln91_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln93_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="15" slack="0"/>
<pin id="89" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln93_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="WEIGHTS_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="64" slack="0"/>
<pin id="103" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_list_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_list_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="3"/>
<pin id="129" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="NEURONS_MEMBRANE_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr_1/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="2"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="147" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/4 store_ln96/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="neuron_index_cast1_cast_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast1_cast_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln93_1_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="15" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1_cast/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln91_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln93_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="15" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="weight_index_3_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_3/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln93_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="1"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln95_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln95_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln95_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln95_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln95/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln95_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln95_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="2"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln93_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln93_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="2"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln95_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="reuse_addr_reg_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="3"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="addr_cmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="3"/>
<pin id="246" dir="0" index="1" bw="64" slack="3"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="reuse_reg_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="5"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="reuse_select_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="2"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="1"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln95_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="5"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln93_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="5"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_0_0_0185_i_phi_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="3"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0185_i_phi_load/4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="reuse_addr_reg_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="279" class="1005" name="reuse_reg_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_0_0_0185_i_phi_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="3"/>
<pin id="288" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_0185_i_phi "/>
</bind>
</comp>

<comp id="292" class="1005" name="weight_index_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="299" class="1005" name="neuron_index_cast1_cast_cast_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="2"/>
<pin id="301" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="neuron_index_cast1_cast_cast "/>
</bind>
</comp>

<comp id="304" class="1005" name="zext_ln93_1_cast_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln93_1_cast "/>
</bind>
</comp>

<comp id="309" class="1005" name="zext_ln91_cast_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="3"/>
<pin id="311" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln91_cast "/>
</bind>
</comp>

<comp id="315" class="1005" name="weight_index_3_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index_3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln93_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="324" class="1005" name="WEIGHTS_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="1"/>
<pin id="326" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="input_list_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="1"/>
<pin id="331" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_list_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="add_ln95_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="1"/>
<pin id="336" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="339" class="1005" name="NEURONS_MEMBRANE_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="2"/>
<pin id="341" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="NEURONS_MEMBRANE_addr_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="addr_cmp_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="354" class="1005" name="NEURONS_MEMBRANE_load_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="68" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="74" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="80" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="86" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="203"><net_src comp="119" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="106" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="231" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="251" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="275"><net_src comp="52" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="282"><net_src comp="56" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="289"><net_src comp="60" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="295"><net_src comp="64" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="302"><net_src comp="149" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="307"><net_src comp="153" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="312"><net_src comp="157" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="318"><net_src comp="180" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="323"><net_src comp="184" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="99" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="332"><net_src comp="112" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="337"><net_src comp="216" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="342"><net_src comp="125" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="347"><net_src comp="132" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="352"><net_src comp="238" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="357"><net_src comp="139" pin="7"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="251" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_0_0_0185_i_phi_out | {4 }
	Port: NEURONS_MEMBRANE | {6 }
 - Input state : 
	Port: RNI_Pipeline_WEIGHTS_LOOP : zext_ln93 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : zext_ln91 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : zext_ln93_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : input_list | {2 3 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : neuron_index_cast1_cast | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : WEIGHTS | {2 3 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_MEMBRANE | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln93 : 1
		br_ln93 : 2
		trunc_ln95 : 1
		zext_ln95 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
		input_list_addr : 3
		input_list_load : 4
	State 3
		select_ln95 : 1
		and_ln95 : 2
		sext_ln95 : 2
		add_ln95 : 3
		store_ln93 : 1
	State 4
		NEURONS_MEMBRANE_addr_1 : 1
		NEURONS_MEMBRANE_load : 2
		addr_cmp : 1
		write_ln0 : 1
	State 5
	State 6
		reuse_select : 1
		store_ln96 : 2
		store_ln95 : 2
		store_ln93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |             icmp_ln93_fu_184            |    0    |    71   |
|          |             addr_cmp_fu_238             |    0    |    71   |
|----------|-----------------------------------------|---------|---------|
|    add   |             add_ln95_fu_216             |    0    |    15   |
|          |             add_ln93_fu_221             |    0    |    71   |
|----------|-----------------------------------------|---------|---------|
|  select  |            select_ln95_fu_198           |    0    |    2    |
|          |           reuse_select_fu_251           |    0    |    8    |
|----------|-----------------------------------------|---------|---------|
|    and   |             and_ln95_fu_206             |    0    |    8    |
|----------|-----------------------------------------|---------|---------|
|          | neuron_index_cast1_cast_read_read_fu_68 |    0    |    0    |
|   read   |       zext_ln93_1_read_read_fu_74       |    0    |    0    |
|          |        zext_ln91_read_read_fu_80        |    0    |    0    |
|          |        zext_ln93_read_read_fu_86        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |          write_ln0_write_fu_92          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |   neuron_index_cast1_cast_cast_fu_149   |    0    |    0    |
|          |         zext_ln93_1_cast_fu_153         |    0    |    0    |
|   zext   |          zext_ln91_cast_fu_157          |    0    |    0    |
|          |          zext_ln93_cast_fu_161          |    0    |    0    |
|          |             zext_ln95_fu_193            |    0    |    0    |
|          |            zext_ln95_1_fu_231           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln95_fu_189            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   sext   |             sext_ln95_fu_212            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   246   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|   NEURONS_MEMBRANE_addr_1_reg_344  |    9   |
|    NEURONS_MEMBRANE_addr_reg_339   |    9   |
|    NEURONS_MEMBRANE_load_reg_354   |    8   |
|        WEIGHTS_addr_reg_324        |   15   |
|          add_ln95_reg_334          |    9   |
|          addr_cmp_reg_349          |    1   |
|          icmp_ln93_reg_320         |    1   |
|       input_list_addr_reg_329      |    3   |
|neuron_index_cast1_cast_cast_reg_299|    9   |
|      p_0_0_0185_i_phi_reg_286      |    8   |
|       reuse_addr_reg_reg_272       |   64   |
|          reuse_reg_reg_279         |    8   |
|       weight_index_3_reg_315       |   64   |
|        weight_index_reg_292        |   64   |
|       zext_ln91_cast_reg_309       |   64   |
|      zext_ln93_1_cast_reg_304      |   64   |
+------------------------------------+--------+
|                Total               |   400  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_139 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   246  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   400  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   400  |   273  |
+-----------+--------+--------+--------+
