// Seed: 3232305757
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  reg id_4;
  assign id_0 = 1;
  integer id_5 (
      .id_0(id_2 && id_1 - id_4),
      .id_1(1 & {id_0{id_4}}),
      .id_2(id_0),
      .id_3(""),
      .id_4(id_4),
      .id_5(1),
      .id_6(1),
      .id_7(id_3)
  );
  always @(posedge 1) begin
    #1;
  end
  initial begin
    id_4 <= 1;
  end
  integer id_7;
  logic   id_8;
  logic id_9, id_10;
endmodule
