$date
  Tue Sep 29 19:46:10 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_4_tb $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var reg 1 # clk $end
$var reg 1 $ init $end
$var reg 1 % z1 $end
$var reg 1 & z2 $end
$scope module exercise $end
$var reg 1 ' x1 $end
$var reg 1 ( x2 $end
$var reg 1 ) clk $end
$var reg 1 * init $end
$var reg 1 + z1 $end
$var reg 1 , z2 $end
$var reg 2 - ps[1:0] $end
$var reg 2 . ns[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
0#
0$
0%
0&
X'
X(
0)
0*
0+
0,
bUU -
b10 .
#3000000
1!
1$
1&
1'
1*
1,
b10 -
b11 .
#4000000
1#
1)
#5000000
0#
0)
#6000000
0$
0*
#7000000
1#
1%
0&
1)
1+
0,
b11 -
b10 .
#8000000
0#
0)
#9000000
X!
1"
X'
1(
1+
#10000000
1#
0%
1)
0+
b10 -
b01 .
#11000000
0#
0)
#12000000
0!
X"
0'
X(
#13000000
1#
1%
1&
1)
1+
1,
b01 -
b10 .
#14000000
0#
0)
#15000000
#16000000
1#
0%
0&
1)
0+
0,
b10 -
b01 .
#17000000
0#
0)
#18000000
#19000000
1#
1%
1&
1)
1+
1,
b01 -
b10 .
#20000000
0#
0)
#21000000
1!
1'
1+
1,
b11 .
#22000000
1#
0&
1)
1+
0,
b11 -
b10 .
#23000000
0#
0)
#24000000
X!
0"
1&
X'
0(
1+
1,
b01 .
#25000000
1#
1)
1+
1,
b01 -
b11 .
#26000000
0#
0)
#27000000
