$date
	Sat Aug 12 22:13:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 1 ! shift_3 $end
$var wire 2 " next_queue_sub_3 [1:0] $end
$var parameter 32 # DURATION $end
$var reg 2 $ next_queue_add_3 [1:0] $end
$var reg 2 % next_queue_sub_3_expected [1:0] $end
$var reg 3 & next_tail_add [2:0] $end
$var reg 2 ' pos_lvl [1:0] $end
$var reg 1 ( shift_2 $end
$var reg 1 ) shift_3_expected $end
$scope module uut $end
$var wire 2 * next_queue_add_3 [1:0] $end
$var wire 2 + next_queue_sub_3 [1:0] $end
$var wire 3 , next_tail_add [2:0] $end
$var wire 2 - pos_lvl [1:0] $end
$var wire 1 ( shift_2 $end
$var wire 1 ! shift_3 $end
$upscope $end
$scope task check_ans $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10011100010000 #
$end
#0
$dumpvars
b1 -
b100 ,
b1 +
b1 *
1)
0(
b1 '
b100 &
b1 %
b1 $
b1 "
1!
$end
#1000
0!
0)
b0 '
b0 -
#2000
1!
1)
1(
#3000
0!
0)
0(
b1 '
b1 -
b11 &
b11 ,
#4000
1!
1)
1(
b10 '
b10 -
#1000000
