<stg><name>AXIvideo2MultiPixStream_Pipeline_loop_width</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="120" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %axi_data = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_data"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %axi_last = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_last"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_colorFormat_val_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_colorFormat_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %colorFormat_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %colorFormat_val

]]></Node>
<StgValue><ssdm name="colorFormat_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3">
<![CDATA[
newFuncRoot:5 %muxLogicCE_to_colorFormat_val_cast_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_colorFormat_val_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="1">
<![CDATA[
newFuncRoot:6 %colorFormat_val_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %colorFormat_val_cast

]]></Node>
<StgValue><ssdm name="colorFormat_val_cast_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1">
<![CDATA[
newFuncRoot:7 %muxLogicCE_to_cond_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_cond_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:8 %cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond

]]></Node>
<StgValue><ssdm name="cond_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11">
<![CDATA[
newFuncRoot:9 %muxLogicCE_to_trunc_ln226_1_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_trunc_ln226_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="1">
<![CDATA[
newFuncRoot:10 %trunc_ln226_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln226_1

]]></Node>
<StgValue><ssdm name="trunc_ln226_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="120">
<![CDATA[
newFuncRoot:11 %muxLogicCE_to_axi_data_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_axi_data_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="120" op_0_bw="120" op_1_bw="120" op_2_bw="1">
<![CDATA[
newFuncRoot:12 %axi_data_2_read = read i120 @_ssdm_op_Read.ap_auto.i120, i120 %axi_data_2

]]></Node>
<StgValue><ssdm name="axi_data_2_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1">
<![CDATA[
newFuncRoot:13 %muxLogicCE_to_axi_last_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_axi_last_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:14 %axi_last_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2

]]></Node>
<StgValue><ssdm name="axi_last_2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1">
<![CDATA[
newFuncRoot:15 %muxLogicCE_to_sof_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sof_2_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:16 %sof_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_2

]]></Node>
<StgValue><ssdm name="sof_2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="3">
<![CDATA[
newFuncRoot:17 %colorFormat_val_cast_cast = zext i3 %colorFormat_val_cast_read

]]></Node>
<StgValue><ssdm name="colorFormat_val_cast_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="15" op_3_bw="15" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:18 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_strb_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_keep_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %s_axis_video_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1">
<![CDATA[
newFuncRoot:27 %muxLogicData_to_store_ln226 = muxlogic i1 %axi_last_2_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln226"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1">
<![CDATA[
newFuncRoot:28 %muxLogicAddr_to_store_ln226 = muxlogic i1 %axi_last

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln226"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %store_ln226 = store i1 %axi_last_2_read, i1 %axi_last

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="120">
<![CDATA[
newFuncRoot:30 %muxLogicData_to_store_ln226 = muxlogic i120 %axi_data_2_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln226"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="120">
<![CDATA[
newFuncRoot:31 %muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln226"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="120" op_1_bw="120">
<![CDATA[
newFuncRoot:32 %store_ln226 = store i120 %axi_data_2_read, i120 %axi_data

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="11">
<![CDATA[
newFuncRoot:33 %muxLogicData_to_store_ln257 = muxlogic i11 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln257"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="11">
<![CDATA[
newFuncRoot:34 %muxLogicAddr_to_store_ln257 = muxlogic i11 %j

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln257"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:35 %store_ln257 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body12:0 %eol = phi i1 0, void %newFuncRoot, i1 %axi_last_4, void %if.end_ifconv

]]></Node>
<StgValue><ssdm name="eol"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body12:1 %sof = phi i1 %sof_2_read, void %newFuncRoot, i1 0, void %if.end_ifconv

]]></Node>
<StgValue><ssdm name="sof"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11">
<![CDATA[
for.body12:2 %MuxLogicAddr_to_j_1 = muxlogic i11 %j

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_j_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body12:3 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12:4 %j_2 = add i11 %j_1, i11 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12:6 %icmp_ln257 = icmp_eq  i11 %j_1, i11 %trunc_ln226_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:7 %br_ln257 = br i1 %icmp_ln257, void %for.body12.split, void %loop_wait_for_eol.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split:0 %specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln260"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split:1 %specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln257"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:2 %or_ln261 = or i1 %sof, i1 %eol

]]></Node>
<StgValue><ssdm name="or_ln261"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12.split:3 %br_ln261 = br i1 %or_ln261, void %if.else, void %if.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
if.else:0 %muxLogicCE_to_empty = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_empty"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="154" op_0_bw="154" op_1_bw="120" op_2_bw="1" op_3_bw="15" op_4_bw="15" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
if.else:1 %empty = read i154 @_ssdm_op_Read.axis.volatile.i120P0A.i15P0A.i15P0A.i1P0A.i1P0A.i1P0A.i1P0A, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="120" op_0_bw="154">
<![CDATA[
if.else:2 %axi_data_1 = extractvalue i154 %empty

]]></Node>
<StgValue><ssdm name="axi_data_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="154">
<![CDATA[
if.else:3 %axi_last_5 = extractvalue i154 %empty

]]></Node>
<StgValue><ssdm name="axi_last_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1">
<![CDATA[
if.else:4 %muxLogicData_to_store_ln226 = muxlogic i1 %axi_last_5

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln226"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1">
<![CDATA[
if.else:5 %muxLogicAddr_to_store_ln226 = muxlogic i1 %axi_last

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln226"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.else:6 %store_ln226 = store i1 %axi_last_5, i1 %axi_last

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="120">
<![CDATA[
if.else:7 %muxLogicData_to_store_ln226 = muxlogic i120 %axi_data_1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln226"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="120">
<![CDATA[
if.else:8 %muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln226"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="120" op_1_bw="120" op_2_bw="0">
<![CDATA[
if.else:9 %store_ln226 = store i120 %axi_data_1, i120 %axi_data

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="or_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
if.else:10 %br_ln0 = br void %if.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="11">
<![CDATA[
if.end_ifconv:32 %muxLogicData_to_store_ln257 = muxlogic i11 %j_2

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln257"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="11">
<![CDATA[
if.end_ifconv:33 %muxLogicAddr_to_store_ln257 = muxlogic i11 %j

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln257"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end_ifconv:34 %store_ln257 = store i11 %j_2, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
if.end_ifconv:35 %br_ln257 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="120" op_0_bw="120">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:0 %MuxLogicAddr_to_axi_data_load = muxlogic i120 %axi_data

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_axi_data_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="120" op_0_bw="120" op_1_bw="0">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:1 %axi_data_load = load i120 %axi_data

]]></Node>
<StgValue><ssdm name="axi_data_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:2 %muxLogicData_to_write_ln0 = muxlogic i1 %eol

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="120">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:4 %muxLogicData_to_write_ln0 = muxlogic i120 %axi_data_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i120P0A, i120 %axi_data_3_out, i120 %axi_data_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="120" op_0_bw="120">
<![CDATA[
if.end_ifconv:0 %MuxLogicAddr_to_axi_data_4 = muxlogic i120 %axi_data

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_axi_data_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="120" op_0_bw="120" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end_ifconv:1 %axi_data_4 = load i120 %axi_data

]]></Node>
<StgValue><ssdm name="axi_data_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1">
<![CDATA[
if.end_ifconv:2 %MuxLogicAddr_to_axi_last_4 = muxlogic i1 %axi_last

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_axi_last_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end_ifconv:3 %axi_last_4 = load i1 %axi_last

]]></Node>
<StgValue><ssdm name="axi_last_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:4 %tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="120">
<![CDATA[
if.end_ifconv:5 %trunc_ln63 = trunc i120 %axi_data_4

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end_ifconv:6 %select_ln290 = select i1 %cond_read, i10 %tmp_8, i10 %trunc_ln63

]]></Node>
<StgValue><ssdm name="select_ln290"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:7 %tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end_ifconv:8 %select_ln290_1 = select i1 %cond_read, i10 %trunc_ln63, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln290_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end_ifconv:9 %select_ln290_2 = select i1 %cond_read, i10 %tmp_s, i10 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln290_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:10 %tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:11 %tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="10" op_6_bw="8">
<![CDATA[
if.end_ifconv:12 %tmp_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_16, i8 1, i10 %tmp_17, i10 %tmp_8, i8 %colorFormat_val_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:13 %tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end_ifconv:14 %icmp_ln290 = icmp_eq  i3 %colorFormat_val_read, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end_ifconv:15 %select_ln290_3 = select i1 %icmp_ln290, i10 %tmp_18, i10 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln290_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end_ifconv:16 %select_ln290_4 = select i1 %icmp_ln290, i10 %tmp_16, i10 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln290_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:17 %tmp_19 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 80, i32 89

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:18 %tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="10" op_6_bw="8">
<![CDATA[
if.end_ifconv:19 %tmp_2 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_19, i8 1, i10 %tmp_20, i10 %tmp_18, i8 %colorFormat_val_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:20 %tmp_21 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="10" op_6_bw="8">
<![CDATA[
if.end_ifconv:21 %tmp_3 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_20, i8 1, i10 %tmp_21, i10 %tmp_16, i8 %colorFormat_val_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="10" op_6_bw="8">
<![CDATA[
if.end_ifconv:22 %tmp_4 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_21, i8 1, i10 %tmp_19, i10 %tmp_20, i8 %colorFormat_val_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:23 %tmp_22 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 110, i32 119

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:24 %tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="10" op_6_bw="8">
<![CDATA[
if.end_ifconv:25 %tmp_5 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_22, i8 1, i10 %tmp_23, i10 %tmp_20, i8 %colorFormat_val_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:26 %tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="10" op_6_bw="8">
<![CDATA[
if.end_ifconv:27 %tmp_6 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_23, i8 1, i10 %tmp_24, i10 %tmp_21, i8 %colorFormat_val_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="10" op_6_bw="8">
<![CDATA[
if.end_ifconv:28 %tmp_7 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_24, i8 1, i10 %tmp_22, i10 %tmp_19, i8 %colorFormat_val_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="120" op_0_bw="120" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
if.end_ifconv:29 %p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %tmp_7, i10 %tmp_6, i10 %tmp_5, i10 %tmp_4, i10 %tmp_3, i10 %tmp_2, i10 %select_ln290_4, i10 %select_ln290_3, i10 %tmp_1, i10 %select_ln290_2, i10 %select_ln290_1, i10 %select_ln290

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="120">
<![CDATA[
if.end_ifconv:30 %muxLogicData_to_write_ln303 = muxlogic i120 %p_0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln303"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120">
<![CDATA[
if.end_ifconv:31 %write_ln303 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %p_0

]]></Node>
<StgValue><ssdm name="write_ln303"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
