
Register description
==========================

+-----------------------------+-----------------------------+
| Name                        | Description                 |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_configue`_     | Camera configure            |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_addr_start`_   | Start of write address      |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_mem_bcnt`_     | Burst count of memory       |
+-----------------------------+-----------------------------+
| `cam_dvp_status_and_error`_ | Interrupt and bus status    |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_frame_bcnt`_   | Byte count of frame         |
+-----------------------------+-----------------------------+
| `cam_dvp_frame_fifo_pop`_   | Interrupt clear and pop     |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_frame_vld`_    | Frame valid in period       |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_frame_period`_ | Frame period                |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_misc`_         | RGB565 and RGBA8888 setting |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_hsync_crop`_   | Hsync crop                  |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_vsync_crop`_   | Vsync crop                  |
+-----------------------------+-----------------------------+
| `cam_dvp2axi_fram_exm`_     | Total valid count           |
+-----------------------------+-----------------------------+
| `cam_frame_start_addr0`_    | Start address of frame0     |
+-----------------------------+-----------------------------+
| `cam_frame_start_addr1`_    | Start address of frame1     |
+-----------------------------+-----------------------------+
| `cam_frame_start_addr2`_    | Start address of frame2     |
+-----------------------------+-----------------------------+
| `cam_frame_start_addr3`_    | Start address of frame3     |
+-----------------------------+-----------------------------+
| `cam_frame_id_sts01`_       | ID of frame 0/1             |
+-----------------------------+-----------------------------+
| `cam_frame_id_sts23`_       | ID of frame 2/3             |
+-----------------------------+-----------------------------+
| `cam_dvp_debug`_            | ID latch timing             |
+-----------------------------+-----------------------------+

cam_dvp2axi_configue
----------------------
 
**Address：**  0x20057000
 
.. figure:: ../../picture/cam_cam_dvp2axi_configue.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                                                                                     |
    +==========+==============================+========+=============+=================================================================================================================================================================================================================================+
    | 31:24    | reg_dvp_wait_cycle           | r/w    | 8'h40       | Cycles in FSM Wait mode                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 23       | reg_v_subsample_pol          | r/w    | 1'b0        | DVP2BUS vertical sub-sampling polarity                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 1'b0: Odd lines are masked                                                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 1'b1: Even lines are masked                                                                                                                                                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 22       | reg_v_subsample_en           | r/w    | 1'b0        | DVP2BUS vertical sub-sampling enable                                                                                                                                                                                            |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 21       | RSVD                         |        |             |                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 20       | reg_dvp_pix_clk_cg           | r/w    | 1'b0        | DVP pix clk gate                                                                                                                                                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19       | reg_dvp_data_bsel            | r/w    | 1'b0        | Byte select signal for DVP 8-bit mode, don't care if reg_dvp_data_8bit is disabled                                                                                                                                              |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 1'b0: Select the lower byte of pix_data                                                                                                                                                                                         |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 1'b1: Select the upper byte of pix_data                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 18:16    | reg_dvp_data_mode            | r/w    | 3'b0        | DVP 8-bit mode enable                                                                                                                                                                                                           |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd0: DVP pix_data is 16-bit wide                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd1: DVP pix_data is 24-bit mode                                                                                                                                                                                               |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd2: DVP pix_data is 24-comp-16-bit mode                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd3: DVP pix_data is 24-exp-32-bit mode                                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd4: DVP pix_data is 8-bit wide                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | Others - Reserved                                                                                                                                                                                                               |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15       | reg_qos_sw                   | r/w    | 1'b0        | AXI Qos software mode value                                                                                                                                                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 14       | reg_qos_sw_mode              | r/w    | 1'b0        | AXI QoS software mode enable                                                                                                                                                                                                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 13       | reg_drop_even                | r/w    | 1'b0        | Only effect when reg_drop_en=1 :                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 1'b1 : Drop all even bytes                                                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 1'b0 : Drop all odd bytes                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 12       | reg_drop_en                  | r/w    | 1'b0        | Drop mode Enable                                                                                                                                                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 11       | reg_hw_mode_fwrap            | r/w    | 1'b1        | DVP2BUS HW mode with frame start address wrap to reg_addr_start                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 10:8     | reg_dvp_mode                 | r/w    | 3'd0        | Image senosr mode selection:                                                                                                                                                                                                    |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd0-Vsync&Hsync                                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd1-Vsync|Hsync                                                                                                                                                                                                                |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd2-Vsync                                                                                                                                                                                                                      |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd3-Hsync                                                                                                                                                                                                                      |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 7        | RSVD                         |        |             |                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 6:4      | reg_xlen                     | r/w    | 3'd3        | burst length setting                                                                                                                                                                                                            |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd0 - Single / 3'd1 - INCR4 / 3'd2 - INCR8                                                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                                                                 +
    |          |                              |        |             | 3'd3 - INCR16 / 3'd5 - INCR32 / 3'd6 - INCR64                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 3        | reg_line_vld_pol             | r/w    | 1'b1        | Image sensor line valid polarity, 1'b0 - Activel low, 1'b1 - Active high                                                                                                                                                        |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 2        | reg_fram_vld_pol             | r/w    | 1'b1        | Image sensor frame valid polarity, 1'b0 - Activel low, 1'b1 - Active high                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 1        | reg_sw_mode                  | r/w    | 1'b0        | DVP2BUS SW manual mode (don't care if reg_swap_mode is enabled)                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 0        | reg_dvp_enable               | r/w    | 1'b0        | module enable                                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

cam_dvp2axi_addr_start
------------------------
 
**Address：**  0x20057004
 
.. figure:: ../../picture/cam_cam_dvp2axi_addr_start.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------+
    | Bit      | Name                         |Type    | Reset       | Description       |
    +==========+==============================+========+=============+===================+
    | 31:0     | reg_addr_start               | r/w    | 32'h80000000| AXI start address |
    +----------+------------------------------+--------+-------------+-------------------+

cam_dvp2axi_mem_bcnt
----------------------
 
**Address：**  0x20057008
 
.. figure:: ../../picture/cam_cam_dvp2axi_mem_bcnt.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                   |
    +==========+==============================+========+=============+===============================================+
    | 31:0     | reg_mem_burst_cnt            | r/w    | 32'hC000    | AXI burst cnt before wrap to "reg_addr_start" |
    +----------+------------------------------+--------+-------------+-----------------------------------------------+

cam_dvp_status_and_error
--------------------------
 
**Address：**  0x2005700c
 
.. figure:: ../../picture/cam_cam_dvp_status_and_error.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                        |
    +==========+==============================+========+=============+====================================================+
    | 31:30    | RSVD                         |        |             |                                                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 29       | st_dvp_idle                  | r      | 1'b1        | DVP2BUS asynchronous fifo idle status              |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 28       | axi_idle                     | r      | 1'b1        | DVP2BUS AHB idle status                            |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 27       | st_bus_flsh                  | r      | 1'b0        | DVP in flush state                                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 26       | st_bus_wait                  | r      | 1'b0        | DVP in wait state                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 25       | st_bus_func                  | r      | 1'b0        | DVP in functional state                            |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 24       | st_bus_idle                  | r      | 1'b1        | DVP in idle state                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 23       | RSVD                         |        |             |                                                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 22       | sts_vcnt_int                 | r      | 1'b0        | Vsync valid line count non-match interrupt status  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 21       | sts_hcnt_int                 | r      | 1'b0        | Hsync valid pixel count non-match interrupt status |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 20:16    | frame_valid_cnt              | r      | 5'd0        | Frame counts in memory before read out in SW mode  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 15       | sts_fifo_int                 | r      | 1'b0        | FIFO OverWrite interrupt status                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 14       | sts_frame_int                | r      | 1'b0        | Frame OverWrite interrupt status                   |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 13       | sts_mem_int                  | r      | 1'b0        | Memory OverWrite interrupt status                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 12       | sts_normal_int               | r      | 1'b0        | Normal Write interrupt status                      |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 11       | reg_int_fifo_en              | r/w    | 1'b1        | FIFO OverWrite interrupt enable                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 10       | reg_int_frame_en             | r/w    | 1'b0        | Frame OverWrite interrupt enable                   |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 9        | reg_int_mem_en               | r/w    | 1'b0        | Memory OverWrite interrupt enable                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 8        | reg_int_normal_en            | r/w    | 1'b0        | Normal Write interrupt enable                      |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 7        | reg_int_vcnt_en              | r/w    | 1'b0        | Vsync valid line count match interrupt enable      |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 6        | reg_int_hcnt_en              | r/w    | 1'b0        | Hsync valid pixel count match interrupt enable     |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 5        | RSVD                         |        |             |                                                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+
    | 4:0      | reg_frame_cnt_trgr_int       | r/w    | 5'd0        | Frame to issue interrupt at SW Mode                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------+

cam_dvp2axi_frame_bcnt
------------------------
 
**Address：**  0x20057010
 
.. figure:: ../../picture/cam_cam_dvp2axi_frame_bcnt.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                 |
    +==========+==============================+========+=============+=============================================+
    | 31:0     | reg_frame_byte_cnt           | r/w    | 32'h7e90    | Single Frame byte cnt(Need pre-calculation) |
    +----------+------------------------------+--------+-------------+---------------------------------------------+

cam_dvp_frame_fifo_pop
------------------------
 
**Address：**  0x20057014
 
.. figure:: ../../picture/cam_cam_dvp_frame_fifo_pop.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                          |
    +==========+==============================+========+=============+======================================+
    | 31:10    | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 9        | reg_int_vcnt_clr             | w1p    | 1'd0        | Interrupt clear                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 8        | reg_int_hcnt_clr             | w1p    | 1'd0        | Interrupt clear                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 7        | reg_int_fifo_clr             | w1p    | 1'd0        | Interrupt clear                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 6        | reg_int_frame_clr            | w1p    | 1'd0        | Interrupt clear                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 5        | reg_int_mem_clr              | w1p    | 1'd0        | Interrupt clear                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 4        | reg_int_normal_clr           | w1p    | 1'd0        | Interrupt clear                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 3:1      | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 0        | rfifo_pop                    | w1p    | 1'b0        | Write this bit will trigger fifo pop |
    +----------+------------------------------+--------+-------------+--------------------------------------+

cam_dvp2axi_frame_vld
-----------------------
 
**Address：**  0x20057018
 
.. figure:: ../../picture/cam_cam_dvp2axi_frame_vld.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                   |
    +==========+==============================+========+=============+===============================+
    | 31:0     | reg_frame_n_vld              | r/w    | 32'hffff_ffff| Bitwise frame valid in period |
    +----------+------------------------------+--------+-------------+-------------------------------+

cam_dvp2axi_frame_period
--------------------------
 
**Address：**  0x2005701c
 
.. figure:: ../../picture/cam_cam_dvp2axi_frame_period.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                  |
    +==========+==============================+========+=============+==============================================================+
    | 31:5     | RSVD                         |        |             |                                                              |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------+
    | 4:0      | reg_frame_period             | r/w    | 5'h0        | Frame period cnt. (EX. Set this register 0, the period is 1) |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------+

cam_dvp2axi_misc
------------------
 
**Address：**  0x20057020
 
.. figure:: ../../picture/cam_cam_dvp2axi_misc.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                                                  |
    +==========+==============================+========+=============+==============================================================================================================================================================================================+
    | 31:11    | RSVD                         |        |             |                                                                                                                                                                                              |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 10:8     | reg_format_565               | r/w    | 3'd0        | Only work when reg_dvp_data_mode=2 (24-comp-16-bit mode)                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                              +
    |          |                              |        |             | 3'd0: B2(5)B1(6)B0(5)                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                              +
    |          |                              |        |             | 3'd1: B1(5)B2(6)B0(5)                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                              +
    |          |                              |        |             | 3'd2: B2(5)B0(6)B1(5)                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                              +
    |          |                              |        |             | 3'd3: B0(5)B2(6)B1(5)                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                              +
    |          |                              |        |             | 3'd4: B1(5)B0(6)B2(5)                                                                                                                                                                        |
    +          +                              +        +             +                                                                                                                                                                                              +
    |          |                              |        |             | 3'd5: B0(5)B1(6)B2(5)                                                                                                                                                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 7:0      | reg_alpha                    | r/w    | 8'h0        | Only work when "reg_dvp_data_mode==2'd3(DVP pix_data is 24-exp-32-bit mode)"                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                              +
    |          |                              |        |             | The value of [31:24]                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

cam_dvp2axi_hsync_crop
------------------------
 
**Address：**  0x20057030
 
.. figure:: ../../picture/cam_cam_dvp2axi_hsync_crop.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | Bit      | Name                         |Type    | Reset       | Description           |
    +==========+==============================+========+=============+=======================+
    | 31:16    | reg_hsync_act_start          | r/w    | 16'h0       | Valid hsync start cnt |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 15:0     | reg_hsync_act_end            | r/w    | 16'hFFFF    | Valid hsync end cnt   |
    +----------+------------------------------+--------+-------------+-----------------------+

cam_dvp2axi_vsync_crop
------------------------
 
**Address：**  0x20057034
 
.. figure:: ../../picture/cam_cam_dvp2axi_vsync_crop.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | Bit      | Name                         |Type    | Reset       | Description           |
    +==========+==============================+========+=============+=======================+
    | 31:16    | reg_vsync_act_start          | r/w    | 16'h0       | Valid vsync start cnt |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 15:0     | reg_vsync_act_end            | r/w    | 16'hFFFF    | Valid vsync end cnt   |
    +----------+------------------------------+--------+-------------+-----------------------+

cam_dvp2axi_fram_exm
----------------------
 
**Address：**  0x20057038
 
.. figure:: ../../picture/cam_cam_dvp2axi_fram_exm.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                       |
    +==========+==============================+========+=============+===================================+
    | 31:16    | reg_total_vcnt               | r/w    | 16'h0       | Total valid line count in a frame |
    +----------+------------------------------+--------+-------------+-----------------------------------+
    | 15:0     | reg_total_hcnt               | r/w    | 16'h0       | Total valid pix count in a line   |
    +----------+------------------------------+--------+-------------+-----------------------------------+

cam_frame_start_addr0
-----------------------
 
**Address：**  0x20057040
 
.. figure:: ../../picture/cam_cam_frame_start_addr0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                 |
    +==========+==============================+========+=============+=============================+
    | 31:0     | frame_start_addr_0           | r      | 32'd0       | DVP2BUS PIC 0 Start address |
    +----------+------------------------------+--------+-------------+-----------------------------+

cam_frame_start_addr1
-----------------------
 
**Address：**  0x20057048
 
.. figure:: ../../picture/cam_cam_frame_start_addr1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                 |
    +==========+==============================+========+=============+=============================+
    | 31:0     | frame_start_addr_1           | r      | 32'd0       | DVP2BUS PIC 1 Start address |
    +----------+------------------------------+--------+-------------+-----------------------------+

cam_frame_start_addr2
-----------------------
 
**Address：**  0x20057050
 
.. figure:: ../../picture/cam_cam_frame_start_addr2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                 |
    +==========+==============================+========+=============+=============================+
    | 31:0     | frame_start_addr_2           | r      | 32'd0       | DVP2BUS PIC 2 Start address |
    +----------+------------------------------+--------+-------------+-----------------------------+

cam_frame_start_addr3
-----------------------
 
**Address：**  0x20057058
 
.. figure:: ../../picture/cam_cam_frame_start_addr3.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                 |
    +==========+==============================+========+=============+=============================+
    | 31:0     | frame_start_addr_3           | r      | 32'd0       | DVP2BUS PIC 3 Start address |
    +----------+------------------------------+--------+-------------+-----------------------------+

cam_frame_id_sts01
--------------------
 
**Address：**  0x20057060
 
.. figure:: ../../picture/cam_cam_frame_id_sts01.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------+
    | Bit      | Name                         |Type    | Reset       | Description      |
    +==========+==============================+========+=============+==================+
    | 31:16    | frame_id_1                   | r      | 16'd0       | DVP2BUS PIC 1 ID |
    +----------+------------------------------+--------+-------------+------------------+
    | 15:0     | frame_id_0                   | r      | 16'd0       | DVP2BUS PIC 0 ID |
    +----------+------------------------------+--------+-------------+------------------+

cam_frame_id_sts23
--------------------
 
**Address：**  0x20057064
 
.. figure:: ../../picture/cam_cam_frame_id_sts23.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------+
    | Bit      | Name                         |Type    | Reset       | Description      |
    +==========+==============================+========+=============+==================+
    | 31:16    | frame_id_3                   | r      | 16'd0       | DVP2BUS PIC 3 ID |
    +----------+------------------------------+--------+-------------+------------------+
    | 15:0     | frame_id_2                   | r      | 16'd0       | DVP2BUS PIC 2 ID |
    +----------+------------------------------+--------+-------------+------------------+

cam_dvp_debug
---------------
 
**Address：**  0x200570f0
 
.. figure:: ../../picture/cam_cam_dvp_debug.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                  |
    +==========+==============================+========+=============+==============================+
    | 31:12    | RSVD                         |        |             |                              |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 11:8     | reg_id_latch_line            | r/w    | 4'd5        | ID latch timing (line count) |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 7:32     | RSVD                         |        |             |                              |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 31:0     | RESERVED                     | rsvd   | 32'hf0f0f0f0| RESERVED                     |
    +----------+------------------------------+--------+-------------+------------------------------+

