$date
	Mon Mar 28 23:31:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! M20 [1:0] $end
$var wire 2 " M10 [1:0] $end
$var wire 2 # M00 [1:0] $end
$var wire 1 $ LX0 $end
$var wire 1 % LS0 $end
$var wire 1 & LH0 $end
$var wire 1 ' H0 $end
$var reg 1 ( clk0 $end
$var reg 1 ) inicio0 $end
$var reg 1 * reset0 $end
$scope module jose $end
$var wire 1 ( clk $end
$var wire 1 ) inicio $end
$var wire 1 * reset $end
$var reg 1 ' H $end
$var reg 1 & LH $end
$var reg 1 % LS $end
$var reg 1 $ LX $end
$var reg 2 + M0 [1:0] $end
$var reg 2 , M1 [1:0] $end
$var reg 2 - M2 [1:0] $end
$var reg 5 . state [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
b0 -
b0 ,
b0 +
1*
0)
0(
0'
0&
0%
0$
b0 #
b0 "
b0 !
$end
#1
1(
0*
#2
0(
#3
1(
1)
#4
0(
#5
1(
#6
0(
#7
1(
#8
0(
#9
1(
#10
0(
#11
1(
#12
0(
#13
1(
#14
0(
#15
1(
#16
0(
#17
1(
#18
0(
#19
1(
#20
0(
#21
1(
#22
0(
#23
1(
#24
0(
#25
1(
#26
0(
#27
1(
#28
0(
