<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_dacc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_dacc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__dacc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a55de928943198b18a2ef335fe9cafa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a55de928943198b18a2ef335fe9cafa81">REG_DACC_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8000U)</td></tr>
<tr class="memdesc:a55de928943198b18a2ef335fe9cafa81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Control Register  <a href="#a55de928943198b18a2ef335fe9cafa81">More...</a><br /></td></tr>
<tr class="separator:a55de928943198b18a2ef335fe9cafa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fce91b37537d1ae5a6c34ad403e7955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a3fce91b37537d1ae5a6c34ad403e7955">REG_DACC_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8004U)</td></tr>
<tr class="memdesc:a3fce91b37537d1ae5a6c34ad403e7955"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Mode Register  <a href="#a3fce91b37537d1ae5a6c34ad403e7955">More...</a><br /></td></tr>
<tr class="separator:a3fce91b37537d1ae5a6c34ad403e7955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a34a4fd353f0d4a3667be0c4e878edfe0">REG_DACC_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8010U)</td></tr>
<tr class="memdesc:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Enable Register  <a href="#a34a4fd353f0d4a3667be0c4e878edfe0">More...</a><br /></td></tr>
<tr class="separator:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a8268f8b4ffba23db50392fa5b3b5cd5d">REG_DACC_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8014U)</td></tr>
<tr class="memdesc:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Disable Register  <a href="#a8268f8b4ffba23db50392fa5b3b5cd5d">More...</a><br /></td></tr>
<tr class="separator:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c0f6afaa6da868235bfdebc195c85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a61c0f6afaa6da868235bfdebc195c85c">REG_DACC_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C8018U)</td></tr>
<tr class="memdesc:a61c0f6afaa6da868235bfdebc195c85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Status Register  <a href="#a61c0f6afaa6da868235bfdebc195c85c">More...</a><br /></td></tr>
<tr class="separator:a61c0f6afaa6da868235bfdebc195c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c25835b91854a067932b8ae2d385b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a9c25835b91854a067932b8ae2d385b79">REG_DACC_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8020U)</td></tr>
<tr class="memdesc:a9c25835b91854a067932b8ae2d385b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Conversion Data Register  <a href="#a9c25835b91854a067932b8ae2d385b79">More...</a><br /></td></tr>
<tr class="separator:a9c25835b91854a067932b8ae2d385b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d35ea834560562b4ca73d04bed20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a01d35ea834560562b4ca73d04bed20d5">REG_DACC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8024U)</td></tr>
<tr class="memdesc:a01d35ea834560562b4ca73d04bed20d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Enable Register  <a href="#a01d35ea834560562b4ca73d04bed20d5">More...</a><br /></td></tr>
<tr class="separator:a01d35ea834560562b4ca73d04bed20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a6238e26c1b91ddf2e7726cfc1d2b7e6a">REG_DACC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8028U)</td></tr>
<tr class="memdesc:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Disable Register  <a href="#a6238e26c1b91ddf2e7726cfc1d2b7e6a">More...</a><br /></td></tr>
<tr class="separator:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">REG_DACC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C802CU)</td></tr>
<tr class="memdesc:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Mask Register  <a href="#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">More...</a><br /></td></tr>
<tr class="separator:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9527715d50c4c52d7044231c9d3d96b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a9527715d50c4c52d7044231c9d3d96b1">REG_DACC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C8030U)</td></tr>
<tr class="memdesc:a9527715d50c4c52d7044231c9d3d96b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Status Register  <a href="#a9527715d50c4c52d7044231c9d3d96b1">More...</a><br /></td></tr>
<tr class="separator:a9527715d50c4c52d7044231c9d3d96b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6479988100f0cd85e477903b6034156f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a6479988100f0cd85e477903b6034156f">REG_DACC_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8094U)</td></tr>
<tr class="memdesc:a6479988100f0cd85e477903b6034156f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Analog Current Register  <a href="#a6479988100f0cd85e477903b6034156f">More...</a><br /></td></tr>
<tr class="separator:a6479988100f0cd85e477903b6034156f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bff6dc2451adfd0a93327e8775b5255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a5bff6dc2451adfd0a93327e8775b5255">REG_DACC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C80E4U)</td></tr>
<tr class="memdesc:a5bff6dc2451adfd0a93327e8775b5255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Write Protect Mode register  <a href="#a5bff6dc2451adfd0a93327e8775b5255">More...</a><br /></td></tr>
<tr class="separator:a5bff6dc2451adfd0a93327e8775b5255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a9c60fe2c68ac079e8c7f54216c5e78fe">REG_DACC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C80E8U)</td></tr>
<tr class="memdesc:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Write Protect Status register  <a href="#a9c60fe2c68ac079e8c7f54216c5e78fe">More...</a><br /></td></tr>
<tr class="separator:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ea3e96b7d7cd7c511da342be3ef4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a94ea3e96b7d7cd7c511da342be3ef4c6">REG_DACC_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8108U)</td></tr>
<tr class="memdesc:a94ea3e96b7d7cd7c511da342be3ef4c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Transmit Pointer Register  <a href="#a94ea3e96b7d7cd7c511da342be3ef4c6">More...</a><br /></td></tr>
<tr class="separator:a94ea3e96b7d7cd7c511da342be3ef4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3df3b6a0fbf23070a6b8b2c112133ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#ad3df3b6a0fbf23070a6b8b2c112133ec">REG_DACC_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C810CU)</td></tr>
<tr class="memdesc:ad3df3b6a0fbf23070a6b8b2c112133ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Transmit Counter Register  <a href="#ad3df3b6a0fbf23070a6b8b2c112133ec">More...</a><br /></td></tr>
<tr class="separator:ad3df3b6a0fbf23070a6b8b2c112133ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d2d2780e2bb2d696e4b805fa691ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#ac3d2d2780e2bb2d696e4b805fa691ea9">REG_DACC_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8118U)</td></tr>
<tr class="memdesc:ac3d2d2780e2bb2d696e4b805fa691ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Transmit Next Pointer Register  <a href="#ac3d2d2780e2bb2d696e4b805fa691ea9">More...</a><br /></td></tr>
<tr class="separator:ac3d2d2780e2bb2d696e4b805fa691ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902eeb9d846c9e1e52b9ce20bf48df46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a902eeb9d846c9e1e52b9ce20bf48df46">REG_DACC_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C811CU)</td></tr>
<tr class="memdesc:a902eeb9d846c9e1e52b9ce20bf48df46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Transmit Next Counter Register  <a href="#a902eeb9d846c9e1e52b9ce20bf48df46">More...</a><br /></td></tr>
<tr class="separator:a902eeb9d846c9e1e52b9ce20bf48df46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053a76460064e4cb5e362aa0c98c246c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a053a76460064e4cb5e362aa0c98c246c">REG_DACC_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8120U)</td></tr>
<tr class="memdesc:a053a76460064e4cb5e362aa0c98c246c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Transfer Control Register  <a href="#a053a76460064e4cb5e362aa0c98c246c">More...</a><br /></td></tr>
<tr class="separator:a053a76460064e4cb5e362aa0c98c246c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d921bcdb8ebdfaaf2eea9eb0c07910d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dacc_8h.html#a6d921bcdb8ebdfaaf2eea9eb0c07910d">REG_DACC_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C8124U)</td></tr>
<tr class="memdesc:a6d921bcdb8ebdfaaf2eea9eb0c07910d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Transfer Status Register  <a href="#a6d921bcdb8ebdfaaf2eea9eb0c07910d">More...</a><br /></td></tr>
<tr class="separator:a6d921bcdb8ebdfaaf2eea9eb0c07910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6479988100f0cd85e477903b6034156f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6479988100f0cd85e477903b6034156f">&#9670;&nbsp;</a></span>REG_DACC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_ACR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Analog Current Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00069">69</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a9c25835b91854a067932b8ae2d385b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c25835b91854a067932b8ae2d385b79">&#9670;&nbsp;</a></span>REG_DACC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Conversion Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00064">64</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a8268f8b4ffba23db50392fa5b3b5cd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8268f8b4ffba23db50392fa5b3b5cd5d">&#9670;&nbsp;</a></span>REG_DACC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00062">62</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a34a4fd353f0d4a3667be0c4e878edfe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a4fd353f0d4a3667be0c4e878edfe0">&#9670;&nbsp;</a></span>REG_DACC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00061">61</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a61c0f6afaa6da868235bfdebc195c85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c0f6afaa6da868235bfdebc195c85c">&#9670;&nbsp;</a></span>REG_DACC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C8018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00063">63</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a55de928943198b18a2ef335fe9cafa81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55de928943198b18a2ef335fe9cafa81">&#9670;&nbsp;</a></span>REG_DACC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00059">59</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a6238e26c1b91ddf2e7726cfc1d2b7e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6238e26c1b91ddf2e7726cfc1d2b7e6a">&#9670;&nbsp;</a></span>REG_DACC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00066">66</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a01d35ea834560562b4ca73d04bed20d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d35ea834560562b4ca73d04bed20d5">&#9670;&nbsp;</a></span>REG_DACC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00065">65</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="ab32a1900ccbd7d0ea0ce3a9d96bddcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">&#9670;&nbsp;</a></span>REG_DACC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C802CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00067">67</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a9527715d50c4c52d7044231c9d3d96b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9527715d50c4c52d7044231c9d3d96b1">&#9670;&nbsp;</a></span>REG_DACC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_ISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C8030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00068">68</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a3fce91b37537d1ae5a6c34ad403e7955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fce91b37537d1ae5a6c34ad403e7955">&#9670;&nbsp;</a></span>REG_DACC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00060">60</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a053a76460064e4cb5e362aa0c98c246c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053a76460064e4cb5e362aa0c98c246c">&#9670;&nbsp;</a></span>REG_DACC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C8120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00076">76</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a6d921bcdb8ebdfaaf2eea9eb0c07910d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d921bcdb8ebdfaaf2eea9eb0c07910d">&#9670;&nbsp;</a></span>REG_DACC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C8124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00077">77</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="ad3df3b6a0fbf23070a6b8b2c112133ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3df3b6a0fbf23070a6b8b2c112133ec">&#9670;&nbsp;</a></span>REG_DACC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C810CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00073">73</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a902eeb9d846c9e1e52b9ce20bf48df46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902eeb9d846c9e1e52b9ce20bf48df46">&#9670;&nbsp;</a></span>REG_DACC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C811CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00075">75</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="ac3d2d2780e2bb2d696e4b805fa691ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d2d2780e2bb2d696e4b805fa691ea9">&#9670;&nbsp;</a></span>REG_DACC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00074">74</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a94ea3e96b7d7cd7c511da342be3ef4c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ea3e96b7d7cd7c511da342be3ef4c6">&#9670;&nbsp;</a></span>REG_DACC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C8108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00072">72</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a5bff6dc2451adfd0a93327e8775b5255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bff6dc2451adfd0a93327e8775b5255">&#9670;&nbsp;</a></span>REG_DACC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C80E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Write Protect Mode register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00070">70</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
<a id="a9c60fe2c68ac079e8c7f54216c5e78fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c60fe2c68ac079e8c7f54216c5e78fe">&#9670;&nbsp;</a></span>REG_DACC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C80E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Write Protect Status register </p>

<p class="definition">Definition at line <a class="el" href="instance__dacc_8h_source.html#l00071">71</a> of file <a class="el" href="instance__dacc_8h_source.html">instance_dacc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
