/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [32:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  reg [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [7:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [40:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_35z | celloutsig_0_28z);
  assign celloutsig_0_38z = ~(celloutsig_0_24z | celloutsig_0_13z[1]);
  assign celloutsig_0_18z = ~(celloutsig_0_10z | celloutsig_0_3z);
  assign celloutsig_0_28z = ~(celloutsig_0_2z[3] | celloutsig_0_1z[1]);
  assign celloutsig_0_3z = in_data[94] ^ celloutsig_0_1z[2];
  assign celloutsig_0_37z = celloutsig_0_33z[0] ^ celloutsig_0_28z;
  assign celloutsig_0_42z = celloutsig_0_0z ^ celloutsig_0_38z;
  assign celloutsig_1_0z = in_data[132] ^ in_data[99];
  assign celloutsig_1_5z = in_data[131] ^ celloutsig_1_1z;
  assign celloutsig_0_6z = celloutsig_0_4z[2] ^ in_data[29];
  assign celloutsig_0_9z = celloutsig_0_1z[1] ^ celloutsig_0_0z;
  assign celloutsig_1_11z = celloutsig_1_3z[14:4] / { 1'h1, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_2z[6:2], celloutsig_0_2z } / { 1'h1, celloutsig_0_4z[6:3], celloutsig_0_2z[7:1], in_data[0] };
  assign celloutsig_0_0z = in_data[77:52] <= in_data[94:69];
  assign celloutsig_1_1z = { in_data[119:105], celloutsig_1_0z, celloutsig_1_0z } <= in_data[173:157];
  assign celloutsig_1_2z = in_data[167:144] <= { in_data[155:137], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[8:7], celloutsig_1_0z, celloutsig_1_4z } <= { in_data[119:114], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z } <= { in_data[110:106], celloutsig_1_1z };
  assign celloutsig_1_7z = ! { celloutsig_1_3z[14:1], celloutsig_1_4z };
  assign celloutsig_1_16z = ! { celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_16z = ! celloutsig_0_12z[25:23];
  assign celloutsig_0_41z = { celloutsig_0_8z[6:3], celloutsig_0_37z, celloutsig_0_6z } % { 1'h1, celloutsig_0_29z, celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_1_18z = { celloutsig_1_11z[6:5], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_10z } % { 1'h1, celloutsig_1_4z[3], celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_5z % { 1'h1, celloutsig_0_5z[4:1], in_data[0] };
  assign celloutsig_0_4z = { celloutsig_0_2z[6:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } * { in_data[15:10], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_18z[5:4], celloutsig_1_10z } * celloutsig_1_4z[4:2];
  assign celloutsig_0_12z = { celloutsig_0_8z[6:3], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z } * { in_data[55:52], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z[10:7], celloutsig_1_9z } != { celloutsig_1_6z[29:23], celloutsig_1_8z };
  assign celloutsig_1_14z = { celloutsig_1_6z[39:30], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_12z } != { celloutsig_1_6z[24:13], celloutsig_1_8z };
  assign celloutsig_0_7z = celloutsig_0_4z[5:0] != { celloutsig_0_2z[6:2], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[4:3], celloutsig_0_7z } != celloutsig_0_4z[4:2];
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_4z } != { in_data[37:36], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_12z[7:1], celloutsig_0_3z, celloutsig_0_7z } != { celloutsig_0_8z[12:5], celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_20z[0], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z } != { celloutsig_0_8z[10:8], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_1_3z = - { in_data[170:155], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = - { in_data[157:124], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_5z = - { celloutsig_0_2z[7:5], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_33z = { in_data[45:38], celloutsig_0_10z } <<< { celloutsig_0_20z[2:1], celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[139:137], celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[152:150], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_4z[4:1] <<< celloutsig_1_4z[4:1];
  assign celloutsig_0_1z = in_data[27:25] <<< in_data[84:82];
  assign celloutsig_0_35z = ~((celloutsig_0_4z[4] & celloutsig_0_11z) | celloutsig_0_0z);
  assign celloutsig_1_15z = ~((celloutsig_1_0z & celloutsig_1_6z[40]) | celloutsig_1_3z[12]);
  assign celloutsig_0_21z = ~((celloutsig_0_16z & celloutsig_0_20z[13]) | celloutsig_0_12z[5]);
  assign celloutsig_0_29z = ~((celloutsig_0_9z & celloutsig_0_9z) | celloutsig_0_9z);
  always_latch
    if (clkin_data[32]) celloutsig_0_20z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_8z[11:7], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[60:53];
  assign { out_data[134:128], out_data[98:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
