
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019050  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000698  080192f0  080192f0  0001a2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019988  08019988  0001a988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019990  08019990  0001a990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08019994  08019994  0001a994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  08019998  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003f18  240001a0  08019b24  0001b1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  240040b8  08019b24  0001c0b8  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001b18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001b18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003230b  00000000  00000000  0001b1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000067cf  00000000  00000000  0004d4c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000022c8  00000000  00000000  00053c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b07  00000000  00000000  00055f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003ec0c  00000000  00000000  00057a67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003376b  00000000  00000000  00096673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00170c21  00000000  00000000  000c9dde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0023a9ff  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000098e8  00000000  00000000  0023aa44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  0024432c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080192d8 	.word	0x080192d8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	080192d8 	.word	0x080192d8

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <APP_Init>:
#include <string.h>

static AppContext s_app;

void APP_Init(UART_HandleTypeDef *huart_trk1, UART_HandleTypeDef *huart_trk2, I2C_HandleTypeDef *hi2c)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b098      	sub	sp, #96	@ 0x60
 80006e0:	af02      	add	r7, sp, #8
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    CDC_Log(">>> System Booting...");
 80006e8:	485b      	ldr	r0, [pc, #364]	@ (8000858 <APP_Init+0x17c>)
 80006ea:	f000 fa03 	bl	8000af4 <CDC_Log>
    
    memset(&s_app, 0, sizeof(s_app));
 80006ee:	f44f 6204 	mov.w	r2, #2112	@ 0x840
 80006f2:	2100      	movs	r1, #0
 80006f4:	4859      	ldr	r0, [pc, #356]	@ (800085c <APP_Init+0x180>)
 80006f6:	f018 f95d 	bl	80189b4 <memset>
    
    /* Init protocol */
    PumpProtoGKL_Init(&s_app.gkl1, huart_trk1);
 80006fa:	68f9      	ldr	r1, [r7, #12]
 80006fc:	4857      	ldr	r0, [pc, #348]	@ (800085c <APP_Init+0x180>)
 80006fe:	f002 fcf7 	bl	80030f0 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl1, "TRK1");
 8000702:	4957      	ldr	r1, [pc, #348]	@ (8000860 <APP_Init+0x184>)
 8000704:	4855      	ldr	r0, [pc, #340]	@ (800085c <APP_Init+0x180>)
 8000706:	f002 fd2f 	bl	8003168 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto1, &s_app.gkl1);
 800070a:	4954      	ldr	r1, [pc, #336]	@ (800085c <APP_Init+0x180>)
 800070c:	4855      	ldr	r0, [pc, #340]	@ (8000864 <APP_Init+0x188>)
 800070e:	f002 fd63 	bl	80031d8 <PumpProtoGKL_Bind>
    
    PumpProtoGKL_Init(&s_app.gkl2, huart_trk2);
 8000712:	68b9      	ldr	r1, [r7, #8]
 8000714:	4854      	ldr	r0, [pc, #336]	@ (8000868 <APP_Init+0x18c>)
 8000716:	f002 fceb 	bl	80030f0 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl2, "TRK2");
 800071a:	4954      	ldr	r1, [pc, #336]	@ (800086c <APP_Init+0x190>)
 800071c:	4852      	ldr	r0, [pc, #328]	@ (8000868 <APP_Init+0x18c>)
 800071e:	f002 fd23 	bl	8003168 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto2, &s_app.gkl2);
 8000722:	4951      	ldr	r1, [pc, #324]	@ (8000868 <APP_Init+0x18c>)
 8000724:	4852      	ldr	r0, [pc, #328]	@ (8000870 <APP_Init+0x194>)
 8000726:	f002 fd57 	bl	80031d8 <PumpProtoGKL_Bind>
    
    CDC_Log(">>> GKL protocol ready");
 800072a:	4852      	ldr	r0, [pc, #328]	@ (8000874 <APP_Init+0x198>)
 800072c:	f000 f9e2 	bl	8000af4 <CDC_Log>
    
    /* Init pump manager */
    PumpMgr_Init(&s_app.mgr, 250);
 8000730:	21fa      	movs	r1, #250	@ 0xfa
 8000732:	4851      	ldr	r0, [pc, #324]	@ (8000878 <APP_Init+0x19c>)
 8000734:	f001 fd8a 	bl	800224c <PumpMgr_Init>
    PumpMgr_Add(&s_app.mgr, 1, &s_app.proto1, 0, 1);
 8000738:	2301      	movs	r3, #1
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2300      	movs	r3, #0
 800073e:	4a49      	ldr	r2, [pc, #292]	@ (8000864 <APP_Init+0x188>)
 8000740:	2101      	movs	r1, #1
 8000742:	484d      	ldr	r0, [pc, #308]	@ (8000878 <APP_Init+0x19c>)
 8000744:	f001 fda7 	bl	8002296 <PumpMgr_Add>
    PumpMgr_Add(&s_app.mgr, 2, &s_app.proto2, 0, 2);
 8000748:	2302      	movs	r3, #2
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	2300      	movs	r3, #0
 800074e:	4a48      	ldr	r2, [pc, #288]	@ (8000870 <APP_Init+0x194>)
 8000750:	2102      	movs	r1, #2
 8000752:	4849      	ldr	r0, [pc, #292]	@ (8000878 <APP_Init+0x19c>)
 8000754:	f001 fd9f 	bl	8002296 <PumpMgr_Add>
    
    /* Set default prices */
    PumpDevice *d1 = PumpMgr_Get(&s_app.mgr, 1);
 8000758:	2101      	movs	r1, #1
 800075a:	4847      	ldr	r0, [pc, #284]	@ (8000878 <APP_Init+0x19c>)
 800075c:	f001 fe0f 	bl	800237e <PumpMgr_Get>
 8000760:	6578      	str	r0, [r7, #84]	@ 0x54
    PumpDevice *d2 = PumpMgr_Get(&s_app.mgr, 2);
 8000762:	2102      	movs	r1, #2
 8000764:	4844      	ldr	r0, [pc, #272]	@ (8000878 <APP_Init+0x19c>)
 8000766:	f001 fe0a 	bl	800237e <PumpMgr_Get>
 800076a:	6538      	str	r0, [r7, #80]	@ 0x50
    if (d1) d1->price = 1122;
 800076c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800076e:	2b00      	cmp	r3, #0
 8000770:	d003      	beq.n	800077a <APP_Init+0x9e>
 8000772:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000774:	f240 4262 	movw	r2, #1122	@ 0x462
 8000778:	611a      	str	r2, [r3, #16]
    if (d2) d2->price = 2233;
 800077a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800077c:	2b00      	cmp	r3, #0
 800077e:	d003      	beq.n	8000788 <APP_Init+0xac>
 8000780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000782:	f640 02b9 	movw	r2, #2233	@ 0x8b9
 8000786:	611a      	str	r2, [r3, #16]
    
    /* Load settings */
    Settings_Init(&s_app.settings, hi2c);
 8000788:	6879      	ldr	r1, [r7, #4]
 800078a:	483c      	ldr	r0, [pc, #240]	@ (800087c <APP_Init+0x1a0>)
 800078c:	f003 fd3c 	bl	8004208 <Settings_Init>
    if (Settings_Load(&s_app.settings)) {
 8000790:	483a      	ldr	r0, [pc, #232]	@ (800087c <APP_Init+0x1a0>)
 8000792:	f003 fd57 	bl	8004244 <Settings_Load>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d03b      	beq.n	8000814 <APP_Init+0x138>
        CDC_Log(">>> Settings loaded from EEPROM");
 800079c:	4838      	ldr	r0, [pc, #224]	@ (8000880 <APP_Init+0x1a4>)
 800079e:	f000 f9a9 	bl	8000af4 <CDC_Log>
        Settings_ApplyToPumpMgr(&s_app.settings, &s_app.mgr);
 80007a2:	4935      	ldr	r1, [pc, #212]	@ (8000878 <APP_Init+0x19c>)
 80007a4:	4835      	ldr	r0, [pc, #212]	@ (800087c <APP_Init+0x1a0>)
 80007a6:	f003 ff2d 	bl	8004604 <Settings_ApplyToPumpMgr>
        
        d1 = PumpMgr_Get(&s_app.mgr, 1);
 80007aa:	2101      	movs	r1, #1
 80007ac:	4832      	ldr	r0, [pc, #200]	@ (8000878 <APP_Init+0x19c>)
 80007ae:	f001 fde6 	bl	800237e <PumpMgr_Get>
 80007b2:	6578      	str	r0, [r7, #84]	@ 0x54
        d2 = PumpMgr_Get(&s_app.mgr, 2);
 80007b4:	2102      	movs	r1, #2
 80007b6:	4830      	ldr	r0, [pc, #192]	@ (8000878 <APP_Init+0x19c>)
 80007b8:	f001 fde1 	bl	800237e <PumpMgr_Get>
 80007bc:	6538      	str	r0, [r7, #80]	@ 0x50
        if (d1) {
 80007be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d011      	beq.n	80007e8 <APP_Init+0x10c>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c6:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007c8:	461a      	mov	r2, r3
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007cc:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007ce:	f107 0010 	add.w	r0, r7, #16
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	4613      	mov	r3, r2
 80007d6:	4a2b      	ldr	r2, [pc, #172]	@ (8000884 <APP_Init+0x1a8>)
 80007d8:	2140      	movs	r1, #64	@ 0x40
 80007da:	f018 f893 	bl	8018904 <sniprintf>
            CDC_Log(msg);
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 f986 	bl	8000af4 <CDC_Log>
        }
        if (d2) {
 80007e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d015      	beq.n	800081a <APP_Init+0x13e>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f0:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007f2:	461a      	mov	r2, r3
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f6:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007f8:	f107 0010 	add.w	r0, r7, #16
 80007fc:	9300      	str	r3, [sp, #0]
 80007fe:	4613      	mov	r3, r2
 8000800:	4a21      	ldr	r2, [pc, #132]	@ (8000888 <APP_Init+0x1ac>)
 8000802:	2140      	movs	r1, #64	@ 0x40
 8000804:	f018 f87e 	bl	8018904 <sniprintf>
            CDC_Log(msg);
 8000808:	f107 0310 	add.w	r3, r7, #16
 800080c:	4618      	mov	r0, r3
 800080e:	f000 f971 	bl	8000af4 <CDC_Log>
 8000812:	e002      	b.n	800081a <APP_Init+0x13e>
        }
    } else {
        CDC_Log(">>> Settings not found, using defaults");
 8000814:	481d      	ldr	r0, [pc, #116]	@ (800088c <APP_Init+0x1b0>)
 8000816:	f000 f96d 	bl	8000af4 <CDC_Log>
    }
    
    /* Init FSM */
    TrxFSM_Init(&s_app.trk1_fsm, 1, &s_app.mgr, &s_app.gkl1);
 800081a:	4b10      	ldr	r3, [pc, #64]	@ (800085c <APP_Init+0x180>)
 800081c:	4a16      	ldr	r2, [pc, #88]	@ (8000878 <APP_Init+0x19c>)
 800081e:	2101      	movs	r1, #1
 8000820:	481b      	ldr	r0, [pc, #108]	@ (8000890 <APP_Init+0x1b4>)
 8000822:	f004 fe2b 	bl	800547c <TrxFSM_Init>
    TrxFSM_Init(&s_app.trk2_fsm, 2, &s_app.mgr, &s_app.gkl2);
 8000826:	4b10      	ldr	r3, [pc, #64]	@ (8000868 <APP_Init+0x18c>)
 8000828:	4a13      	ldr	r2, [pc, #76]	@ (8000878 <APP_Init+0x19c>)
 800082a:	2102      	movs	r1, #2
 800082c:	4819      	ldr	r0, [pc, #100]	@ (8000894 <APP_Init+0x1b8>)
 800082e:	f004 fe25 	bl	800547c <TrxFSM_Init>
    
    CDC_Log(">>> FSM initialized");
 8000832:	4819      	ldr	r0, [pc, #100]	@ (8000898 <APP_Init+0x1bc>)
 8000834:	f000 f95e 	bl	8000af4 <CDC_Log>
    
    /* Init UI */
    UI_Init(&s_app.ui, &s_app.trk1_fsm, &s_app.trk2_fsm, &s_app.settings);
 8000838:	4b10      	ldr	r3, [pc, #64]	@ (800087c <APP_Init+0x1a0>)
 800083a:	4a16      	ldr	r2, [pc, #88]	@ (8000894 <APP_Init+0x1b8>)
 800083c:	4914      	ldr	r1, [pc, #80]	@ (8000890 <APP_Init+0x1b4>)
 800083e:	4817      	ldr	r0, [pc, #92]	@ (800089c <APP_Init+0x1c0>)
 8000840:	f005 fe38 	bl	80064b4 <UI_Init>
    
    /* Init keyboard */
    KEYBOARD_Init();
 8000844:	f000 ff8c 	bl	8001760 <KEYBOARD_Init>

    CDC_Log(">>> APP_Init complete");
 8000848:	4815      	ldr	r0, [pc, #84]	@ (80008a0 <APP_Init+0x1c4>)
 800084a:	f000 f953 	bl	8000af4 <CDC_Log>
}
 800084e:	bf00      	nop
 8000850:	3758      	adds	r7, #88	@ 0x58
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	080192f0 	.word	0x080192f0
 800085c:	240001c0 	.word	0x240001c0
 8000860:	08019308 	.word	0x08019308
 8000864:	240004e0 	.word	0x240004e0
 8000868:	24000500 	.word	0x24000500
 800086c:	08019310 	.word	0x08019310
 8000870:	24000820 	.word	0x24000820
 8000874:	08019318 	.word	0x08019318
 8000878:	24000828 	.word	0x24000828
 800087c:	24000910 	.word	0x24000910
 8000880:	08019330 	.word	0x08019330
 8000884:	08019350 	.word	0x08019350
 8000888:	0801936c 	.word	0x0801936c
 800088c:	08019388 	.word	0x08019388
 8000890:	240008c0 	.word	0x240008c0
 8000894:	240008e8 	.word	0x240008e8
 8000898:	080193b0 	.word	0x080193b0
 800089c:	240009c0 	.word	0x240009c0
 80008a0:	080193c4 	.word	0x080193c4

080008a4 <APP_Task>:

void APP_Task(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
    /* Run managers */
    PumpMgr_Task(&s_app.mgr);
 80008aa:	4815      	ldr	r0, [pc, #84]	@ (8000900 <APP_Task+0x5c>)
 80008ac:	f001 fe6a 	bl	8002584 <PumpMgr_Task>
    TrxFSM_Task(&s_app.trk1_fsm);
 80008b0:	4814      	ldr	r0, [pc, #80]	@ (8000904 <APP_Task+0x60>)
 80008b2:	f004 fe05 	bl	80054c0 <TrxFSM_Task>
    TrxFSM_Task(&s_app.trk2_fsm);
 80008b6:	4814      	ldr	r0, [pc, #80]	@ (8000908 <APP_Task+0x64>)
 80008b8:	f004 fe02 	bl	80054c0 <TrxFSM_Task>
    Settings_Task(&s_app.settings);
 80008bc:	4813      	ldr	r0, [pc, #76]	@ (800090c <APP_Task+0x68>)
 80008be:	f003 fde3 	bl	8004488 <Settings_Task>

    /* Read keyboard */
    char key = KEYBOARD_GetKey();
 80008c2:	f000 ffff 	bl	80018c4 <KEYBOARD_GetKey>
 80008c6:	4603      	mov	r3, r0
 80008c8:	75fb      	strb	r3, [r7, #23]
    if (key != 0) {
 80008ca:	7dfb      	ldrb	r3, [r7, #23]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d00f      	beq.n	80008f0 <APP_Task+0x4c>
        /* Log key press */
        char msg[16];
        snprintf(msg, sizeof(msg), "KEY: %c", key);
 80008d0:	7dfb      	ldrb	r3, [r7, #23]
 80008d2:	1d38      	adds	r0, r7, #4
 80008d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000910 <APP_Task+0x6c>)
 80008d6:	2110      	movs	r1, #16
 80008d8:	f018 f814 	bl	8018904 <sniprintf>
        CDC_Log(msg);
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 f908 	bl	8000af4 <CDC_Log>

        /* Pass to UI */
        UI_Task(&s_app.ui, key);
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	4619      	mov	r1, r3
 80008e8:	480a      	ldr	r0, [pc, #40]	@ (8000914 <APP_Task+0x70>)
 80008ea:	f005 fe0e 	bl	800650a <UI_Task>
    } else {
        /* Periodic UI update */
        UI_Task(&s_app.ui, 0);
    }
}
 80008ee:	e003      	b.n	80008f8 <APP_Task+0x54>
        UI_Task(&s_app.ui, 0);
 80008f0:	2100      	movs	r1, #0
 80008f2:	4808      	ldr	r0, [pc, #32]	@ (8000914 <APP_Task+0x70>)
 80008f4:	f005 fe09 	bl	800650a <UI_Task>
}
 80008f8:	bf00      	nop
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	24000828 	.word	0x24000828
 8000904:	240008c0 	.word	0x240008c0
 8000908:	240008e8 	.word	0x240008e8
 800090c:	24000910 	.word	0x24000910
 8000910:	080193dc 	.word	0x080193dc
 8000914:	240009c0 	.word	0x240009c0

08000918 <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	429a      	cmp	r2, r3
 8000928:	d303      	bcc.n	8000932 <ring_used+0x1a>
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	e004      	b.n	800093c <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	1ad3      	subs	r3, r2, r3
 8000938:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 8000952:	6839      	ldr	r1, [r7, #0]
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ffdf 	bl	8000918 <ring_used>
 800095a:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000962:	4293      	cmp	r3, r2
 8000964:	d901      	bls.n	800096a <ring_free+0x22>
 8000966:	2300      	movs	r3, #0
 8000968:	e003      	b.n	8000972 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 800096a:	68fa      	ldr	r2, [r7, #12]
 800096c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000970:	1a9b      	subs	r3, r3, r2
}
 8000972:	4618      	mov	r0, r3
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 800097c:	b480      	push	{r7}
 800097e:	b089      	sub	sp, #36	@ 0x24
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000986:	88fb      	ldrh	r3, [r7, #6]
 8000988:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d02a      	beq.n	80009e6 <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	331f      	adds	r3, #31
 8000994:	f023 031f 	bic.w	r3, r3, #31
 8000998:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <dcache_clean_txpkt+0x7c>)
 800099e:	61ba      	str	r2, [r7, #24]
 80009a0:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	dd20      	ble.n	80009ea <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	f003 021f 	and.w	r2, r3, #31
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	4413      	add	r3, r2
 80009b2:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009b8:	f3bf 8f4f 	dsb	sy
}
 80009bc:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009be:	4a0f      	ldr	r2, [pc, #60]	@ (80009fc <dcache_clean_txpkt+0x80>)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	3320      	adds	r3, #32
 80009ca:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	3b20      	subs	r3, #32
 80009d0:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dcf2      	bgt.n	80009be <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 80009d8:	f3bf 8f4f 	dsb	sy
}
 80009dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009de:	f3bf 8f6f 	isb	sy
}
 80009e2:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80009e4:	e001      	b.n	80009ea <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 80009e6:	bf00      	nop
 80009e8:	e000      	b.n	80009ec <dcache_clean_txpkt+0x70>
 80009ea:	bf00      	nop
#else
    (void)len;
#endif
}
 80009ec:	3724      	adds	r7, #36	@ 0x24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	24001a20 	.word	0x24001a20
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a04:	b672      	cpsid	i
}
 8000a06:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000a08:	4b0a      	ldr	r3, [pc, #40]	@ (8000a34 <CDC_LOG_Init+0x34>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a38 <CDC_LOG_Init+0x38>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000a14:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <CDC_LOG_Init+0x3c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <CDC_LOG_Init+0x40>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000a20:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <CDC_LOG_Init+0x44>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a26:	b662      	cpsie	i
}
 8000a28:	bf00      	nop
    __enable_irq();
}
 8000a2a:	bf00      	nop
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	24001a00 	.word	0x24001a00
 8000a38:	24001a04 	.word	0x24001a04
 8000a3c:	24001a08 	.word	0x24001a08
 8000a40:	24001a0c 	.word	0x24001a0c
 8000a44:	24001a60 	.word	0x24001a60

08000a48 <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b086      	sub	sp, #24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d03f      	beq.n	8000ad6 <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fc4c 	bl	80002f4 <strlen>
 8000a5c:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d03a      	beq.n	8000ada <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000a68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <CDC_LOG_Push+0x9c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae8 <CDC_LOG_Push+0xa0>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000a74:	68b9      	ldr	r1, [r7, #8]
 8000a76:	6978      	ldr	r0, [r7, #20]
 8000a78:	f7ff ff66 	bl	8000948 <ring_free>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d907      	bls.n	8000a94 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000a84:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <CDC_LOG_Push+0xa4>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	4a18      	ldr	r2, [pc, #96]	@ (8000aec <CDC_LOG_Push+0xa4>)
 8000a8c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a8e:	b662      	cpsie	i
}
 8000a90:	bf00      	nop
        __enable_irq();
        return;
 8000a92:	e023      	b.n	8000adc <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000a94:	2300      	movs	r3, #0
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	e014      	b.n	8000ac4 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	7819      	ldrb	r1, [r3, #0]
 8000aa2:	4a13      	ldr	r2, [pc, #76]	@ (8000af0 <CDC_LOG_Push+0xa8>)
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	460a      	mov	r2, r1
 8000aaa:	701a      	strb	r2, [r3, #0]
        head++;
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ab8:	d301      	bcc.n	8000abe <CDC_LOG_Push+0x76>
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693a      	ldr	r2, [r7, #16]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d3e6      	bcc.n	8000a9a <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000acc:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <CDC_LOG_Push+0x9c>)
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ad2:	b662      	cpsie	i
}
 8000ad4:	e002      	b.n	8000adc <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000ad6:	bf00      	nop
 8000ad8:	e000      	b.n	8000adc <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000ada:	bf00      	nop
    __enable_irq();
}
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	24001a00 	.word	0x24001a00
 8000ae8:	24001a04 	.word	0x24001a04
 8000aec:	24001a0c 	.word	0x24001a0c
 8000af0:	24000a00 	.word	0x24000a00

08000af4 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d006      	beq.n	8000b10 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f7ff ffa0 	bl	8000a48 <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000b08:	4803      	ldr	r0, [pc, #12]	@ (8000b18 <CDC_Log+0x24>)
 8000b0a:	f7ff ff9d 	bl	8000a48 <CDC_LOG_Push>
 8000b0e:	e000      	b.n	8000b12 <CDC_Log+0x1e>
        return;
 8000b10:	bf00      	nop
}
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	080193e4 	.word	0x080193e4

08000b1c <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000b22:	4b2f      	ldr	r3, [pc, #188]	@ (8000be0 <CDC_LOG_Task+0xc4>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d152      	bne.n	8000bd2 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b2c:	b672      	cpsid	i
}
 8000b2e:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000b30:	4b2c      	ldr	r3, [pc, #176]	@ (8000be4 <CDC_LOG_Task+0xc8>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000b36:	4b2c      	ldr	r3, [pc, #176]	@ (8000be8 <CDC_LOG_Task+0xcc>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b3c:	b662      	cpsie	i
}
 8000b3e:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000b40:	68b9      	ldr	r1, [r7, #8]
 8000b42:	68f8      	ldr	r0, [r7, #12]
 8000b44:	f7ff fee8 	bl	8000918 <ring_used>
 8000b48:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d042      	beq.n	8000bd6 <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b40      	cmp	r3, #64	@ 0x40
 8000b54:	d802      	bhi.n	8000b5c <CDC_LOG_Task+0x40>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	e000      	b.n	8000b5e <CDC_LOG_Task+0x42>
 8000b5c:	2340      	movs	r3, #64	@ 0x40
 8000b5e:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b64:	2300      	movs	r3, #0
 8000b66:	827b      	strh	r3, [r7, #18]
 8000b68:	e012      	b.n	8000b90 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000b6a:	8a7b      	ldrh	r3, [r7, #18]
 8000b6c:	491f      	ldr	r1, [pc, #124]	@ (8000bec <CDC_LOG_Task+0xd0>)
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	440a      	add	r2, r1
 8000b72:	7811      	ldrb	r1, [r2, #0]
 8000b74:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf0 <CDC_LOG_Task+0xd4>)
 8000b76:	54d1      	strb	r1, [r2, r3]
        t++;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b84:	d301      	bcc.n	8000b8a <CDC_LOG_Task+0x6e>
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b8a:	8a7b      	ldrh	r3, [r7, #18]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	827b      	strh	r3, [r7, #18]
 8000b90:	8a7a      	ldrh	r2, [r7, #18]
 8000b92:	887b      	ldrh	r3, [r7, #2]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d3e8      	bcc.n	8000b6a <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000b98:	4a16      	ldr	r2, [pc, #88]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000b9a:	887b      	ldrh	r3, [r7, #2]
 8000b9c:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000ba0:	881b      	ldrh	r3, [r3, #0]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff feea 	bl	800097c <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	4619      	mov	r1, r3
 8000bae:	4810      	ldr	r0, [pc, #64]	@ (8000bf0 <CDC_LOG_Task+0xd4>)
 8000bb0:	f017 fa18 	bl	8017fe4 <CDC_Transmit_FS>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000bb8:	787b      	ldrb	r3, [r7, #1]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d10c      	bne.n	8000bd8 <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbe:	b672      	cpsid	i
}
 8000bc0:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000bc2:	4a09      	ldr	r2, [pc, #36]	@ (8000be8 <CDC_LOG_Task+0xcc>)
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000bc8:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <CDC_LOG_Task+0xc4>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bce:	b662      	cpsie	i
}
 8000bd0:	e002      	b.n	8000bd8 <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000bd2:	bf00      	nop
 8000bd4:	e000      	b.n	8000bd8 <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000bd6:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	24001a08 	.word	0x24001a08
 8000be4:	24001a00 	.word	0x24001a00
 8000be8:	24001a04 	.word	0x24001a04
 8000bec:	24000a00 	.word	0x24000a00
 8000bf0:	24001a20 	.word	0x24001a20
 8000bf4:	24001a60 	.word	0x24001a60

08000bf8 <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <CDC_LOG_TxCpltCallback+0x14>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	701a      	strb	r2, [r3, #0]
}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	24001a08 	.word	0x24001a08

08000c10 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d034      	beq.n	8000c88 <gkl_register_link+0x78>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d030      	beq.n	8000c88 <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e018      	b.n	8000c5e <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000c2c:	7bfb      	ldrb	r3, [r7, #15]
 8000c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d028      	beq.n	8000c8c <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	4a17      	ldr	r2, [pc, #92]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d008      	beq.n	8000c58 <gkl_register_link+0x48>
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d01b      	beq.n	8000c90 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	73fb      	strb	r3, [r7, #15]
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	7bfa      	ldrb	r2, [r7, #15]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d3e1      	bcc.n	8000c2c <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000c68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b03      	cmp	r3, #3
 8000c6e:	d810      	bhi.n	8000c92 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000c70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	1c5a      	adds	r2, r3, #1
 8000c76:	b2d1      	uxtb	r1, r2
 8000c78:	4a09      	ldr	r2, [pc, #36]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c7a:	7011      	strb	r1, [r2, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4a07      	ldr	r2, [pc, #28]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000c86:	e004      	b.n	8000c92 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000c88:	bf00      	nop
 8000c8a:	e002      	b.n	8000c92 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000c8c:	bf00      	nop
 8000c8e:	e000      	b.n	8000c92 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c90:	bf00      	nop
    }
}
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	24001a64 	.word	0x24001a64
 8000ca0:	24001a74 	.word	0x24001a74

08000ca4 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d101      	bne.n	8000cb6 <gkl_find_by_huart+0x12>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e01e      	b.n	8000cf4 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73fb      	strb	r3, [r7, #15]
 8000cba:	e015      	b.n	8000ce8 <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	4a10      	ldr	r2, [pc, #64]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d00c      	beq.n	8000ce2 <gkl_find_by_huart+0x3e>
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
 8000cca:	4a0d      	ldr	r2, [pc, #52]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d104      	bne.n	8000ce2 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	4a09      	ldr	r2, [pc, #36]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce0:	e008      	b.n	8000cf4 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	73fb      	strb	r3, [r7, #15]
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <gkl_find_by_huart+0x60>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	7bfa      	ldrb	r2, [r7, #15]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d3e4      	bcc.n	8000cbc <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	24001a64 	.word	0x24001a64
 8000d04:	24001a74 	.word	0x24001a74

08000d08 <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000d20:	89fb      	ldrh	r3, [r7, #14]
 8000d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d26:	d301      	bcc.n	8000d2c <gkl_raw_rx_push+0x24>
 8000d28:	2300      	movs	r3, #0
 8000d2a:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	89fa      	ldrh	r2, [r7, #14]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d104      	bne.n	8000d44 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000d42:	e00d      	b.n	8000d60 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	78fa      	ldrb	r2, [r7, #3]
 8000d54:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	89fa      	ldrh	r2, [r7, #14]
 8000d5c:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b08b      	sub	sp, #44	@ 0x2c
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d039      	beq.n	8000df0 <dcache_clean_by_addr+0x84>
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d036      	beq.n	8000df0 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d90:	f023 031f 	bic.w	r3, r3, #31
 8000d94:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	331f      	adds	r3, #31
 8000d9a:	f023 031f 	bic.w	r3, r3, #31
 8000d9e:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	69b9      	ldr	r1, [r7, #24]
 8000da4:	69fa      	ldr	r2, [r7, #28]
 8000da6:	1a8a      	subs	r2, r1, r2
 8000da8:	617b      	str	r3, [r7, #20]
 8000daa:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	dd20      	ble.n	8000df4 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	f003 021f 	and.w	r2, r3, #31
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	4413      	add	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000dc2:	f3bf 8f4f 	dsb	sy
}
 8000dc6:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e00 <dcache_clean_by_addr+0x94>)
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	3320      	adds	r3, #32
 8000dd4:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	3b20      	subs	r3, #32
 8000dda:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	dcf2      	bgt.n	8000dc8 <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000de2:	f3bf 8f4f 	dsb	sy
}
 8000de6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000de8:	f3bf 8f6f 	isb	sy
}
 8000dec:	bf00      	nop
}
 8000dee:	e001      	b.n	8000df4 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000df0:	bf00      	nop
 8000df2:	e000      	b.n	8000df6 <dcache_clean_by_addr+0x8a>
 8000df4:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000df6:	372c      	adds	r7, #44	@ 0x2c
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d002      	beq.n	8000e1c <gkl_checksum_xor+0x18>
 8000e16:	78fb      	ldrb	r3, [r7, #3]
 8000e18:	2b04      	cmp	r3, #4
 8000e1a:	d801      	bhi.n	8000e20 <gkl_checksum_xor+0x1c>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	e015      	b.n	8000e4c <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000e20:	2300      	movs	r3, #0
 8000e22:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e24:	2301      	movs	r3, #1
 8000e26:	73bb      	strb	r3, [r7, #14]
 8000e28:	e009      	b.n	8000e3e <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	687a      	ldr	r2, [r7, #4]
 8000e2e:	4413      	add	r3, r2
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	4053      	eors	r3, r2
 8000e36:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e38:	7bbb      	ldrb	r3, [r7, #14]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	73bb      	strb	r3, [r7, #14]
 8000e3e:	78fb      	ldrb	r3, [r7, #3]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	7bba      	ldrb	r2, [r7, #14]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d3ef      	bcc.n	8000e2a <gkl_checksum_xor+0x26>
    }
    return x;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	3b43      	subs	r3, #67	@ 0x43
 8000e66:	2b17      	cmp	r3, #23
 8000e68:	d840      	bhi.n	8000eec <gkl_resp_data_len_for_cmd+0x94>
 8000e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e70 <gkl_resp_data_len_for_cmd+0x18>)
 8000e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e70:	08000ee1 	.word	0x08000ee1
 8000e74:	08000ee9 	.word	0x08000ee9
 8000e78:	08000eed 	.word	0x08000eed
 8000e7c:	08000eed 	.word	0x08000eed
 8000e80:	08000eed 	.word	0x08000eed
 8000e84:	08000eed 	.word	0x08000eed
 8000e88:	08000eed 	.word	0x08000eed
 8000e8c:	08000eed 	.word	0x08000eed
 8000e90:	08000eed 	.word	0x08000eed
 8000e94:	08000ed5 	.word	0x08000ed5
 8000e98:	08000eed 	.word	0x08000eed
 8000e9c:	08000eed 	.word	0x08000eed
 8000ea0:	08000eed 	.word	0x08000eed
 8000ea4:	08000eed 	.word	0x08000eed
 8000ea8:	08000eed 	.word	0x08000eed
 8000eac:	08000ed9 	.word	0x08000ed9
 8000eb0:	08000ed1 	.word	0x08000ed1
 8000eb4:	08000edd 	.word	0x08000edd
 8000eb8:	08000eed 	.word	0x08000eed
 8000ebc:	08000eed 	.word	0x08000eed
 8000ec0:	08000eed 	.word	0x08000eed
 8000ec4:	08000eed 	.word	0x08000eed
 8000ec8:	08000eed 	.word	0x08000eed
 8000ecc:	08000ee5 	.word	0x08000ee5
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	e00c      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000ed4:	230a      	movs	r3, #10
 8000ed6:	e00a      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000ed8:	230a      	movs	r3, #10
 8000eda:	e008      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000edc:	2316      	movs	r3, #22
 8000ede:	e006      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000ee0:	230b      	movs	r3, #11
 8000ee2:	e004      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000ee4:	2306      	movs	r3, #6
 8000ee6:	e002      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	e000      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000eec:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d013      	beq.n	8000f32 <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	333d      	adds	r3, #61	@ 0x3d
 8000f26:	221b      	movs	r2, #27
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f017 fd42 	bl	80189b4 <memset>
 8000f30:	e000      	b.n	8000f34 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000f32:	bf00      	nop
}
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
 8000f42:	460b      	mov	r3, r1
 8000f44:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d015      	beq.n	8000f78 <gkl_fail+0x3e>
    link->last_error = err;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	78fa      	ldrb	r2, [r7, #3]
 8000f50:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	799b      	ldrb	r3, [r3, #6]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2bff      	cmp	r3, #255	@ 0xff
 8000f5a:	d006      	beq.n	8000f6a <gkl_fail+0x30>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	799b      	ldrb	r3, [r3, #6]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	3301      	adds	r3, #1
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2204      	movs	r2, #4
 8000f6e:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff ffc3 	bl	8000efc <gkl_rx_reset>
 8000f76:	e000      	b.n	8000f7a <gkl_fail+0x40>
    if (link == NULL) return;
 8000f78:	bf00      	nop
}
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d006      	beq.n	8000f9c <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	719a      	strb	r2, [r3, #6]
 8000f9a:	e000      	b.n	8000f9e <gkl_success+0x1e>
    if (link == NULL) return;
 8000f9c:	bf00      	nop
}
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	f000 8086 	beq.w	80010c4 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f000 8082 	beq.w	80010c8 <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d37a      	bcc.n	80010cc <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fdc:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d004      	beq.n	8000ff2 <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8000fe8:	2105      	movs	r1, #5
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f7ff ffa5 	bl	8000f3a <gkl_fail>
        return;
 8000ff0:	e06d      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	333d      	adds	r3, #61	@ 0x3d
 8000ff6:	7bfa      	ldrb	r2, [r7, #15]
 8000ff8:	4611      	mov	r1, r2
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff02 	bl	8000e04 <gkl_checksum_xor>
 8001000:	4603      	mov	r3, r0
 8001002:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	3b01      	subs	r3, #1
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001010:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 8001012:	7bba      	ldrb	r2, [r7, #14]
 8001014:	7b7b      	ldrb	r3, [r7, #13]
 8001016:	429a      	cmp	r2, r3
 8001018:	d004      	beq.n	8001024 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 800101a:	2104      	movs	r1, #4
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff ff8c 	bl	8000f3a <gkl_fail>
        return;
 8001022:	e054      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d00d      	beq.n	800104c <gkl_try_finalize_frame_if_complete+0xa4>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800103c:	b2db      	uxtb	r3, r3
 800103e:	429a      	cmp	r2, r3
 8001040:	d004      	beq.n	800104c <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8001042:	2105      	movs	r1, #5
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ff78 	bl	8000f3a <gkl_fail>
        return;
 800104a:	e040      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7b7a      	ldrb	r2, [r7, #13]
 8001074:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	3b05      	subs	r3, #5
 800107c:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	7b3a      	ldrb	r2, [r7, #12]
 8001082:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 8001086:	7b3b      	ldrb	r3, [r7, #12]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d008      	beq.n	800109e <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3341      	adds	r3, #65	@ 0x41
 8001096:	7b3a      	ldrb	r2, [r7, #12]
 8001098:	4619      	mov	r1, r3
 800109a:	f017 fcd3 	bl	8018a44 <memcpy>
    }

    link->resp_ready = 1u;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2201      	movs	r2, #1
 80010a2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2203      	movs	r2, #3
 80010aa:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b0:	1c5a      	adds	r2, r3, #1
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ff62 	bl	8000f80 <gkl_success>
    gkl_rx_reset(link);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff1d 	bl	8000efc <gkl_rx_reset>
 80010c2:	e004      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 80010c4:	bf00      	nop
 80010c6:	e002      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 80010c8:	bf00      	nop
 80010ca:	e000      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 80010cc:	bf00      	nop
}
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d04e      	beq.n	8001182 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 80010e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80010e8:	2100      	movs	r1, #0
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f017 fc62 	bl	80189b4 <memset>
    link->huart = huart;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2200      	movs	r2, #0
 800112c:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff fecd 	bl	8000efc <gkl_rx_reset>

    gkl_register_link(link);
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff fd54 	bl	8000c10 <gkl_register_link>

    if (link->huart != NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d009      	beq.n	8001184 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6818      	ldr	r0, [r3, #0]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	333c      	adds	r3, #60	@ 0x3c
 8001178:	2201      	movs	r2, #1
 800117a:	4619      	mov	r1, r3
 800117c:	f010 fe68 	bl	8011e50 <HAL_UART_Receive_IT>
 8001180:	e000      	b.n	8001184 <GKL_Init+0xb0>
    if (link == NULL) return;
 8001182:	bf00      	nop
    }
}
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 800118a:	b590      	push	{r4, r7, lr}
 800118c:	b085      	sub	sp, #20
 800118e:	af00      	add	r7, sp, #0
 8001190:	603b      	str	r3, [r7, #0]
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	460b      	mov	r3, r1
 8001198:	71bb      	strb	r3, [r7, #6]
 800119a:	4613      	mov	r3, r2
 800119c:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 800119e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <GKL_BuildFrame+0x20>
 80011a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <GKL_BuildFrame+0x24>
 80011aa:	2302      	movs	r3, #2
 80011ac:	e055      	b.n	800125a <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 80011ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011b2:	2b16      	cmp	r3, #22
 80011b4:	d901      	bls.n	80011ba <GKL_BuildFrame+0x30>
 80011b6:	2302      	movs	r3, #2
 80011b8:	e04f      	b.n	800125a <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 80011ba:	2300      	movs	r3, #0
 80011bc:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
 80011c0:	1c5a      	adds	r2, r3, #1
 80011c2:	73fa      	strb	r2, [r7, #15]
 80011c4:	461a      	mov	r2, r3
 80011c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c8:	4413      	add	r3, r2
 80011ca:	2202      	movs	r2, #2
 80011cc:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	1c5a      	adds	r2, r3, #1
 80011d2:	73fa      	strb	r2, [r7, #15]
 80011d4:	461a      	mov	r2, r3
 80011d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d8:	4413      	add	r3, r2
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	1c5a      	adds	r2, r3, #1
 80011e2:	73fa      	strb	r2, [r7, #15]
 80011e4:	461a      	mov	r2, r3
 80011e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e8:	4413      	add	r3, r2
 80011ea:	79ba      	ldrb	r2, [r7, #6]
 80011ec:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	1c5a      	adds	r2, r3, #1
 80011f2:	73fa      	strb	r2, [r7, #15]
 80011f4:	461a      	mov	r2, r3
 80011f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f8:	4413      	add	r3, r2
 80011fa:	797a      	ldrb	r2, [r7, #5]
 80011fc:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 80011fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d012      	beq.n	800122c <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d101      	bne.n	8001210 <GKL_BuildFrame+0x86>
 800120c:	2302      	movs	r3, #2
 800120e:	e024      	b.n	800125a <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001214:	4413      	add	r3, r2
 8001216:	f897 2020 	ldrb.w	r2, [r7, #32]
 800121a:	6839      	ldr	r1, [r7, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f017 fc11 	bl	8018a44 <memcpy>
        idx = (uint8_t)(idx + data_len);
 8001222:	7bfa      	ldrb	r2, [r7, #15]
 8001224:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001228:	4413      	add	r3, r2
 800122a:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	73fa      	strb	r2, [r7, #15]
 8001232:	461a      	mov	r2, r3
 8001234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001236:	4413      	add	r3, r2
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	3b01      	subs	r3, #1
 8001240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001242:	18d4      	adds	r4, r2, r3
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	4619      	mov	r1, r3
 8001248:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800124a:	f7ff fddb 	bl	8000e04 <gkl_checksum_xor>
 800124e:	4603      	mov	r3, r0
 8001250:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 8001252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001254:	7bfa      	ldrb	r2, [r7, #15]
 8001256:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	bd90      	pop	{r4, r7, pc}

08001262 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 8001262:	b590      	push	{r4, r7, lr}
 8001264:	b089      	sub	sp, #36	@ 0x24
 8001266:	af04      	add	r7, sp, #16
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	4608      	mov	r0, r1
 800126c:	4611      	mov	r1, r2
 800126e:	461a      	mov	r2, r3
 8001270:	4603      	mov	r3, r0
 8001272:	70fb      	strb	r3, [r7, #3]
 8001274:	460b      	mov	r3, r1
 8001276:	70bb      	strb	r3, [r7, #2]
 8001278:	4613      	mov	r3, r2
 800127a:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <GKL_Send+0x28>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <GKL_Send+0x2c>
 800128a:	2302      	movs	r3, #2
 800128c:	e094      	b.n	80013b8 <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 800128e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001292:	2b16      	cmp	r3, #22
 8001294:	d901      	bls.n	800129a <GKL_Send+0x38>
 8001296:	2302      	movs	r3, #2
 8001298:	e08e      	b.n	80013b8 <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	791b      	ldrb	r3, [r3, #4]
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d00b      	beq.n	80012bc <GKL_Send+0x5a>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	791b      	ldrb	r3, [r3, #4]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d006      	beq.n	80012bc <GKL_Send+0x5a>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	791b      	ldrb	r3, [r3, #4]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d001      	beq.n	80012bc <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e07d      	b.n	80013b8 <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	3365      	adds	r3, #101	@ 0x65
 80012c8:	221b      	movs	r2, #27
 80012ca:	2100      	movs	r1, #0
 80012cc:	4618      	mov	r0, r3
 80012ce:	f017 fb71 	bl	80189b4 <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff fe12 	bl	8000efc <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80012f6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 80012fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fdaa 	bl	8000e58 <gkl_resp_data_len_for_cmd>
 8001304:	4603      	mov	r3, r0
 8001306:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	2bff      	cmp	r3, #255	@ 0xff
 800130c:	d006      	beq.n	800131c <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	3305      	adds	r3, #5
 8001312:	b2da      	uxtb	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800131a:	e003      	b.n	8001324 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 8001324:	2300      	movs	r3, #0
 8001326:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3320      	adds	r3, #32
 800132c:	787c      	ldrb	r4, [r7, #1]
 800132e:	78b9      	ldrb	r1, [r7, #2]
 8001330:	78f8      	ldrb	r0, [r7, #3]
 8001332:	f107 020d 	add.w	r2, r7, #13
 8001336:	9202      	str	r2, [sp, #8]
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	6a3b      	ldr	r3, [r7, #32]
 8001342:	4622      	mov	r2, r4
 8001344:	f7ff ff21 	bl	800118a <GKL_BuildFrame>
 8001348:	4603      	mov	r3, r0
 800134a:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 800134c:	7bbb      	ldrb	r3, [r7, #14]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <GKL_Send+0xf4>
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	e030      	b.n	80013b8 <GKL_Send+0x156>
    link->tx_len = out_len;
 8001356:	7b7a      	ldrb	r2, [r7, #13]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f103 0220 	add.w	r2, r3, #32
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800136a:	4619      	mov	r1, r3
 800136c:	4610      	mov	r0, r2
 800136e:	f7ff fcfd 	bl	8000d6c <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6818      	ldr	r0, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f103 0120 	add.w	r1, r3, #32
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001382:	461a      	mov	r2, r3
 8001384:	f010 fdb0 	bl	8011ee8 <HAL_UART_Transmit_DMA>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d010      	beq.n	80013b0 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2206      	movs	r2, #6
 8001392:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	799b      	ldrb	r3, [r3, #6]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2bff      	cmp	r3, #255	@ 0xff
 800139c:	d006      	beq.n	80013ac <GKL_Send+0x14a>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	799b      	ldrb	r3, [r3, #6]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	3301      	adds	r3, #1
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 80013ac:	2306      	movs	r3, #6
 80013ae:	e003      	b.n	80013b8 <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2201      	movs	r2, #1
 80013b4:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 80013b6:	2300      	movs	r3, #0
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd90      	pop	{r4, r7, pc}

080013c0 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <GKL_HasResponse+0x12>
 80013ce:	2300      	movs	r3, #0
 80013d0:	e008      	b.n	80013e4 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	2b00      	cmp	r3, #0
 80013dc:	bf14      	ite	ne
 80013de:	2301      	movne	r3, #1
 80013e0:	2300      	moveq	r3, #0
 80013e2:	b2db      	uxtb	r3, r3
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 80013f0:	b4b0      	push	{r4, r5, r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <GKL_GetResponse+0x16>
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <GKL_GetResponse+0x1a>
 8001406:	2300      	movs	r3, #0
 8001408:	e026      	b.n	8001458 <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <GKL_GetResponse+0x2a>
 8001416:	2300      	movs	r3, #0
 8001418:	e01e      	b.n	8001458 <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 800141a:	b672      	cpsid	i
}
 800141c:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	3365      	adds	r3, #101	@ 0x65
 8001424:	6818      	ldr	r0, [r3, #0]
 8001426:	6859      	ldr	r1, [r3, #4]
 8001428:	689d      	ldr	r5, [r3, #8]
 800142a:	68dc      	ldr	r4, [r3, #12]
 800142c:	6010      	str	r0, [r2, #0]
 800142e:	6051      	str	r1, [r2, #4]
 8001430:	6095      	str	r5, [r2, #8]
 8001432:	60d4      	str	r4, [r2, #12]
 8001434:	6918      	ldr	r0, [r3, #16]
 8001436:	6959      	ldr	r1, [r3, #20]
 8001438:	6110      	str	r0, [r2, #16]
 800143a:	6151      	str	r1, [r2, #20]
 800143c:	8b19      	ldrh	r1, [r3, #24]
 800143e:	7e9b      	ldrb	r3, [r3, #26]
 8001440:	8311      	strh	r1, [r2, #24]
 8001442:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001452:	b662      	cpsie	i
}
 8001454:	bf00      	nop
    __enable_irq();

    return true;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	bcb0      	pop	{r4, r5, r7}
 8001460:	4770      	bx	lr

08001462 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 8001462:	b490      	push	{r4, r7}
 8001464:	b086      	sub	sp, #24
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 800146c:	2300      	movs	r3, #0
 800146e:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 8001470:	2302      	movs	r3, #2
 8001472:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001474:	2304      	movs	r3, #4
 8001476:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 8001478:	2300      	movs	r3, #0
 800147a:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 800147c:	2300      	movs	r3, #0
 800147e:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 8001480:	2300      	movs	r3, #0
 8001482:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001484:	2300      	movs	r3, #0
 8001486:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d107      	bne.n	80014a2 <GKL_GetStats+0x40>
    {
        return st;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	461c      	mov	r4, r3
 8001496:	f107 0308 	add.w	r3, r7, #8
 800149a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800149c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80014a0:	e027      	b.n	80014f2 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	799b      	ldrb	r3, [r3, #6]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	795b      	ldrb	r3, [r3, #5]
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	791b      	ldrb	r3, [r3, #4]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014dc:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014e2:	617b      	str	r3, [r7, #20]
    return st;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	461c      	mov	r4, r3
 80014e8:	f107 0308 	add.w	r3, r7, #8
 80014ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc90      	pop	{r4, r7}
 80014fa:	4770      	bx	lr

080014fc <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d02f      	beq.n	800156a <GKL_Task+0x6e>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d02b      	beq.n	800156a <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 8001512:	f005 f94d 	bl	80067b0 <HAL_GetTick>
 8001516:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d009      	beq.n	8001538 <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b0a      	cmp	r3, #10
 8001530:	d902      	bls.n	8001538 <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff fce2 	bl	8000efc <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	791b      	ldrb	r3, [r3, #4]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d10a      	bne.n	8001558 <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001548:	68fa      	ldr	r2, [r7, #12]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b64      	cmp	r3, #100	@ 0x64
 800154e:	d903      	bls.n	8001558 <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 8001550:	2103      	movs	r1, #3
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fcf1 	bl	8000f3a <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	791b      	ldrb	r3, [r3, #4]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b04      	cmp	r3, #4
 8001560:	d104      	bne.n	800156c <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	711a      	strb	r2, [r3, #4]
 8001568:	e000      	b.n	800156c <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 800156a:	bf00      	nop
    }
}
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b084      	sub	sp, #16
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fb92 	bl	8000ca4 <gkl_find_by_huart>
 8001580:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d009      	beq.n	800159c <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 8001588:	f005 f912 	bl	80067b0 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2202      	movs	r2, #2
 8001598:	711a      	strb	r2, [r3, #4]
 800159a:	e000      	b.n	800159e <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 800159c:	bf00      	nop
}
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fb79 	bl	8000ca4 <gkl_find_by_huart>
 80015b2:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d04d      	beq.n	8001656 <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 80015ba:	f005 f8f9 	bl	80067b0 <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015c6:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
 80015ca:	4619      	mov	r1, r3
 80015cc:	6978      	ldr	r0, [r7, #20]
 80015ce:	f7ff fb9b 	bl	8000d08 <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2201      	movs	r2, #1
 80015de:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	7bfa      	ldrb	r2, [r7, #15]
 80015e6:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d102      	bne.n	8001606 <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d11d      	bne.n	8001642 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b1a      	cmp	r3, #26
 8001610:	d812      	bhi.n	8001638 <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001618:	b2db      	uxtb	r3, r3
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	b2d1      	uxtb	r1, r2
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 8001624:	461a      	mov	r2, r3
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	4413      	add	r3, r2
 800162a:	7bfa      	ldrb	r2, [r7, #15]
 800162c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 8001630:	6978      	ldr	r0, [r7, #20]
 8001632:	f7ff fcb9 	bl	8000fa8 <gkl_try_finalize_frame_if_complete>
 8001636:	e005      	b.n	8001644 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 8001638:	2105      	movs	r1, #5
 800163a:	6978      	ldr	r0, [r7, #20]
 800163c:	f7ff fc7d 	bl	8000f3a <gkl_fail>
        goto rearm;
 8001640:	e000      	b.n	8001644 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 8001642:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	6818      	ldr	r0, [r3, #0]
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	333c      	adds	r3, #60	@ 0x3c
 800164c:	2201      	movs	r2, #1
 800164e:	4619      	mov	r1, r3
 8001650:	f010 fbfe 	bl	8011e50 <HAL_UART_Receive_IT>
 8001654:	e000      	b.n	8001658 <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 8001656:	bf00      	nop
}
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b084      	sub	sp, #16
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff fb1c 	bl	8000ca4 <gkl_find_by_huart>
 800166c:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d04b      	beq.n	800170c <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2201      	movs	r2, #1
 8001684:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 0320 	and.w	r3, r3, #32
 8001692:	2b00      	cmp	r3, #0
 8001694:	d008      	beq.n	80016a8 <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169c:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 800169e:	7afb      	ldrb	r3, [r7, #11]
 80016a0:	4619      	mov	r1, r3
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f7ff fb30 	bl	8000d08 <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2208      	movs	r2, #8
 80016ae:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2202      	movs	r2, #2
 80016b6:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2204      	movs	r2, #4
 80016be:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2201      	movs	r2, #1
 80016c6:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2206      	movs	r2, #6
 80016d4:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	799b      	ldrb	r3, [r3, #6]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2bff      	cmp	r3, #255	@ 0xff
 80016de:	d006      	beq.n	80016ee <GKL_Global_UART_ErrorCallback+0x90>
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	799b      	ldrb	r3, [r3, #6]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	3301      	adds	r3, #1
 80016e8:	b2da      	uxtb	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f7ff fc04 	bl	8000efc <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f010 fc77 	bl	8011fe8 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6818      	ldr	r0, [r3, #0]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	333c      	adds	r3, #60	@ 0x3c
 8001702:	2201      	movs	r2, #1
 8001704:	4619      	mov	r1, r3
 8001706:	f010 fba3 	bl	8011e50 <HAL_UART_Receive_IT>
 800170a:	e000      	b.n	800170e <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 800170c:	bf00      	nop
}
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <GKL_GetAndClearUartError+0x16>
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <GKL_GetAndClearUartError+0x1a>
 800172a:	2300      	movs	r3, #0
 800172c:	e011      	b.n	8001752 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <GKL_GetAndClearUartError+0x2a>
 800173a:	2300      	movs	r3, #0
 800173c:	e009      	b.n	8001752 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 8001750:	2301      	movs	r3, #1
}
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001766:	2300      	movs	r3, #0
 8001768:	71fb      	strb	r3, [r7, #7]
 800176a:	e00e      	b.n	800178a <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <KEYBOARD_Init+0x3c>)
 8001770:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <KEYBOARD_Init+0x40>)
 8001778:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800177c:	2201      	movs	r2, #1
 800177e:	4619      	mov	r1, r3
 8001780:	f008 f9f8 	bl	8009b74 <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	3301      	adds	r3, #1
 8001788:	71fb      	strb	r3, [r7, #7]
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d9ed      	bls.n	800176c <KEYBOARD_Init+0xc>
    }
}
 8001790:	bf00      	nop
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	24000000 	.word	0x24000000
 80017a0:	24000014 	.word	0x24000014

080017a4 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	71bb      	strb	r3, [r7, #6]
 80017b2:	e03e      	b.n	8001832 <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 80017b4:	79bb      	ldrb	r3, [r7, #6]
 80017b6:	4a3a      	ldr	r2, [pc, #232]	@ (80018a0 <KEYBOARD_Scan_Process+0xfc>)
 80017b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	4a39      	ldr	r2, [pc, #228]	@ (80018a4 <KEYBOARD_Scan_Process+0x100>)
 80017c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017c4:	2200      	movs	r2, #0
 80017c6:	4619      	mov	r1, r3
 80017c8:	f008 f9d4 	bl	8009b74 <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80017cc:	2300      	movs	r3, #0
 80017ce:	717b      	strb	r3, [r7, #5]
 80017d0:	e01a      	b.n	8001808 <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 80017d2:	797b      	ldrb	r3, [r7, #5]
 80017d4:	4a34      	ldr	r2, [pc, #208]	@ (80018a8 <KEYBOARD_Scan_Process+0x104>)
 80017d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017da:	797b      	ldrb	r3, [r7, #5]
 80017dc:	4933      	ldr	r1, [pc, #204]	@ (80018ac <KEYBOARD_Scan_Process+0x108>)
 80017de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80017e2:	4619      	mov	r1, r3
 80017e4:	4610      	mov	r0, r2
 80017e6:	f008 f9ad 	bl	8009b44 <HAL_GPIO_ReadPin>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d108      	bne.n	8001802 <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 80017f0:	79ba      	ldrb	r2, [r7, #6]
 80017f2:	797b      	ldrb	r3, [r7, #5]
 80017f4:	492e      	ldr	r1, [pc, #184]	@ (80018b0 <KEYBOARD_Scan_Process+0x10c>)
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	440a      	add	r2, r1
 80017fa:	4413      	add	r3, r2
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	71fb      	strb	r3, [r7, #7]
                break;
 8001800:	e005      	b.n	800180e <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001802:	797b      	ldrb	r3, [r7, #5]
 8001804:	3301      	adds	r3, #1
 8001806:	717b      	strb	r3, [r7, #5]
 8001808:	797b      	ldrb	r3, [r7, #5]
 800180a:	2b03      	cmp	r3, #3
 800180c:	d9e1      	bls.n	80017d2 <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 800180e:	79bb      	ldrb	r3, [r7, #6]
 8001810:	4a23      	ldr	r2, [pc, #140]	@ (80018a0 <KEYBOARD_Scan_Process+0xfc>)
 8001812:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001816:	79bb      	ldrb	r3, [r7, #6]
 8001818:	4a22      	ldr	r2, [pc, #136]	@ (80018a4 <KEYBOARD_Scan_Process+0x100>)
 800181a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800181e:	2201      	movs	r2, #1
 8001820:	4619      	mov	r1, r3
 8001822:	f008 f9a7 	bl	8009b74 <HAL_GPIO_WritePin>
        if (current_detected) break;
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d106      	bne.n	800183a <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 800182c:	79bb      	ldrb	r3, [r7, #6]
 800182e:	3301      	adds	r3, #1
 8001830:	71bb      	strb	r3, [r7, #6]
 8001832:	79bb      	ldrb	r3, [r7, #6]
 8001834:	2b04      	cmp	r3, #4
 8001836:	d9bd      	bls.n	80017b4 <KEYBOARD_Scan_Process+0x10>
 8001838:	e000      	b.n	800183c <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 800183a:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d01d      	beq.n	800187e <KEYBOARD_Scan_Process+0xda>
 8001842:	4b1c      	ldr	r3, [pc, #112]	@ (80018b4 <KEYBOARD_Scan_Process+0x110>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	79fa      	ldrb	r2, [r7, #7]
 8001848:	429a      	cmp	r2, r3
 800184a:	d118      	bne.n	800187e <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 800184c:	4b1a      	ldr	r3, [pc, #104]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 8001856:	701a      	strb	r2, [r3, #0]
 8001858:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b02      	cmp	r3, #2
 800185e:	d91b      	bls.n	8001898 <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 8001860:	4b16      	ldr	r3, [pc, #88]	@ (80018bc <KEYBOARD_Scan_Process+0x118>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d105      	bne.n	8001876 <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 800186a:	4a15      	ldr	r2, [pc, #84]	@ (80018c0 <KEYBOARD_Scan_Process+0x11c>)
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <KEYBOARD_Scan_Process+0x118>)
 8001872:	2201      	movs	r2, #1
 8001874:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 8001878:	2203      	movs	r2, #3
 800187a:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 800187c:	e00c      	b.n	8001898 <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 800187e:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 8001884:	4a0b      	ldr	r2, [pc, #44]	@ (80018b4 <KEYBOARD_Scan_Process+0x110>)
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d103      	bne.n	8001898 <KEYBOARD_Scan_Process+0xf4>
 8001890:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <KEYBOARD_Scan_Process+0x118>)
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
    }
}
 8001896:	e7ff      	b.n	8001898 <KEYBOARD_Scan_Process+0xf4>
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	24000000 	.word	0x24000000
 80018a4:	24000014 	.word	0x24000014
 80018a8:	24000020 	.word	0x24000020
 80018ac:	24000030 	.word	0x24000030
 80018b0:	0801971c 	.word	0x0801971c
 80018b4:	24001a77 	.word	0x24001a77
 80018b8:	24001a78 	.word	0x24001a78
 80018bc:	24001a76 	.word	0x24001a76
 80018c0:	24001a75 	.word	0x24001a75

080018c4 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <KEYBOARD_GetKey+0x38>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00c      	beq.n	80018ee <KEYBOARD_GetKey+0x2a>
 80018d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <KEYBOARD_GetKey+0x3c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 80018de:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <KEYBOARD_GetKey+0x3c>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <KEYBOARD_GetKey+0x3c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
        return temp;
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	e000      	b.n	80018f0 <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 80018ee:	2300      	movs	r3, #0
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	24001a76 	.word	0x24001a76
 8001900:	24001a75 	.word	0x24001a75

08001904 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/**
 * @brief     
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d101      	bne.n	800191a <HAL_TIM_PeriodElapsedCallback+0x16>
		KEYBOARD_Scan_Process();
 8001916:	f7ff ff45 	bl	80017a4 <KEYBOARD_Scan_Process>
	}
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40000400 	.word	0x40000400

08001928 <System_Log>:

/**
 * @brief    USB CDC ( ,      CPU)
 */
void System_Log(const char *message) {
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	CDC_LOG_Push(message);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff f889 	bl	8000a48 <CDC_LOG_Push>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_UART_TxCpltCallback>:

/**
 * @brief UART TX complete callback
 * @note  USART2/USART3      (GKL     ).
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_TxCpltCallback(huart);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff fe13 	bl	8001572 <GKL_Global_UART_TxCpltCallback>
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART RX complete callback
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_RxCpltCallback(huart);
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff fe21 	bl	80015a4 <GKL_Global_UART_RxCpltCallback>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_UART_ErrorCallback>:

/**
 * @brief UART error callback
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_ErrorCallback(huart);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff fe73 	bl	800165e <GKL_Global_UART_ErrorCallback>
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
	/*  MPU     */
	MPU_Config();
 8001986:	f000 fbb3 	bl	80020f0 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800198a:	4b61      	ldr	r3, [pc, #388]	@ (8001b10 <main+0x190>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d11b      	bne.n	80019ce <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001996:	f3bf 8f4f 	dsb	sy
}
 800199a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800199c:	f3bf 8f6f 	isb	sy
}
 80019a0:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80019a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001b10 <main+0x190>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80019aa:	f3bf 8f4f 	dsb	sy
}
 80019ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019b0:	f3bf 8f6f 	isb	sy
}
 80019b4:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80019b6:	4b56      	ldr	r3, [pc, #344]	@ (8001b10 <main+0x190>)
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	4a55      	ldr	r2, [pc, #340]	@ (8001b10 <main+0x190>)
 80019bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80019c2:	f3bf 8f4f 	dsb	sy
}
 80019c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019c8:	f3bf 8f6f 	isb	sy
}
 80019cc:	e000      	b.n	80019d0 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80019ce:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80019d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001b10 <main+0x190>)
 80019d2:	695b      	ldr	r3, [r3, #20]
 80019d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d138      	bne.n	8001a4e <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80019dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001b10 <main+0x190>)
 80019de:	2200      	movs	r2, #0
 80019e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80019e4:	f3bf 8f4f 	dsb	sy
}
 80019e8:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 80019ea:	4b49      	ldr	r3, [pc, #292]	@ (8001b10 <main+0x190>)
 80019ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019f0:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	0b5b      	lsrs	r3, r3, #13
 80019f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80019fa:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	08db      	lsrs	r3, r3, #3
 8001a00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a04:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	015a      	lsls	r2, r3, #5
 8001a0a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001a0e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001a14:	493e      	ldr	r1, [pc, #248]	@ (8001b10 <main+0x190>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	1e5a      	subs	r2, r3, #1
 8001a20:	607a      	str	r2, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1ef      	bne.n	8001a06 <main+0x86>
    } while(sets-- != 0U);
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	1e5a      	subs	r2, r3, #1
 8001a2a:	60ba      	str	r2, [r7, #8]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1e5      	bne.n	80019fc <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001a30:	f3bf 8f4f 	dsb	sy
}
 8001a34:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001a36:	4b36      	ldr	r3, [pc, #216]	@ (8001b10 <main+0x190>)
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	4a35      	ldr	r2, [pc, #212]	@ (8001b10 <main+0x190>)
 8001a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a40:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a42:	f3bf 8f4f 	dsb	sy
}
 8001a46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a48:	f3bf 8f6f 	isb	sy
}
 8001a4c:	e000      	b.n	8001a50 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001a4e:	bf00      	nop
	/*     H7 */
	SCB_EnableICache();
	SCB_EnableDCache();

	/*   ,  Flash   Systick. */
	HAL_Init();
 8001a50:	f004 fe28 	bl	80066a4 <HAL_Init>

	/*    */
	SystemClock_Config();
 8001a54:	f000 f870 	bl	8001b38 <SystemClock_Config>

	/*     */
	MX_GPIO_Init();
 8001a58:	f000 fab2 	bl	8001fc0 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a5c:	f000 fa70 	bl	8001f40 <MX_DMA_Init>
	MX_I2C1_Init();
 8001a60:	f000 f8e6 	bl	8001c30 <MX_I2C1_Init>
	MX_SPI2_Init();
 8001a64:	f000 f912 	bl	8001c8c <MX_SPI2_Init>
	MX_TIM2_Init();
 8001a68:	f000 f968 	bl	8001d3c <MX_TIM2_Init>
	MX_TIM3_Init();
 8001a6c:	f000 f9b4 	bl	8001dd8 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8001a70:	f000 fa02 	bl	8001e78 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001a74:	f000 fa32 	bl	8001edc <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001a78:	f016 f9f4 	bl	8017e64 <MX_USB_DEVICE_Init>

	/* USER CODE BEGIN 2 */
	CDC_LOG_Init();
 8001a7c:	f7fe ffc0 	bl	8000a00 <CDC_LOG_Init>
	HAL_Delay(500);
 8001a80:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a84:	f004 fea0 	bl	80067c8 <HAL_Delay>
	System_Log(">>> System Booting...\r\n");
 8001a88:	4822      	ldr	r0, [pc, #136]	@ (8001b14 <main+0x194>)
 8001a8a:	f7ff ff4d 	bl	8001928 <System_Log>

	/*         main.h */
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a94:	4820      	ldr	r0, [pc, #128]	@ (8001b18 <main+0x198>)
 8001a96:	f008 f86d 	bl	8009b74 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001a9a:	2064      	movs	r0, #100	@ 0x64
 8001a9c:	f004 fe94 	bl	80067c8 <HAL_Delay>
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001aa6:	481c      	ldr	r0, [pc, #112]	@ (8001b18 <main+0x198>)
 8001aa8:	f008 f864 	bl	8009b74 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001aac:	20c8      	movs	r0, #200	@ 0xc8
 8001aae:	f004 fe8b 	bl	80067c8 <HAL_Delay>

	/*  SSD1309 */
	SSD1309_Init();
 8001ab2:	f002 fe89 	bl	80047c8 <SSD1309_Init>

	/*     ( ) */
	SSD1309_Fill(0);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f002 fee0 	bl	800487c <SSD1309_Fill>
	SSD1309_UpdateScreen();
 8001abc:	f002 fef6 	bl	80048ac <SSD1309_UpdateScreen>
	HAL_Delay(100);
 8001ac0:	2064      	movs	r0, #100	@ 0x64
 8001ac2:	f004 fe81 	bl	80067c8 <HAL_Delay>

	/*    */
	KEYBOARD_Init();
 8001ac6:	f7ff fe4b 	bl	8001760 <KEYBOARD_Init>

	/*    */
	SSD1309_SetCursor(30, 10);
 8001aca:	210a      	movs	r1, #10
 8001acc:	201e      	movs	r0, #30
 8001ace:	f002 ff47 	bl	8004960 <SSD1309_SetCursor>
	SSD1309_WriteString("H750 CONTROL", 1);
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	4811      	ldr	r0, [pc, #68]	@ (8001b1c <main+0x19c>)
 8001ad6:	f002 ffef 	bl	8004ab8 <SSD1309_WriteString>
	SSD1309_SetCursor(30, 30);
 8001ada:	211e      	movs	r1, #30
 8001adc:	201e      	movs	r0, #30
 8001ade:	f002 ff3f 	bl	8004960 <SSD1309_SetCursor>
	SSD1309_WriteString("STATUS: READY", 1);
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	480e      	ldr	r0, [pc, #56]	@ (8001b20 <main+0x1a0>)
 8001ae6:	f002 ffe7 	bl	8004ab8 <SSD1309_WriteString>

	SSD1309_UpdateScreen();
 8001aea:	f002 fedf 	bl	80048ac <SSD1309_UpdateScreen>

	System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001aee:	480d      	ldr	r0, [pc, #52]	@ (8001b24 <main+0x1a4>)
 8001af0:	f7ff ff1a 	bl	8001928 <System_Log>

	/*     () */
	HAL_TIM_Base_Start_IT(&htim3);
 8001af4:	480c      	ldr	r0, [pc, #48]	@ (8001b28 <main+0x1a8>)
 8001af6:	f00f fcd1 	bl	801149c <HAL_TIM_Base_Start_IT>

	/* Application init (protocol plugins + UI + managers)
	 NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
	APP_Init(&huart2, &huart3, &hi2c1);
 8001afa:	4a0c      	ldr	r2, [pc, #48]	@ (8001b2c <main+0x1ac>)
 8001afc:	490c      	ldr	r1, [pc, #48]	@ (8001b30 <main+0x1b0>)
 8001afe:	480d      	ldr	r0, [pc, #52]	@ (8001b34 <main+0x1b4>)
 8001b00:	f7fe fdec 	bl	80006dc <APP_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	/* USER CODE BEGIN WHILE */
	while (1) {
	    /* Run application (USB logging, protocol plugins, UI, managers) */
	    APP_Task();
 8001b04:	f7fe fece 	bl	80008a4 <APP_Task>

	    /*  :  CDC   USB! */
	    CDC_LOG_Task();
 8001b08:	f7ff f808 	bl	8000b1c <CDC_LOG_Task>
	    APP_Task();
 8001b0c:	bf00      	nop
 8001b0e:	e7f9      	b.n	8001b04 <main+0x184>
 8001b10:	e000ed00 	.word	0xe000ed00
 8001b14:	080193e8 	.word	0x080193e8
 8001b18:	58020400 	.word	0x58020400
 8001b1c:	08019400 	.word	0x08019400
 8001b20:	08019410 	.word	0x08019410
 8001b24:	08019420 	.word	0x08019420
 8001b28:	24001c1c 	.word	0x24001c1c
 8001b2c:	24001a7c 	.word	0x24001a7c
 8001b30:	24001cfc 	.word	0x24001cfc
 8001b34:	24001c68 	.word	0x24001c68

08001b38 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b09c      	sub	sp, #112	@ 0x70
 8001b3c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b42:	224c      	movs	r2, #76	@ 0x4c
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f016 ff34 	bl	80189b4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	2220      	movs	r2, #32
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f016 ff2e 	bl	80189b4 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001b58:	2002      	movs	r0, #2
 8001b5a:	f00b fe37 	bl	800d7cc <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001b5e:	2300      	movs	r3, #0
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	4b31      	ldr	r3, [pc, #196]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	4a30      	ldr	r2, [pc, #192]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b6c:	6193      	str	r3, [r2, #24]
 8001b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	4b2c      	ldr	r3, [pc, #176]	@ (8001c2c <SystemClock_Config+0xf4>)
 8001b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8001c2c <SystemClock_Config+0xf4>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001b84:	4b29      	ldr	r3, [pc, #164]	@ (8001c2c <SystemClock_Config+0xf4>)
 8001b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001b90:	bf00      	nop
 8001b92:	4b25      	ldr	r3, [pc, #148]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b9e:	d1f8      	bne.n	8001b92 <SystemClock_Config+0x5a>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 8001ba0:	2321      	movs	r3, #33	@ 0x21
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ba4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001baa:	2301      	movs	r3, #1
 8001bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 8001bb6:	2305      	movs	r3, #5
 8001bb8:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 192;
 8001bba:	23c0      	movs	r3, #192	@ 0xc0
 8001bbc:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 15;
 8001bc2:	230f      	movs	r3, #15
 8001bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001bca:	2308      	movs	r3, #8
 8001bcc:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001bd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f00b fe40 	bl	800d860 <HAL_RCC_OscConfig>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <SystemClock_Config+0xb2>
		Error_Handler();
 8001be6:	f000 faae 	bl	8002146 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001bea:	233f      	movs	r3, #63	@ 0x3f
 8001bec:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001bf6:	2308      	movs	r3, #8
 8001bf8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001bfa:	2340      	movs	r3, #64	@ 0x40
 8001bfc:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001bfe:	2340      	movs	r3, #64	@ 0x40
 8001c00:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c06:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c08:	2340      	movs	r3, #64	@ 0x40
 8001c0a:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001c0c:	1d3b      	adds	r3, r7, #4
 8001c0e:	2104      	movs	r1, #4
 8001c10:	4618      	mov	r0, r3
 8001c12:	f00c fa7f 	bl	800e114 <HAL_RCC_ClockConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <SystemClock_Config+0xe8>
		Error_Handler();
 8001c1c:	f000 fa93 	bl	8002146 <Error_Handler>
	}
}
 8001c20:	bf00      	nop
 8001c22:	3770      	adds	r7, #112	@ 0x70
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	58024800 	.word	0x58024800
 8001c2c:	58000400 	.word	0x58000400

08001c30 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8001c34:	4b12      	ldr	r3, [pc, #72]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c36:	4a13      	ldr	r2, [pc, #76]	@ (8001c84 <MX_I2C1_Init+0x54>)
 8001c38:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00B03FDB;
 8001c3a:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c3c:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <MX_I2C1_Init+0x58>)
 8001c3e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001c40:	4b0f      	ldr	r3, [pc, #60]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c46:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001c52:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c5e:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001c6a:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c6c:	f007 ff9c 	bl	8009ba8 <HAL_I2C_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001c76:	f000 fa66 	bl	8002146 <Error_Handler>
	}
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	24001a7c 	.word	0x24001a7c
 8001c84:	40005400 	.word	0x40005400
 8001c88:	00b03fdb 	.word	0x00b03fdb

08001c8c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001c92:	4a29      	ldr	r2, [pc, #164]	@ (8001d38 <MX_SPI2_Init+0xac>)
 8001c94:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c96:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001c98:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c9c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001c9e:	4b25      	ldr	r3, [pc, #148]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001ca0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ca4:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ca6:	4b23      	ldr	r3, [pc, #140]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001ca8:	2207      	movs	r2, #7
 8001caa:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cac:	4b21      	ldr	r3, [pc, #132]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cb2:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cba:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cbe:	619a      	str	r2, [r3, #24]
	/*   32     OLED  */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001cc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cc2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cc6:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cd4:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 8001cda:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ce0:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001ce2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ce6:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 8001cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	641a      	str	r2, [r3, #64]	@ 0x40
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	645a      	str	r2, [r3, #68]	@ 0x44
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001d06:	4b0b      	ldr	r3, [pc, #44]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001d12:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001d18:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	659a      	str	r2, [r3, #88]	@ 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001d1e:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d20:	f00e fbb0 	bl	8010484 <HAL_SPI_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_SPI2_Init+0xa2>
		Error_Handler();
 8001d2a:	f000 fa0c 	bl	8002146 <Error_Handler>
	}
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	24001ad0 	.word	0x24001ad0
 8001d38:	40003800 	.word	0x40003800

08001d3c <MX_TIM2_Init>:

/**
 * @brief TIM2 Initialization Function (System Tick replacement/General)
 */
static void MX_TIM2_Init(void) {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b088      	sub	sp, #32
 8001d40:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001d42:	f107 0310 	add.w	r3, r7, #16
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]

	htim2.Instance = TIM2;
 8001d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d5c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d60:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4799;
 8001d62:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d64:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001d68:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 499;
 8001d70:	4b18      	ldr	r3, [pc, #96]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d72:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001d76:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d78:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d7e:	4b15      	ldr	r3, [pc, #84]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d80:	2280      	movs	r2, #128	@ 0x80
 8001d82:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001d84:	4813      	ldr	r0, [pc, #76]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d86:	f00f fb32 	bl	80113ee <HAL_TIM_Base_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM2_Init+0x58>
		Error_Handler();
 8001d90:	f000 f9d9 	bl	8002146 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d98:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	4619      	mov	r1, r3
 8001da0:	480c      	ldr	r0, [pc, #48]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001da2:	f00f fcfb 	bl	801179c <HAL_TIM_ConfigClockSource>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM2_Init+0x74>
		Error_Handler();
 8001dac:	f000 f9cb 	bl	8002146 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db0:	2300      	movs	r3, #0
 8001db2:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4805      	ldr	r0, [pc, #20]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001dbe:	f00f ff4b 	bl	8011c58 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_TIM2_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001dc8:	f000 f9bd 	bl	8002146 <Error_Handler>
	}
}
 8001dcc:	bf00      	nop
 8001dce:	3720      	adds	r7, #32
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	24001bd0 	.word	0x24001bd0

08001dd8 <MX_TIM3_Init>:

/**
 * @brief TIM3 Initialization Function (Keyboard Scan Timer)
 */
static void MX_TIM3_Init(void) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001dde:	f107 0310 	add.w	r3, r7, #16
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	605a      	str	r2, [r3, #4]
 8001de8:	609a      	str	r2, [r3, #8]
 8001dea:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]

	htim3.Instance = TIM3;
 8001df6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001df8:	4a1e      	ldr	r2, [pc, #120]	@ (8001e74 <MX_TIM3_Init+0x9c>)
 8001dfa:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 479;
 8001dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001dfe:	f240 12df 	movw	r2, #479	@ 0x1df
 8001e02:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e04:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 499;
 8001e0a:	4b19      	ldr	r3, [pc, #100]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e0c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001e10:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e12:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e18:	4b15      	ldr	r3, [pc, #84]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e1a:	2280      	movs	r2, #128	@ 0x80
 8001e1c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001e1e:	4814      	ldr	r0, [pc, #80]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e20:	f00f fae5 	bl	80113ee <HAL_TIM_Base_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM3_Init+0x56>
		Error_Handler();
 8001e2a:	f000 f98c 	bl	8002146 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e32:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001e34:	f107 0310 	add.w	r3, r7, #16
 8001e38:	4619      	mov	r1, r3
 8001e3a:	480d      	ldr	r0, [pc, #52]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e3c:	f00f fcae 	bl	801179c <HAL_TIM_ConfigClockSource>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM3_Init+0x72>
		Error_Handler();
 8001e46:	f000 f97e 	bl	8002146 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	4619      	mov	r1, r3
 8001e56:	4806      	ldr	r0, [pc, #24]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e58:	f00f fefe 	bl	8011c58 <HAL_TIMEx_MasterConfigSynchronization>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM3_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001e62:	f000 f970 	bl	8002146 <Error_Handler>
	}
}
 8001e66:	bf00      	nop
 8001e68:	3720      	adds	r7, #32
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	24001c1c 	.word	0x24001c1c
 8001e74:	40000400 	.word	0x40000400

08001e78 <MX_USART2_UART_Init>:

/**
 * @brief USART2 Initialization Function (System Logs)
 */
static void MX_USART2_UART_Init(void) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8001e7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ed8 <MX_USART2_UART_Init+0x60>)
 8001e80:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001e82:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e84:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e88:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e90:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001eb4:	4b07      	ldr	r3, [pc, #28]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001ec2:	f00f ff75 	bl	8011db0 <HAL_UART_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_USART2_UART_Init+0x58>
		Error_Handler();
 8001ecc:	f000 f93b 	bl	8002146 <Error_Handler>
	}
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	24001c68 	.word	0x24001c68
 8001ed8:	40004400 	.word	0x40004400

08001edc <MX_USART3_UART_Init>:

/**
 * @brief USART3 Initialization Function (Protocol Traffic)
 */
static void MX_USART3_UART_Init(void) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
	huart3.Instance = USART3;
 8001ee0:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ee2:	4a16      	ldr	r2, [pc, #88]	@ (8001f3c <MX_USART3_UART_Init+0x60>)
 8001ee4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8001ee6:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ee8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001eec:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001eee:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001ef4:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001efa:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001f00:	4b0d      	ldr	r3, [pc, #52]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f02:	220c      	movs	r2, #12
 8001f04:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f06:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f18:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001f24:	4804      	ldr	r0, [pc, #16]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f26:	f00f ff43 	bl	8011db0 <HAL_UART_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8001f30:	f000 f909 	bl	8002146 <Error_Handler>
	}
}
 8001f34:	bf00      	nop
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	24001cfc 	.word	0x24001cfc
 8001f3c:	40004800 	.word	0x40004800

08001f40 <MX_DMA_Init>:

/**
 * @brief Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001f46:	4b1d      	ldr	r3, [pc, #116]	@ (8001fbc <MX_DMA_Init+0x7c>)
 8001f48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fbc <MX_DMA_Init+0x7c>)
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001f56:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <MX_DMA_Init+0x7c>)
 8001f58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2102      	movs	r1, #2
 8001f68:	200c      	movs	r0, #12
 8001f6a:	f004 fd38 	bl	80069de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001f6e:	200c      	movs	r0, #12
 8001f70:	f004 fd4f 	bl	8006a12 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 8001f74:	2200      	movs	r2, #0
 8001f76:	2102      	movs	r1, #2
 8001f78:	200d      	movs	r0, #13
 8001f7a:	f004 fd30 	bl	80069de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001f7e:	200d      	movs	r0, #13
 8001f80:	f004 fd47 	bl	8006a12 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 8001f84:	2200      	movs	r2, #0
 8001f86:	2102      	movs	r1, #2
 8001f88:	200e      	movs	r0, #14
 8001f8a:	f004 fd28 	bl	80069de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001f8e:	200e      	movs	r0, #14
 8001f90:	f004 fd3f 	bl	8006a12 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8001f94:	2200      	movs	r2, #0
 8001f96:	2102      	movs	r1, #2
 8001f98:	200f      	movs	r0, #15
 8001f9a:	f004 fd20 	bl	80069de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f9e:	200f      	movs	r0, #15
 8001fa0:	f004 fd37 	bl	8006a12 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2102      	movs	r1, #2
 8001fa8:	2010      	movs	r0, #16
 8001faa:	f004 fd18 	bl	80069de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001fae:	2010      	movs	r0, #16
 8001fb0:	f004 fd2f 	bl	8006a12 <HAL_NVIC_EnableIRQ>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	58024400 	.word	0x58024400

08001fc0 <MX_GPIO_Init>:

/**
 * @brief GPIO Initialization Function
 */
static void MX_GPIO_Init(void) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
 8001fd4:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001fd6:	4b43      	ldr	r3, [pc, #268]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fdc:	4a41      	ldr	r2, [pc, #260]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fe2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fe8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ffa:	4a3a      	ldr	r2, [pc, #232]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001ffc:	f043 0304 	orr.w	r3, r3, #4
 8002000:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002004:	4b37      	ldr	r3, [pc, #220]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800200a:	f003 0304 	and.w	r3, r3, #4
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002012:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002014:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002018:	4a32      	ldr	r2, [pc, #200]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002022:	4b30      	ldr	r3, [pc, #192]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	60bb      	str	r3, [r7, #8]
 800202e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002030:	4b2c      	ldr	r3, [pc, #176]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002036:	4a2b      	ldr	r2, [pc, #172]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002040:	4b28      	ldr	r3, [pc, #160]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800204e:	4b25      	ldr	r3, [pc, #148]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002054:	4a23      	ldr	r2, [pc, #140]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002056:	f043 0310 	orr.w	r3, r3, #16
 800205a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800205e:	4b21      	ldr	r3, [pc, #132]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	683b      	ldr	r3, [r7, #0]

	/* Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 800206c:	2201      	movs	r2, #1
 800206e:	f245 0106 	movw	r1, #20486	@ 0x5006
 8002072:	481d      	ldr	r0, [pc, #116]	@ (80020e8 <MX_GPIO_Init+0x128>)
 8002074:	f007 fd7e 	bl	8009b74 <HAL_GPIO_WritePin>
			SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin | SPI2_RST_Pin,
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE,
 8002078:	2201      	movs	r2, #1
 800207a:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 800207e:	481b      	ldr	r0, [pc, #108]	@ (80020ec <MX_GPIO_Init+0x12c>)
 8002080:	f007 fd78 	bl	8009b74 <HAL_GPIO_WritePin>
			KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin | KeyRow_5_Pin,
			GPIO_PIN_SET);

	/* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
	GPIO_InitStruct.Pin = SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin
 8002084:	f245 0306 	movw	r3, #20486	@ 0x5006
 8002088:	617b      	str	r3, [r7, #20]
			| SPI2_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208a:	2301      	movs	r3, #1
 800208c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002092:	2302      	movs	r3, #2
 8002094:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4812      	ldr	r0, [pc, #72]	@ (80020e8 <MX_GPIO_Init+0x128>)
 800209e:	f007 fba1 	bl	80097e4 <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
	GPIO_InitStruct.Pin = KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin
 80020a2:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80020a6:	617b      	str	r3, [r7, #20]
			| KeyRow_5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a8:	2301      	movs	r3, #1
 80020aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020b0:	2302      	movs	r3, #2
 80020b2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4619      	mov	r1, r3
 80020ba:	480c      	ldr	r0, [pc, #48]	@ (80020ec <MX_GPIO_Init+0x12c>)
 80020bc:	f007 fb92 	bl	80097e4 <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
	GPIO_InitStruct.Pin = KeyCol_1_Pin | KeyCol_2_Pin | KeyCol_3_Pin
 80020c0:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80020c4:	617b      	str	r3, [r7, #20]
			| KeyCol_4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	4619      	mov	r1, r3
 80020d4:	4805      	ldr	r0, [pc, #20]	@ (80020ec <MX_GPIO_Init+0x12c>)
 80020d6:	f007 fb85 	bl	80097e4 <HAL_GPIO_Init>
}
 80020da:	bf00      	nop
 80020dc:	3728      	adds	r7, #40	@ 0x28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	58024400 	.word	0x58024400
 80020e8:	58020400 	.word	0x58020400
 80020ec:	58021000 	.word	0x58021000

080020f0 <MPU_Config>:

/**
 * @brief MPU Configuration
 */
static void MPU_Config(void) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 80020f6:	463b      	mov	r3, r7
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8002102:	f004 fca1 	bl	8006a48 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002106:	2301      	movs	r3, #1
 8002108:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800210a:	2300      	movs	r3, #0
 800210c:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x24000000;
 800210e:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8002112:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8002114:	2312      	movs	r3, #18
 8002116:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8002118:	2300      	movs	r3, #0
 800211a:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800211c:	2303      	movs	r3, #3
 800211e:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002120:	2300      	movs	r3, #0
 8002122:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8002124:	2300      	movs	r3, #0
 8002126:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002128:	2301      	movs	r3, #1
 800212a:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800212c:	2301      	movs	r3, #1
 800212e:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002130:	463b      	mov	r3, r7
 8002132:	4618      	mov	r0, r3
 8002134:	f004 fcc0 	bl	8006ab8 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002138:	2004      	movs	r0, #4
 800213a:	f004 fc9d 	bl	8006a78 <HAL_MPU_Enable>
}
 800213e:	bf00      	nop
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002146:	b580      	push	{r7, lr}
 8002148:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800214a:	b672      	cpsid	i
}
 800214c:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();
	while (1) {
		CDC_LOG_Task();
 800214e:	f7fe fce5 	bl	8000b1c <CDC_LOG_Task>
 8002152:	e7fc      	b.n	800214e <Error_Handler+0x8>

08002154 <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d00f      	beq.n	8002182 <PumpProto_Task+0x2e>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00b      	beq.n	8002182 <PumpProto_Task+0x2e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d006      	beq.n	8002182 <PumpProto_Task+0x2e>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	6852      	ldr	r2, [r2, #4]
 800217e:	4610      	mov	r0, r2
 8002180:	4798      	blx	r3
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d011      	beq.n	80021bc <PumpProto_IsIdle+0x32>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00d      	beq.n	80021bc <PumpProto_IsIdle+0x32>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d008      	beq.n	80021bc <PumpProto_IsIdle+0x32>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6852      	ldr	r2, [r2, #4]
 80021b4:	4610      	mov	r0, r2
 80021b6:	4798      	blx	r3
 80021b8:	4603      	mov	r3, r0
 80021ba:	e000      	b.n	80021be <PumpProto_IsIdle+0x34>
    return false;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b082      	sub	sp, #8
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
 80021ce:	460b      	mov	r3, r1
 80021d0:	70fb      	strb	r3, [r7, #3]
 80021d2:	4613      	mov	r3, r2
 80021d4:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d008      	beq.n	80021ee <PumpProto_PollStatus+0x28>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d004      	beq.n	80021ee <PumpProto_PollStatus+0x28>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <PumpProto_PollStatus+0x2c>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e008      	b.n	8002204 <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	6850      	ldr	r0, [r2, #4]
 80021fc:	78ba      	ldrb	r2, [r7, #2]
 80021fe:	78f9      	ldrb	r1, [r7, #3]
 8002200:	4798      	blx	r3
 8002202:	4603      	mov	r3, r0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <PumpProto_PopEvent>:
    if (p == NULL || p->vt == NULL || p->vt->request_totalizer == NULL) return PUMP_PROTO_ERR;
    return p->vt->request_totalizer(p->ctx, ctrl, slave, nozzle);
}

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d012      	beq.n	8002242 <PumpProto_PopEvent+0x36>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00e      	beq.n	8002242 <PumpProto_PopEvent+0x36>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d009      	beq.n	8002242 <PumpProto_PopEvent+0x36>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6852      	ldr	r2, [r2, #4]
 8002238:	6839      	ldr	r1, [r7, #0]
 800223a:	4610      	mov	r0, r2
 800223c:	4798      	blx	r3
 800223e:	4603      	mov	r3, r0
 8002240:	e000      	b.n	8002244 <PumpProto_PopEvent+0x38>
    return false;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <PumpMgr_Init>:
#include "stm32h7xx_hal.h"
#include <string.h>
#include <stdio.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d018      	beq.n	800228e <PumpMgr_Init+0x42>
    memset(m, 0, sizeof(*m));
 800225c:	2298      	movs	r2, #152	@ 0x98
 800225e:	2100      	movs	r1, #0
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f016 fba7 	bl	80189b4 <memset>
    m->poll_period_ms = poll_period_ms;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 800226e:	2300      	movs	r3, #0
 8002270:	73fb      	strb	r3, [r7, #15]
 8002272:	e008      	b.n	8002286 <PumpMgr_Init+0x3a>
    {
        m->next_poll_ms[i] = 0u;
 8002274:	7bfa      	ldrb	r2, [r7, #15]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	3222      	adds	r2, #34	@ 0x22
 800227a:	2100      	movs	r1, #0
 800227c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	3301      	adds	r3, #1
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	2b03      	cmp	r3, #3
 800228a:	d9f3      	bls.n	8002274 <PumpMgr_Init+0x28>
 800228c:	e000      	b.n	8002290 <PumpMgr_Init+0x44>
    if (m == NULL) return;
 800228e:	bf00      	nop
    }
}
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	461a      	mov	r2, r3
 80022a2:	460b      	mov	r3, r1
 80022a4:	72fb      	strb	r3, [r7, #11]
 80022a6:	4613      	mov	r3, r2
 80022a8:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <PumpMgr_Add+0x20>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <PumpMgr_Add+0x24>
 80022b6:	2300      	movs	r3, #0
 80022b8:	e05d      	b.n	8002376 <PumpMgr_Add+0xe0>
    if (m->count >= (uint8_t)PUMP_MGR_MAX_PUMPS) return false;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d901      	bls.n	80022c8 <PumpMgr_Add+0x32>
 80022c4:	2300      	movs	r3, #0
 80022c6:	e056      	b.n	8002376 <PumpMgr_Add+0xe0>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 80022c8:	2300      	movs	r3, #0
 80022ca:	75fb      	strb	r3, [r7, #23]
 80022cc:	e00c      	b.n	80022e8 <PumpMgr_Add+0x52>
    {
        if (m->pumps[i].id == id) return false;
 80022ce:	7dfb      	ldrb	r3, [r7, #23]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	015b      	lsls	r3, r3, #5
 80022d4:	4413      	add	r3, r2
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	7afa      	ldrb	r2, [r7, #11]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d101      	bne.n	80022e2 <PumpMgr_Add+0x4c>
 80022de:	2300      	movs	r3, #0
 80022e0:	e049      	b.n	8002376 <PumpMgr_Add+0xe0>
    for (uint8_t i = 0u; i < m->count; i++)
 80022e2:	7dfb      	ldrb	r3, [r7, #23]
 80022e4:	3301      	adds	r3, #1
 80022e6:	75fb      	strb	r3, [r7, #23]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022ee:	7dfa      	ldrb	r2, [r7, #23]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d3ec      	bcc.n	80022ce <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->pumps[m->count];
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022fa:	015b      	lsls	r3, r3, #5
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	4413      	add	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 8002302:	2220      	movs	r2, #32
 8002304:	2100      	movs	r1, #0
 8002306:	6938      	ldr	r0, [r7, #16]
 8002308:	f016 fb54 	bl	80189b4 <memset>
    d->id = id;
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	7afa      	ldrb	r2, [r7, #11]
 8002310:	701a      	strb	r2, [r3, #0]
    d->proto = *proto;  /* Copy struct */
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	3304      	adds	r3, #4
 8002318:	e892 0003 	ldmia.w	r2, {r0, r1}
 800231c:	e883 0003 	stmia.w	r3, {r0, r1}
    d->ctrl_addr = ctrl_addr;
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	7aba      	ldrb	r2, [r7, #10]
 8002324:	731a      	strb	r2, [r3, #12]
    d->slave_addr = slave_addr;
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	f897 2020 	ldrb.w	r2, [r7, #32]
 800232c:	735a      	strb	r2, [r3, #13]
    d->price = 0u;
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	2200      	movs	r2, #0
 8002332:	611a      	str	r2, [r3, #16]
    d->status = 0u;
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	2200      	movs	r2, #0
 8002338:	751a      	strb	r2, [r3, #20]
    d->nozzle = 0u;
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2200      	movs	r2, #0
 800233e:	755a      	strb	r2, [r3, #21]
    d->last_status_ms = 0u;
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	2200      	movs	r2, #0
 8002344:	619a      	str	r2, [r3, #24]
    d->last_error = 0u;
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	2200      	movs	r2, #0
 800234a:	771a      	strb	r2, [r3, #28]
    d->fail_count = 0u;
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	2200      	movs	r2, #0
 8002350:	775a      	strb	r2, [r3, #29]

    m->next_poll_ms[m->count] = 0u;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002358:	461a      	mov	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3222      	adds	r2, #34	@ 0x22
 800235e:	2100      	movs	r1, #0
 8002360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800236a:	3301      	adds	r3, #1
 800236c:	b2da      	uxtb	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return true;
 8002374:	2301      	movs	r3, #1
}
 8002376:	4618      	mov	r0, r3
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 800237e:	b480      	push	{r7}
 8002380:	b085      	sub	sp, #20
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	460b      	mov	r3, r1
 8002388:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d101      	bne.n	8002394 <PumpMgr_Get+0x16>
 8002390:	2300      	movs	r3, #0
 8002392:	e019      	b.n	80023c8 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002394:	2300      	movs	r3, #0
 8002396:	73fb      	strb	r3, [r7, #15]
 8002398:	e00f      	b.n	80023ba <PumpMgr_Get+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	015b      	lsls	r3, r3, #5
 80023a0:	4413      	add	r3, r2
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d104      	bne.n	80023b4 <PumpMgr_Get+0x36>
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	015b      	lsls	r3, r3, #5
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	4413      	add	r3, r2
 80023b2:	e009      	b.n	80023c8 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	3301      	adds	r3, #1
 80023b8:	73fb      	strb	r3, [r7, #15]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80023c0:	7bfa      	ldrb	r2, [r7, #15]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d3e9      	bcc.n	800239a <PumpMgr_Get+0x1c>
    }
    return NULL;
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	460b      	mov	r3, r1
 80023de:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <PumpMgr_GetConst+0x16>
 80023e6:	2300      	movs	r3, #0
 80023e8:	e019      	b.n	800241e <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80023ea:	2300      	movs	r3, #0
 80023ec:	73fb      	strb	r3, [r7, #15]
 80023ee:	e00f      	b.n	8002410 <PumpMgr_GetConst+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	015b      	lsls	r3, r3, #5
 80023f6:	4413      	add	r3, r2
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	78fa      	ldrb	r2, [r7, #3]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d104      	bne.n	800240a <PumpMgr_GetConst+0x36>
 8002400:	7bfb      	ldrb	r3, [r7, #15]
 8002402:	015b      	lsls	r3, r3, #5
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	4413      	add	r3, r2
 8002408:	e009      	b.n	800241e <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	3301      	adds	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002416:	7bfa      	ldrb	r2, [r7, #15]
 8002418:	429a      	cmp	r2, r3
 800241a:	d3e9      	bcc.n	80023f0 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b086      	sub	sp, #24
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	460b      	mov	r3, r1
 8002434:	607a      	str	r2, [r7, #4]
 8002436:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002438:	7afb      	ldrb	r3, [r7, #11]
 800243a:	4619      	mov	r1, r3
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f7ff ff9e 	bl	800237e <PumpMgr_Get>
 8002442:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <PumpMgr_SetPrice+0x24>
 800244a:	2300      	movs	r3, #0
 800244c:	e003      	b.n	8002456 <PumpMgr_SetPrice+0x2c>
    d->price = price;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	611a      	str	r2, [r3, #16]
    return true;
 8002454:	2301      	movs	r3, #1
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <PumpMgr_SetSlaveAddr>:
    if (d == NULL) return 0u;
    return d->price;
}

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b084      	sub	sp, #16
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
 8002466:	460b      	mov	r3, r1
 8002468:	70fb      	strb	r3, [r7, #3]
 800246a:	4613      	mov	r3, r2
 800246c:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 800246e:	78fb      	ldrb	r3, [r7, #3]
 8002470:	4619      	mov	r1, r3
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff ff83 	bl	800237e <PumpMgr_Get>
 8002478:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d101      	bne.n	8002484 <PumpMgr_SetSlaveAddr+0x26>
 8002480:	2300      	movs	r3, #0
 8002482:	e003      	b.n	800248c <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	78ba      	ldrb	r2, [r7, #2]
 8002488:	735a      	strb	r2, [r3, #13]
    return true;
 800248a:	2301      	movs	r3, #1
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <PumpMgr_SetCtrlAddr>:
    if (d == NULL) return 0u;
    return d->slave_addr;
}

bool PumpMgr_SetCtrlAddr(PumpMgr *m, uint8_t id, uint8_t ctrl_addr)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	70fb      	strb	r3, [r7, #3]
 80024a0:	4613      	mov	r3, r2
 80024a2:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	4619      	mov	r1, r3
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff ff68 	bl	800237e <PumpMgr_Get>
 80024ae:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <PumpMgr_SetCtrlAddr+0x26>
 80024b6:	2300      	movs	r3, #0
 80024b8:	e003      	b.n	80024c2 <PumpMgr_SetCtrlAddr+0x2e>
    d->ctrl_addr = ctrl_addr;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	78ba      	ldrb	r2, [r7, #2]
 80024be:	731a      	strb	r2, [r3, #12]
    return true;
 80024c0:	2301      	movs	r3, #1
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <pumpmgr_handle_event>:

    return PUMP_PROTO_ERR;
}

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d04c      	beq.n	8002576 <pumpmgr_handle_event+0xaa>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d049      	beq.n	8002576 <pumpmgr_handle_event+0xaa>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	e03f      	b.n	8002568 <pumpmgr_handle_event+0x9c>
    {
        PumpDevice *d = &m->pumps[i];
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	015b      	lsls	r3, r3, #5
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	7b1a      	ldrb	r2, [r3, #12]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	785b      	ldrb	r3, [r3, #1]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d131      	bne.n	8002562 <pumpmgr_handle_event+0x96>
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	7b5a      	ldrb	r2, [r3, #13]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	789b      	ldrb	r3, [r3, #2]
 8002506:	429a      	cmp	r2, r3
 8002508:	d12b      	bne.n	8002562 <pumpmgr_handle_event+0x96>
        {
            if (ev->type == PUMP_EVT_STATUS)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d113      	bne.n	800253a <pumpmgr_handle_event+0x6e>
            {
                /* OLD format - no union */
                d->status = ev->status;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	78da      	ldrb	r2, [r3, #3]
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	751a      	strb	r2, [r3, #20]
                d->nozzle = ev->nozzle;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	791a      	ldrb	r2, [r3, #4]
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	755a      	strb	r2, [r3, #21]
                d->last_status_ms = HAL_GetTick();
 8002522:	f004 f945 	bl	80067b0 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	619a      	str	r2, [r3, #24]
                d->last_error = 0u;
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	2200      	movs	r2, #0
 8002530:	771a      	strb	r2, [r3, #28]
                d->fail_count = 0u;
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2200      	movs	r2, #0
 8002536:	775a      	strb	r2, [r3, #29]
 8002538:	e013      	b.n	8002562 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d108      	bne.n	8002554 <pumpmgr_handle_event+0x88>
            {
                /* OLD format - no union */
                d->last_error = ev->error_code;
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	795a      	ldrb	r2, [r3, #5]
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	771a      	strb	r2, [r3, #28]
                d->fail_count = ev->fail_count;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	799a      	ldrb	r2, [r3, #6]
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	775a      	strb	r2, [r3, #29]
 8002552:	e006      	b.n	8002562 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_TOTALIZER)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d102      	bne.n	8002562 <pumpmgr_handle_event+0x96>
            {
                /* Log totalizer event */
                CDC_Log("PumpMgr: Totalizer event");
 800255c:	4808      	ldr	r0, [pc, #32]	@ (8002580 <pumpmgr_handle_event+0xb4>)
 800255e:	f7fe fac9 	bl	8000af4 <CDC_Log>
    for (uint8_t i = 0u; i < m->count; i++)
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	3301      	adds	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800256e:	7bfa      	ldrb	r2, [r7, #15]
 8002570:	429a      	cmp	r2, r3
 8002572:	d3b9      	bcc.n	80024e8 <pumpmgr_handle_event+0x1c>
 8002574:	e000      	b.n	8002578 <pumpmgr_handle_event+0xac>
    if (m == NULL || ev == NULL) return;
 8002576:	bf00      	nop
            }
        }
    }
}
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	0801944c 	.word	0x0801944c

08002584 <PumpMgr_Task>:

    return false;
}

void PumpMgr_Task(PumpMgr *m)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b090      	sub	sp, #64	@ 0x40
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	f000 80c0 	beq.w	8002714 <PumpMgr_Task+0x190>
    uint32_t now = HAL_GetTick();
 8002594:	f004 f90c 	bl	80067b0 <HAL_GetTick>
 8002598:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Build unique protocol list */
    PumpProto *protos[PUMP_MGR_MAX_PUMPS];
    uint8_t proto_count = 0u;
 800259a:	2300      	movs	r3, #0
 800259c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (uint8_t i = 0u; i < m->count; i++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80025a6:	e041      	b.n	800262c <PumpMgr_Task+0xa8>
    {
        PumpProto *p = &m->pumps[i].proto;
 80025a8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80025ac:	015b      	lsls	r3, r3, #5
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	4413      	add	r3, r2
 80025b2:	3304      	adds	r3, #4
 80025b4:	62bb      	str	r3, [r7, #40]	@ 0x28

        bool seen = false;
 80025b6:	2300      	movs	r3, #0
 80025b8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        for (uint8_t j = 0u; j < proto_count; j++)
 80025bc:	2300      	movs	r3, #0
 80025be:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80025c2:	e012      	b.n	80025ea <PumpMgr_Task+0x66>
        {
            if (protos[j] == p)
 80025c4:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	3340      	adds	r3, #64	@ 0x40
 80025cc:	443b      	add	r3, r7
 80025ce:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80025d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d103      	bne.n	80025e0 <PumpMgr_Task+0x5c>
            {
                seen = true;
 80025d8:	2301      	movs	r3, #1
 80025da:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                break;
 80025de:	e00a      	b.n	80025f6 <PumpMgr_Task+0x72>
        for (uint8_t j = 0u; j < proto_count; j++)
 80025e0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80025e4:	3301      	adds	r3, #1
 80025e6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80025ea:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80025ee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d3e6      	bcc.n	80025c4 <PumpMgr_Task+0x40>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MGR_MAX_PUMPS)
 80025f6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80025fa:	f083 0301 	eor.w	r3, r3, #1
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00e      	beq.n	8002622 <PumpMgr_Task+0x9e>
 8002604:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002608:	2b03      	cmp	r3, #3
 800260a:	d80a      	bhi.n	8002622 <PumpMgr_Task+0x9e>
        {
            protos[proto_count++] = p;
 800260c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	f887 203f 	strb.w	r2, [r7, #63]	@ 0x3f
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	3340      	adds	r3, #64	@ 0x40
 800261a:	443b      	add	r3, r7
 800261c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800261e:	f843 2c28 	str.w	r2, [r3, #-40]
    for (uint8_t i = 0u; i < m->count; i++)
 8002622:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002626:	3301      	adds	r3, #1
 8002628:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002632:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8002636:	429a      	cmp	r2, r3
 8002638:	d3b6      	bcc.n	80025a8 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 800263a:	2300      	movs	r3, #0
 800263c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002640:	e01f      	b.n	8002682 <PumpMgr_Task+0xfe>
    {
        PumpProto *p = protos[i];
 8002642:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	3340      	adds	r3, #64	@ 0x40
 800264a:	443b      	add	r3, r7
 800264c:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002650:	62fb      	str	r3, [r7, #44]	@ 0x2c
        PumpProto_Task(p);
 8002652:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002654:	f7ff fd7e 	bl	8002154 <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 8002658:	e005      	b.n	8002666 <PumpMgr_Task+0xe2>
        {
            pumpmgr_handle_event(m, &ev);
 800265a:	f107 030c 	add.w	r3, r7, #12
 800265e:	4619      	mov	r1, r3
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff ff33 	bl	80024cc <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 8002666:	f107 030c 	add.w	r3, r7, #12
 800266a:	4619      	mov	r1, r3
 800266c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800266e:	f7ff fdcd 	bl	800220c <PumpProto_PopEvent>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f0      	bne.n	800265a <PumpMgr_Task+0xd6>
    for (uint8_t i = 0u; i < proto_count; i++)
 8002678:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800267c:	3301      	adds	r3, #1
 800267e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002682:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002686:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800268a:	429a      	cmp	r2, r3
 800268c:	d3d9      	bcc.n	8002642 <PumpMgr_Task+0xbe>
        }
    }

    /* 2) Periodic polling */
    for (uint8_t i = 0u; i < m->count; i++)
 800268e:	2300      	movs	r3, #0
 8002690:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8002694:	e036      	b.n	8002704 <PumpMgr_Task+0x180>
    {
        PumpDevice *d = &m->pumps[i];
 8002696:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800269a:	015b      	lsls	r3, r3, #5
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (now < m->next_poll_ms[i]) continue;
 80026a2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3222      	adds	r2, #34	@ 0x22
 80026aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d31f      	bcc.n	80026f4 <PumpMgr_Task+0x170>

        if (!PumpProto_IsIdle(&d->proto))
 80026b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026b6:	3304      	adds	r3, #4
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff fd66 	bl	800218a <PumpProto_IsIdle>
 80026be:	4603      	mov	r3, r0
 80026c0:	f083 0301 	eor.w	r3, r3, #1
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d116      	bne.n	80026f8 <PumpMgr_Task+0x174>
        {
            continue;
        }

        (void)PumpProto_PollStatus(&d->proto, d->ctrl_addr, d->slave_addr);
 80026ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026cc:	1d18      	adds	r0, r3, #4
 80026ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d0:	7b19      	ldrb	r1, [r3, #12]
 80026d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d4:	7b5b      	ldrb	r3, [r3, #13]
 80026d6:	461a      	mov	r2, r3
 80026d8:	f7ff fd75 	bl	80021c6 <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 80026e2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80026e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026e8:	4419      	add	r1, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	3222      	adds	r2, #34	@ 0x22
 80026ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80026f2:	e002      	b.n	80026fa <PumpMgr_Task+0x176>
        if (now < m->next_poll_ms[i]) continue;
 80026f4:	bf00      	nop
 80026f6:	e000      	b.n	80026fa <PumpMgr_Task+0x176>
            continue;
 80026f8:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 80026fa:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80026fe:	3301      	adds	r3, #1
 8002700:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800270a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800270e:	429a      	cmp	r2, r3
 8002710:	d3c1      	bcc.n	8002696 <PumpMgr_Task+0x112>
 8002712:	e000      	b.n	8002716 <PumpMgr_Task+0x192>
    if (m == NULL) return;
 8002714:	bf00      	nop
    }
}
 8002716:	3740      	adds	r7, #64	@ 0x40
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	3301      	adds	r3, #1
 800272a:	b2db      	uxtb	r3, r3
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	b2db      	uxtb	r3, r3
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ffe5 	bl	800271c <q_next>
 8002752:	4603      	mov	r3, r0
 8002754:	461a      	mov	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 800275c:	429a      	cmp	r2, r3
 800275e:	bf0c      	ite	eq
 8002760:	2301      	moveq	r3, #1
 8002762:	2300      	movne	r3, #0
 8002764:	b2db      	uxtb	r3, r3
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 2308 	ldrb.w	r2, [r3, #776]	@ 0x308
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002782:	429a      	cmp	r2, r3
 8002784:	bf0c      	ite	eq
 8002786:	2301      	moveq	r3, #1
 8002788:	2300      	movne	r3, #0
 800278a:	b2db      	uxtb	r3, r3
}
 800278c:	4618      	mov	r0, r3
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d02f      	beq.n	8002808 <q_push+0x70>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d02c      	beq.n	8002808 <q_push+0x70>
    if (q_is_full(gkl))
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff ffc5 	bl	800273e <q_is_full>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00a      	beq.n	80027d0 <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ffab 	bl	800271c <q_next>
 80027c6:	4603      	mov	r3, r0
 80027c8:	461a      	mov	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    }
    gkl->q[gkl->q_head] = *e;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 80027d6:	4619      	mov	r1, r3
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	460b      	mov	r3, r1
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	440b      	add	r3, r1
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80027ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_head = q_next(gkl->q_head);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff ff90 	bl	800271c <q_next>
 80027fc:	4603      	mov	r3, r0
 80027fe:	461a      	mov	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
 8002806:	e000      	b.n	800280a <q_push+0x72>
    if (gkl == NULL || e == NULL) return;
 8002808:	bf00      	nop
}
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d002      	beq.n	8002826 <q_pop+0x16>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <q_pop+0x1a>
 8002826:	2300      	movs	r3, #0
 8002828:	e024      	b.n	8002874 <q_pop+0x64>
    if (q_is_empty(gkl)) return false;
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff ff9f 	bl	800276e <q_is_empty>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <q_pop+0x2a>
 8002836:	2300      	movs	r3, #0
 8002838:	e01c      	b.n	8002874 <q_pop+0x64>
    *out = gkl->q[gkl->q_tail];
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002840:	4619      	mov	r1, r3
 8002842:	6838      	ldr	r0, [r7, #0]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	460b      	mov	r3, r1
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	440b      	add	r3, r1
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 8002854:	4603      	mov	r3, r0
 8002856:	ca07      	ldmia	r2, {r0, r1, r2}
 8002858:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_tail = q_next(gkl->q_tail);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ff5a 	bl	800271c <q_next>
 8002868:	4603      	mov	r3, r0
 800286a:	461a      	mov	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    return true;
 8002872:	2301      	movs	r3, #1
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08a      	sub	sp, #40	@ 0x28
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d039      	beq.n	80028fe <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	f107 0318 	add.w	r3, r7, #24
 8002890:	4611      	mov	r1, r2
 8002892:	4618      	mov	r0, r3
 8002894:	f7fe fde5 	bl	8001462 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002898:	7e7b      	ldrb	r3, [r7, #25]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d031      	beq.n	8002902 <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 230d 	ldrb.w	r2, [r3, #781]	@ 0x30d
 80028a4:	7e7b      	ldrb	r3, [r7, #25]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d105      	bne.n	80028b6 <maybe_report_error+0x3a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 230e 	ldrb.w	r2, [r3, #782]	@ 0x30e
 80028b0:	7e3b      	ldrb	r3, [r7, #24]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d027      	beq.n	8002906 <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 80028b6:	7e7a      	ldrb	r2, [r7, #25]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = st.consecutive_fail;
 80028be:	7e3a      	ldrb	r2, [r7, #24]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 80028c6:	f107 030c 	add.w	r3, r7, #12
 80028ca:	220c      	movs	r2, #12
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f016 f870 	bl	80189b4 <memset>
    ev.type = PUMP_EVT_ERROR;
 80028d4:	2302      	movs	r3, #2
 80028d6:	733b      	strb	r3, [r7, #12]
    ev.ctrl_addr = gkl->pending_ctrl;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f893 330b 	ldrb.w	r3, [r3, #779]	@ 0x30b
 80028de:	737b      	strb	r3, [r7, #13]
    ev.slave_addr = gkl->pending_slave;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 330c 	ldrb.w	r3, [r3, #780]	@ 0x30c
 80028e6:	73bb      	strb	r3, [r7, #14]
    ev.error_code = (uint8_t)st.last_error;
 80028e8:	7e7b      	ldrb	r3, [r7, #25]
 80028ea:	747b      	strb	r3, [r7, #17]
    ev.fail_count = st.consecutive_fail;
 80028ec:	7e3b      	ldrb	r3, [r7, #24]
 80028ee:	74bb      	strb	r3, [r7, #18]
    q_push(gkl, &ev);
 80028f0:	f107 030c 	add.w	r3, r7, #12
 80028f4:	4619      	mov	r1, r3
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7ff ff4e 	bl	8002798 <q_push>
 80028fc:	e004      	b.n	8002908 <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 80028fe:	bf00      	nop
 8002900:	e002      	b.n	8002908 <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002902:	bf00      	nop
 8002904:	e000      	b.n	8002908 <maybe_report_error+0x8c>
        return;
 8002906:	bf00      	nop
}
 8002908:	3728      	adds	r7, #40	@ 0x28
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <gkl_append_token>:
        default: return "ERR";
    }
}*/

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 800290e:	b480      	push	{r7}
 8002910:	b085      	sub	sp, #20
 8002912:	af00      	add	r7, sp, #0
 8002914:	60f8      	str	r0, [r7, #12]
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	607a      	str	r2, [r7, #4]
 800291a:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d02b      	beq.n	800297a <gkl_append_token+0x6c>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d028      	beq.n	800297a <gkl_append_token+0x6c>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d025      	beq.n	800297a <gkl_append_token+0x6c>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d022      	beq.n	800297a <gkl_append_token+0x6c>
    while (*t)
 8002934:	e014      	b.n	8002960 <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	3301      	adds	r3, #1
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	429a      	cmp	r2, r3
 8002940:	d913      	bls.n	800296a <gkl_append_token+0x5c>
        out[*pos] = *t;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4413      	add	r3, r2
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	7812      	ldrb	r2, [r2, #0]
 800294e:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	1c5a      	adds	r2, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	601a      	str	r2, [r3, #0]
        t++;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	3301      	adds	r3, #1
 800295e:	603b      	str	r3, [r7, #0]
    while (*t)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1e6      	bne.n	8002936 <gkl_append_token+0x28>
 8002968:	e000      	b.n	800296c <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 800296a:	bf00      	nop
    }
    out[*pos] = 0;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	4413      	add	r3, r2
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
 8002978:	e000      	b.n	800297c <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 800297a:	bf00      	nop
}
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
	...

08002988 <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
 8002994:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d827      	bhi.n	80029ec <gkl_append_byte_token+0x64>
 800299c:	a201      	add	r2, pc, #4	@ (adr r2, 80029a4 <gkl_append_byte_token+0x1c>)
 800299e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a2:	bf00      	nop
 80029a4:	080029c3 	.word	0x080029c3
 80029a8:	080029d1 	.word	0x080029d1
 80029ac:	080029b5 	.word	0x080029b5
 80029b0:	080029df 	.word	0x080029df
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 80029b4:	4b26      	ldr	r3, [pc, #152]	@ (8002a50 <gkl_append_byte_token+0xc8>)
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f7ff ffa7 	bl	800290e <gkl_append_token>
 80029c0:	e043      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 80029c2:	4b24      	ldr	r3, [pc, #144]	@ (8002a54 <gkl_append_byte_token+0xcc>)
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f7ff ffa0 	bl	800290e <gkl_append_token>
 80029ce:	e03c      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 80029d0:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <gkl_append_byte_token+0xd0>)
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	68b9      	ldr	r1, [r7, #8]
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f7ff ff99 	bl	800290e <gkl_append_token>
 80029dc:	e035      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 80029de:	4b1f      	ldr	r3, [pc, #124]	@ (8002a5c <gkl_append_byte_token+0xd4>)
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	68b9      	ldr	r1, [r7, #8]
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f7ff ff92 	bl	800290e <gkl_append_token>
 80029ea:	e02e      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        default: break;
 80029ec:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 80029ee:	78fb      	ldrb	r3, [r7, #3]
 80029f0:	2b1f      	cmp	r3, #31
 80029f2:	d91a      	bls.n	8002a2a <gkl_append_byte_token+0xa2>
 80029f4:	78fb      	ldrb	r3, [r7, #3]
 80029f6:	2b7e      	cmp	r3, #126	@ 0x7e
 80029f8:	d817      	bhi.n	8002a2a <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	3301      	adds	r3, #1
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d920      	bls.n	8002a48 <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	1c5a      	adds	r2, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	4413      	add	r3, r2
 8002a24:	2200      	movs	r2, #0
 8002a26:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002a28:	e00e      	b.n	8002a48 <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002a2a:	78fb      	ldrb	r3, [r7, #3]
 8002a2c:	f107 0010 	add.w	r0, r7, #16
 8002a30:	4a0b      	ldr	r2, [pc, #44]	@ (8002a60 <gkl_append_byte_token+0xd8>)
 8002a32:	2108      	movs	r1, #8
 8002a34:	f015 ff66 	bl	8018904 <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 8002a38:	f107 0310 	add.w	r3, r7, #16
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f7ff ff64 	bl	800290e <gkl_append_token>
 8002a46:	e000      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        return;
 8002a48:	bf00      	nop
}
 8002a4a:	3718      	adds	r7, #24
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	08019468 	.word	0x08019468
 8002a54:	08019470 	.word	0x08019470
 8002a58:	08019478 	.word	0x08019478
 8002a5c:	08019480 	.word	0x08019480
 8002a60:	08019488 	.word	0x08019488

08002a64 <gkl_format_frame_compact>:
    }
    out[outsz - 1u] = 0;
}*/

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	460b      	mov	r3, r1
 8002a72:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d02f      	beq.n	8002ada <gkl_format_frame_compact+0x76>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d02c      	beq.n	8002ada <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d028      	beq.n	8002ade <gkl_format_frame_compact+0x7a>
 8002a8c:	7afb      	ldrb	r3, [r7, #11]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d025      	beq.n	8002ade <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002a96:	2300      	movs	r3, #0
 8002a98:	75fb      	strb	r3, [r7, #23]
 8002a9a:	e011      	b.n	8002ac0 <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002a9c:	7dfb      	ldrb	r3, [r7, #23]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	f107 0210 	add.w	r2, r7, #16
 8002aa8:	6839      	ldr	r1, [r7, #0]
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff ff6c 	bl	8002988 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d907      	bls.n	8002aca <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002aba:	7dfb      	ldrb	r3, [r7, #23]
 8002abc:	3301      	adds	r3, #1
 8002abe:	75fb      	strb	r3, [r7, #23]
 8002ac0:	7dfa      	ldrb	r2, [r7, #23]
 8002ac2:	7afb      	ldrb	r3, [r7, #11]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d3e9      	bcc.n	8002a9c <gkl_format_frame_compact+0x38>
 8002ac8:	e000      	b.n	8002acc <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002aca:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	4413      	add	r3, r2
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e002      	b.n	8002ae0 <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002ada:	bf00      	nop
 8002adc:	e000      	b.n	8002ae0 <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002ade:	bf00      	nop
}
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d015      	beq.n	8002b24 <gkl_log_line+0x3c>

#if (PUMP_GKL_LOG_TARGET > 0)
    /* Filter logs based on tag */
    if (gkl && gkl->tag[0] != 0)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00e      	beq.n	8002b1c <gkl_log_line+0x34>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d009      	beq.n	8002b1c <gkl_log_line+0x34>
    {
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002b0e:	4908      	ldr	r1, [pc, #32]	@ (8002b30 <gkl_log_line+0x48>)
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fd fbe5 	bl	80002e0 <strcmp>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d105      	bne.n	8002b28 <gkl_log_line+0x40>
    }
#endif

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Just push the line without tag */
    CDC_LOG_Push(line);
 8002b1c:	6838      	ldr	r0, [r7, #0]
 8002b1e:	f7fd ff93 	bl	8000a48 <CDC_LOG_Push>
 8002b22:	e002      	b.n	8002b2a <gkl_log_line+0x42>
    if (line == NULL) return;
 8002b24:	bf00      	nop
 8002b26:	e000      	b.n	8002b2a <gkl_log_line+0x42>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002b28:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	08019490 	.word	0x08019490

08002b34 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b0b2      	sub	sp, #200	@ 0xc8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (gkl == NULL) return;
 8002b42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 81a2 	beq.w	8002e90 <gkl_task+0x35c>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002b52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b56:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fe fdd9 	bl	8001714 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002b62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b66:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d004      	beq.n	8002b7a <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002b70:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002b7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fe fcbc 	bl	80014fc <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002b84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fe fc19 	bl	80013c0 <GKL_HasResponse>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 8152 	beq.w	8002e3a <gkl_task+0x306>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002b96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b9a:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7fe fc25 	bl	80013f0 <GKL_GetResponse>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 8140 	beq.w	8002e2e <gkl_task+0x2fa>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            raw[0] = GKL_STX;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
            raw[1] = fr.ctrl;
 8002bba:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002bbe:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
            raw[2] = fr.slave;
 8002bc2:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002bc6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
            raw[3] = (uint8_t)fr.cmd;
 8002bca:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002bce:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002bd8:	e011      	b.n	8002bfe <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002bda:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002bde:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002be2:	3304      	adds	r3, #4
 8002be4:	32c8      	adds	r2, #200	@ 0xc8
 8002be6:	443a      	add	r2, r7
 8002be8:	f812 2c35 	ldrb.w	r2, [r2, #-53]
 8002bec:	33c8      	adds	r3, #200	@ 0xc8
 8002bee:	443b      	add	r3, r7
 8002bf0:	f803 2c54 	strb.w	r2, [r3, #-84]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002bf4:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002bfe:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002c02:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d3e7      	bcc.n	8002bda <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002c0a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002c0e:	3305      	adds	r3, #5
 8002c10:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            uint8_t c = 0u;
 8002c14:	2300      	movs	r3, #0
 8002c16:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002c20:	e00f      	b.n	8002c42 <gkl_task+0x10e>
 8002c22:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002c26:	33c8      	adds	r3, #200	@ 0xc8
 8002c28:	443b      	add	r3, r7
 8002c2a:	f813 2c54 	ldrb.w	r2, [r3, #-84]
 8002c2e:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8002c32:	4053      	eors	r3, r2
 8002c34:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
 8002c38:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002c42:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	f897 20c5 	ldrb.w	r2, [r7, #197]	@ 0xc5
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d3e7      	bcc.n	8002c22 <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002c52:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	33c8      	adds	r3, #200	@ 0xc8
 8002c5a:	443b      	add	r3, r7
 8002c5c:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8002c60:	f803 2c54 	strb.w	r2, [r3, #-84]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002c64:	f107 020c 	add.w	r2, r7, #12
 8002c68:	f897 10b3 	ldrb.w	r1, [r7, #179]	@ 0xb3
 8002c6c:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8002c70:	2340      	movs	r3, #64	@ 0x40
 8002c72:	f7ff fef7 	bl	8002a64 <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002c76:	f107 030c 	add.w	r3, r7, #12
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fd fb3a 	bl	80002f4 <strlen>
 8002c80:	4603      	mov	r3, r0
 8002c82:	461a      	mov	r2, r3
 8002c84:	f107 030c 	add.w	r3, r7, #12
 8002c88:	4413      	add	r3, r2
 8002c8a:	4a83      	ldr	r2, [pc, #524]	@ (8002e98 <gkl_task+0x364>)
 8002c8c:	8811      	ldrh	r1, [r2, #0]
 8002c8e:	7892      	ldrb	r2, [r2, #2]
 8002c90:	8019      	strh	r1, [r3, #0]
 8002c92:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002c94:	f107 030c 	add.w	r3, r7, #12
 8002c98:	4619      	mov	r1, r3
 8002c9a:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002c9e:	f7ff ff23 	bl	8002ae8 <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002ca2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ca6:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d004      	beq.n	8002cb8 <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002cae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002cb8:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002cbc:	2b53      	cmp	r3, #83	@ 0x53
 8002cbe:	d147      	bne.n	8002d50 <gkl_task+0x21c>
 8002cc0:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d943      	bls.n	8002d50 <gkl_task+0x21c>
            {
                uint8_t st = fr.data[0];
 8002cc8:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002ccc:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                uint8_t noz = fr.data[1];
 8002cd0:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8002cd4:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002cd8:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002cdc:	2b2f      	cmp	r3, #47	@ 0x2f
 8002cde:	d908      	bls.n	8002cf2 <gkl_task+0x1be>
 8002ce0:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002ce4:	2b39      	cmp	r3, #57	@ 0x39
 8002ce6:	d804      	bhi.n	8002cf2 <gkl_task+0x1be>
 8002ce8:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002cec:	3b30      	subs	r3, #48	@ 0x30
 8002cee:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002cf2:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002cf6:	2b2f      	cmp	r3, #47	@ 0x2f
 8002cf8:	d908      	bls.n	8002d0c <gkl_task+0x1d8>
 8002cfa:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002cfe:	2b39      	cmp	r3, #57	@ 0x39
 8002d00:	d804      	bhi.n	8002d0c <gkl_task+0x1d8>
 8002d02:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002d06:	3b30      	subs	r3, #48	@ 0x30
 8002d08:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002d0c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002d10:	220c      	movs	r2, #12
 8002d12:	2100      	movs	r1, #0
 8002d14:	4618      	mov	r0, r3
 8002d16:	f015 fe4d 	bl	80189b4 <memset>
                ev.type = PUMP_EVT_STATUS;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                ev.ctrl_addr = fr.ctrl;
 8002d20:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002d24:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                ev.slave_addr = fr.slave;
 8002d28:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002d2c:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
                ev.status = st;
 8002d30:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002d34:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                ev.nozzle = noz;
 8002d38:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002d3c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
                q_push(gkl, &ev);
 8002d40:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002d44:	4619      	mov	r1, r3
 8002d46:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002d4a:	f7ff fd25 	bl	8002798 <q_push>
            {
 8002d4e:	e06e      	b.n	8002e2e <gkl_task+0x2fa>
            }
            else if (fr.cmd == 'C' && fr.data_len >= 10u)
 8002d50:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002d54:	2b43      	cmp	r3, #67	@ 0x43
 8002d56:	d16a      	bne.n	8002e2e <gkl_task+0x2fa>
 8002d58:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002d5c:	2b09      	cmp	r3, #9
 8002d5e:	d966      	bls.n	8002e2e <gkl_task+0x2fa>
            {
                uint8_t nozzle = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                uint32_t totalizer = 0;
 8002d66:	2300      	movs	r3, #0
 8002d68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

                if (fr.data[0] >= '1' && fr.data[0] <= '6')
 8002d6c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002d70:	2b30      	cmp	r3, #48	@ 0x30
 8002d72:	d908      	bls.n	8002d86 <gkl_task+0x252>
 8002d74:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002d78:	2b36      	cmp	r3, #54	@ 0x36
 8002d7a:	d804      	bhi.n	8002d86 <gkl_task+0x252>
                {
                    nozzle = (uint8_t)(fr.data[0] - '0');
 8002d7c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002d80:	3b30      	subs	r3, #48	@ 0x30
 8002d82:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                }

                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002d86:	2302      	movs	r3, #2
 8002d88:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002d8c:	e025      	b.n	8002dda <gkl_task+0x2a6>
                {
                    if (fr.data[i] >= '0' && fr.data[i] <= '9')
 8002d8e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002d92:	33c8      	adds	r3, #200	@ 0xc8
 8002d94:	443b      	add	r3, r7
 8002d96:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002d9a:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d9c:	d918      	bls.n	8002dd0 <gkl_task+0x29c>
 8002d9e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002da2:	33c8      	adds	r3, #200	@ 0xc8
 8002da4:	443b      	add	r3, r7
 8002da6:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002daa:	2b39      	cmp	r3, #57	@ 0x39
 8002dac:	d810      	bhi.n	8002dd0 <gkl_task+0x29c>
                    {
                        totalizer = totalizer * 10 + (fr.data[i] - '0');
 8002dae:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	461a      	mov	r2, r3
 8002dbc:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002dc0:	33c8      	adds	r3, #200	@ 0xc8
 8002dc2:	443b      	add	r3, r7
 8002dc4:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b30      	subs	r3, #48	@ 0x30
 8002dcc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002dd0:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002dda:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002dde:	2b0a      	cmp	r3, #10
 8002de0:	d805      	bhi.n	8002dee <gkl_task+0x2ba>
 8002de2:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002de6:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d3cf      	bcc.n	8002d8e <gkl_task+0x25a>
                    }
                }

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002dee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002df2:	220c      	movs	r2, #12
 8002df4:	2100      	movs	r1, #0
 8002df6:	4618      	mov	r0, r3
 8002df8:	f015 fddc 	bl	80189b4 <memset>
                ev.type = PUMP_EVT_TOTALIZER;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                ev.ctrl_addr = fr.ctrl;
 8002e02:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002e06:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                ev.slave_addr = fr.slave;
 8002e0a:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002e0e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                ev.nozzle_idx = nozzle;
 8002e12:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 8002e16:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                ev.totalizer = totalizer;
 8002e1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e1e:	667b      	str	r3, [r7, #100]	@ 0x64

                q_push(gkl, &ev);
 8002e20:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002e24:	4619      	mov	r1, r3
 8002e26:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002e2a:	f7ff fcb5 	bl	8002798 <q_push>
            }
        }
        gkl->pending = 0u;
 8002e2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8002e38:	e02b      	b.n	8002e92 <gkl_task+0x35e>
        return;
    }

    if (gkl->pending)
 8002e3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e3e:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d025      	beq.n	8002e92 <gkl_task+0x35e>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 8002e46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e4a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002e4e:	4611      	mov	r1, r2
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fe fb06 	bl	8001462 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 8002e56:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d019      	beq.n	8002e92 <gkl_task+0x35e>
        {
            maybe_report_error(gkl);
 8002e5e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002e62:	f7ff fd0b 	bl	800287c <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8002e66:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002e6a:	2b09      	cmp	r3, #9
 8002e6c:	d90a      	bls.n	8002e84 <gkl_task+0x350>
 8002e6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e72:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d104      	bne.n	8002e84 <gkl_task+0x350>
            {
                gkl->no_connect_latched = 1u;
 8002e7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 8002e84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8002e8e:	e000      	b.n	8002e92 <gkl_task+0x35e>
    if (gkl == NULL) return;
 8002e90:	bf00      	nop
        }
    }
}
 8002e92:	37c8      	adds	r7, #200	@ 0xc8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	08019498 	.word	0x08019498

08002e9c <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b088      	sub	sp, #32
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <gkl_is_idle+0x16>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	e00c      	b.n	8002ecc <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 8002eb2:	69fa      	ldr	r2, [r7, #28]
 8002eb4:	f107 030c 	add.w	r3, r7, #12
 8002eb8:	4611      	mov	r1, r2
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fe fad1 	bl	8001462 <GKL_GetStats>
 8002ec0:	7bbb      	ldrb	r3, [r7, #14]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	bf0c      	ite	eq
 8002ec6:	2301      	moveq	r3, #1
 8002ec8:	2300      	movne	r3, #0
 8002eca:	b2db      	uxtb	r3, r3
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3720      	adds	r7, #32
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b0a4      	sub	sp, #144	@ 0x90
 8002ed8:	af04      	add	r7, sp, #16
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	460b      	mov	r3, r1
 8002ede:	70fb      	strb	r3, [r7, #3]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8002ee8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <gkl_send_poll_status+0x1e>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e064      	b.n	8002fbc <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 8002ef2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002ef4:	78ba      	ldrb	r2, [r7, #2]
 8002ef6:	78f9      	ldrb	r1, [r7, #3]
 8002ef8:	2353      	movs	r3, #83	@ 0x53
 8002efa:	9302      	str	r3, [sp, #8]
 8002efc:	2300      	movs	r3, #0
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	2300      	movs	r3, #0
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	2353      	movs	r3, #83	@ 0x53
 8002f06:	f7fe f9ac 	bl	8001262 <GKL_Send>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8002f10:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <gkl_send_poll_status+0x48>
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e04f      	b.n	8002fbc <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8002f1c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <gkl_send_poll_status+0x54>
 8002f24:	2302      	movs	r3, #2
 8002f26:	e049      	b.n	8002fbc <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 8002f2e:	78b9      	ldrb	r1, [r7, #2]
 8002f30:	78f8      	ldrb	r0, [r7, #3]
 8002f32:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 8002f36:	9302      	str	r3, [sp, #8]
 8002f38:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	2300      	movs	r3, #0
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	2300      	movs	r3, #0
 8002f44:	2253      	movs	r2, #83	@ 0x53
 8002f46:	f7fe f920 	bl	800118a <GKL_BuildFrame>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d11d      	bne.n	8002f8c <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002f50:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 8002f54:	f107 020c 	add.w	r2, r7, #12
 8002f58:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8002f5c:	2340      	movs	r3, #64	@ 0x40
 8002f5e:	f7ff fd81 	bl	8002a64 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8002f62:	f107 030c 	add.w	r3, r7, #12
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7fd f9c4 	bl	80002f4 <strlen>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	461a      	mov	r2, r3
 8002f70:	f107 030c 	add.w	r3, r7, #12
 8002f74:	4413      	add	r3, r2
 8002f76:	4a13      	ldr	r2, [pc, #76]	@ (8002fc4 <gkl_send_poll_status+0xf0>)
 8002f78:	8811      	ldrh	r1, [r2, #0]
 8002f7a:	7892      	ldrb	r2, [r2, #2]
 8002f7c:	8019      	strh	r1, [r3, #0]
 8002f7e:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 8002f80:	f107 030c 	add.w	r3, r7, #12
 8002f84:	4619      	mov	r1, r3
 8002f86:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002f88:	f7ff fdae 	bl	8002ae8 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8002f8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 8002f94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f96:	78fa      	ldrb	r2, [r7, #3]
 8002f98:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 8002f9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f9e:	78ba      	ldrb	r2, [r7, #2]
 8002fa0:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002fa4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002fa6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe fa58 	bl	8001462 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 8002fb2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fb6:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

    return PUMP_PROTO_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3780      	adds	r7, #128	@ 0x80
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	08019498 	.word	0x08019498

08002fc8 <gkl_request_totalizer>:

static PumpProtoResult gkl_request_totalizer(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr, uint8_t nozzle)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b0a0      	sub	sp, #128	@ 0x80
 8002fcc:	af04      	add	r7, sp, #16
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	4608      	mov	r0, r1
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	70fb      	strb	r3, [r7, #3]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	70bb      	strb	r3, [r7, #2]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	707b      	strb	r3, [r7, #1]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8002fe6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d101      	bne.n	8002ff0 <gkl_request_totalizer+0x28>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e069      	b.n	80030c4 <gkl_request_totalizer+0xfc>

    if (nozzle < 1 || nozzle > 6) return PUMP_PROTO_ERR;
 8002ff0:	787b      	ldrb	r3, [r7, #1]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d002      	beq.n	8002ffc <gkl_request_totalizer+0x34>
 8002ff6:	787b      	ldrb	r3, [r7, #1]
 8002ff8:	2b06      	cmp	r3, #6
 8002ffa:	d901      	bls.n	8003000 <gkl_request_totalizer+0x38>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e061      	b.n	80030c4 <gkl_request_totalizer+0xfc>

    uint8_t data[1];
    data[0] = (uint8_t)('0' + nozzle);
 8003000:	787b      	ldrb	r3, [r7, #1]
 8003002:	3330      	adds	r3, #48	@ 0x30
 8003004:	b2db      	uxtb	r3, r3
 8003006:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'C', data, 1u, 'C');
 800300a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800300c:	78ba      	ldrb	r2, [r7, #2]
 800300e:	78f9      	ldrb	r1, [r7, #3]
 8003010:	2343      	movs	r3, #67	@ 0x43
 8003012:	9302      	str	r3, [sp, #8]
 8003014:	2301      	movs	r3, #1
 8003016:	9301      	str	r3, [sp, #4]
 8003018:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	2343      	movs	r3, #67	@ 0x43
 8003020:	f7fe f91f 	bl	8001262 <GKL_Send>
 8003024:	4603      	mov	r3, r0
 8003026:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 800302a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800302e:	2b01      	cmp	r3, #1
 8003030:	d101      	bne.n	8003036 <gkl_request_totalizer+0x6e>
 8003032:	2301      	movs	r3, #1
 8003034:	e046      	b.n	80030c4 <gkl_request_totalizer+0xfc>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8003036:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <gkl_request_totalizer+0x7a>
 800303e:	2302      	movs	r3, #2
 8003040:	e040      	b.n	80030c4 <gkl_request_totalizer+0xfc>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8003042:	2300      	movs	r3, #0
 8003044:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'C', data, 1u, raw, &raw_len) == GKL_OK)
 8003048:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800304c:	78b9      	ldrb	r1, [r7, #2]
 800304e:	78f8      	ldrb	r0, [r7, #3]
 8003050:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8003054:	9302      	str	r3, [sp, #8]
 8003056:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800305a:	9301      	str	r3, [sp, #4]
 800305c:	2301      	movs	r3, #1
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	4613      	mov	r3, r2
 8003062:	2243      	movs	r2, #67	@ 0x43
 8003064:	f7fe f891 	bl	800118a <GKL_BuildFrame>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d11d      	bne.n	80030aa <gkl_request_totalizer+0xe2>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 800306e:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 8003072:	f107 0208 	add.w	r2, r7, #8
 8003076:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 800307a:	2340      	movs	r3, #64	@ 0x40
 800307c:	f7ff fcf2 	bl	8002a64 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8003080:	f107 0308 	add.w	r3, r7, #8
 8003084:	4618      	mov	r0, r3
 8003086:	f7fd f935 	bl	80002f4 <strlen>
 800308a:	4603      	mov	r3, r0
 800308c:	461a      	mov	r2, r3
 800308e:	f107 0308 	add.w	r3, r7, #8
 8003092:	4413      	add	r3, r2
 8003094:	4a0d      	ldr	r2, [pc, #52]	@ (80030cc <gkl_request_totalizer+0x104>)
 8003096:	8811      	ldrh	r1, [r2, #0]
 8003098:	7892      	ldrb	r2, [r2, #2]
 800309a:	8019      	strh	r1, [r3, #0]
 800309c:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 800309e:	f107 0308 	add.w	r3, r7, #8
 80030a2:	4619      	mov	r1, r3
 80030a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80030a6:	f7ff fd1f 	bl	8002ae8 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 80030aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 80030b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030b4:	78fa      	ldrb	r2, [r7, #3]
 80030b6:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 80030ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030bc:	78ba      	ldrb	r2, [r7, #2]
 80030be:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    return PUMP_PROTO_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3770      	adds	r7, #112	@ 0x70
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	08019498 	.word	0x08019498

080030d0 <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 80030de:	6839      	ldr	r1, [r7, #0]
 80030e0:	68f8      	ldr	r0, [r7, #12]
 80030e2:	f7ff fb95 	bl	8002810 <q_pop>
 80030e6:	4603      	mov	r3, r0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3710      	adds	r7, #16
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d02f      	beq.n	8003160 <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 8003100:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003104:	2100      	movs	r1, #0
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f015 fc54 	bl	80189b4 <memset>
    gkl->q_head = 0u;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
    gkl->q_tail = 0u;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    gkl->pending = 0u;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = 0u;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = 0u;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
    gkl->last_reported_err = GKL_OK;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = 0u;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e
    gkl->no_connect_latched = 0u;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f

    gkl->tag[0] = 0;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6839      	ldr	r1, [r7, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f7fd ffbb 	bl	80010d4 <GKL_Init>
 800315e:	e000      	b.n	8003162 <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 8003160:	bf00      	nop
}
 8003162:	3708      	adds	r7, #8
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d029      	beq.n	80031cc <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d104      	bne.n	8003188 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 8003186:	e022      	b.n	80031ce <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 8003188:	2300      	movs	r3, #0
 800318a:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 800318c:	e00d      	b.n	80031aa <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	7819      	ldrb	r1, [r3, #0]
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4413      	add	r3, r2
 800319c:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80031a0:	460a      	mov	r2, r1
 80031a2:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	3301      	adds	r3, #1
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b06      	cmp	r3, #6
 80031ae:	d805      	bhi.n	80031bc <PumpProtoGKL_SetTag+0x54>
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4413      	add	r3, r2
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1e8      	bne.n	800318e <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	4413      	add	r3, r2
 80031c2:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80031c6:	2200      	movs	r2, #0
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	e000      	b.n	80031ce <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 80031cc:	bf00      	nop
}
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d006      	beq.n	80031f6 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a06      	ldr	r2, [pc, #24]	@ (8003204 <PumpProtoGKL_Bind+0x2c>)
 80031ec:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	605a      	str	r2, [r3, #4]
 80031f4:	e000      	b.n	80031f8 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 80031f6:	bf00      	nop
}
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	08019730 	.word	0x08019730

08003208 <bcd_to_uint32>:
#include "pump_response_parser.h"
#include <string.h>

/* Helper: Convert BCD to uint32 */
static uint32_t bcd_to_uint32(const uint8_t *bcd, uint8_t len)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	460b      	mov	r3, r1
 8003212:	70fb      	strb	r3, [r7, #3]
    uint32_t val = 0;
 8003214:	2300      	movs	r3, #0
 8003216:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < len; i++) {
 8003218:	2300      	movs	r3, #0
 800321a:	72fb      	strb	r3, [r7, #11]
 800321c:	e01b      	b.n	8003256 <bcd_to_uint32+0x4e>
        val = val * 100 + ((bcd[i] >> 4) * 10 + (bcd[i] & 0x0F));
 800321e:	7afb      	ldrb	r3, [r7, #11]
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	4413      	add	r3, r2
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	b2db      	uxtb	r3, r3
 800322a:	461a      	mov	r2, r3
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	4619      	mov	r1, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2264      	movs	r2, #100	@ 0x64
 800323a:	fb02 f303 	mul.w	r3, r2, r3
 800323e:	18ca      	adds	r2, r1, r3
 8003240:	7afb      	ldrb	r3, [r7, #11]
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	440b      	add	r3, r1
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	4413      	add	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < len; i++) {
 8003250:	7afb      	ldrb	r3, [r7, #11]
 8003252:	3301      	adds	r3, #1
 8003254:	72fb      	strb	r3, [r7, #11]
 8003256:	7afa      	ldrb	r2, [r7, #11]
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	429a      	cmp	r2, r3
 800325c:	d3df      	bcc.n	800321e <bcd_to_uint32+0x16>
    }
    return val;
 800325e:	68fb      	ldr	r3, [r7, #12]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <PumpResp_ParseRealtimeVolume>:
}

/* Parse L response: 
   Format: <nozzle(1)><volume_cL(4 BCD)> = 5 bytes */
bool PumpResp_ParseRealtimeVolume(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *volume_dL)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !volume_dL) return false;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <PumpResp_ParseRealtimeVolume+0x1e>
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d002      	beq.n	800328a <PumpResp_ParseRealtimeVolume+0x1e>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <PumpResp_ParseRealtimeVolume+0x22>
 800328a:	2300      	movs	r3, #0
 800328c:	e01c      	b.n	80032c8 <PumpResp_ParseRealtimeVolume+0x5c>
    if (resp->cmd != 'L' || resp->data_len < 5) return false;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	789b      	ldrb	r3, [r3, #2]
 8003292:	2b4c      	cmp	r3, #76	@ 0x4c
 8003294:	d103      	bne.n	800329e <PumpResp_ParseRealtimeVolume+0x32>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	7e5b      	ldrb	r3, [r3, #25]
 800329a:	2b04      	cmp	r3, #4
 800329c:	d801      	bhi.n	80032a2 <PumpResp_ParseRealtimeVolume+0x36>
 800329e:	2300      	movs	r3, #0
 80032a0:	e012      	b.n	80032c8 <PumpResp_ParseRealtimeVolume+0x5c>
    
    *nozzle = resp->data[0];
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	78da      	ldrb	r2, [r3, #3]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	701a      	strb	r2, [r3, #0]
    uint32_t volume_cL = bcd_to_uint32(&resp->data[1], 4);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	3304      	adds	r3, #4
 80032ae:	2104      	movs	r1, #4
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7ff ffa9 	bl	8003208 <bcd_to_uint32>
 80032b6:	6178      	str	r0, [r7, #20]
    *volume_dL = volume_cL / 10;  /* Convert cL to dL */
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	4a05      	ldr	r2, [pc, #20]	@ (80032d0 <PumpResp_ParseRealtimeVolume+0x64>)
 80032bc:	fba2 2303 	umull	r2, r3, r2, r3
 80032c0:	08da      	lsrs	r2, r3, #3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	601a      	str	r2, [r3, #0]
    
    return true;
 80032c6:	2301      	movs	r3, #1
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	cccccccd 	.word	0xcccccccd

080032d4 <PumpResp_ParseRealtimeMoney>:

/* Parse R response:
   Format: <nozzle(1)><money(4 BCD)> = 5 bytes */
bool PumpResp_ParseRealtimeMoney(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *money)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !money) return false;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <PumpResp_ParseRealtimeMoney+0x1e>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <PumpResp_ParseRealtimeMoney+0x1e>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <PumpResp_ParseRealtimeMoney+0x22>
 80032f2:	2300      	movs	r3, #0
 80032f4:	e017      	b.n	8003326 <PumpResp_ParseRealtimeMoney+0x52>
    if (resp->cmd != 'R' || resp->data_len < 5) return false;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	789b      	ldrb	r3, [r3, #2]
 80032fa:	2b52      	cmp	r3, #82	@ 0x52
 80032fc:	d103      	bne.n	8003306 <PumpResp_ParseRealtimeMoney+0x32>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	7e5b      	ldrb	r3, [r3, #25]
 8003302:	2b04      	cmp	r3, #4
 8003304:	d801      	bhi.n	800330a <PumpResp_ParseRealtimeMoney+0x36>
 8003306:	2300      	movs	r3, #0
 8003308:	e00d      	b.n	8003326 <PumpResp_ParseRealtimeMoney+0x52>
    
    *nozzle = resp->data[0];
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	78da      	ldrb	r2, [r3, #3]
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	701a      	strb	r2, [r3, #0]
    *money = bcd_to_uint32(&resp->data[1], 4);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	3304      	adds	r3, #4
 8003316:	2104      	movs	r1, #4
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff ff75 	bl	8003208 <bcd_to_uint32>
 800331e:	4602      	mov	r2, r0
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	601a      	str	r2, [r3, #0]
    
    return true;
 8003324:	2301      	movs	r3, #1
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <PumpResp_ParseTotalizer>:

/* Parse C response:
   Format: <nozzle(1)><totalizer_cL(5 BCD)> = 6 bytes */
bool PumpResp_ParseTotalizer(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *totalizer_dL)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !totalizer_dL) return false;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d005      	beq.n	800334e <PumpResp_ParseTotalizer+0x1e>
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <PumpResp_ParseTotalizer+0x1e>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <PumpResp_ParseTotalizer+0x22>
 800334e:	2300      	movs	r3, #0
 8003350:	e01c      	b.n	800338c <PumpResp_ParseTotalizer+0x5c>
    if (resp->cmd != 'C' || resp->data_len < 6) return false;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	789b      	ldrb	r3, [r3, #2]
 8003356:	2b43      	cmp	r3, #67	@ 0x43
 8003358:	d103      	bne.n	8003362 <PumpResp_ParseTotalizer+0x32>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	7e5b      	ldrb	r3, [r3, #25]
 800335e:	2b05      	cmp	r3, #5
 8003360:	d801      	bhi.n	8003366 <PumpResp_ParseTotalizer+0x36>
 8003362:	2300      	movs	r3, #0
 8003364:	e012      	b.n	800338c <PumpResp_ParseTotalizer+0x5c>
    
    *nozzle = resp->data[0];
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	78da      	ldrb	r2, [r3, #3]
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	701a      	strb	r2, [r3, #0]
    uint32_t totalizer_cL = bcd_to_uint32(&resp->data[1], 5);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	3304      	adds	r3, #4
 8003372:	2105      	movs	r1, #5
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff ff47 	bl	8003208 <bcd_to_uint32>
 800337a:	6178      	str	r0, [r7, #20]
    *totalizer_dL = totalizer_cL / 10;  /* Convert cL to dL */
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	4a05      	ldr	r2, [pc, #20]	@ (8003394 <PumpResp_ParseTotalizer+0x64>)
 8003380:	fba2 2303 	umull	r2, r3, r2, r3
 8003384:	08da      	lsrs	r2, r3, #3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	601a      	str	r2, [r3, #0]
    
    return true;
 800338a:	2301      	movs	r3, #1
}
 800338c:	4618      	mov	r0, r3
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	cccccccd 	.word	0xcccccccd

08003398 <uint32_to_bcd>:
#include <stdio.h>
#include <string.h>

/* Helper: Convert uint32 to BCD */
static void uint32_to_bcd(uint32_t val, uint8_t *out, uint8_t len)
{
 8003398:	b480      	push	{r7}
 800339a:	b087      	sub	sp, #28
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	4613      	mov	r3, r2
 80033a4:	71fb      	strb	r3, [r7, #7]
    for (int i = len - 1; i >= 0; i--) {
 80033a6:	79fb      	ldrb	r3, [r7, #7]
 80033a8:	3b01      	subs	r3, #1
 80033aa:	617b      	str	r3, [r7, #20]
 80033ac:	e029      	b.n	8003402 <uint32_to_bcd+0x6a>
        out[i] = (uint8_t)((val % 100) / 10) << 4 | (val % 10);
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	4b19      	ldr	r3, [pc, #100]	@ (8003418 <uint32_to_bcd+0x80>)
 80033b2:	fba3 1302 	umull	r1, r3, r3, r2
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	2164      	movs	r1, #100	@ 0x64
 80033ba:	fb01 f303 	mul.w	r3, r1, r3
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	4a16      	ldr	r2, [pc, #88]	@ (800341c <uint32_to_bcd+0x84>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	08db      	lsrs	r3, r3, #3
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	b2d8      	uxtb	r0, r3
 80033ce:	68f9      	ldr	r1, [r7, #12]
 80033d0:	4b12      	ldr	r3, [pc, #72]	@ (800341c <uint32_to_bcd+0x84>)
 80033d2:	fba3 2301 	umull	r2, r3, r3, r1
 80033d6:	08da      	lsrs	r2, r3, #3
 80033d8:	4613      	mov	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	1aca      	subs	r2, r1, r3
 80033e2:	b2d2      	uxtb	r2, r2
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	68b9      	ldr	r1, [r7, #8]
 80033e8:	440b      	add	r3, r1
 80033ea:	4302      	orrs	r2, r0
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	701a      	strb	r2, [r3, #0]
        val /= 100;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4a09      	ldr	r2, [pc, #36]	@ (8003418 <uint32_to_bcd+0x80>)
 80033f4:	fba2 2303 	umull	r2, r3, r2, r3
 80033f8:	095b      	lsrs	r3, r3, #5
 80033fa:	60fb      	str	r3, [r7, #12]
    for (int i = len - 1; i >= 0; i--) {
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	3b01      	subs	r3, #1
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2b00      	cmp	r3, #0
 8003406:	dad2      	bge.n	80033ae <uint32_to_bcd+0x16>
    }
}
 8003408:	bf00      	nop
 800340a:	bf00      	nop
 800340c:	371c      	adds	r7, #28
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	51eb851f 	.word	0x51eb851f
 800341c:	cccccccd 	.word	0xcccccccd

08003420 <uint16_to_bcd>:

/* Helper: Convert uint16 to BCD */
static void uint16_to_bcd(uint16_t val, uint8_t *out, uint8_t len)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	6039      	str	r1, [r7, #0]
 800342a:	80fb      	strh	r3, [r7, #6]
 800342c:	4613      	mov	r3, r2
 800342e:	717b      	strb	r3, [r7, #5]
    for (int i = len - 1; i >= 0; i--) {
 8003430:	797b      	ldrb	r3, [r7, #5]
 8003432:	3b01      	subs	r3, #1
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	e02d      	b.n	8003494 <uint16_to_bcd+0x74>
        out[i] = (uint8_t)((val % 100) / 10) << 4 | (val % 10);
 8003438:	88fb      	ldrh	r3, [r7, #6]
 800343a:	4a1b      	ldr	r2, [pc, #108]	@ (80034a8 <uint16_to_bcd+0x88>)
 800343c:	fba2 1203 	umull	r1, r2, r2, r3
 8003440:	0952      	lsrs	r2, r2, #5
 8003442:	2164      	movs	r1, #100	@ 0x64
 8003444:	fb01 f202 	mul.w	r2, r1, r2
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	b29b      	uxth	r3, r3
 800344c:	4a17      	ldr	r2, [pc, #92]	@ (80034ac <uint16_to_bcd+0x8c>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	08db      	lsrs	r3, r3, #3
 8003454:	b29b      	uxth	r3, r3
 8003456:	b25b      	sxtb	r3, r3
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	b258      	sxtb	r0, r3
 800345c:	88fa      	ldrh	r2, [r7, #6]
 800345e:	4b13      	ldr	r3, [pc, #76]	@ (80034ac <uint16_to_bcd+0x8c>)
 8003460:	fba3 1302 	umull	r1, r3, r3, r2
 8003464:	08d9      	lsrs	r1, r3, #3
 8003466:	460b      	mov	r3, r1
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	b29b      	uxth	r3, r3
 8003472:	b25b      	sxtb	r3, r3
 8003474:	4303      	orrs	r3, r0
 8003476:	b259      	sxtb	r1, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	4413      	add	r3, r2
 800347e:	b2ca      	uxtb	r2, r1
 8003480:	701a      	strb	r2, [r3, #0]
        val /= 100;
 8003482:	88fb      	ldrh	r3, [r7, #6]
 8003484:	4a08      	ldr	r2, [pc, #32]	@ (80034a8 <uint16_to_bcd+0x88>)
 8003486:	fba2 2303 	umull	r2, r3, r2, r3
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	80fb      	strh	r3, [r7, #6]
    for (int i = len - 1; i >= 0; i--) {
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	3b01      	subs	r3, #1
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2b00      	cmp	r3, #0
 8003498:	dace      	bge.n	8003438 <uint16_to_bcd+0x18>
    }
}
 800349a:	bf00      	nop
 800349c:	bf00      	nop
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr
 80034a8:	51eb851f 	.word	0x51eb851f
 80034ac:	cccccccd 	.word	0xcccccccd

080034b0 <log_frame>:

/* Helper: Log frame in compact format */
static void log_frame(uint8_t ctrl, uint8_t slave, char cmd, const uint8_t *data, uint8_t data_len)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b0a2      	sub	sp, #136	@ 0x88
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	603b      	str	r3, [r7, #0]
 80034b8:	4603      	mov	r3, r0
 80034ba:	71fb      	strb	r3, [r7, #7]
 80034bc:	460b      	mov	r3, r1
 80034be:	71bb      	strb	r3, [r7, #6]
 80034c0:	4613      	mov	r3, r2
 80034c2:	717b      	strb	r3, [r7, #5]
    uint8_t raw[32];
    uint8_t raw_len = 0;
 80034c4:	2300      	movs	r3, #0
 80034c6:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    
    /* Build frame */
    raw[0] = 0x02;  /* STX */
 80034ca:	2302      	movs	r3, #2
 80034cc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    raw[1] = ctrl;
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    raw[2] = slave;
 80034d6:	79bb      	ldrb	r3, [r7, #6]
 80034d8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    raw[3] = (uint8_t)cmd;
 80034dc:	797b      	ldrb	r3, [r7, #5]
 80034de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    for (uint8_t i = 0; i < data_len; i++) {
 80034e2:	2300      	movs	r3, #0
 80034e4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80034e8:	e010      	b.n	800350c <log_frame+0x5c>
        raw[4 + i] = data[i];
 80034ea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	441a      	add	r2, r3
 80034f2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80034f6:	3304      	adds	r3, #4
 80034f8:	7812      	ldrb	r2, [r2, #0]
 80034fa:	3388      	adds	r3, #136	@ 0x88
 80034fc:	443b      	add	r3, r7
 80034fe:	f803 2c2c 	strb.w	r2, [r3, #-44]
    for (uint8_t i = 0; i < data_len; i++) {
 8003502:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003506:	3301      	adds	r3, #1
 8003508:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800350c:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003510:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8003514:	429a      	cmp	r2, r3
 8003516:	d3e8      	bcc.n	80034ea <log_frame+0x3a>
    }
    raw_len = 4 + data_len;
 8003518:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800351c:	3304      	adds	r3, #4
 800351e:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    
    /* Calculate checksum */
    uint8_t crc = 0;
 8003522:	2300      	movs	r3, #0
 8003524:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    for (uint8_t i = 1; i < raw_len; i++) {
 8003528:	2301      	movs	r3, #1
 800352a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
 800352e:	e00f      	b.n	8003550 <log_frame+0xa0>
        crc ^= raw[i];
 8003530:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8003534:	3388      	adds	r3, #136	@ 0x88
 8003536:	443b      	add	r3, r7
 8003538:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 800353c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8003540:	4053      	eors	r3, r2
 8003542:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    for (uint8_t i = 1; i < raw_len; i++) {
 8003546:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800354a:	3301      	adds	r3, #1
 800354c:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
 8003550:	f897 2085 	ldrb.w	r2, [r7, #133]	@ 0x85
 8003554:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003558:	429a      	cmp	r2, r3
 800355a:	d3e9      	bcc.n	8003530 <log_frame+0x80>
    }
    raw[raw_len++] = crc;
 800355c:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	f887 207e 	strb.w	r2, [r7, #126]	@ 0x7e
 8003566:	3388      	adds	r3, #136	@ 0x88
 8003568:	443b      	add	r3, r7
 800356a:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 800356e:	f803 2c2c 	strb.w	r2, [r3, #-44]
    
    /* Format as compact string */
    char line[80];
    char *p = line;
 8003572:	f107 030c 	add.w	r3, r7, #12
 8003576:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    
    for (uint8_t i = 0; i < raw_len; i++) {
 800357a:	2300      	movs	r3, #0
 800357c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003580:	e27d      	b.n	8003a7e <log_frame+0x5ce>
        uint8_t b = raw[i];
 8003582:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003586:	3388      	adds	r3, #136	@ 0x88
 8003588:	443b      	add	r3, r7
 800358a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800358e:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
        if (b == 0x02) { p += sprintf(p, "<STX>"); }
 8003592:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003596:	2b02      	cmp	r3, #2
 8003598:	d10c      	bne.n	80035b4 <log_frame+0x104>
 800359a:	49ca      	ldr	r1, [pc, #808]	@ (80038c4 <log_frame+0x414>)
 800359c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035a0:	f015 f9e6 	bl	8018970 <siprintf>
 80035a4:	4603      	mov	r3, r0
 80035a6:	461a      	mov	r2, r3
 80035a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035ac:	4413      	add	r3, r2
 80035ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035b2:	e25f      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x00) { p += sprintf(p, "<NUL>"); }
 80035b4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10c      	bne.n	80035d6 <log_frame+0x126>
 80035bc:	49c2      	ldr	r1, [pc, #776]	@ (80038c8 <log_frame+0x418>)
 80035be:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035c2:	f015 f9d5 	bl	8018970 <siprintf>
 80035c6:	4603      	mov	r3, r0
 80035c8:	461a      	mov	r2, r3
 80035ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035ce:	4413      	add	r3, r2
 80035d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035d4:	e24e      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x01) { p += sprintf(p, "<SOH>"); }
 80035d6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d10c      	bne.n	80035f8 <log_frame+0x148>
 80035de:	49bb      	ldr	r1, [pc, #748]	@ (80038cc <log_frame+0x41c>)
 80035e0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035e4:	f015 f9c4 	bl	8018970 <siprintf>
 80035e8:	4603      	mov	r3, r0
 80035ea:	461a      	mov	r2, r3
 80035ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035f0:	4413      	add	r3, r2
 80035f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035f6:	e23d      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x03) { p += sprintf(p, "<ETX>"); }
 80035f8:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035fc:	2b03      	cmp	r3, #3
 80035fe:	d10c      	bne.n	800361a <log_frame+0x16a>
 8003600:	49b3      	ldr	r1, [pc, #716]	@ (80038d0 <log_frame+0x420>)
 8003602:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003606:	f015 f9b3 	bl	8018970 <siprintf>
 800360a:	4603      	mov	r3, r0
 800360c:	461a      	mov	r2, r3
 800360e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003612:	4413      	add	r3, r2
 8003614:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003618:	e22c      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x04) { p += sprintf(p, "<EOT>"); }
 800361a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800361e:	2b04      	cmp	r3, #4
 8003620:	d10c      	bne.n	800363c <log_frame+0x18c>
 8003622:	49ac      	ldr	r1, [pc, #688]	@ (80038d4 <log_frame+0x424>)
 8003624:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003628:	f015 f9a2 	bl	8018970 <siprintf>
 800362c:	4603      	mov	r3, r0
 800362e:	461a      	mov	r2, r3
 8003630:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003634:	4413      	add	r3, r2
 8003636:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800363a:	e21b      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x05) { p += sprintf(p, "<ENQ>"); }
 800363c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003640:	2b05      	cmp	r3, #5
 8003642:	d10c      	bne.n	800365e <log_frame+0x1ae>
 8003644:	49a4      	ldr	r1, [pc, #656]	@ (80038d8 <log_frame+0x428>)
 8003646:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800364a:	f015 f991 	bl	8018970 <siprintf>
 800364e:	4603      	mov	r3, r0
 8003650:	461a      	mov	r2, r3
 8003652:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003656:	4413      	add	r3, r2
 8003658:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800365c:	e20a      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x06) { p += sprintf(p, "<ACK>"); }
 800365e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003662:	2b06      	cmp	r3, #6
 8003664:	d10c      	bne.n	8003680 <log_frame+0x1d0>
 8003666:	499d      	ldr	r1, [pc, #628]	@ (80038dc <log_frame+0x42c>)
 8003668:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800366c:	f015 f980 	bl	8018970 <siprintf>
 8003670:	4603      	mov	r3, r0
 8003672:	461a      	mov	r2, r3
 8003674:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003678:	4413      	add	r3, r2
 800367a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800367e:	e1f9      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x07) { p += sprintf(p, "<BEL>"); }
 8003680:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003684:	2b07      	cmp	r3, #7
 8003686:	d10c      	bne.n	80036a2 <log_frame+0x1f2>
 8003688:	4995      	ldr	r1, [pc, #596]	@ (80038e0 <log_frame+0x430>)
 800368a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800368e:	f015 f96f 	bl	8018970 <siprintf>
 8003692:	4603      	mov	r3, r0
 8003694:	461a      	mov	r2, r3
 8003696:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800369a:	4413      	add	r3, r2
 800369c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036a0:	e1e8      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x08) { p += sprintf(p, "<BS>"); }
 80036a2:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d10c      	bne.n	80036c4 <log_frame+0x214>
 80036aa:	498e      	ldr	r1, [pc, #568]	@ (80038e4 <log_frame+0x434>)
 80036ac:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036b0:	f015 f95e 	bl	8018970 <siprintf>
 80036b4:	4603      	mov	r3, r0
 80036b6:	461a      	mov	r2, r3
 80036b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036bc:	4413      	add	r3, r2
 80036be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036c2:	e1d7      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x09) { p += sprintf(p, "<HT>"); }
 80036c4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036c8:	2b09      	cmp	r3, #9
 80036ca:	d10c      	bne.n	80036e6 <log_frame+0x236>
 80036cc:	4986      	ldr	r1, [pc, #536]	@ (80038e8 <log_frame+0x438>)
 80036ce:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036d2:	f015 f94d 	bl	8018970 <siprintf>
 80036d6:	4603      	mov	r3, r0
 80036d8:	461a      	mov	r2, r3
 80036da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036de:	4413      	add	r3, r2
 80036e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036e4:	e1c6      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0A) { p += sprintf(p, "<LF>"); }
 80036e6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036ea:	2b0a      	cmp	r3, #10
 80036ec:	d10c      	bne.n	8003708 <log_frame+0x258>
 80036ee:	497f      	ldr	r1, [pc, #508]	@ (80038ec <log_frame+0x43c>)
 80036f0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036f4:	f015 f93c 	bl	8018970 <siprintf>
 80036f8:	4603      	mov	r3, r0
 80036fa:	461a      	mov	r2, r3
 80036fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003700:	4413      	add	r3, r2
 8003702:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003706:	e1b5      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0B) { p += sprintf(p, "<VT>"); }
 8003708:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800370c:	2b0b      	cmp	r3, #11
 800370e:	d10c      	bne.n	800372a <log_frame+0x27a>
 8003710:	4977      	ldr	r1, [pc, #476]	@ (80038f0 <log_frame+0x440>)
 8003712:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003716:	f015 f92b 	bl	8018970 <siprintf>
 800371a:	4603      	mov	r3, r0
 800371c:	461a      	mov	r2, r3
 800371e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003722:	4413      	add	r3, r2
 8003724:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003728:	e1a4      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0C) { p += sprintf(p, "<FF>"); }
 800372a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800372e:	2b0c      	cmp	r3, #12
 8003730:	d10c      	bne.n	800374c <log_frame+0x29c>
 8003732:	4970      	ldr	r1, [pc, #448]	@ (80038f4 <log_frame+0x444>)
 8003734:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003738:	f015 f91a 	bl	8018970 <siprintf>
 800373c:	4603      	mov	r3, r0
 800373e:	461a      	mov	r2, r3
 8003740:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003744:	4413      	add	r3, r2
 8003746:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800374a:	e193      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0D) { p += sprintf(p, "<CR>"); }
 800374c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003750:	2b0d      	cmp	r3, #13
 8003752:	d10c      	bne.n	800376e <log_frame+0x2be>
 8003754:	4968      	ldr	r1, [pc, #416]	@ (80038f8 <log_frame+0x448>)
 8003756:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800375a:	f015 f909 	bl	8018970 <siprintf>
 800375e:	4603      	mov	r3, r0
 8003760:	461a      	mov	r2, r3
 8003762:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003766:	4413      	add	r3, r2
 8003768:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800376c:	e182      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0E) { p += sprintf(p, "<SO>"); }
 800376e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003772:	2b0e      	cmp	r3, #14
 8003774:	d10c      	bne.n	8003790 <log_frame+0x2e0>
 8003776:	4961      	ldr	r1, [pc, #388]	@ (80038fc <log_frame+0x44c>)
 8003778:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800377c:	f015 f8f8 	bl	8018970 <siprintf>
 8003780:	4603      	mov	r3, r0
 8003782:	461a      	mov	r2, r3
 8003784:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003788:	4413      	add	r3, r2
 800378a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800378e:	e171      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0F) { p += sprintf(p, "<SI>"); }
 8003790:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003794:	2b0f      	cmp	r3, #15
 8003796:	d10c      	bne.n	80037b2 <log_frame+0x302>
 8003798:	4959      	ldr	r1, [pc, #356]	@ (8003900 <log_frame+0x450>)
 800379a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800379e:	f015 f8e7 	bl	8018970 <siprintf>
 80037a2:	4603      	mov	r3, r0
 80037a4:	461a      	mov	r2, r3
 80037a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037aa:	4413      	add	r3, r2
 80037ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037b0:	e160      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x10) { p += sprintf(p, "<DLE>"); }
 80037b2:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037b6:	2b10      	cmp	r3, #16
 80037b8:	d10c      	bne.n	80037d4 <log_frame+0x324>
 80037ba:	4952      	ldr	r1, [pc, #328]	@ (8003904 <log_frame+0x454>)
 80037bc:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80037c0:	f015 f8d6 	bl	8018970 <siprintf>
 80037c4:	4603      	mov	r3, r0
 80037c6:	461a      	mov	r2, r3
 80037c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037cc:	4413      	add	r3, r2
 80037ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037d2:	e14f      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x11) { p += sprintf(p, "<DC1>"); }
 80037d4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037d8:	2b11      	cmp	r3, #17
 80037da:	d10c      	bne.n	80037f6 <log_frame+0x346>
 80037dc:	494a      	ldr	r1, [pc, #296]	@ (8003908 <log_frame+0x458>)
 80037de:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80037e2:	f015 f8c5 	bl	8018970 <siprintf>
 80037e6:	4603      	mov	r3, r0
 80037e8:	461a      	mov	r2, r3
 80037ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037ee:	4413      	add	r3, r2
 80037f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037f4:	e13e      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x12) { p += sprintf(p, "<DC2>"); }
 80037f6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037fa:	2b12      	cmp	r3, #18
 80037fc:	d10c      	bne.n	8003818 <log_frame+0x368>
 80037fe:	4943      	ldr	r1, [pc, #268]	@ (800390c <log_frame+0x45c>)
 8003800:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003804:	f015 f8b4 	bl	8018970 <siprintf>
 8003808:	4603      	mov	r3, r0
 800380a:	461a      	mov	r2, r3
 800380c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003810:	4413      	add	r3, r2
 8003812:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003816:	e12d      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x13) { p += sprintf(p, "<DC3>"); }
 8003818:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800381c:	2b13      	cmp	r3, #19
 800381e:	d10c      	bne.n	800383a <log_frame+0x38a>
 8003820:	493b      	ldr	r1, [pc, #236]	@ (8003910 <log_frame+0x460>)
 8003822:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003826:	f015 f8a3 	bl	8018970 <siprintf>
 800382a:	4603      	mov	r3, r0
 800382c:	461a      	mov	r2, r3
 800382e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003832:	4413      	add	r3, r2
 8003834:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003838:	e11c      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x14) { p += sprintf(p, "<DC4>"); }
 800383a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800383e:	2b14      	cmp	r3, #20
 8003840:	d10c      	bne.n	800385c <log_frame+0x3ac>
 8003842:	4934      	ldr	r1, [pc, #208]	@ (8003914 <log_frame+0x464>)
 8003844:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003848:	f015 f892 	bl	8018970 <siprintf>
 800384c:	4603      	mov	r3, r0
 800384e:	461a      	mov	r2, r3
 8003850:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003854:	4413      	add	r3, r2
 8003856:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800385a:	e10b      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x15) { p += sprintf(p, "<NAK>"); }
 800385c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003860:	2b15      	cmp	r3, #21
 8003862:	d10c      	bne.n	800387e <log_frame+0x3ce>
 8003864:	492c      	ldr	r1, [pc, #176]	@ (8003918 <log_frame+0x468>)
 8003866:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800386a:	f015 f881 	bl	8018970 <siprintf>
 800386e:	4603      	mov	r3, r0
 8003870:	461a      	mov	r2, r3
 8003872:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003876:	4413      	add	r3, r2
 8003878:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800387c:	e0fa      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x16) { p += sprintf(p, "<SYN>"); }
 800387e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003882:	2b16      	cmp	r3, #22
 8003884:	d10c      	bne.n	80038a0 <log_frame+0x3f0>
 8003886:	4925      	ldr	r1, [pc, #148]	@ (800391c <log_frame+0x46c>)
 8003888:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800388c:	f015 f870 	bl	8018970 <siprintf>
 8003890:	4603      	mov	r3, r0
 8003892:	461a      	mov	r2, r3
 8003894:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003898:	4413      	add	r3, r2
 800389a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800389e:	e0e9      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x17) { p += sprintf(p, "<ETB>"); }
 80038a0:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80038a4:	2b17      	cmp	r3, #23
 80038a6:	d13d      	bne.n	8003924 <log_frame+0x474>
 80038a8:	491d      	ldr	r1, [pc, #116]	@ (8003920 <log_frame+0x470>)
 80038aa:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80038ae:	f015 f85f 	bl	8018970 <siprintf>
 80038b2:	4603      	mov	r3, r0
 80038b4:	461a      	mov	r2, r3
 80038b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038ba:	4413      	add	r3, r2
 80038bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038c0:	e0d8      	b.n	8003a74 <log_frame+0x5c4>
 80038c2:	bf00      	nop
 80038c4:	0801949c 	.word	0x0801949c
 80038c8:	080194a4 	.word	0x080194a4
 80038cc:	080194ac 	.word	0x080194ac
 80038d0:	080194b4 	.word	0x080194b4
 80038d4:	080194bc 	.word	0x080194bc
 80038d8:	080194c4 	.word	0x080194c4
 80038dc:	080194cc 	.word	0x080194cc
 80038e0:	080194d4 	.word	0x080194d4
 80038e4:	080194dc 	.word	0x080194dc
 80038e8:	080194e4 	.word	0x080194e4
 80038ec:	080194ec 	.word	0x080194ec
 80038f0:	080194f4 	.word	0x080194f4
 80038f4:	080194fc 	.word	0x080194fc
 80038f8:	08019504 	.word	0x08019504
 80038fc:	0801950c 	.word	0x0801950c
 8003900:	08019514 	.word	0x08019514
 8003904:	0801951c 	.word	0x0801951c
 8003908:	08019524 	.word	0x08019524
 800390c:	0801952c 	.word	0x0801952c
 8003910:	08019534 	.word	0x08019534
 8003914:	0801953c 	.word	0x0801953c
 8003918:	08019544 	.word	0x08019544
 800391c:	0801954c 	.word	0x0801954c
 8003920:	08019554 	.word	0x08019554
        else if (b == 0x18) { p += sprintf(p, "<CAN>"); }
 8003924:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003928:	2b18      	cmp	r3, #24
 800392a:	d10c      	bne.n	8003946 <log_frame+0x496>
 800392c:	4960      	ldr	r1, [pc, #384]	@ (8003ab0 <log_frame+0x600>)
 800392e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003932:	f015 f81d 	bl	8018970 <siprintf>
 8003936:	4603      	mov	r3, r0
 8003938:	461a      	mov	r2, r3
 800393a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800393e:	4413      	add	r3, r2
 8003940:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003944:	e096      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x19) { p += sprintf(p, "<EM>"); }
 8003946:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800394a:	2b19      	cmp	r3, #25
 800394c:	d10c      	bne.n	8003968 <log_frame+0x4b8>
 800394e:	4959      	ldr	r1, [pc, #356]	@ (8003ab4 <log_frame+0x604>)
 8003950:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003954:	f015 f80c 	bl	8018970 <siprintf>
 8003958:	4603      	mov	r3, r0
 800395a:	461a      	mov	r2, r3
 800395c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003960:	4413      	add	r3, r2
 8003962:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003966:	e085      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1A) { p += sprintf(p, "<SUB>"); }
 8003968:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800396c:	2b1a      	cmp	r3, #26
 800396e:	d10c      	bne.n	800398a <log_frame+0x4da>
 8003970:	4951      	ldr	r1, [pc, #324]	@ (8003ab8 <log_frame+0x608>)
 8003972:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003976:	f014 fffb 	bl	8018970 <siprintf>
 800397a:	4603      	mov	r3, r0
 800397c:	461a      	mov	r2, r3
 800397e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003982:	4413      	add	r3, r2
 8003984:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003988:	e074      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1B) { p += sprintf(p, "<ESC>"); }
 800398a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800398e:	2b1b      	cmp	r3, #27
 8003990:	d10c      	bne.n	80039ac <log_frame+0x4fc>
 8003992:	494a      	ldr	r1, [pc, #296]	@ (8003abc <log_frame+0x60c>)
 8003994:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003998:	f014 ffea 	bl	8018970 <siprintf>
 800399c:	4603      	mov	r3, r0
 800399e:	461a      	mov	r2, r3
 80039a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039a4:	4413      	add	r3, r2
 80039a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039aa:	e063      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1C) { p += sprintf(p, "<FS>"); }
 80039ac:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039b0:	2b1c      	cmp	r3, #28
 80039b2:	d10c      	bne.n	80039ce <log_frame+0x51e>
 80039b4:	4942      	ldr	r1, [pc, #264]	@ (8003ac0 <log_frame+0x610>)
 80039b6:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039ba:	f014 ffd9 	bl	8018970 <siprintf>
 80039be:	4603      	mov	r3, r0
 80039c0:	461a      	mov	r2, r3
 80039c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039c6:	4413      	add	r3, r2
 80039c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039cc:	e052      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1D) { p += sprintf(p, "<GS>"); }
 80039ce:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039d2:	2b1d      	cmp	r3, #29
 80039d4:	d10c      	bne.n	80039f0 <log_frame+0x540>
 80039d6:	493b      	ldr	r1, [pc, #236]	@ (8003ac4 <log_frame+0x614>)
 80039d8:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039dc:	f014 ffc8 	bl	8018970 <siprintf>
 80039e0:	4603      	mov	r3, r0
 80039e2:	461a      	mov	r2, r3
 80039e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039e8:	4413      	add	r3, r2
 80039ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039ee:	e041      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1E) { p += sprintf(p, "<RS>"); }
 80039f0:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039f4:	2b1e      	cmp	r3, #30
 80039f6:	d10c      	bne.n	8003a12 <log_frame+0x562>
 80039f8:	4933      	ldr	r1, [pc, #204]	@ (8003ac8 <log_frame+0x618>)
 80039fa:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039fe:	f014 ffb7 	bl	8018970 <siprintf>
 8003a02:	4603      	mov	r3, r0
 8003a04:	461a      	mov	r2, r3
 8003a06:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a0a:	4413      	add	r3, r2
 8003a0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a10:	e030      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1F) { p += sprintf(p, "<US>"); }
 8003a12:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a16:	2b1f      	cmp	r3, #31
 8003a18:	d10c      	bne.n	8003a34 <log_frame+0x584>
 8003a1a:	492c      	ldr	r1, [pc, #176]	@ (8003acc <log_frame+0x61c>)
 8003a1c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003a20:	f014 ffa6 	bl	8018970 <siprintf>
 8003a24:	4603      	mov	r3, r0
 8003a26:	461a      	mov	r2, r3
 8003a28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a2c:	4413      	add	r3, r2
 8003a2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a32:	e01f      	b.n	8003a74 <log_frame+0x5c4>
        else if (b >= 0x20 && b <= 0x7E) { *p++ = (char)b; }
 8003a34:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a38:	2b1f      	cmp	r3, #31
 8003a3a:	d90c      	bls.n	8003a56 <log_frame+0x5a6>
 8003a3c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a40:	2b7e      	cmp	r3, #126	@ 0x7e
 8003a42:	d808      	bhi.n	8003a56 <log_frame+0x5a6>
 8003a44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a48:	1c5a      	adds	r2, r3, #1
 8003a4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a4e:	f897 207d 	ldrb.w	r2, [r7, #125]	@ 0x7d
 8003a52:	701a      	strb	r2, [r3, #0]
 8003a54:	e00e      	b.n	8003a74 <log_frame+0x5c4>
        else { p += sprintf(p, "<%02X>", b); }
 8003a56:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	491c      	ldr	r1, [pc, #112]	@ (8003ad0 <log_frame+0x620>)
 8003a5e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003a62:	f014 ff85 	bl	8018970 <siprintf>
 8003a66:	4603      	mov	r3, r0
 8003a68:	461a      	mov	r2, r3
 8003a6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a6e:	4413      	add	r3, r2
 8003a70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    for (uint8_t i = 0; i < raw_len; i++) {
 8003a74:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003a78:	3301      	adds	r3, #1
 8003a7a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003a7e:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8003a82:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003a86:	429a      	cmp	r2, r3
 8003a88:	f4ff ad7b 	bcc.w	8003582 <log_frame+0xd2>
    }
    *p = '\0';
 8003a8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]
    
    /* Filter based on PUMP_GKL_LOG_TARGET */
#if (PUMP_GKL_LOG_TARGET == 1)
    if (slave != 1) return;  /* Only TRK1 */
 8003a94:	79bb      	ldrb	r3, [r7, #6]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d105      	bne.n	8003aa6 <log_frame+0x5f6>
#elif (PUMP_GKL_LOG_TARGET == 2)
    if (slave != 2) return;  /* Only TRK2 */
#endif

    CDC_Log(line);  /* FIXED: only one parameter */
 8003a9a:	f107 030c 	add.w	r3, r7, #12
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd f828 	bl	8000af4 <CDC_Log>
 8003aa4:	e000      	b.n	8003aa8 <log_frame+0x5f8>
    if (slave != 1) return;  /* Only TRK1 */
 8003aa6:	bf00      	nop
}
 8003aa8:	3788      	adds	r7, #136	@ 0x88
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	0801955c 	.word	0x0801955c
 8003ab4:	08019564 	.word	0x08019564
 8003ab8:	0801956c 	.word	0x0801956c
 8003abc:	08019574 	.word	0x08019574
 8003ac0:	0801957c 	.word	0x0801957c
 8003ac4:	08019584 	.word	0x08019584
 8003ac8:	0801958c 	.word	0x0801958c
 8003acc:	08019594 	.word	0x08019594
 8003ad0:	0801959c 	.word	0x0801959c

08003ad4 <PumpTrans_PresetVolume>:

/* V - Preset Volume */
bool PumpTrans_PresetVolume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave,
                            uint8_t nozzle, uint32_t volume_dL, uint16_t price)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b08a      	sub	sp, #40	@ 0x28
 8003ad8:	af04      	add	r7, sp, #16
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	4608      	mov	r0, r1
 8003ade:	4611      	mov	r1, r2
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	70fb      	strb	r3, [r7, #3]
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	70bb      	strb	r3, [r7, #2]
 8003aea:	4613      	mov	r3, r2
 8003aec:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d004      	beq.n	8003afe <PumpTrans_PresetVolume+0x2a>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	791b      	ldrb	r3, [r3, #4]
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <PumpTrans_PresetVolume+0x2e>
 8003afe:	2300      	movs	r3, #0
 8003b00:	e033      	b.n	8003b6a <PumpTrans_PresetVolume+0x96>
    
    uint8_t data[7];
    data[0] = nozzle;
 8003b02:	787b      	ldrb	r3, [r7, #1]
 8003b04:	733b      	strb	r3, [r7, #12]
    
    uint32_t volume_cL = volume_dL * 10;
 8003b06:	6a3a      	ldr	r2, [r7, #32]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4413      	add	r3, r2
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	617b      	str	r3, [r7, #20]
    uint32_to_bcd(volume_cL, &data[1], 4);
 8003b12:	f107 030c 	add.w	r3, r7, #12
 8003b16:	3301      	adds	r3, #1
 8003b18:	2204      	movs	r2, #4
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	6978      	ldr	r0, [r7, #20]
 8003b1e:	f7ff fc3b 	bl	8003398 <uint32_to_bcd>
    uint16_to_bcd(price, &data[5], 2);
 8003b22:	f107 030c 	add.w	r3, r7, #12
 8003b26:	1d59      	adds	r1, r3, #5
 8003b28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff fc77 	bl	8003420 <uint16_to_bcd>
    
    if (GKL_Send(gkl, ctrl, slave, 'V', data, 7, 'V') == GKL_OK) {
 8003b32:	78ba      	ldrb	r2, [r7, #2]
 8003b34:	78f9      	ldrb	r1, [r7, #3]
 8003b36:	2356      	movs	r3, #86	@ 0x56
 8003b38:	9302      	str	r3, [sp, #8]
 8003b3a:	2307      	movs	r3, #7
 8003b3c:	9301      	str	r3, [sp, #4]
 8003b3e:	f107 030c 	add.w	r3, r7, #12
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	2356      	movs	r3, #86	@ 0x56
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7fd fb8b 	bl	8001262 <GKL_Send>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10a      	bne.n	8003b68 <PumpTrans_PresetVolume+0x94>
        log_frame(ctrl, slave, 'V', data, 7);
 8003b52:	f107 030c 	add.w	r3, r7, #12
 8003b56:	78b9      	ldrb	r1, [r7, #2]
 8003b58:	78f8      	ldrb	r0, [r7, #3]
 8003b5a:	2207      	movs	r2, #7
 8003b5c:	9200      	str	r2, [sp, #0]
 8003b5e:	2256      	movs	r2, #86	@ 0x56
 8003b60:	f7ff fca6 	bl	80034b0 <log_frame>
        return true;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <PumpTrans_PresetVolume+0x96>
    }
    return false;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3718      	adds	r7, #24
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <PumpTrans_PresetMoney>:

/* M - Preset Money */
bool PumpTrans_PresetMoney(GKL_Link *gkl, uint8_t ctrl, uint8_t slave,
                           uint8_t nozzle, uint32_t money, uint16_t price)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b088      	sub	sp, #32
 8003b76:	af04      	add	r7, sp, #16
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	4608      	mov	r0, r1
 8003b7c:	4611      	mov	r1, r2
 8003b7e:	461a      	mov	r2, r3
 8003b80:	4603      	mov	r3, r0
 8003b82:	70fb      	strb	r3, [r7, #3]
 8003b84:	460b      	mov	r3, r1
 8003b86:	70bb      	strb	r3, [r7, #2]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <PumpTrans_PresetMoney+0x2a>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	791b      	ldrb	r3, [r3, #4]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <PumpTrans_PresetMoney+0x2e>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	e02d      	b.n	8003bfc <PumpTrans_PresetMoney+0x8a>
    
    uint8_t data[7];
    data[0] = nozzle;
 8003ba0:	787b      	ldrb	r3, [r7, #1]
 8003ba2:	723b      	strb	r3, [r7, #8]
    uint32_to_bcd(money, &data[1], 4);
 8003ba4:	f107 0308 	add.w	r3, r7, #8
 8003ba8:	3301      	adds	r3, #1
 8003baa:	2204      	movs	r2, #4
 8003bac:	4619      	mov	r1, r3
 8003bae:	69b8      	ldr	r0, [r7, #24]
 8003bb0:	f7ff fbf2 	bl	8003398 <uint32_to_bcd>
    uint16_to_bcd(price, &data[5], 2);
 8003bb4:	f107 0308 	add.w	r3, r7, #8
 8003bb8:	1d59      	adds	r1, r3, #5
 8003bba:	8bbb      	ldrh	r3, [r7, #28]
 8003bbc:	2202      	movs	r2, #2
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff fc2e 	bl	8003420 <uint16_to_bcd>
    
    if (GKL_Send(gkl, ctrl, slave, 'M', data, 7, 'M') == GKL_OK) {
 8003bc4:	78ba      	ldrb	r2, [r7, #2]
 8003bc6:	78f9      	ldrb	r1, [r7, #3]
 8003bc8:	234d      	movs	r3, #77	@ 0x4d
 8003bca:	9302      	str	r3, [sp, #8]
 8003bcc:	2307      	movs	r3, #7
 8003bce:	9301      	str	r3, [sp, #4]
 8003bd0:	f107 0308 	add.w	r3, r7, #8
 8003bd4:	9300      	str	r3, [sp, #0]
 8003bd6:	234d      	movs	r3, #77	@ 0x4d
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f7fd fb42 	bl	8001262 <GKL_Send>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10a      	bne.n	8003bfa <PumpTrans_PresetMoney+0x88>
        log_frame(ctrl, slave, 'M', data, 7);
 8003be4:	f107 0308 	add.w	r3, r7, #8
 8003be8:	78b9      	ldrb	r1, [r7, #2]
 8003bea:	78f8      	ldrb	r0, [r7, #3]
 8003bec:	2207      	movs	r2, #7
 8003bee:	9200      	str	r2, [sp, #0]
 8003bf0:	224d      	movs	r2, #77	@ 0x4d
 8003bf2:	f7ff fc5d 	bl	80034b0 <log_frame>
        return true;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e000      	b.n	8003bfc <PumpTrans_PresetMoney+0x8a>
    }
    return false;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3710      	adds	r7, #16
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <PumpTrans_Stop>:

/* B - Stop */
bool PumpTrans_Stop(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af04      	add	r7, sp, #16
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	70fb      	strb	r3, [r7, #3]
 8003c10:	4613      	mov	r3, r2
 8003c12:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d004      	beq.n	8003c24 <PumpTrans_Stop+0x20>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	791b      	ldrb	r3, [r3, #4]
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <PumpTrans_Stop+0x24>
 8003c24:	2300      	movs	r3, #0
 8003c26:	e019      	b.n	8003c5c <PumpTrans_Stop+0x58>
    
    if (GKL_Send(gkl, ctrl, slave, 'B', NULL, 0, 'B') == GKL_OK) {
 8003c28:	78ba      	ldrb	r2, [r7, #2]
 8003c2a:	78f9      	ldrb	r1, [r7, #3]
 8003c2c:	2342      	movs	r3, #66	@ 0x42
 8003c2e:	9302      	str	r3, [sp, #8]
 8003c30:	2300      	movs	r3, #0
 8003c32:	9301      	str	r3, [sp, #4]
 8003c34:	2300      	movs	r3, #0
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	2342      	movs	r3, #66	@ 0x42
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7fd fb11 	bl	8001262 <GKL_Send>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d109      	bne.n	8003c5a <PumpTrans_Stop+0x56>
        log_frame(ctrl, slave, 'B', NULL, 0);
 8003c46:	78b9      	ldrb	r1, [r7, #2]
 8003c48:	78f8      	ldrb	r0, [r7, #3]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	9300      	str	r3, [sp, #0]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	2242      	movs	r2, #66	@ 0x42
 8003c52:	f7ff fc2d 	bl	80034b0 <log_frame>
        return true;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <PumpTrans_Stop+0x58>
    }
    return false;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3708      	adds	r7, #8
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <PumpTrans_Resume>:

/* G - Resume */
bool PumpTrans_Resume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af04      	add	r7, sp, #16
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	70fb      	strb	r3, [r7, #3]
 8003c70:	4613      	mov	r3, r2
 8003c72:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d004      	beq.n	8003c84 <PumpTrans_Resume+0x20>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	791b      	ldrb	r3, [r3, #4]
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <PumpTrans_Resume+0x24>
 8003c84:	2300      	movs	r3, #0
 8003c86:	e019      	b.n	8003cbc <PumpTrans_Resume+0x58>
    
    if (GKL_Send(gkl, ctrl, slave, 'G', NULL, 0, 'G') == GKL_OK) {
 8003c88:	78ba      	ldrb	r2, [r7, #2]
 8003c8a:	78f9      	ldrb	r1, [r7, #3]
 8003c8c:	2347      	movs	r3, #71	@ 0x47
 8003c8e:	9302      	str	r3, [sp, #8]
 8003c90:	2300      	movs	r3, #0
 8003c92:	9301      	str	r3, [sp, #4]
 8003c94:	2300      	movs	r3, #0
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	2347      	movs	r3, #71	@ 0x47
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7fd fae1 	bl	8001262 <GKL_Send>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d109      	bne.n	8003cba <PumpTrans_Resume+0x56>
        log_frame(ctrl, slave, 'G', NULL, 0);
 8003ca6:	78b9      	ldrb	r1, [r7, #2]
 8003ca8:	78f8      	ldrb	r0, [r7, #3]
 8003caa:	2300      	movs	r3, #0
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	2247      	movs	r2, #71	@ 0x47
 8003cb2:	f7ff fbfd 	bl	80034b0 <log_frame>
        return true;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e000      	b.n	8003cbc <PumpTrans_Resume+0x58>
    }
    return false;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <PumpTrans_End>:

/* N - End Transaction */
bool PumpTrans_End(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af04      	add	r7, sp, #16
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	460b      	mov	r3, r1
 8003cce:	70fb      	strb	r3, [r7, #3]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d004      	beq.n	8003ce4 <PumpTrans_End+0x20>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	791b      	ldrb	r3, [r3, #4]
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <PumpTrans_End+0x24>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	e019      	b.n	8003d1c <PumpTrans_End+0x58>
    
    if (GKL_Send(gkl, ctrl, slave, 'N', NULL, 0, 'N') == GKL_OK) {
 8003ce8:	78ba      	ldrb	r2, [r7, #2]
 8003cea:	78f9      	ldrb	r1, [r7, #3]
 8003cec:	234e      	movs	r3, #78	@ 0x4e
 8003cee:	9302      	str	r3, [sp, #8]
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	9301      	str	r3, [sp, #4]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	9300      	str	r3, [sp, #0]
 8003cf8:	234e      	movs	r3, #78	@ 0x4e
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7fd fab1 	bl	8001262 <GKL_Send>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d109      	bne.n	8003d1a <PumpTrans_End+0x56>
        log_frame(ctrl, slave, 'N', NULL, 0);
 8003d06:	78b9      	ldrb	r1, [r7, #2]
 8003d08:	78f8      	ldrb	r0, [r7, #3]
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	224e      	movs	r2, #78	@ 0x4e
 8003d12:	f7ff fbcd 	bl	80034b0 <log_frame>
        return true;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <PumpTrans_End+0x58>
    }
    return false;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <PumpTrans_PollRealtimeVolume>:

/* L - Poll Realtime Volume */
bool PumpTrans_PollRealtimeVolume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b088      	sub	sp, #32
 8003d28:	af04      	add	r7, sp, #16
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	4608      	mov	r0, r1
 8003d2e:	4611      	mov	r1, r2
 8003d30:	461a      	mov	r2, r3
 8003d32:	4603      	mov	r3, r0
 8003d34:	70fb      	strb	r3, [r7, #3]
 8003d36:	460b      	mov	r3, r1
 8003d38:	70bb      	strb	r3, [r7, #2]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d004      	beq.n	8003d4e <PumpTrans_PollRealtimeVolume+0x2a>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	791b      	ldrb	r3, [r3, #4]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <PumpTrans_PollRealtimeVolume+0x2e>
 8003d4e:	2300      	movs	r3, #0
 8003d50:	e01d      	b.n	8003d8e <PumpTrans_PollRealtimeVolume+0x6a>
    
    uint8_t data[1] = {nozzle};
 8003d52:	787b      	ldrb	r3, [r7, #1]
 8003d54:	733b      	strb	r3, [r7, #12]
    
    if (GKL_Send(gkl, ctrl, slave, 'L', data, 1, 'L') == GKL_OK) {
 8003d56:	78ba      	ldrb	r2, [r7, #2]
 8003d58:	78f9      	ldrb	r1, [r7, #3]
 8003d5a:	234c      	movs	r3, #76	@ 0x4c
 8003d5c:	9302      	str	r3, [sp, #8]
 8003d5e:	2301      	movs	r3, #1
 8003d60:	9301      	str	r3, [sp, #4]
 8003d62:	f107 030c 	add.w	r3, r7, #12
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	234c      	movs	r3, #76	@ 0x4c
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7fd fa79 	bl	8001262 <GKL_Send>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10a      	bne.n	8003d8c <PumpTrans_PollRealtimeVolume+0x68>
        log_frame(ctrl, slave, 'L', data, 1);
 8003d76:	f107 030c 	add.w	r3, r7, #12
 8003d7a:	78b9      	ldrb	r1, [r7, #2]
 8003d7c:	78f8      	ldrb	r0, [r7, #3]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	9200      	str	r2, [sp, #0]
 8003d82:	224c      	movs	r2, #76	@ 0x4c
 8003d84:	f7ff fb94 	bl	80034b0 <log_frame>
        return true;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e000      	b.n	8003d8e <PumpTrans_PollRealtimeVolume+0x6a>
    }
    return false;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <PumpTrans_ReadTotalizer>:
    return false;
}

/* C - Read Totalizer */
bool PumpTrans_ReadTotalizer(GKL_Link *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b088      	sub	sp, #32
 8003d9a:	af04      	add	r7, sp, #16
 8003d9c:	6078      	str	r0, [r7, #4]
 8003d9e:	4608      	mov	r0, r1
 8003da0:	4611      	mov	r1, r2
 8003da2:	461a      	mov	r2, r3
 8003da4:	4603      	mov	r3, r0
 8003da6:	70fb      	strb	r3, [r7, #3]
 8003da8:	460b      	mov	r3, r1
 8003daa:	70bb      	strb	r3, [r7, #2]
 8003dac:	4613      	mov	r3, r2
 8003dae:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d004      	beq.n	8003dc0 <PumpTrans_ReadTotalizer+0x2a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	791b      	ldrb	r3, [r3, #4]
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d001      	beq.n	8003dc4 <PumpTrans_ReadTotalizer+0x2e>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	e01d      	b.n	8003e00 <PumpTrans_ReadTotalizer+0x6a>
    
    uint8_t data[1] = {nozzle};
 8003dc4:	787b      	ldrb	r3, [r7, #1]
 8003dc6:	733b      	strb	r3, [r7, #12]
    
    if (GKL_Send(gkl, ctrl, slave, 'C', data, 1, 'C') == GKL_OK) {
 8003dc8:	78ba      	ldrb	r2, [r7, #2]
 8003dca:	78f9      	ldrb	r1, [r7, #3]
 8003dcc:	2343      	movs	r3, #67	@ 0x43
 8003dce:	9302      	str	r3, [sp, #8]
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	9301      	str	r3, [sp, #4]
 8003dd4:	f107 030c 	add.w	r3, r7, #12
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	2343      	movs	r3, #67	@ 0x43
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f7fd fa40 	bl	8001262 <GKL_Send>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10a      	bne.n	8003dfe <PumpTrans_ReadTotalizer+0x68>
        log_frame(ctrl, slave, 'C', data, 1);
 8003de8:	f107 030c 	add.w	r3, r7, #12
 8003dec:	78b9      	ldrb	r1, [r7, #2]
 8003dee:	78f8      	ldrb	r0, [r7, #3]
 8003df0:	2201      	movs	r2, #1
 8003df2:	9200      	str	r2, [sp, #0]
 8003df4:	2243      	movs	r2, #67	@ 0x43
 8003df6:	f7ff fb5b 	bl	80034b0 <log_frame>
        return true;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e000      	b.n	8003e00 <PumpTrans_ReadTotalizer+0x6a>
    }
    return false;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b089      	sub	sp, #36	@ 0x24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 8003e18:	2300      	movs	r3, #0
 8003e1a:	61bb      	str	r3, [r7, #24]
 8003e1c:	e021      	b.n	8003e62 <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	4413      	add	r3, r2
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	461a      	mov	r2, r3
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	4053      	eors	r3, r2
 8003e2c:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	75fb      	strb	r3, [r7, #23]
 8003e32:	e010      	b.n	8003e56 <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d005      	beq.n	8003e4a <crc32_update+0x42>
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	085a      	lsrs	r2, r3, #1
 8003e42:	4b0d      	ldr	r3, [pc, #52]	@ (8003e78 <crc32_update+0x70>)
 8003e44:	4053      	eors	r3, r2
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	e002      	b.n	8003e50 <crc32_update+0x48>
            else        c = (c >> 1);
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	085b      	lsrs	r3, r3, #1
 8003e4e:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003e50:	7dfb      	ldrb	r3, [r7, #23]
 8003e52:	3301      	adds	r3, #1
 8003e54:	75fb      	strb	r3, [r7, #23]
 8003e56:	7dfb      	ldrb	r3, [r7, #23]
 8003e58:	2b07      	cmp	r3, #7
 8003e5a:	d9eb      	bls.n	8003e34 <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	61bb      	str	r3, [r7, #24]
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d3d9      	bcc.n	8003e1e <crc32_update+0x16>
        }
    }
    return c;
 8003e6a:	69fb      	ldr	r3, [r7, #28]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3724      	adds	r7, #36	@ 0x24
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	edb88320 	.word	0xedb88320

08003e7c <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8003e86:	f04f 33ff 	mov.w	r3, #4294967295
 8003e8a:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 8003e8c:	683a      	ldr	r2, [r7, #0]
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	68f8      	ldr	r0, [r7, #12]
 8003e92:	f7ff ffb9 	bl	8003e08 <crc32_update>
 8003e96:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	43db      	mvns	r3, r3
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	b21a      	sxth	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	b21b      	sxth	r3, r3
 8003eba:	021b      	lsls	r3, r3, #8
 8003ebc:	b21b      	sxth	r3, r3
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	b21b      	sxth	r3, r3
 8003ec2:	b29b      	uxth	r3, r3
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <rd_u32_le>:
    p[0] = (uint8_t)(v & 0xFFu);
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
}

static uint32_t rd_u32_le(const uint8_t *p)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003ee6:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3302      	adds	r3, #2
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 8003ef0:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3303      	adds	r3, #3
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003efa:	4313      	orrs	r3, r2
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <eeprom_read_block>:
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
}

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b088      	sub	sp, #32
 8003f0c:	af04      	add	r7, sp, #16
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	607a      	str	r2, [r7, #4]
 8003f12:	461a      	mov	r2, r3
 8003f14:	460b      	mov	r3, r1
 8003f16:	817b      	strh	r3, [r7, #10]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <eeprom_read_block+0x26>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d002      	beq.n	8003f2e <eeprom_read_block+0x26>
 8003f28:	893b      	ldrh	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <eeprom_read_block+0x2a>
 8003f2e:	2300      	movs	r3, #0
 8003f30:	e011      	b.n	8003f56 <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 8003f32:	897a      	ldrh	r2, [r7, #10]
 8003f34:	2332      	movs	r3, #50	@ 0x32
 8003f36:	9302      	str	r3, [sp, #8]
 8003f38:	893b      	ldrh	r3, [r7, #8]
 8003f3a:	9301      	str	r3, [sp, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	2302      	movs	r3, #2
 8003f42:	21a0      	movs	r1, #160	@ 0xa0
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f005 fecb 	bl	8009ce0 <HAL_I2C_Mem_Read>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <eeprom_read_block+0x4e>
    }
    return false;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 8003f60:	b590      	push	{r4, r7, lr}
 8003f62:	b08f      	sub	sp, #60	@ 0x3c
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d005      	beq.n	8003f7e <parse_slot+0x1e>
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <parse_slot+0x1e>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <parse_slot+0x22>
 8003f7e:	2300      	movs	r3, #0
 8003f80:	e0a6      	b.n	80040d0 <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f7ff ffa4 	bl	8003ed0 <rd_u32_le>
 8003f88:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff ff88 	bl	8003ea4 <rd_u16_le>
 8003f94:	4603      	mov	r3, r0
 8003f96:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	3306      	adds	r3, #6
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7ff ff81 	bl	8003ea4 <rd_u16_le>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	3308      	adds	r3, #8
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7ff ff90 	bl	8003ed0 <rd_u32_le>
 8003fb0:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7ff ff8a 	bl	8003ed0 <rd_u32_le>
 8003fbc:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 8003fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc0:	4a45      	ldr	r2, [pc, #276]	@ (80040d8 <parse_slot+0x178>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d001      	beq.n	8003fca <parse_slot+0x6a>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	e082      	b.n	80040d0 <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 8003fca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d001      	beq.n	8003fd4 <parse_slot+0x74>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	e07d      	b.n	80040d0 <parse_slot+0x170>
    if (plen == 0u) return false;
 8003fd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <parse_slot+0x7e>
 8003fda:	2300      	movs	r3, #0
 8003fdc:	e078      	b.n	80040d0 <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 8003fde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fe0:	3310      	adds	r3, #16
 8003fe2:	2b80      	cmp	r3, #128	@ 0x80
 8003fe4:	d901      	bls.n	8003fea <parse_slot+0x8a>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e072      	b.n	80040d0 <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3310      	adds	r3, #16
 8003fee:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 8003ff0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	69b8      	ldr	r0, [r7, #24]
 8003ff6:	f7ff ff41 	bl	8003e7c <crc32_calc>
 8003ffa:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	429a      	cmp	r2, r3
 8004002:	d001      	beq.n	8004008 <parse_slot+0xa8>
 8004004:	2300      	movs	r3, #0
 8004006:	e063      	b.n	80040d0 <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 8004008:	2212      	movs	r2, #18
 800400a:	2100      	movs	r1, #0
 800400c:	68b8      	ldr	r0, [r7, #8]
 800400e:	f014 fcd1 	bl	80189b4 <memset>

    uint8_t pump_count = payload[0];
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 800401a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <parse_slot+0xc6>
 8004022:	2300      	movs	r3, #0
 8004024:	e054      	b.n	80040d0 <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8004026:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800402a:	2b04      	cmp	r3, #4
 800402c:	d902      	bls.n	8004034 <parse_slot+0xd4>
 800402e:	2304      	movs	r3, #4
 8004030:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 8004034:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	3301      	adds	r3, #1
 800403c:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 800403e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	429a      	cmp	r2, r3
 8004044:	d901      	bls.n	800404a <parse_slot+0xea>
 8004046:	2300      	movs	r3, #0
 8004048:	e042      	b.n	80040d0 <parse_slot+0x170>

    out->pump_count = pump_count;
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8004050:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 8004052:	2301      	movs	r3, #1
 8004054:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 8004056:	2300      	movs	r3, #0
 8004058:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800405c:	e02e      	b.n	80040bc <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004062:	441a      	add	r2, r3
 8004064:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004068:	7811      	ldrb	r1, [r2, #0]
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	460a      	mov	r2, r1
 8004072:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 8004074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004076:	3301      	adds	r3, #1
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	441a      	add	r2, r3
 800407c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004080:	7811      	ldrb	r1, [r2, #0]
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4413      	add	r3, r2
 8004088:	460a      	mov	r2, r1
 800408a:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 800408c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800408e:	3302      	adds	r3, #2
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	4413      	add	r3, r2
 8004094:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff ff03 	bl	8003ea4 <rd_u16_le>
 800409e:	4603      	mov	r3, r0
 80040a0:	4619      	mov	r1, r3
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	00a3      	lsls	r3, r4, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	460a      	mov	r2, r1
 80040aa:	809a      	strh	r2, [r3, #4]
        off += 4u;
 80040ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ae:	3304      	adds	r3, #4
 80040b0:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 80040b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80040b6:	3301      	adds	r3, #1
 80040b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80040bc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80040c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d3ca      	bcc.n	800405e <parse_slot+0xfe>
    }

    *out_seq = seq;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a3a      	ldr	r2, [r7, #32]
 80040cc:	601a      	str	r2, [r3, #0]
    return true;
 80040ce:	2301      	movs	r3, #1
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	373c      	adds	r7, #60	@ 0x3c
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd90      	pop	{r4, r7, pc}
 80040d8:	53455431 	.word	0x53455431

080040dc <clamp_data>:

    memcpy(&slot_out[16], payload, payload_len);
}

static void clamp_data(SettingsData *d)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d043      	beq.n	8004172 <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d102      	bne.n	80040f8 <clamp_data+0x1c>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	d902      	bls.n	8004106 <clamp_data+0x2a>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2204      	movs	r2, #4
 8004104:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 8004106:	2300      	movs	r3, #0
 8004108:	73fb      	strb	r3, [r7, #15]
 800410a:	e02c      	b.n	8004166 <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 800410c:	7bfb      	ldrb	r3, [r7, #15]
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	4413      	add	r3, r2
 8004114:	78db      	ldrb	r3, [r3, #3]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d105      	bne.n	8004126 <clamp_data+0x4a>
 800411a:	7bfb      	ldrb	r3, [r7, #15]
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	2201      	movs	r2, #1
 8004124:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 8004126:	7bfb      	ldrb	r3, [r7, #15]
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	4413      	add	r3, r2
 800412e:	78db      	ldrb	r3, [r3, #3]
 8004130:	2b20      	cmp	r3, #32
 8004132:	d905      	bls.n	8004140 <clamp_data+0x64>
 8004134:	7bfb      	ldrb	r3, [r7, #15]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4413      	add	r3, r2
 800413c:	2220      	movs	r2, #32
 800413e:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 8004140:	7bfb      	ldrb	r3, [r7, #15]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	889b      	ldrh	r3, [r3, #4]
 800414a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800414e:	4293      	cmp	r3, r2
 8004150:	d906      	bls.n	8004160 <clamp_data+0x84>
 8004152:	7bfb      	ldrb	r3, [r7, #15]
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4413      	add	r3, r2
 800415a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800415e:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	3301      	adds	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	7bfa      	ldrb	r2, [r7, #15]
 800416c:	429a      	cmp	r2, r3
 800416e:	d3cd      	bcc.n	800410c <clamp_data+0x30>
 8004170:	e000      	b.n	8004174 <clamp_data+0x98>
    if (d == NULL) return;
 8004172:	bf00      	nop
    }
}
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b082      	sub	sp, #8
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d038      	beq.n	80041fe <Settings_Defaults+0x80>

    memset(&s->data, 0, sizeof(s->data));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3304      	adds	r3, #4
 8004190:	2212      	movs	r2, #18
 8004192:	2100      	movs	r1, #0
 8004194:	4618      	mov	r0, r3
 8004196:	f014 fc0d 	bl	80189b4 <memset>
    s->data.pump_count = 2u;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2202      	movs	r2, #2
 800419e:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	619a      	str	r2, [r3, #24]
    s->last_slot = 0u;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	771a      	strb	r2, [r3, #28]

    s->save_state = SETTINGS_SAVE_IDLE;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	779a      	strb	r2, [r3, #30]

    s->wr_active = 0u;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    clamp_data(&s->data);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3304      	adds	r3, #4
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7ff ff70 	bl	80040dc <clamp_data>
 80041fc:	e000      	b.n	8004200 <Settings_Defaults+0x82>
    if (s == NULL) return;
 80041fe:	bf00      	nop
}
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
	...

08004208 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00e      	beq.n	8004236 <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 8004218:	22b0      	movs	r2, #176	@ 0xb0
 800421a:	2100      	movs	r1, #0
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f014 fbc9 	bl	80189b4 <memset>

    s->hi2c = hi2c;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	683a      	ldr	r2, [r7, #0]
 8004226:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 8004228:	4a05      	ldr	r2, [pc, #20]	@ (8004240 <Settings_Init+0x38>)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7ff ffa5 	bl	800417e <Settings_Defaults>
 8004234:	e000      	b.n	8004238 <Settings_Init+0x30>
    if (s == NULL) return;
 8004236:	bf00      	nop
}
 8004238:	3708      	adds	r7, #8
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	24001f70 	.word	0x24001f70

08004244 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 8004244:	b5b0      	push	{r4, r5, r7, lr}
 8004246:	b0d0      	sub	sp, #320	@ 0x140
 8004248:	af00      	add	r7, sp, #0
 800424a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800424e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004252:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 8004254:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004258:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d007      	beq.n	8004272 <Settings_Load+0x2e>
 8004262:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004266:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <Settings_Load+0x32>
 8004272:	2300      	movs	r3, #0
 8004274:	e0ef      	b.n	8004456 <Settings_Load+0x212>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 8004276:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800427a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6818      	ldr	r0, [r3, #0]
 8004282:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8004286:	2380      	movs	r3, #128	@ 0x80
 8004288:	2100      	movs	r1, #0
 800428a:	f7ff fe3d 	bl	8003f08 <eeprom_read_block>
 800428e:	4603      	mov	r3, r0
 8004290:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 8004294:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004298:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	6818      	ldr	r0, [r3, #0]
 80042a0:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80042a4:	2380      	movs	r3, #128	@ 0x80
 80042a6:	2180      	movs	r1, #128	@ 0x80
 80042a8:	f7ff fe2e 	bl	8003f08 <eeprom_read_block>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 80042b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042b6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80042ba:	2200      	movs	r2, #0
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80042c6:	2200      	movs	r2, #0
 80042c8:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 80042ca:	2300      	movs	r3, #0
 80042cc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    bool v1 = false;
 80042d0:	2300      	movs	r3, #0
 80042d2:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 80042d6:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00b      	beq.n	80042f6 <Settings_Load+0xb2>
 80042de:	f107 0210 	add.w	r2, r7, #16
 80042e2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80042e6:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7ff fe38 	bl	8003f60 <parse_slot>
 80042f0:	4603      	mov	r3, r0
 80042f2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 80042f6:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00b      	beq.n	8004316 <Settings_Load+0xd2>
 80042fe:	f107 020c 	add.w	r2, r7, #12
 8004302:	f107 0114 	add.w	r1, r7, #20
 8004306:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800430a:	4618      	mov	r0, r3
 800430c:	f7ff fe28 	bl	8003f60 <parse_slot>
 8004310:	4603      	mov	r3, r0
 8004312:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (!v0 && !v1)
 8004316:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800431a:	f083 0301 	eor.w	r3, r3, #1
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00f      	beq.n	8004344 <Settings_Load+0x100>
 8004324:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8004328:	f083 0301 	eor.w	r3, r3, #1
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d008      	beq.n	8004344 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 8004332:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004336:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800433a:	6818      	ldr	r0, [r3, #0]
 800433c:	f7ff ff1f 	bl	800417e <Settings_Defaults>
        return false;
 8004340:	2300      	movs	r3, #0
 8004342:	e088      	b.n	8004456 <Settings_Load+0x212>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 8004344:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004348:	2b00      	cmp	r3, #0
 800434a:	d034      	beq.n	80043b6 <Settings_Load+0x172>
 800434c:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8004350:	f083 0301 	eor.w	r3, r3, #1
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10b      	bne.n	8004372 <Settings_Load+0x12e>
 800435a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800435e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004368:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	429a      	cmp	r2, r3
 8004370:	d321      	bcc.n	80043b6 <Settings_Load+0x172>
    {
        s->data = d0;
 8004372:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004376:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004380:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004384:	1d1c      	adds	r4, r3, #4
 8004386:	4615      	mov	r5, r2
 8004388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800438a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800438c:	682b      	ldr	r3, [r5, #0]
 800438e:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 8004390:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004394:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800439e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	619a      	str	r2, [r3, #24]
        s->last_slot = 0u;
 80043a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043aa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2200      	movs	r2, #0
 80043b2:	771a      	strb	r2, [r3, #28]
 80043b4:	e020      	b.n	80043f8 <Settings_Load+0x1b4>
    }
    else
    {
        s->data = d1;
 80043b6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043ba:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80043c4:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80043c8:	1d1c      	adds	r4, r3, #4
 80043ca:	4615      	mov	r5, r2
 80043cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043d0:	682b      	ldr	r3, [r5, #0]
 80043d2:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 80043d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043e2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	619a      	str	r2, [r3, #24]
        s->last_slot = 1u;
 80043ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043ee:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2201      	movs	r2, #1
 80043f6:	771a      	strb	r2, [r3, #28]
    }

    clamp_data(&s->data);
 80043f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043fc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	3304      	adds	r3, #4
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff fe69 	bl	80040dc <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 800440a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800440e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2200      	movs	r2, #0
 8004416:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8004418:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800441c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2200      	movs	r2, #0
 8004424:	779a      	strb	r2, [r3, #30]
    s->wr_active = 0u;
 8004426:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800442a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2200      	movs	r2, #0
 8004432:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 8004434:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004438:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 8004444:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004448:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return true;
 8004454:	2301      	movs	r3, #1
}
 8004456:	4618      	mov	r0, r3
 8004458:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 800445c:	46bd      	mov	sp, r7
 800445e:	bdb0      	pop	{r4, r5, r7, pc}

08004460 <min_u16>:

    return true;
}

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	4603      	mov	r3, r0
 8004468:	460a      	mov	r2, r1
 800446a:	80fb      	strh	r3, [r7, #6]
 800446c:	4613      	mov	r3, r2
 800446e:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8004470:	88ba      	ldrh	r2, [r7, #4]
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	4293      	cmp	r3, r2
 8004476:	bf28      	it	cs
 8004478:	4613      	movcs	r3, r2
 800447a:	b29b      	uxth	r3, r3
}
 800447c:	4618      	mov	r0, r3
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <Settings_Task>:

void Settings_Task(Settings *s)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b08a      	sub	sp, #40	@ 0x28
 800448c:	af02      	add	r7, sp, #8
 800448e:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 80ac 	beq.w	80045f0 <Settings_Task+0x168>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 80a7 	beq.w	80045f0 <Settings_Task+0x168>
    if (!s->wr_active) return;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	7fdb      	ldrb	r3, [r3, #31]
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 80a3 	beq.w	80045f4 <Settings_Task+0x16c>

    uint32_t now = HAL_GetTick();
 80044ae:	f002 f97f 	bl	80067b0 <HAL_GetTick>
 80044b2:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f040 809b 	bne.w	80045f8 <Settings_Task+0x170>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d02c      	beq.n	8004528 <Settings_Task+0xa0>
    {
        if (s->wr_ready_start_ms == 0u)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d102      	bne.n	80044dc <Settings_Task+0x54>
        {
            s->wr_ready_start_ms = now;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6818      	ldr	r0, [r3, #0]
 80044e0:	2302      	movs	r3, #2
 80044e2:	2201      	movs	r2, #1
 80044e4:	21a0      	movs	r1, #160	@ 0xa0
 80044e6:	f005 fd9f 	bl	800a028 <HAL_I2C_IsDeviceReady>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d107      	bne.n	8004500 <Settings_Task+0x78>
        {
            s->wr_wait_ready = 0u;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            s->wr_ready_start_ms = 0u;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80044fe:	e013      	b.n	8004528 <Settings_Task+0xa0>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b32      	cmp	r3, #50	@ 0x32
 800450a:	d977      	bls.n	80045fc <Settings_Task+0x174>
            {
                s->wr_active = 0u;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	77da      	strb	r2, [r3, #31]
                s->wr_wait_ready = 0u;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                s->save_state = SETTINGS_SAVE_ERROR;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2203      	movs	r2, #3
 800451e:	775a      	strb	r2, [r3, #29]
                s->save_error = 1u; /* ready timeout */
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	779a      	strb	r2, [r3, #30]
            }
            return;
 8004526:	e069      	b.n	80045fc <Settings_Task+0x174>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004530:	429a      	cmp	r2, r3
 8004532:	d317      	bcc.n	8004564 <Settings_Task+0xdc>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	7f9b      	ldrb	r3, [r3, #30]
 8004538:	b2db      	uxtb	r3, r3
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	7bfa      	ldrb	r2, [r7, #15]
 8004544:	771a      	strb	r2, [r3, #28]
        s->seq = s->seq + 1u;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	619a      	str	r2, [r3, #24]

        s->wr_active = 0u;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_OK;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2202      	movs	r2, #2
 800455a:	775a      	strb	r2, [r3, #29]
        s->save_error = 0u;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	779a      	strb	r2, [r3, #30]
        return;
 8004562:	e04c      	b.n	80045fe <Settings_Task+0x176>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800456c:	4413      	add	r3, r2
 800456e:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 800457c:	8afb      	ldrh	r3, [r7, #22]
 800457e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004582:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 8004584:	8a7b      	ldrh	r3, [r7, #18]
 8004586:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800458a:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 800458c:	8aba      	ldrh	r2, [r7, #20]
 800458e:	8a3b      	ldrh	r3, [r7, #16]
 8004590:	4611      	mov	r1, r2
 8004592:	4618      	mov	r0, r3
 8004594:	f7ff ff64 	bl	8004460 <min_u16>
 8004598:	4603      	mov	r3, r0
 800459a:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 800459c:	8bfb      	ldrh	r3, [r7, #30]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <Settings_Task+0x11e>
 80045a2:	8abb      	ldrh	r3, [r7, #20]
 80045a4:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	8bfa      	ldrh	r2, [r7, #30]
 80045aa:	851a      	strh	r2, [r3, #40]	@ 0x28

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 80045b4:	3330      	adds	r3, #48	@ 0x30
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	4413      	add	r3, r2
 80045ba:	8af9      	ldrh	r1, [r7, #22]
 80045bc:	8bfa      	ldrh	r2, [r7, #30]
 80045be:	9201      	str	r2, [sp, #4]
 80045c0:	9300      	str	r3, [sp, #0]
 80045c2:	2302      	movs	r3, #2
 80045c4:	460a      	mov	r2, r1
 80045c6:	21a0      	movs	r1, #160	@ 0xa0
 80045c8:	f005 fca4 	bl	8009f14 <HAL_I2C_Mem_Write_IT>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d009      	beq.n	80045e6 <Settings_Task+0x15e>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_ERROR;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2203      	movs	r2, #3
 80045dc:	775a      	strb	r2, [r3, #29]
        s->save_error = 2u; /* HAL write start error */
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2202      	movs	r2, #2
 80045e2:	779a      	strb	r2, [r3, #30]
        return;
 80045e4:	e00b      	b.n	80045fe <Settings_Task+0x176>
    }

    s->wr_inflight = 1u;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2020 	strb.w	r2, [r3, #32]
 80045ee:	e006      	b.n	80045fe <Settings_Task+0x176>
    if (s == NULL || s->hi2c == NULL) return;
 80045f0:	bf00      	nop
 80045f2:	e004      	b.n	80045fe <Settings_Task+0x176>
    if (!s->wr_active) return;
 80045f4:	bf00      	nop
 80045f6:	e002      	b.n	80045fe <Settings_Task+0x176>
        return;
 80045f8:	bf00      	nop
 80045fa:	e000      	b.n	80045fe <Settings_Task+0x176>
            return;
 80045fc:	bf00      	nop
}
 80045fe:	3720      	adds	r7, #32
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <Settings_ApplyToPumpMgr>:

/* ---------------- Sync helpers ---------------- */

void Settings_ApplyToPumpMgr(const Settings *s, PumpMgr *m)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d03c      	beq.n	800468e <Settings_ApplyToPumpMgr+0x8a>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d039      	beq.n	800468e <Settings_ApplyToPumpMgr+0x8a>

    uint8_t count = s->data.pump_count;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	791b      	ldrb	r3, [r3, #4]
 800461e:	73fb      	strb	r3, [r7, #15]
    if (count > m->count) count = m->count;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004626:	7bfa      	ldrb	r2, [r7, #15]
 8004628:	429a      	cmp	r2, r3
 800462a:	d903      	bls.n	8004634 <Settings_ApplyToPumpMgr+0x30>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004632:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0u; i < count; i++)
 8004634:	2300      	movs	r3, #0
 8004636:	73bb      	strb	r3, [r7, #14]
 8004638:	e024      	b.n	8004684 <Settings_ApplyToPumpMgr+0x80>
    {
        uint8_t id = (uint8_t)(i + 1u);
 800463a:	7bbb      	ldrb	r3, [r7, #14]
 800463c:	3301      	adds	r3, #1
 800463e:	737b      	strb	r3, [r7, #13]
        (void)PumpMgr_SetCtrlAddr(m, id, s->data.pump[i].ctrl_addr);
 8004640:	7bbb      	ldrb	r3, [r7, #14]
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4413      	add	r3, r2
 8004648:	799a      	ldrb	r2, [r3, #6]
 800464a:	7b7b      	ldrb	r3, [r7, #13]
 800464c:	4619      	mov	r1, r3
 800464e:	6838      	ldr	r0, [r7, #0]
 8004650:	f7fd ff20 	bl	8002494 <PumpMgr_SetCtrlAddr>
        (void)PumpMgr_SetSlaveAddr(m, id, s->data.pump[i].slave_addr);
 8004654:	7bbb      	ldrb	r3, [r7, #14]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	79da      	ldrb	r2, [r3, #7]
 800465e:	7b7b      	ldrb	r3, [r7, #13]
 8004660:	4619      	mov	r1, r3
 8004662:	6838      	ldr	r0, [r7, #0]
 8004664:	f7fd fefb 	bl	800245e <PumpMgr_SetSlaveAddr>
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
 8004668:	7bbb      	ldrb	r3, [r7, #14]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	891b      	ldrh	r3, [r3, #8]
 8004672:	461a      	mov	r2, r3
 8004674:	7b7b      	ldrb	r3, [r7, #13]
 8004676:	4619      	mov	r1, r3
 8004678:	6838      	ldr	r0, [r7, #0]
 800467a:	f7fd fed6 	bl	800242a <PumpMgr_SetPrice>
    for (uint8_t i = 0u; i < count; i++)
 800467e:	7bbb      	ldrb	r3, [r7, #14]
 8004680:	3301      	adds	r3, #1
 8004682:	73bb      	strb	r3, [r7, #14]
 8004684:	7bba      	ldrb	r2, [r7, #14]
 8004686:	7bfb      	ldrb	r3, [r7, #15]
 8004688:	429a      	cmp	r2, r3
 800468a:	d3d6      	bcc.n	800463a <Settings_ApplyToPumpMgr+0x36>
 800468c:	e000      	b.n	8004690 <Settings_ApplyToPumpMgr+0x8c>
    if (s == NULL || m == NULL) return;
 800468e:	bf00      	nop
    }
}
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
	...

08004698 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 80046a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004710 <HAL_I2C_MemTxCpltCallback+0x78>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d029      	beq.n	8004700 <HAL_I2C_MemTxCpltCallback+0x68>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d026      	beq.n	8004700 <HAL_I2C_MemTxCpltCallback+0x68>
    if (hi2c != s->hi2c) return;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d123      	bne.n	8004704 <HAL_I2C_MemTxCpltCallback+0x6c>

    if (s->wr_active && s->wr_inflight)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	7fdb      	ldrb	r3, [r3, #31]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d01f      	beq.n	8004706 <HAL_I2C_MemTxCpltCallback+0x6e>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d019      	beq.n	8004706 <HAL_I2C_MemTxCpltCallback+0x6e>
    {
        s->wr_inflight = 0u;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e2:	4413      	add	r3, r2
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	849a      	strh	r2, [r3, #36]	@ 0x24
        s->wr_chunk = 0u;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	851a      	strh	r2, [r3, #40]	@ 0x28

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->wr_ready_start_ms = 0u;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80046fe:	e002      	b.n	8004706 <HAL_I2C_MemTxCpltCallback+0x6e>
    if (s == NULL || hi2c == NULL) return;
 8004700:	bf00      	nop
 8004702:	e000      	b.n	8004706 <HAL_I2C_MemTxCpltCallback+0x6e>
    if (hi2c != s->hi2c) return;
 8004704:	bf00      	nop
    }
}
 8004706:	3714      	adds	r7, #20
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	24001f70 	.word	0x24001f70

08004714 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 800471c:	4b16      	ldr	r3, [pc, #88]	@ (8004778 <HAL_I2C_ErrorCallback+0x64>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d01e      	beq.n	8004766 <HAL_I2C_ErrorCallback+0x52>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d01b      	beq.n	8004766 <HAL_I2C_ErrorCallback+0x52>
    if (hi2c != s->hi2c) return;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	429a      	cmp	r2, r3
 8004736:	d118      	bne.n	800476a <HAL_I2C_ErrorCallback+0x56>

    if (s->wr_active)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	7fdb      	ldrb	r3, [r3, #31]
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d014      	beq.n	800476c <HAL_I2C_ErrorCallback+0x58>
    {
        s->wr_active = 0u;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	77da      	strb	r2, [r3, #31]
        s->wr_inflight = 0u;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_wait_ready = 0u;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->save_state = SETTINGS_SAVE_ERROR;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2203      	movs	r2, #3
 800475c:	775a      	strb	r2, [r3, #29]
        s->save_error = 3u; /* HAL I2C error */
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2203      	movs	r2, #3
 8004762:	779a      	strb	r2, [r3, #30]
 8004764:	e002      	b.n	800476c <HAL_I2C_ErrorCallback+0x58>
    if (s == NULL || hi2c == NULL) return;
 8004766:	bf00      	nop
 8004768:	e000      	b.n	800476c <HAL_I2C_ErrorCallback+0x58>
    if (hi2c != s->hi2c) return;
 800476a:	bf00      	nop
    }
}
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	24001f70 	.word	0x24001f70

0800477c <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 8004786:	2200      	movs	r2, #0
 8004788:	2102      	movs	r1, #2
 800478a:	480d      	ldr	r0, [pc, #52]	@ (80047c0 <SSD1309_WriteCommand+0x44>)
 800478c:	f005 f9f2 	bl	8009b74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004790:	2200      	movs	r2, #0
 8004792:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004796:	480a      	ldr	r0, [pc, #40]	@ (80047c0 <SSD1309_WriteCommand+0x44>)
 8004798:	f005 f9ec 	bl	8009b74 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 800479c:	1df9      	adds	r1, r7, #7
 800479e:	f04f 33ff 	mov.w	r3, #4294967295
 80047a2:	2201      	movs	r2, #1
 80047a4:	4807      	ldr	r0, [pc, #28]	@ (80047c4 <SSD1309_WriteCommand+0x48>)
 80047a6:	f00b ff91 	bl	80106cc <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80047aa:	2201      	movs	r2, #1
 80047ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80047b0:	4803      	ldr	r0, [pc, #12]	@ (80047c0 <SSD1309_WriteCommand+0x44>)
 80047b2:	f005 f9df 	bl	8009b74 <HAL_GPIO_WritePin>
}
 80047b6:	bf00      	nop
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	58020400 	.word	0x58020400
 80047c4:	24001ad0 	.word	0x24001ad0

080047c8 <SSD1309_Init>:

void SSD1309_Init(void) {
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 80047cc:	2200      	movs	r2, #0
 80047ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80047d2:	4829      	ldr	r0, [pc, #164]	@ (8004878 <SSD1309_Init+0xb0>)
 80047d4:	f005 f9ce 	bl	8009b74 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80047d8:	2032      	movs	r0, #50	@ 0x32
 80047da:	f001 fff5 	bl	80067c8 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 80047de:	2201      	movs	r2, #1
 80047e0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80047e4:	4824      	ldr	r0, [pc, #144]	@ (8004878 <SSD1309_Init+0xb0>)
 80047e6:	f005 f9c5 	bl	8009b74 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80047ea:	2032      	movs	r0, #50	@ 0x32
 80047ec:	f001 ffec 	bl	80067c8 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 80047f0:	20ae      	movs	r0, #174	@ 0xae
 80047f2:	f7ff ffc3 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 80047f6:	2020      	movs	r0, #32
 80047f8:	f7ff ffc0 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 80047fc:	2000      	movs	r0, #0
 80047fe:	f7ff ffbd 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 8004802:	20a1      	movs	r0, #161	@ 0xa1
 8004804:	f7ff ffba 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004808:	20c8      	movs	r0, #200	@ 0xc8
 800480a:	f7ff ffb7 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 800480e:	20a8      	movs	r0, #168	@ 0xa8
 8004810:	f7ff ffb4 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 8004814:	203f      	movs	r0, #63	@ 0x3f
 8004816:	f7ff ffb1 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 800481a:	20d3      	movs	r0, #211	@ 0xd3
 800481c:	f7ff ffae 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004820:	2000      	movs	r0, #0
 8004822:	f7ff ffab 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 8004826:	20d5      	movs	r0, #213	@ 0xd5
 8004828:	f7ff ffa8 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 800482c:	2080      	movs	r0, #128	@ 0x80
 800482e:	f7ff ffa5 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 8004832:	20d9      	movs	r0, #217	@ 0xd9
 8004834:	f7ff ffa2 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8004838:	2022      	movs	r0, #34	@ 0x22
 800483a:	f7ff ff9f 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 800483e:	20da      	movs	r0, #218	@ 0xda
 8004840:	f7ff ff9c 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 8004844:	2012      	movs	r0, #18
 8004846:	f7ff ff99 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 800484a:	20db      	movs	r0, #219	@ 0xdb
 800484c:	f7ff ff96 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 8004850:	2020      	movs	r0, #32
 8004852:	f7ff ff93 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 8004856:	208d      	movs	r0, #141	@ 0x8d
 8004858:	f7ff ff90 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 800485c:	2014      	movs	r0, #20
 800485e:	f7ff ff8d 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 8004862:	20af      	movs	r0, #175	@ 0xaf
 8004864:	f7ff ff8a 	bl	800477c <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 8004868:	2000      	movs	r0, #0
 800486a:	f000 f807 	bl	800487c <SSD1309_Fill>
    SSD1309_UpdateScreen();
 800486e:	f000 f81d 	bl	80048ac <SSD1309_UpdateScreen>
}
 8004872:	bf00      	nop
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	58020400 	.word	0x58020400

0800487c <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	4603      	mov	r3, r0
 8004884:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <SSD1309_Fill+0x14>
 800488c:	23ff      	movs	r3, #255	@ 0xff
 800488e:	e000      	b.n	8004892 <SSD1309_Fill+0x16>
 8004890:	2300      	movs	r3, #0
 8004892:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004896:	4619      	mov	r1, r3
 8004898:	4803      	ldr	r0, [pc, #12]	@ (80048a8 <SSD1309_Fill+0x2c>)
 800489a:	f014 f88b 	bl	80189b4 <memset>
}
 800489e:	bf00      	nop
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	24001f80 	.word	0x24001f80

080048ac <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 80048b2:	2021      	movs	r0, #33	@ 0x21
 80048b4:	f7ff ff62 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80048b8:	2000      	movs	r0, #0
 80048ba:	f7ff ff5f 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 80048be:	207f      	movs	r0, #127	@ 0x7f
 80048c0:	f7ff ff5c 	bl	800477c <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 80048c4:	2022      	movs	r0, #34	@ 0x22
 80048c6:	f7ff ff59 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80048ca:	2000      	movs	r0, #0
 80048cc:	f7ff ff56 	bl	800477c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 80048d0:	2007      	movs	r0, #7
 80048d2:	f7ff ff53 	bl	800477c <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 80048d6:	2201      	movs	r2, #1
 80048d8:	2102      	movs	r1, #2
 80048da:	481d      	ldr	r0, [pc, #116]	@ (8004950 <SSD1309_UpdateScreen+0xa4>)
 80048dc:	f005 f94a 	bl	8009b74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80048e0:	2200      	movs	r2, #0
 80048e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80048e6:	481a      	ldr	r0, [pc, #104]	@ (8004950 <SSD1309_UpdateScreen+0xa4>)
 80048e8:	f005 f944 	bl	8009b74 <HAL_GPIO_WritePin>
 80048ec:	4b19      	ldr	r3, [pc, #100]	@ (8004954 <SSD1309_UpdateScreen+0xa8>)
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048f4:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	dd1d      	ble.n	8004938 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f003 021f 	and.w	r2, r3, #31
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	4413      	add	r3, r2
 8004906:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800490c:	f3bf 8f4f 	dsb	sy
}
 8004910:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004912:	4a11      	ldr	r2, [pc, #68]	@ (8004958 <SSD1309_UpdateScreen+0xac>)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	3320      	adds	r3, #32
 800491e:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3b20      	subs	r3, #32
 8004924:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	dcf2      	bgt.n	8004912 <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 800492c:	f3bf 8f4f 	dsb	sy
}
 8004930:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004932:	f3bf 8f6f 	isb	sy
}
 8004936:	bf00      	nop
}
 8004938:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 800493a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800493e:	4905      	ldr	r1, [pc, #20]	@ (8004954 <SSD1309_UpdateScreen+0xa8>)
 8004940:	4806      	ldr	r0, [pc, #24]	@ (800495c <SSD1309_UpdateScreen+0xb0>)
 8004942:	f00c f8b1 	bl	8010aa8 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 8004946:	bf00      	nop
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	58020400 	.word	0x58020400
 8004954:	24001f80 	.word	0x24001f80
 8004958:	e000ed00 	.word	0xe000ed00
 800495c:	24001ad0 	.word	0x24001ad0

08004960 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	460a      	mov	r2, r1
 800496a:	71fb      	strb	r3, [r7, #7]
 800496c:	4613      	mov	r3, r2
 800496e:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 8004970:	4a05      	ldr	r2, [pc, #20]	@ (8004988 <SSD1309_SetCursor+0x28>)
 8004972:	79fb      	ldrb	r3, [r7, #7]
 8004974:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 8004976:	4a05      	ldr	r2, [pc, #20]	@ (800498c <SSD1309_SetCursor+0x2c>)
 8004978:	79bb      	ldrb	r3, [r7, #6]
 800497a:	7013      	strb	r3, [r2, #0]
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr
 8004988:	24002380 	.word	0x24002380
 800498c:	24002381 	.word	0x24002381

08004990 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	4603      	mov	r3, r0
 8004998:	460a      	mov	r2, r1
 800499a:	71fb      	strb	r3, [r7, #7]
 800499c:	4613      	mov	r3, r2
 800499e:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 80049a0:	79fb      	ldrb	r3, [r7, #7]
 80049a2:	2b1f      	cmp	r3, #31
 80049a4:	d979      	bls.n	8004a9a <SSD1309_WriteChar+0x10a>
 80049a6:	79fb      	ldrb	r3, [r7, #7]
 80049a8:	2b7e      	cmp	r3, #126	@ 0x7e
 80049aa:	d876      	bhi.n	8004a9a <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 80049ac:	2300      	movs	r3, #0
 80049ae:	73fb      	strb	r3, [r7, #15]
 80049b0:	e069      	b.n	8004a86 <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 80049b2:	79fb      	ldrb	r3, [r7, #7]
 80049b4:	f1a3 0220 	sub.w	r2, r3, #32
 80049b8:	4613      	mov	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	441a      	add	r2, r3
 80049be:	7bfb      	ldrb	r3, [r7, #15]
 80049c0:	4413      	add	r3, r2
 80049c2:	4a39      	ldr	r2, [pc, #228]	@ (8004aa8 <SSD1309_WriteChar+0x118>)
 80049c4:	5cd3      	ldrb	r3, [r2, r3]
 80049c6:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 80049c8:	2300      	movs	r3, #0
 80049ca:	73bb      	strb	r3, [r7, #14]
 80049cc:	e055      	b.n	8004a7a <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 80049ce:	7b7a      	ldrb	r2, [r7, #13]
 80049d0:	7bbb      	ldrb	r3, [r7, #14]
 80049d2:	fa42 f303 	asr.w	r3, r2, r3
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d04a      	beq.n	8004a74 <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 80049de:	4b33      	ldr	r3, [pc, #204]	@ (8004aac <SSD1309_WriteChar+0x11c>)
 80049e0:	781a      	ldrb	r2, [r3, #0]
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
 80049e4:	4413      	add	r3, r2
 80049e6:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 80049e8:	4b31      	ldr	r3, [pc, #196]	@ (8004ab0 <SSD1309_WriteChar+0x120>)
 80049ea:	781a      	ldrb	r2, [r3, #0]
 80049ec:	7bbb      	ldrb	r3, [r7, #14]
 80049ee:	4413      	add	r3, r2
 80049f0:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 80049f2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	db3c      	blt.n	8004a74 <SSD1309_WriteChar+0xe4>
 80049fa:	7afb      	ldrb	r3, [r7, #11]
 80049fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80049fe:	d839      	bhi.n	8004a74 <SSD1309_WriteChar+0xe4>
                    if (color)
 8004a00:	79bb      	ldrb	r3, [r7, #6]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d01a      	beq.n	8004a3c <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 8004a06:	7b3a      	ldrb	r2, [r7, #12]
 8004a08:	7afb      	ldrb	r3, [r7, #11]
 8004a0a:	08db      	lsrs	r3, r3, #3
 8004a0c:	b2d8      	uxtb	r0, r3
 8004a0e:	4603      	mov	r3, r0
 8004a10:	01db      	lsls	r3, r3, #7
 8004a12:	4413      	add	r3, r2
 8004a14:	4a27      	ldr	r2, [pc, #156]	@ (8004ab4 <SSD1309_WriteChar+0x124>)
 8004a16:	5cd3      	ldrb	r3, [r2, r3]
 8004a18:	b25a      	sxtb	r2, r3
 8004a1a:	7afb      	ldrb	r3, [r7, #11]
 8004a1c:	f003 0307 	and.w	r3, r3, #7
 8004a20:	2101      	movs	r1, #1
 8004a22:	fa01 f303 	lsl.w	r3, r1, r3
 8004a26:	b25b      	sxtb	r3, r3
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	b259      	sxtb	r1, r3
 8004a2c:	7b3a      	ldrb	r2, [r7, #12]
 8004a2e:	4603      	mov	r3, r0
 8004a30:	01db      	lsls	r3, r3, #7
 8004a32:	4413      	add	r3, r2
 8004a34:	b2c9      	uxtb	r1, r1
 8004a36:	4a1f      	ldr	r2, [pc, #124]	@ (8004ab4 <SSD1309_WriteChar+0x124>)
 8004a38:	54d1      	strb	r1, [r2, r3]
 8004a3a:	e01b      	b.n	8004a74 <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8004a3c:	7b3a      	ldrb	r2, [r7, #12]
 8004a3e:	7afb      	ldrb	r3, [r7, #11]
 8004a40:	08db      	lsrs	r3, r3, #3
 8004a42:	b2d8      	uxtb	r0, r3
 8004a44:	4603      	mov	r3, r0
 8004a46:	01db      	lsls	r3, r3, #7
 8004a48:	4413      	add	r3, r2
 8004a4a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ab4 <SSD1309_WriteChar+0x124>)
 8004a4c:	5cd3      	ldrb	r3, [r2, r3]
 8004a4e:	b25a      	sxtb	r2, r3
 8004a50:	7afb      	ldrb	r3, [r7, #11]
 8004a52:	f003 0307 	and.w	r3, r3, #7
 8004a56:	2101      	movs	r1, #1
 8004a58:	fa01 f303 	lsl.w	r3, r1, r3
 8004a5c:	b25b      	sxtb	r3, r3
 8004a5e:	43db      	mvns	r3, r3
 8004a60:	b25b      	sxtb	r3, r3
 8004a62:	4013      	ands	r3, r2
 8004a64:	b259      	sxtb	r1, r3
 8004a66:	7b3a      	ldrb	r2, [r7, #12]
 8004a68:	4603      	mov	r3, r0
 8004a6a:	01db      	lsls	r3, r3, #7
 8004a6c:	4413      	add	r3, r2
 8004a6e:	b2c9      	uxtb	r1, r1
 8004a70:	4a10      	ldr	r2, [pc, #64]	@ (8004ab4 <SSD1309_WriteChar+0x124>)
 8004a72:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 8004a74:	7bbb      	ldrb	r3, [r7, #14]
 8004a76:	3301      	adds	r3, #1
 8004a78:	73bb      	strb	r3, [r7, #14]
 8004a7a:	7bbb      	ldrb	r3, [r7, #14]
 8004a7c:	2b07      	cmp	r3, #7
 8004a7e:	d9a6      	bls.n	80049ce <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
 8004a82:	3301      	adds	r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
 8004a86:	7bfb      	ldrb	r3, [r7, #15]
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d992      	bls.n	80049b2 <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 8004a8c:	4b07      	ldr	r3, [pc, #28]	@ (8004aac <SSD1309_WriteChar+0x11c>)
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	3306      	adds	r3, #6
 8004a92:	b2da      	uxtb	r2, r3
 8004a94:	4b05      	ldr	r3, [pc, #20]	@ (8004aac <SSD1309_WriteChar+0x11c>)
 8004a96:	701a      	strb	r2, [r3, #0]
 8004a98:	e000      	b.n	8004a9c <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 8004a9a:	bf00      	nop
}
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	08019744 	.word	0x08019744
 8004aac:	24002380 	.word	0x24002380
 8004ab0:	24002381 	.word	0x24002381
 8004ab4:	24001f80 	.word	0x24001f80

08004ab8 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8004ac4:	e008      	b.n	8004ad8 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	1c5a      	adds	r2, r3, #1
 8004aca:	607a      	str	r2, [r7, #4]
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	78fa      	ldrb	r2, [r7, #3]
 8004ad0:	4611      	mov	r1, r2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff ff5c 	bl	8004990 <SSD1309_WriteChar>
    while (*str) {
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1f2      	bne.n	8004ac6 <SSD1309_WriteString+0xe>
    }
}
 8004ae0:	bf00      	nop
 8004ae2:	bf00      	nop
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
	...

08004aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004af2:	4b0a      	ldr	r3, [pc, #40]	@ (8004b1c <HAL_MspInit+0x30>)
 8004af4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004af8:	4a08      	ldr	r2, [pc, #32]	@ (8004b1c <HAL_MspInit+0x30>)
 8004afa:	f043 0302 	orr.w	r3, r3, #2
 8004afe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004b02:	4b06      	ldr	r3, [pc, #24]	@ (8004b1c <HAL_MspInit+0x30>)
 8004b04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	607b      	str	r3, [r7, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	58024400 	.word	0x58024400

08004b20 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b0ba      	sub	sp, #232	@ 0xe8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b28:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]
 8004b30:	605a      	str	r2, [r3, #4]
 8004b32:	609a      	str	r2, [r3, #8]
 8004b34:	60da      	str	r2, [r3, #12]
 8004b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004b38:	f107 0310 	add.w	r3, r7, #16
 8004b3c:	22c0      	movs	r2, #192	@ 0xc0
 8004b3e:	2100      	movs	r1, #0
 8004b40:	4618      	mov	r0, r3
 8004b42:	f013 ff37 	bl	80189b4 <memset>
  if(hi2c->Instance==I2C1)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a2e      	ldr	r2, [pc, #184]	@ (8004c04 <HAL_I2C_MspInit+0xe4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d155      	bne.n	8004bfc <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004b50:	f04f 0208 	mov.w	r2, #8
 8004b54:	f04f 0300 	mov.w	r3, #0
 8004b58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b62:	f107 0310 	add.w	r3, r7, #16
 8004b66:	4618      	mov	r0, r3
 8004b68:	f009 fe60 	bl	800e82c <HAL_RCCEx_PeriphCLKConfig>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8004b72:	f7fd fae8 	bl	8002146 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b76:	4b24      	ldr	r3, [pc, #144]	@ (8004c08 <HAL_I2C_MspInit+0xe8>)
 8004b78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b7c:	4a22      	ldr	r2, [pc, #136]	@ (8004c08 <HAL_I2C_MspInit+0xe8>)
 8004b7e:	f043 0302 	orr.w	r3, r3, #2
 8004b82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004b86:	4b20      	ldr	r3, [pc, #128]	@ (8004c08 <HAL_I2C_MspInit+0xe8>)
 8004b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b94:	23c0      	movs	r3, #192	@ 0xc0
 8004b96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b9a:	2312      	movs	r3, #18
 8004b9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004bac:	2304      	movs	r3, #4
 8004bae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bb2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	4814      	ldr	r0, [pc, #80]	@ (8004c0c <HAL_I2C_MspInit+0xec>)
 8004bba:	f004 fe13 	bl	80097e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004bbe:	4b12      	ldr	r3, [pc, #72]	@ (8004c08 <HAL_I2C_MspInit+0xe8>)
 8004bc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bc4:	4a10      	ldr	r2, [pc, #64]	@ (8004c08 <HAL_I2C_MspInit+0xe8>)
 8004bc6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004bca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004bce:	4b0e      	ldr	r3, [pc, #56]	@ (8004c08 <HAL_I2C_MspInit+0xe8>)
 8004bd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bd8:	60bb      	str	r3, [r7, #8]
 8004bda:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 8004bdc:	2200      	movs	r2, #0
 8004bde:	210c      	movs	r1, #12
 8004be0:	201f      	movs	r0, #31
 8004be2:	f001 fefc 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004be6:	201f      	movs	r0, #31
 8004be8:	f001 ff13 	bl	8006a12 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 8004bec:	2200      	movs	r2, #0
 8004bee:	210c      	movs	r1, #12
 8004bf0:	2020      	movs	r0, #32
 8004bf2:	f001 fef4 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004bf6:	2020      	movs	r0, #32
 8004bf8:	f001 ff0b 	bl	8006a12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004bfc:	bf00      	nop
 8004bfe:	37e8      	adds	r7, #232	@ 0xe8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	40005400 	.word	0x40005400
 8004c08:	58024400 	.word	0x58024400
 8004c0c:	58020400 	.word	0x58020400

08004c10 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b0ba      	sub	sp, #232	@ 0xe8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c18:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	605a      	str	r2, [r3, #4]
 8004c22:	609a      	str	r2, [r3, #8]
 8004c24:	60da      	str	r2, [r3, #12]
 8004c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004c28:	f107 0310 	add.w	r3, r7, #16
 8004c2c:	22c0      	movs	r2, #192	@ 0xc0
 8004c2e:	2100      	movs	r1, #0
 8004c30:	4618      	mov	r0, r3
 8004c32:	f013 febf 	bl	80189b4 <memset>
  if(hspi->Instance==SPI2)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a41      	ldr	r2, [pc, #260]	@ (8004d40 <HAL_SPI_MspInit+0x130>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d17b      	bne.n	8004d38 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004c40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c50:	f107 0310 	add.w	r3, r7, #16
 8004c54:	4618      	mov	r0, r3
 8004c56:	f009 fde9 	bl	800e82c <HAL_RCCEx_PeriphCLKConfig>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004c60:	f7fd fa71 	bl	8002146 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c64:	4b37      	ldr	r3, [pc, #220]	@ (8004d44 <HAL_SPI_MspInit+0x134>)
 8004c66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c6a:	4a36      	ldr	r2, [pc, #216]	@ (8004d44 <HAL_SPI_MspInit+0x134>)
 8004c6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c70:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004c74:	4b33      	ldr	r3, [pc, #204]	@ (8004d44 <HAL_SPI_MspInit+0x134>)
 8004c76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c82:	4b30      	ldr	r3, [pc, #192]	@ (8004d44 <HAL_SPI_MspInit+0x134>)
 8004c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c88:	4a2e      	ldr	r2, [pc, #184]	@ (8004d44 <HAL_SPI_MspInit+0x134>)
 8004c8a:	f043 0302 	orr.w	r3, r3, #2
 8004c8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c92:	4b2c      	ldr	r3, [pc, #176]	@ (8004d44 <HAL_SPI_MspInit+0x134>)
 8004c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8004ca0:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004ca4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca8:	2302      	movs	r3, #2
 8004caa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004cba:	2305      	movs	r3, #5
 8004cbc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cc0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	4820      	ldr	r0, [pc, #128]	@ (8004d48 <HAL_SPI_MspInit+0x138>)
 8004cc8:	f004 fd8c 	bl	80097e4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8004ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004cce:	4a20      	ldr	r2, [pc, #128]	@ (8004d50 <HAL_SPI_MspInit+0x140>)
 8004cd0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004cd4:	2228      	movs	r2, #40	@ 0x28
 8004cd6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004cda:	2240      	movs	r2, #64	@ 0x40
 8004cdc:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cde:	4b1b      	ldr	r3, [pc, #108]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ce4:	4b19      	ldr	r3, [pc, #100]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004ce6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cea:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cec:	4b17      	ldr	r3, [pc, #92]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cf2:	4b16      	ldr	r3, [pc, #88]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004cf8:	4b14      	ldr	r3, [pc, #80]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004cfe:	4b13      	ldr	r3, [pc, #76]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004d00:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d04:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d06:	4b11      	ldr	r3, [pc, #68]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004d0c:	480f      	ldr	r0, [pc, #60]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004d0e:	f001 ff13 	bl	8006b38 <HAL_DMA_Init>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004d18:	f7fd fa15 	bl	8002146 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a0b      	ldr	r2, [pc, #44]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004d20:	679a      	str	r2, [r3, #120]	@ 0x78
 8004d22:	4a0a      	ldr	r2, [pc, #40]	@ (8004d4c <HAL_SPI_MspInit+0x13c>)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8004d28:	2200      	movs	r2, #0
 8004d2a:	2102      	movs	r1, #2
 8004d2c:	2024      	movs	r0, #36	@ 0x24
 8004d2e:	f001 fe56 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004d32:	2024      	movs	r0, #36	@ 0x24
 8004d34:	f001 fe6d 	bl	8006a12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004d38:	bf00      	nop
 8004d3a:	37e8      	adds	r7, #232	@ 0xe8
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40003800 	.word	0x40003800
 8004d44:	58024400 	.word	0x58024400
 8004d48:	58020400 	.word	0x58020400
 8004d4c:	24001b58 	.word	0x24001b58
 8004d50:	40020088 	.word	0x40020088

08004d54 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d64:	d117      	bne.n	8004d96 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d66:	4b1c      	ldr	r3, [pc, #112]	@ (8004dd8 <HAL_TIM_Base_MspInit+0x84>)
 8004d68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd8 <HAL_TIM_Base_MspInit+0x84>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d76:	4b18      	ldr	r3, [pc, #96]	@ (8004dd8 <HAL_TIM_Base_MspInit+0x84>)
 8004d78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	60fb      	str	r3, [r7, #12]
 8004d82:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8004d84:	2200      	movs	r2, #0
 8004d86:	210a      	movs	r1, #10
 8004d88:	201c      	movs	r0, #28
 8004d8a:	f001 fe28 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d8e:	201c      	movs	r0, #28
 8004d90:	f001 fe3f 	bl	8006a12 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004d94:	e01b      	b.n	8004dce <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a10      	ldr	r2, [pc, #64]	@ (8004ddc <HAL_TIM_Base_MspInit+0x88>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d116      	bne.n	8004dce <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004da0:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd8 <HAL_TIM_Base_MspInit+0x84>)
 8004da2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004da6:	4a0c      	ldr	r2, [pc, #48]	@ (8004dd8 <HAL_TIM_Base_MspInit+0x84>)
 8004da8:	f043 0302 	orr.w	r3, r3, #2
 8004dac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004db0:	4b09      	ldr	r3, [pc, #36]	@ (8004dd8 <HAL_TIM_Base_MspInit+0x84>)
 8004db2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	201d      	movs	r0, #29
 8004dc4:	f001 fe0b 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004dc8:	201d      	movs	r0, #29
 8004dca:	f001 fe22 	bl	8006a12 <HAL_NVIC_EnableIRQ>
}
 8004dce:	bf00      	nop
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	58024400 	.word	0x58024400
 8004ddc:	40000400 	.word	0x40000400

08004de0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b0bc      	sub	sp, #240	@ 0xf0
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004dec:	2200      	movs	r2, #0
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	605a      	str	r2, [r3, #4]
 8004df2:	609a      	str	r2, [r3, #8]
 8004df4:	60da      	str	r2, [r3, #12]
 8004df6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004df8:	f107 0318 	add.w	r3, r7, #24
 8004dfc:	22c0      	movs	r2, #192	@ 0xc0
 8004dfe:	2100      	movs	r1, #0
 8004e00:	4618      	mov	r0, r3
 8004e02:	f013 fdd7 	bl	80189b4 <memset>
  if(huart->Instance==USART2)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a58      	ldr	r2, [pc, #352]	@ (8004f6c <HAL_UART_MspInit+0x18c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	f040 80bb 	bne.w	8004f88 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004e12:	f04f 0202 	mov.w	r2, #2
 8004e16:	f04f 0300 	mov.w	r3, #0
 8004e1a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e24:	f107 0318 	add.w	r3, r7, #24
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f009 fcff 	bl	800e82c <HAL_RCCEx_PeriphCLKConfig>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d001      	beq.n	8004e38 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8004e34:	f7fd f987 	bl	8002146 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e38:	4b4d      	ldr	r3, [pc, #308]	@ (8004f70 <HAL_UART_MspInit+0x190>)
 8004e3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e3e:	4a4c      	ldr	r2, [pc, #304]	@ (8004f70 <HAL_UART_MspInit+0x190>)
 8004e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e44:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004e48:	4b49      	ldr	r3, [pc, #292]	@ (8004f70 <HAL_UART_MspInit+0x190>)
 8004e4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e52:	617b      	str	r3, [r7, #20]
 8004e54:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e56:	4b46      	ldr	r3, [pc, #280]	@ (8004f70 <HAL_UART_MspInit+0x190>)
 8004e58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e5c:	4a44      	ldr	r2, [pc, #272]	@ (8004f70 <HAL_UART_MspInit+0x190>)
 8004e5e:	f043 0301 	orr.w	r3, r3, #1
 8004e62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e66:	4b42      	ldr	r3, [pc, #264]	@ (8004f70 <HAL_UART_MspInit+0x190>)
 8004e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	613b      	str	r3, [r7, #16]
 8004e72:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004e74:	230c      	movs	r3, #12
 8004e76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e80:	2300      	movs	r3, #0
 8004e82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e86:	2302      	movs	r3, #2
 8004e88:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e8c:	2307      	movs	r3, #7
 8004e8e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e92:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004e96:	4619      	mov	r1, r3
 8004e98:	4836      	ldr	r0, [pc, #216]	@ (8004f74 <HAL_UART_MspInit+0x194>)
 8004e9a:	f004 fca3 	bl	80097e4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8004e9e:	4b36      	ldr	r3, [pc, #216]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ea0:	4a36      	ldr	r2, [pc, #216]	@ (8004f7c <HAL_UART_MspInit+0x19c>)
 8004ea2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004ea4:	4b34      	ldr	r3, [pc, #208]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ea6:	222b      	movs	r2, #43	@ 0x2b
 8004ea8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004eaa:	4b33      	ldr	r3, [pc, #204]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004eb0:	4b31      	ldr	r3, [pc, #196]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004eb6:	4b30      	ldr	r3, [pc, #192]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004eb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ebc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ebe:	4b2e      	ldr	r3, [pc, #184]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ec4:	4b2c      	ldr	r3, [pc, #176]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004eca:	4b2b      	ldr	r3, [pc, #172]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ecc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ed0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004ed2:	4b29      	ldr	r3, [pc, #164]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ed4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ed8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004eda:	4b27      	ldr	r3, [pc, #156]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004ee0:	4825      	ldr	r0, [pc, #148]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ee2:	f001 fe29 	bl	8006b38 <HAL_DMA_Init>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8004eec:	f7fd f92b 	bl	8002146 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a21      	ldr	r2, [pc, #132]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004ef4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8004f78 <HAL_UART_MspInit+0x198>)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004efe:	4b20      	ldr	r3, [pc, #128]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f00:	4a20      	ldr	r2, [pc, #128]	@ (8004f84 <HAL_UART_MspInit+0x1a4>)
 8004f02:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004f04:	4b1e      	ldr	r3, [pc, #120]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f06:	222c      	movs	r2, #44	@ 0x2c
 8004f08:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f0c:	2240      	movs	r2, #64	@ 0x40
 8004f0e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f10:	4b1b      	ldr	r3, [pc, #108]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004f16:	4b1a      	ldr	r3, [pc, #104]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f1c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f1e:	4b18      	ldr	r3, [pc, #96]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f24:	4b16      	ldr	r3, [pc, #88]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004f2a:	4b15      	ldr	r3, [pc, #84]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004f30:	4b13      	ldr	r3, [pc, #76]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f32:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004f36:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f38:	4b11      	ldr	r3, [pc, #68]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004f3e:	4810      	ldr	r0, [pc, #64]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f40:	f001 fdfa 	bl	8006b38 <HAL_DMA_Init>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d001      	beq.n	8004f4e <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 8004f4a:	f7fd f8fc 	bl	8002146 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a0b      	ldr	r2, [pc, #44]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f52:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004f54:	4a0a      	ldr	r2, [pc, #40]	@ (8004f80 <HAL_UART_MspInit+0x1a0>)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	2102      	movs	r1, #2
 8004f5e:	2026      	movs	r0, #38	@ 0x26
 8004f60:	f001 fd3d 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004f64:	2026      	movs	r0, #38	@ 0x26
 8004f66:	f001 fd54 	bl	8006a12 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004f6a:	e0c0      	b.n	80050ee <HAL_UART_MspInit+0x30e>
 8004f6c:	40004400 	.word	0x40004400
 8004f70:	58024400 	.word	0x58024400
 8004f74:	58020000 	.word	0x58020000
 8004f78:	24001d90 	.word	0x24001d90
 8004f7c:	40020028 	.word	0x40020028
 8004f80:	24001e08 	.word	0x24001e08
 8004f84:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a5a      	ldr	r2, [pc, #360]	@ (80050f8 <HAL_UART_MspInit+0x318>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	f040 80ad 	bne.w	80050ee <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004f94:	f04f 0202 	mov.w	r2, #2
 8004f98:	f04f 0300 	mov.w	r3, #0
 8004f9c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004fa6:	f107 0318 	add.w	r3, r7, #24
 8004faa:	4618      	mov	r0, r3
 8004fac:	f009 fc3e 	bl	800e82c <HAL_RCCEx_PeriphCLKConfig>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <HAL_UART_MspInit+0x1da>
      Error_Handler();
 8004fb6:	f7fd f8c6 	bl	8002146 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004fba:	4b50      	ldr	r3, [pc, #320]	@ (80050fc <HAL_UART_MspInit+0x31c>)
 8004fbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fc0:	4a4e      	ldr	r2, [pc, #312]	@ (80050fc <HAL_UART_MspInit+0x31c>)
 8004fc2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004fca:	4b4c      	ldr	r3, [pc, #304]	@ (80050fc <HAL_UART_MspInit+0x31c>)
 8004fcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fd4:	60fb      	str	r3, [r7, #12]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fd8:	4b48      	ldr	r3, [pc, #288]	@ (80050fc <HAL_UART_MspInit+0x31c>)
 8004fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fde:	4a47      	ldr	r2, [pc, #284]	@ (80050fc <HAL_UART_MspInit+0x31c>)
 8004fe0:	f043 0302 	orr.w	r3, r3, #2
 8004fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004fe8:	4b44      	ldr	r3, [pc, #272]	@ (80050fc <HAL_UART_MspInit+0x31c>)
 8004fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	60bb      	str	r3, [r7, #8]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004ff6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004ffa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ffe:	2302      	movs	r3, #2
 8005000:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005004:	2300      	movs	r3, #0
 8005006:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800500a:	2302      	movs	r3, #2
 800500c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005010:	2307      	movs	r3, #7
 8005012:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005016:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800501a:	4619      	mov	r1, r3
 800501c:	4838      	ldr	r0, [pc, #224]	@ (8005100 <HAL_UART_MspInit+0x320>)
 800501e:	f004 fbe1 	bl	80097e4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8005022:	4b38      	ldr	r3, [pc, #224]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005024:	4a38      	ldr	r2, [pc, #224]	@ (8005108 <HAL_UART_MspInit+0x328>)
 8005026:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005028:	4b36      	ldr	r3, [pc, #216]	@ (8005104 <HAL_UART_MspInit+0x324>)
 800502a:	222d      	movs	r2, #45	@ 0x2d
 800502c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800502e:	4b35      	ldr	r3, [pc, #212]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005030:	2200      	movs	r2, #0
 8005032:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005034:	4b33      	ldr	r3, [pc, #204]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005036:	2200      	movs	r2, #0
 8005038:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800503a:	4b32      	ldr	r3, [pc, #200]	@ (8005104 <HAL_UART_MspInit+0x324>)
 800503c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005040:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005042:	4b30      	ldr	r3, [pc, #192]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005044:	2200      	movs	r2, #0
 8005046:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005048:	4b2e      	ldr	r3, [pc, #184]	@ (8005104 <HAL_UART_MspInit+0x324>)
 800504a:	2200      	movs	r2, #0
 800504c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800504e:	4b2d      	ldr	r3, [pc, #180]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005050:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005054:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005056:	4b2b      	ldr	r3, [pc, #172]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005058:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800505c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800505e:	4b29      	ldr	r3, [pc, #164]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005060:	2200      	movs	r2, #0
 8005062:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005064:	4827      	ldr	r0, [pc, #156]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005066:	f001 fd67 	bl	8006b38 <HAL_DMA_Init>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <HAL_UART_MspInit+0x294>
      Error_Handler();
 8005070:	f7fd f869 	bl	8002146 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a23      	ldr	r2, [pc, #140]	@ (8005104 <HAL_UART_MspInit+0x324>)
 8005078:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800507c:	4a21      	ldr	r2, [pc, #132]	@ (8005104 <HAL_UART_MspInit+0x324>)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8005082:	4b22      	ldr	r3, [pc, #136]	@ (800510c <HAL_UART_MspInit+0x32c>)
 8005084:	4a22      	ldr	r2, [pc, #136]	@ (8005110 <HAL_UART_MspInit+0x330>)
 8005086:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005088:	4b20      	ldr	r3, [pc, #128]	@ (800510c <HAL_UART_MspInit+0x32c>)
 800508a:	222e      	movs	r2, #46	@ 0x2e
 800508c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800508e:	4b1f      	ldr	r3, [pc, #124]	@ (800510c <HAL_UART_MspInit+0x32c>)
 8005090:	2240      	movs	r2, #64	@ 0x40
 8005092:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005094:	4b1d      	ldr	r3, [pc, #116]	@ (800510c <HAL_UART_MspInit+0x32c>)
 8005096:	2200      	movs	r2, #0
 8005098:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800509a:	4b1c      	ldr	r3, [pc, #112]	@ (800510c <HAL_UART_MspInit+0x32c>)
 800509c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80050a0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80050a2:	4b1a      	ldr	r3, [pc, #104]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050a4:	2200      	movs	r2, #0
 80050a6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050a8:	4b18      	ldr	r3, [pc, #96]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80050ae:	4b17      	ldr	r3, [pc, #92]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80050b4:	4b15      	ldr	r3, [pc, #84]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050b6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80050ba:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80050bc:	4b13      	ldr	r3, [pc, #76]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050be:	2200      	movs	r2, #0
 80050c0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80050c2:	4812      	ldr	r0, [pc, #72]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050c4:	f001 fd38 	bl	8006b38 <HAL_DMA_Init>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 80050ce:	f7fd f83a 	bl	8002146 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a0d      	ldr	r2, [pc, #52]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050d6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80050d8:	4a0c      	ldr	r2, [pc, #48]	@ (800510c <HAL_UART_MspInit+0x32c>)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80050de:	2200      	movs	r2, #0
 80050e0:	2102      	movs	r1, #2
 80050e2:	2027      	movs	r0, #39	@ 0x27
 80050e4:	f001 fc7b 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80050e8:	2027      	movs	r0, #39	@ 0x27
 80050ea:	f001 fc92 	bl	8006a12 <HAL_NVIC_EnableIRQ>
}
 80050ee:	bf00      	nop
 80050f0:	37f0      	adds	r7, #240	@ 0xf0
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	40004800 	.word	0x40004800
 80050fc:	58024400 	.word	0x58024400
 8005100:	58020400 	.word	0x58020400
 8005104:	24001e80 	.word	0x24001e80
 8005108:	40020058 	.word	0x40020058
 800510c:	24001ef8 	.word	0x24001ef8
 8005110:	40020070 	.word	0x40020070

08005114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005118:	bf00      	nop
 800511a:	e7fd      	b.n	8005118 <NMI_Handler+0x4>

0800511c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005120:	bf00      	nop
 8005122:	e7fd      	b.n	8005120 <HardFault_Handler+0x4>

08005124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005124:	b480      	push	{r7}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005128:	bf00      	nop
 800512a:	e7fd      	b.n	8005128 <MemManage_Handler+0x4>

0800512c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005130:	bf00      	nop
 8005132:	e7fd      	b.n	8005130 <BusFault_Handler+0x4>

08005134 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005138:	bf00      	nop
 800513a:	e7fd      	b.n	8005138 <UsageFault_Handler+0x4>

0800513c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005140:	bf00      	nop
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800514a:	b480      	push	{r7}
 800514c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800514e:	bf00      	nop
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005158:	b480      	push	{r7}
 800515a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800515c:	bf00      	nop
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800516a:	f001 fb0d 	bl	8006788 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800516e:	bf00      	nop
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005178:	4802      	ldr	r0, [pc, #8]	@ (8005184 <DMA1_Stream1_IRQHandler+0x10>)
 800517a:	f003 f807 	bl	800818c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800517e:	bf00      	nop
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	24001d90 	.word	0x24001d90

08005188 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800518c:	4802      	ldr	r0, [pc, #8]	@ (8005198 <DMA1_Stream2_IRQHandler+0x10>)
 800518e:	f002 fffd 	bl	800818c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8005192:	bf00      	nop
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	24001e08 	.word	0x24001e08

0800519c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80051a0:	4802      	ldr	r0, [pc, #8]	@ (80051ac <DMA1_Stream3_IRQHandler+0x10>)
 80051a2:	f002 fff3 	bl	800818c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80051a6:	bf00      	nop
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	24001e80 	.word	0x24001e80

080051b0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80051b4:	4802      	ldr	r0, [pc, #8]	@ (80051c0 <DMA1_Stream4_IRQHandler+0x10>)
 80051b6:	f002 ffe9 	bl	800818c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80051ba:	bf00      	nop
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	24001ef8 	.word	0x24001ef8

080051c4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80051c8:	4802      	ldr	r0, [pc, #8]	@ (80051d4 <DMA1_Stream5_IRQHandler+0x10>)
 80051ca:	f002 ffdf 	bl	800818c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80051ce:	bf00      	nop
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	24001b58 	.word	0x24001b58

080051d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80051dc:	4802      	ldr	r0, [pc, #8]	@ (80051e8 <TIM2_IRQHandler+0x10>)
 80051de:	f00c f9d5 	bl	801158c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80051e2:	bf00      	nop
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	24001bd0 	.word	0x24001bd0

080051ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80051f0:	4802      	ldr	r0, [pc, #8]	@ (80051fc <TIM3_IRQHandler+0x10>)
 80051f2:	f00c f9cb 	bl	801158c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80051f6:	bf00      	nop
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	24001c1c 	.word	0x24001c1c

08005200 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005204:	4802      	ldr	r0, [pc, #8]	@ (8005210 <I2C1_EV_IRQHandler+0x10>)
 8005206:	f005 f815 	bl	800a234 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800520a:	bf00      	nop
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	24001a7c 	.word	0x24001a7c

08005214 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005218:	4802      	ldr	r0, [pc, #8]	@ (8005224 <I2C1_ER_IRQHandler+0x10>)
 800521a:	f005 f825 	bl	800a268 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800521e:	bf00      	nop
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	24001a7c 	.word	0x24001a7c

08005228 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800522c:	4802      	ldr	r0, [pc, #8]	@ (8005238 <SPI2_IRQHandler+0x10>)
 800522e:	f00b fd7d 	bl	8010d2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005232:	bf00      	nop
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	24001ad0 	.word	0x24001ad0

0800523c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005240:	4802      	ldr	r0, [pc, #8]	@ (800524c <USART2_IRQHandler+0x10>)
 8005242:	f00c ff9f 	bl	8012184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005246:	bf00      	nop
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	24001c68 	.word	0x24001c68

08005250 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005254:	4802      	ldr	r0, [pc, #8]	@ (8005260 <USART3_IRQHandler+0x10>)
 8005256:	f00c ff95 	bl	8012184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800525a:	bf00      	nop
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	24001cfc 	.word	0x24001cfc

08005264 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005268:	4802      	ldr	r0, [pc, #8]	@ (8005274 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 800526a:	f007 f950 	bl	800c50e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 800526e:	bf00      	nop
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	2400386c 	.word	0x2400386c

08005278 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800527c:	4802      	ldr	r0, [pc, #8]	@ (8005288 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 800527e:	f007 f946 	bl	800c50e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8005282:	bf00      	nop
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	2400386c 	.word	0x2400386c

0800528c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005290:	4802      	ldr	r0, [pc, #8]	@ (800529c <OTG_FS_IRQHandler+0x10>)
 8005292:	f007 f93c 	bl	800c50e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005296:	bf00      	nop
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	2400386c 	.word	0x2400386c

080052a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052a8:	4a14      	ldr	r2, [pc, #80]	@ (80052fc <_sbrk+0x5c>)
 80052aa:	4b15      	ldr	r3, [pc, #84]	@ (8005300 <_sbrk+0x60>)
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052b4:	4b13      	ldr	r3, [pc, #76]	@ (8005304 <_sbrk+0x64>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d102      	bne.n	80052c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052bc:	4b11      	ldr	r3, [pc, #68]	@ (8005304 <_sbrk+0x64>)
 80052be:	4a12      	ldr	r2, [pc, #72]	@ (8005308 <_sbrk+0x68>)
 80052c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052c2:	4b10      	ldr	r3, [pc, #64]	@ (8005304 <_sbrk+0x64>)
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4413      	add	r3, r2
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d207      	bcs.n	80052e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052d0:	f013 fb8c 	bl	80189ec <__errno>
 80052d4:	4603      	mov	r3, r0
 80052d6:	220c      	movs	r2, #12
 80052d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052da:	f04f 33ff 	mov.w	r3, #4294967295
 80052de:	e009      	b.n	80052f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052e0:	4b08      	ldr	r3, [pc, #32]	@ (8005304 <_sbrk+0x64>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052e6:	4b07      	ldr	r3, [pc, #28]	@ (8005304 <_sbrk+0x64>)
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4413      	add	r3, r2
 80052ee:	4a05      	ldr	r2, [pc, #20]	@ (8005304 <_sbrk+0x64>)
 80052f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052f2:	68fb      	ldr	r3, [r7, #12]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	24080000 	.word	0x24080000
 8005300:	00001000 	.word	0x00001000
 8005304:	24002384 	.word	0x24002384
 8005308:	240040b8 	.word	0x240040b8

0800530c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005310:	4b43      	ldr	r3, [pc, #268]	@ (8005420 <SystemInit+0x114>)
 8005312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005316:	4a42      	ldr	r2, [pc, #264]	@ (8005420 <SystemInit+0x114>)
 8005318:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800531c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005320:	4b40      	ldr	r3, [pc, #256]	@ (8005424 <SystemInit+0x118>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 030f 	and.w	r3, r3, #15
 8005328:	2b06      	cmp	r3, #6
 800532a:	d807      	bhi.n	800533c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800532c:	4b3d      	ldr	r3, [pc, #244]	@ (8005424 <SystemInit+0x118>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f023 030f 	bic.w	r3, r3, #15
 8005334:	4a3b      	ldr	r2, [pc, #236]	@ (8005424 <SystemInit+0x118>)
 8005336:	f043 0307 	orr.w	r3, r3, #7
 800533a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800533c:	4b3a      	ldr	r3, [pc, #232]	@ (8005428 <SystemInit+0x11c>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a39      	ldr	r2, [pc, #228]	@ (8005428 <SystemInit+0x11c>)
 8005342:	f043 0301 	orr.w	r3, r3, #1
 8005346:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005348:	4b37      	ldr	r3, [pc, #220]	@ (8005428 <SystemInit+0x11c>)
 800534a:	2200      	movs	r2, #0
 800534c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800534e:	4b36      	ldr	r3, [pc, #216]	@ (8005428 <SystemInit+0x11c>)
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	4935      	ldr	r1, [pc, #212]	@ (8005428 <SystemInit+0x11c>)
 8005354:	4b35      	ldr	r3, [pc, #212]	@ (800542c <SystemInit+0x120>)
 8005356:	4013      	ands	r3, r2
 8005358:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800535a:	4b32      	ldr	r3, [pc, #200]	@ (8005424 <SystemInit+0x118>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d007      	beq.n	8005376 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005366:	4b2f      	ldr	r3, [pc, #188]	@ (8005424 <SystemInit+0x118>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f023 030f 	bic.w	r3, r3, #15
 800536e:	4a2d      	ldr	r2, [pc, #180]	@ (8005424 <SystemInit+0x118>)
 8005370:	f043 0307 	orr.w	r3, r3, #7
 8005374:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005376:	4b2c      	ldr	r3, [pc, #176]	@ (8005428 <SystemInit+0x11c>)
 8005378:	2200      	movs	r2, #0
 800537a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800537c:	4b2a      	ldr	r3, [pc, #168]	@ (8005428 <SystemInit+0x11c>)
 800537e:	2200      	movs	r2, #0
 8005380:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8005382:	4b29      	ldr	r3, [pc, #164]	@ (8005428 <SystemInit+0x11c>)
 8005384:	2200      	movs	r2, #0
 8005386:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005388:	4b27      	ldr	r3, [pc, #156]	@ (8005428 <SystemInit+0x11c>)
 800538a:	4a29      	ldr	r2, [pc, #164]	@ (8005430 <SystemInit+0x124>)
 800538c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800538e:	4b26      	ldr	r3, [pc, #152]	@ (8005428 <SystemInit+0x11c>)
 8005390:	4a28      	ldr	r2, [pc, #160]	@ (8005434 <SystemInit+0x128>)
 8005392:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005394:	4b24      	ldr	r3, [pc, #144]	@ (8005428 <SystemInit+0x11c>)
 8005396:	4a28      	ldr	r2, [pc, #160]	@ (8005438 <SystemInit+0x12c>)
 8005398:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800539a:	4b23      	ldr	r3, [pc, #140]	@ (8005428 <SystemInit+0x11c>)
 800539c:	2200      	movs	r2, #0
 800539e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80053a0:	4b21      	ldr	r3, [pc, #132]	@ (8005428 <SystemInit+0x11c>)
 80053a2:	4a25      	ldr	r2, [pc, #148]	@ (8005438 <SystemInit+0x12c>)
 80053a4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80053a6:	4b20      	ldr	r3, [pc, #128]	@ (8005428 <SystemInit+0x11c>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80053ac:	4b1e      	ldr	r3, [pc, #120]	@ (8005428 <SystemInit+0x11c>)
 80053ae:	4a22      	ldr	r2, [pc, #136]	@ (8005438 <SystemInit+0x12c>)
 80053b0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80053b2:	4b1d      	ldr	r3, [pc, #116]	@ (8005428 <SystemInit+0x11c>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80053b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005428 <SystemInit+0x11c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005428 <SystemInit+0x11c>)
 80053be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053c2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80053c4:	4b18      	ldr	r3, [pc, #96]	@ (8005428 <SystemInit+0x11c>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80053ca:	4b1c      	ldr	r3, [pc, #112]	@ (800543c <SystemInit+0x130>)
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005440 <SystemInit+0x134>)
 80053d0:	4013      	ands	r3, r2
 80053d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053d6:	d202      	bcs.n	80053de <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80053d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005444 <SystemInit+0x138>)
 80053da:	2201      	movs	r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80053de:	4b12      	ldr	r3, [pc, #72]	@ (8005428 <SystemInit+0x11c>)
 80053e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80053e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d113      	bne.n	8005414 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80053ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005428 <SystemInit+0x11c>)
 80053ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80053f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005428 <SystemInit+0x11c>)
 80053f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80053f8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80053fc:	4b12      	ldr	r3, [pc, #72]	@ (8005448 <SystemInit+0x13c>)
 80053fe:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8005402:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005404:	4b08      	ldr	r3, [pc, #32]	@ (8005428 <SystemInit+0x11c>)
 8005406:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800540a:	4a07      	ldr	r2, [pc, #28]	@ (8005428 <SystemInit+0x11c>)
 800540c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005410:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005414:	bf00      	nop
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	e000ed00 	.word	0xe000ed00
 8005424:	52002000 	.word	0x52002000
 8005428:	58024400 	.word	0x58024400
 800542c:	eaf6ed7f 	.word	0xeaf6ed7f
 8005430:	02020200 	.word	0x02020200
 8005434:	01ff0000 	.word	0x01ff0000
 8005438:	01010280 	.word	0x01010280
 800543c:	5c001000 	.word	0x5c001000
 8005440:	ffff0000 	.word	0xffff0000
 8005444:	51008108 	.word	0x51008108
 8005448:	52004000 	.word	0x52004000

0800544c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8005450:	4b09      	ldr	r3, [pc, #36]	@ (8005478 <ExitRun0Mode+0x2c>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	4a08      	ldr	r2, [pc, #32]	@ (8005478 <ExitRun0Mode+0x2c>)
 8005456:	f043 0302 	orr.w	r3, r3, #2
 800545a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800545c:	bf00      	nop
 800545e:	4b06      	ldr	r3, [pc, #24]	@ (8005478 <ExitRun0Mode+0x2c>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0f9      	beq.n	800545e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800546a:	bf00      	nop
 800546c:	bf00      	nop
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	58024800 	.word	0x58024800

0800547c <TrxFSM_Init>:
#include "gkl_link.h"
#include "stm32h7xx_hal.h"
#include <string.h>

void TrxFSM_Init(TransactionFSM *fsm, uint8_t pump_id, PumpMgr *mgr, PumpProtoGKL *gkl)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	607a      	str	r2, [r7, #4]
 8005486:	603b      	str	r3, [r7, #0]
 8005488:	460b      	mov	r3, r1
 800548a:	72fb      	strb	r3, [r7, #11]
    if (!fsm) return;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d011      	beq.n	80054b6 <TrxFSM_Init+0x3a>
    memset(fsm, 0, sizeof(*fsm));
 8005492:	2228      	movs	r2, #40	@ 0x28
 8005494:	2100      	movs	r1, #0
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f013 fa8c 	bl	80189b4 <memset>
    fsm->pump_id = pump_id;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	7afa      	ldrb	r2, [r7, #11]
 80054a0:	701a      	strb	r2, [r3, #0]
    fsm->mgr = mgr;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	605a      	str	r2, [r3, #4]
    fsm->gkl = gkl;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	609a      	str	r2, [r3, #8]
    fsm->state = TRX_IDLE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	731a      	strb	r2, [r3, #12]
 80054b4:	e000      	b.n	80054b8 <TrxFSM_Init+0x3c>
    if (!fsm) return;
 80054b6:	bf00      	nop
}
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
	...

080054c0 <TrxFSM_Task>:

void TrxFSM_Task(TransactionFSM *fsm)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b092      	sub	sp, #72	@ 0x48
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || !fsm->mgr) return;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 80e6 	beq.w	800569c <TrxFSM_Task+0x1dc>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 80e1 	beq.w	800569c <TrxFSM_Task+0x1dc>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f000 80dc 	beq.w	800569c <TrxFSM_Task+0x1dc>
    
    uint32_t now = HAL_GetTick();
 80054e4:	f001 f964 	bl	80067b0 <HAL_GetTick>
 80054e8:	6478      	str	r0, [r7, #68]	@ 0x44
    GKL_Link *gkl = &fsm->gkl->link;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	643b      	str	r3, [r7, #64]	@ 0x40
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	4619      	mov	r1, r3
 80054fa:	4610      	mov	r0, r2
 80054fc:	f7fc ff6a 	bl	80023d4 <PumpMgr_GetConst>
 8005500:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (!dev) return;
 8005502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 80cb 	beq.w	80056a0 <TrxFSM_Task+0x1e0>
    
    /* Process GKL responses */
    if (GKL_HasResponse(gkl)) {
 800550a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800550c:	f7fb ff58 	bl	80013c0 <GKL_HasResponse>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d043      	beq.n	800559e <TrxFSM_Task+0xde>
        GKL_Frame resp;
        if (GKL_GetResponse(gkl, &resp)) {
 8005516:	f107 0320 	add.w	r3, r7, #32
 800551a:	4619      	mov	r1, r3
 800551c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800551e:	f7fb ff67 	bl	80013f0 <GKL_GetResponse>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d03a      	beq.n	800559e <TrxFSM_Task+0xde>
            if (resp.cmd == 'L') {
 8005528:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800552c:	2b4c      	cmp	r3, #76	@ 0x4c
 800552e:	d10f      	bne.n	8005550 <TrxFSM_Task+0x90>
                uint8_t nozzle;
                uint32_t volume_dL;
                if (PumpResp_ParseRealtimeVolume(&resp, &nozzle, &volume_dL)) {
 8005530:	f107 0218 	add.w	r2, r7, #24
 8005534:	f107 011f 	add.w	r1, r7, #31
 8005538:	f107 0320 	add.w	r3, r7, #32
 800553c:	4618      	mov	r0, r3
 800553e:	f7fd fe95 	bl	800326c <PumpResp_ParseRealtimeVolume>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d02a      	beq.n	800559e <TrxFSM_Task+0xde>
                    fsm->rt_volume_dL = volume_dL;
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	619a      	str	r2, [r3, #24]
 800554e:	e026      	b.n	800559e <TrxFSM_Task+0xde>
                }
            }
            else if (resp.cmd == 'R') {
 8005550:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005554:	2b52      	cmp	r3, #82	@ 0x52
 8005556:	d10f      	bne.n	8005578 <TrxFSM_Task+0xb8>
                uint8_t nozzle;
                uint32_t money;
                if (PumpResp_ParseRealtimeMoney(&resp, &nozzle, &money)) {
 8005558:	f107 0210 	add.w	r2, r7, #16
 800555c:	f107 0117 	add.w	r1, r7, #23
 8005560:	f107 0320 	add.w	r3, r7, #32
 8005564:	4618      	mov	r0, r3
 8005566:	f7fd feb5 	bl	80032d4 <PumpResp_ParseRealtimeMoney>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d016      	beq.n	800559e <TrxFSM_Task+0xde>
                    fsm->rt_money = money;
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	61da      	str	r2, [r3, #28]
 8005576:	e012      	b.n	800559e <TrxFSM_Task+0xde>
                }
            }
            else if (resp.cmd == 'C') {
 8005578:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800557c:	2b43      	cmp	r3, #67	@ 0x43
 800557e:	d10e      	bne.n	800559e <TrxFSM_Task+0xde>
                uint8_t nozzle;
                uint32_t totalizer_dL;
                if (PumpResp_ParseTotalizer(&resp, &nozzle, &totalizer_dL)) {
 8005580:	f107 0208 	add.w	r2, r7, #8
 8005584:	f107 010f 	add.w	r1, r7, #15
 8005588:	f107 0320 	add.w	r3, r7, #32
 800558c:	4618      	mov	r0, r3
 800558e:	f7fd fecf 	bl	8003330 <PumpResp_ParseTotalizer>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d002      	beq.n	800559e <TrxFSM_Task+0xde>
                    fsm->totalizer_dL = totalizer_dL;
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	621a      	str	r2, [r3, #32]
            }
        }
    }
    
    /* State machine transitions */
    switch (fsm->state) {
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	7b1b      	ldrb	r3, [r3, #12]
 80055a2:	2b06      	cmp	r3, #6
 80055a4:	f200 8089 	bhi.w	80056ba <TrxFSM_Task+0x1fa>
 80055a8:	a201      	add	r2, pc, #4	@ (adr r2, 80055b0 <TrxFSM_Task+0xf0>)
 80055aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ae:	bf00      	nop
 80055b0:	080055cd 	.word	0x080055cd
 80055b4:	080055f1 	.word	0x080055f1
 80055b8:	08005601 	.word	0x08005601
 80055bc:	08005619 	.word	0x08005619
 80055c0:	080056bb 	.word	0x080056bb
 80055c4:	08005657 	.word	0x08005657
 80055c8:	08005681 	.word	0x08005681
        case TRX_IDLE:
            /* Auto-cleanup: if pump shows S90 but we're idle, send N to close */
            if (dev->status == 9 && gkl->state == GKL_STATE_IDLE) {
 80055cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ce:	7d1b      	ldrb	r3, [r3, #20]
 80055d0:	2b09      	cmp	r3, #9
 80055d2:	d167      	bne.n	80056a4 <TrxFSM_Task+0x1e4>
 80055d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055d6:	791b      	ldrb	r3, [r3, #4]
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d162      	bne.n	80056a4 <TrxFSM_Task+0x1e4>
                PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr);
 80055de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055e0:	7b19      	ldrb	r1, [r3, #12]
 80055e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055e4:	7b5b      	ldrb	r3, [r3, #13]
 80055e6:	461a      	mov	r2, r3
 80055e8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80055ea:	f7fe fb6b 	bl	8003cc4 <PumpTrans_End>
            }
            break;
 80055ee:	e059      	b.n	80056a4 <TrxFSM_Task+0x1e4>
            
        case TRX_PRESET_SENT:
            if (dev->status == 3) {
 80055f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f2:	7d1b      	ldrb	r3, [r3, #20]
 80055f4:	2b03      	cmp	r3, #3
 80055f6:	d157      	bne.n	80056a8 <TrxFSM_Task+0x1e8>
                fsm->state = TRX_ARMED;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	731a      	strb	r2, [r3, #12]
            }
            break;
 80055fe:	e053      	b.n	80056a8 <TrxFSM_Task+0x1e8>
            
        case TRX_ARMED:
            if (dev->status == 4 || dev->status == 6) {
 8005600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005602:	7d1b      	ldrb	r3, [r3, #20]
 8005604:	2b04      	cmp	r3, #4
 8005606:	d003      	beq.n	8005610 <TrxFSM_Task+0x150>
 8005608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800560a:	7d1b      	ldrb	r3, [r3, #20]
 800560c:	2b06      	cmp	r3, #6
 800560e:	d14d      	bne.n	80056ac <TrxFSM_Task+0x1ec>
                fsm->state = TRX_DISPENSING;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2203      	movs	r2, #3
 8005614:	731a      	strb	r2, [r3, #12]
            }
            break;
 8005616:	e049      	b.n	80056ac <TrxFSM_Task+0x1ec>
            
        case TRX_DISPENSING:
            /* Poll realtime data every 500ms */
            if ((now - fsm->last_poll_ms) > 500 && gkl->state == GKL_STATE_IDLE) {
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005624:	d90f      	bls.n	8005646 <TrxFSM_Task+0x186>
 8005626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005628:	791b      	ldrb	r3, [r3, #4]
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10a      	bne.n	8005646 <TrxFSM_Task+0x186>
                fsm->last_poll_ms = now;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005634:	625a      	str	r2, [r3, #36]	@ 0x24
                PumpTrans_PollRealtimeVolume(gkl, dev->ctrl_addr, dev->slave_addr, 1);
 8005636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005638:	7b19      	ldrb	r1, [r3, #12]
 800563a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800563c:	7b5a      	ldrb	r2, [r3, #13]
 800563e:	2301      	movs	r3, #1
 8005640:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005642:	f7fe fb6f 	bl	8003d24 <PumpTrans_PollRealtimeVolume>
            }
            
            if (dev->status == 8) {
 8005646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005648:	7d1b      	ldrb	r3, [r3, #20]
 800564a:	2b08      	cmp	r3, #8
 800564c:	d130      	bne.n	80056b0 <TrxFSM_Task+0x1f0>
                fsm->state = TRX_COMPLETE;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2205      	movs	r2, #5
 8005652:	731a      	strb	r2, [r3, #12]
            }
            break;
 8005654:	e02c      	b.n	80056b0 <TrxFSM_Task+0x1f0>
            /* Waiting for resume or cancel */
            break;
            
        case TRX_COMPLETE:
            /* Auto-close on S90 (nozzle returned) */
            if (dev->status == 9 && gkl->state == GKL_STATE_IDLE) {
 8005656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005658:	7d1b      	ldrb	r3, [r3, #20]
 800565a:	2b09      	cmp	r3, #9
 800565c:	d12a      	bne.n	80056b4 <TrxFSM_Task+0x1f4>
 800565e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005660:	791b      	ldrb	r3, [r3, #4]
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b00      	cmp	r3, #0
 8005666:	d125      	bne.n	80056b4 <TrxFSM_Task+0x1f4>
                PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr);
 8005668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800566a:	7b19      	ldrb	r1, [r3, #12]
 800566c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800566e:	7b5b      	ldrb	r3, [r3, #13]
 8005670:	461a      	mov	r2, r3
 8005672:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005674:	f7fe fb26 	bl	8003cc4 <PumpTrans_End>
                fsm->state = TRX_CLOSING;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2206      	movs	r2, #6
 800567c:	731a      	strb	r2, [r3, #12]
            }
            break;
 800567e:	e019      	b.n	80056b4 <TrxFSM_Task+0x1f4>
            
        case TRX_CLOSING:
            if (dev->status == 1) {
 8005680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005682:	7d1b      	ldrb	r3, [r3, #20]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d117      	bne.n	80056b8 <TrxFSM_Task+0x1f8>
                fsm->state = TRX_IDLE;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	731a      	strb	r2, [r3, #12]
                fsm->rt_volume_dL = 0;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	619a      	str	r2, [r3, #24]
                fsm->rt_money = 0;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	61da      	str	r2, [r3, #28]
            }
            break;
 800569a:	e00d      	b.n	80056b8 <TrxFSM_Task+0x1f8>
    if (!fsm || !fsm->gkl || !fsm->mgr) return;
 800569c:	bf00      	nop
 800569e:	e00c      	b.n	80056ba <TrxFSM_Task+0x1fa>
    if (!dev) return;
 80056a0:	bf00      	nop
 80056a2:	e00a      	b.n	80056ba <TrxFSM_Task+0x1fa>
            break;
 80056a4:	bf00      	nop
 80056a6:	e008      	b.n	80056ba <TrxFSM_Task+0x1fa>
            break;
 80056a8:	bf00      	nop
 80056aa:	e006      	b.n	80056ba <TrxFSM_Task+0x1fa>
            break;
 80056ac:	bf00      	nop
 80056ae:	e004      	b.n	80056ba <TrxFSM_Task+0x1fa>
            break;
 80056b0:	bf00      	nop
 80056b2:	e002      	b.n	80056ba <TrxFSM_Task+0x1fa>
            break;
 80056b4:	bf00      	nop
 80056b6:	e000      	b.n	80056ba <TrxFSM_Task+0x1fa>
            break;
 80056b8:	bf00      	nop
    }
}
 80056ba:	3748      	adds	r7, #72	@ 0x48
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <TrxFSM_StartVolume>:

bool TrxFSM_StartVolume(TransactionFSM *fsm, uint32_t volume_dL)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af02      	add	r7, sp, #8
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d007      	beq.n	80056e0 <TrxFSM_StartVolume+0x20>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <TrxFSM_StartVolume+0x20>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	7b1b      	ldrb	r3, [r3, #12]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <TrxFSM_StartVolume+0x24>
 80056e0:	2300      	movs	r3, #0
 80056e2:	e03c      	b.n	800575e <TrxFSM_StartVolume+0x9e>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	781b      	ldrb	r3, [r3, #0]
 80056ec:	4619      	mov	r1, r3
 80056ee:	4610      	mov	r0, r2
 80056f0:	f7fc fe70 	bl	80023d4 <PumpMgr_GetConst>
 80056f4:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d101      	bne.n	8005700 <TrxFSM_StartVolume+0x40>
 80056fc:	2300      	movs	r3, #0
 80056fe:	e02e      	b.n	800575e <TrxFSM_StartVolume+0x9e>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	791b      	ldrb	r3, [r3, #4]
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <TrxFSM_StartVolume+0x54>
 8005710:	2300      	movs	r3, #0
 8005712:	e024      	b.n	800575e <TrxFSM_StartVolume+0x9e>
    
    fsm->preset_volume_dL = volume_dL;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	611a      	str	r2, [r3, #16]
    fsm->rt_volume_dL = 0;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	61da      	str	r2, [r3, #28]
    
    if (PumpTrans_PresetVolume(gkl, dev->ctrl_addr, dev->slave_addr, 1, volume_dL, dev->price)) {
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	7b19      	ldrb	r1, [r3, #12]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	7b5a      	ldrb	r2, [r3, #13]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	b29b      	uxth	r3, r3
 8005734:	9301      	str	r3, [sp, #4]
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	2301      	movs	r3, #1
 800573c:	68b8      	ldr	r0, [r7, #8]
 800573e:	f7fe f9c9 	bl	8003ad4 <PumpTrans_PresetVolume>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d009      	beq.n	800575c <TrxFSM_StartVolume+0x9c>
        fsm->state = TRX_PRESET_SENT;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 800574e:	f001 f82f 	bl	80067b0 <HAL_GetTick>
 8005752:	4602      	mov	r2, r0
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 8005758:	2301      	movs	r3, #1
 800575a:	e000      	b.n	800575e <TrxFSM_StartVolume+0x9e>
    }
    return false;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <TrxFSM_StartMoney>:

bool TrxFSM_StartMoney(TransactionFSM *fsm, uint32_t money)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b086      	sub	sp, #24
 800576a:	af02      	add	r7, sp, #8
 800576c:	6078      	str	r0, [r7, #4]
 800576e:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d007      	beq.n	8005786 <TrxFSM_StartMoney+0x20>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d003      	beq.n	8005786 <TrxFSM_StartMoney+0x20>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	7b1b      	ldrb	r3, [r3, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <TrxFSM_StartMoney+0x24>
 8005786:	2300      	movs	r3, #0
 8005788:	e03c      	b.n	8005804 <TrxFSM_StartMoney+0x9e>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	4619      	mov	r1, r3
 8005794:	4610      	mov	r0, r2
 8005796:	f7fc fe1d 	bl	80023d4 <PumpMgr_GetConst>
 800579a:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <TrxFSM_StartMoney+0x40>
 80057a2:	2300      	movs	r3, #0
 80057a4:	e02e      	b.n	8005804 <TrxFSM_StartMoney+0x9e>
    
    GKL_Link *gkl = &fsm->gkl->link;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	791b      	ldrb	r3, [r3, #4]
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <TrxFSM_StartMoney+0x54>
 80057b6:	2300      	movs	r3, #0
 80057b8:	e024      	b.n	8005804 <TrxFSM_StartMoney+0x9e>
    
    fsm->preset_money = money;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	615a      	str	r2, [r3, #20]
    fsm->rt_volume_dL = 0;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	61da      	str	r2, [r3, #28]
    
    if (PumpTrans_PresetMoney(gkl, dev->ctrl_addr, dev->slave_addr, 1, money, dev->price)) {
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	7b19      	ldrb	r1, [r3, #12]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	7b5a      	ldrb	r2, [r3, #13]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	b29b      	uxth	r3, r3
 80057da:	9301      	str	r3, [sp, #4]
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	2301      	movs	r3, #1
 80057e2:	68b8      	ldr	r0, [r7, #8]
 80057e4:	f7fe f9c5 	bl	8003b72 <PumpTrans_PresetMoney>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d009      	beq.n	8005802 <TrxFSM_StartMoney+0x9c>
        fsm->state = TRX_PRESET_SENT;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2201      	movs	r2, #1
 80057f2:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 80057f4:	f000 ffdc 	bl	80067b0 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 80057fe:	2301      	movs	r3, #1
 8005800:	e000      	b.n	8005804 <TrxFSM_StartMoney+0x9e>
    }
    return false;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <TrxFSM_Pause>:

bool TrxFSM_Pause(TransactionFSM *fsm)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_DISPENSING) return false;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d007      	beq.n	800582a <TrxFSM_Pause+0x1e>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d003      	beq.n	800582a <TrxFSM_Pause+0x1e>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	7b1b      	ldrb	r3, [r3, #12]
 8005826:	2b03      	cmp	r3, #3
 8005828:	d001      	beq.n	800582e <TrxFSM_Pause+0x22>
 800582a:	2300      	movs	r3, #0
 800582c:	e028      	b.n	8005880 <TrxFSM_Pause+0x74>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	4619      	mov	r1, r3
 8005838:	4610      	mov	r0, r2
 800583a:	f7fc fdcb 	bl	80023d4 <PumpMgr_GetConst>
 800583e:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <TrxFSM_Pause+0x3e>
 8005846:	2300      	movs	r3, #0
 8005848:	e01a      	b.n	8005880 <TrxFSM_Pause+0x74>
    
    GKL_Link *gkl = &fsm->gkl->link;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	791b      	ldrb	r3, [r3, #4]
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <TrxFSM_Pause+0x52>
 800585a:	2300      	movs	r3, #0
 800585c:	e010      	b.n	8005880 <TrxFSM_Pause+0x74>
    
    if (PumpTrans_Stop(gkl, dev->ctrl_addr, dev->slave_addr)) {
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	7b19      	ldrb	r1, [r3, #12]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	7b5b      	ldrb	r3, [r3, #13]
 8005866:	461a      	mov	r2, r3
 8005868:	68b8      	ldr	r0, [r7, #8]
 800586a:	f7fe f9cb 	bl	8003c04 <PumpTrans_Stop>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d004      	beq.n	800587e <TrxFSM_Pause+0x72>
        fsm->state = TRX_PAUSED;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2204      	movs	r2, #4
 8005878:	731a      	strb	r2, [r3, #12]
        return true;
 800587a:	2301      	movs	r3, #1
 800587c:	e000      	b.n	8005880 <TrxFSM_Pause+0x74>
    }
    return false;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <TrxFSM_Resume>:

bool TrxFSM_Resume(TransactionFSM *fsm)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_PAUSED) return false;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d007      	beq.n	80058a6 <TrxFSM_Resume+0x1e>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <TrxFSM_Resume+0x1e>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	7b1b      	ldrb	r3, [r3, #12]
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d001      	beq.n	80058aa <TrxFSM_Resume+0x22>
 80058a6:	2300      	movs	r3, #0
 80058a8:	e028      	b.n	80058fc <TrxFSM_Resume+0x74>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685a      	ldr	r2, [r3, #4]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	4619      	mov	r1, r3
 80058b4:	4610      	mov	r0, r2
 80058b6:	f7fc fd8d 	bl	80023d4 <PumpMgr_GetConst>
 80058ba:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <TrxFSM_Resume+0x3e>
 80058c2:	2300      	movs	r3, #0
 80058c4:	e01a      	b.n	80058fc <TrxFSM_Resume+0x74>
    
    GKL_Link *gkl = &fsm->gkl->link;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	791b      	ldrb	r3, [r3, #4]
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <TrxFSM_Resume+0x52>
 80058d6:	2300      	movs	r3, #0
 80058d8:	e010      	b.n	80058fc <TrxFSM_Resume+0x74>
    
    if (PumpTrans_Resume(gkl, dev->ctrl_addr, dev->slave_addr)) {
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	7b19      	ldrb	r1, [r3, #12]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	7b5b      	ldrb	r3, [r3, #13]
 80058e2:	461a      	mov	r2, r3
 80058e4:	68b8      	ldr	r0, [r7, #8]
 80058e6:	f7fe f9bd 	bl	8003c64 <PumpTrans_Resume>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d004      	beq.n	80058fa <TrxFSM_Resume+0x72>
        fsm->state = TRX_DISPENSING;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2203      	movs	r2, #3
 80058f4:	731a      	strb	r2, [r3, #12]
        return true;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e000      	b.n	80058fc <TrxFSM_Resume+0x74>
    }
    return false;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <TrxFSM_Cancel>:

bool TrxFSM_Cancel(TransactionFSM *fsm)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl) return false;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <TrxFSM_Cancel+0x16>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <TrxFSM_Cancel+0x1a>
 800591a:	2300      	movs	r3, #0
 800591c:	e045      	b.n	80059aa <TrxFSM_Cancel+0xa6>
    
    if (fsm->state == TRX_IDLE || fsm->state == TRX_CLOSING) return false;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	7b1b      	ldrb	r3, [r3, #12]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <TrxFSM_Cancel+0x2a>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	7b1b      	ldrb	r3, [r3, #12]
 800592a:	2b06      	cmp	r3, #6
 800592c:	d101      	bne.n	8005932 <TrxFSM_Cancel+0x2e>
 800592e:	2300      	movs	r3, #0
 8005930:	e03b      	b.n	80059aa <TrxFSM_Cancel+0xa6>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	4619      	mov	r1, r3
 800593c:	4610      	mov	r0, r2
 800593e:	f7fc fd49 	bl	80023d4 <PumpMgr_GetConst>
 8005942:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <TrxFSM_Cancel+0x4a>
 800594a:	2300      	movs	r3, #0
 800594c:	e02d      	b.n	80059aa <TrxFSM_Cancel+0xa6>
    
    GKL_Link *gkl = &fsm->gkl->link;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	791b      	ldrb	r3, [r3, #4]
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d001      	beq.n	8005962 <TrxFSM_Cancel+0x5e>
 800595e:	2300      	movs	r3, #0
 8005960:	e023      	b.n	80059aa <TrxFSM_Cancel+0xa6>
    
    if (fsm->state == TRX_PRESET_SENT || fsm->state == TRX_ARMED) {
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	7b1b      	ldrb	r3, [r3, #12]
 8005966:	2b01      	cmp	r3, #1
 8005968:	d003      	beq.n	8005972 <TrxFSM_Cancel+0x6e>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	7b1b      	ldrb	r3, [r3, #12]
 800596e:	2b02      	cmp	r3, #2
 8005970:	d10a      	bne.n	8005988 <TrxFSM_Cancel+0x84>
        fsm->state = TRX_IDLE;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	731a      	strb	r2, [r3, #12]
        fsm->rt_volume_dL = 0;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	619a      	str	r2, [r3, #24]
        fsm->rt_money = 0;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	61da      	str	r2, [r3, #28]
        return true;
 8005984:	2301      	movs	r3, #1
 8005986:	e010      	b.n	80059aa <TrxFSM_Cancel+0xa6>
    }
    
    if (PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr)) {
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	7b19      	ldrb	r1, [r3, #12]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	7b5b      	ldrb	r3, [r3, #13]
 8005990:	461a      	mov	r2, r3
 8005992:	68b8      	ldr	r0, [r7, #8]
 8005994:	f7fe f996 	bl	8003cc4 <PumpTrans_End>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d004      	beq.n	80059a8 <TrxFSM_Cancel+0xa4>
        fsm->state = TRX_CLOSING;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2206      	movs	r2, #6
 80059a2:	731a      	strb	r2, [r3, #12]
        return true;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e000      	b.n	80059aa <TrxFSM_Cancel+0xa6>
    }
    return false;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <TrxFSM_GetState>:

TrxState TrxFSM_GetState(TransactionFSM *fsm)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->state : TRX_IDLE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d002      	beq.n	80059c6 <TrxFSM_GetState+0x14>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	7b1b      	ldrb	r3, [r3, #12]
 80059c4:	e000      	b.n	80059c8 <TrxFSM_GetState+0x16>
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <TrxFSM_GetRealtimeVolume>:

uint32_t TrxFSM_GetRealtimeVolume(TransactionFSM *fsm)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_volume_dL : 0;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d002      	beq.n	80059e8 <TrxFSM_GetRealtimeVolume+0x14>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	e000      	b.n	80059ea <TrxFSM_GetRealtimeVolume+0x16>
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <TrxFSM_GetRealtimeMoney>:

uint32_t TrxFSM_GetRealtimeMoney(TransactionFSM *fsm)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_money : 0;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d002      	beq.n	8005a0a <TrxFSM_GetRealtimeMoney+0x14>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	e000      	b.n	8005a0c <TrxFSM_GetRealtimeMoney+0x16>
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <ui_clear>:
#define KEY_PRI   ('D')
#define KEY_RES   ('E')
#define KEY_ESC   ('F')
#define KEY_OK    ('K')

static void ui_clear(void) { SSD1309_Fill(0); }
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	2000      	movs	r0, #0
 8005a1e:	f7fe ff2d 	bl	800487c <SSD1309_Fill>
 8005a22:	bf00      	nop
 8005a24:	bd80      	pop	{r7, pc}

08005a26 <ui_line>:

static void ui_line(uint8_t row, const char *text)
{
 8005a26:	b580      	push	{r7, lr}
 8005a28:	b082      	sub	sp, #8
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	6039      	str	r1, [r7, #0]
 8005a30:	71fb      	strb	r3, [r7, #7]
    SSD1309_SetCursor(0, row * 8);
 8005a32:	79fb      	ldrb	r3, [r7, #7]
 8005a34:	00db      	lsls	r3, r3, #3
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	4619      	mov	r1, r3
 8005a3a:	2000      	movs	r0, #0
 8005a3c:	f7fe ff90 	bl	8004960 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 8005a40:	2101      	movs	r1, #1
 8005a42:	6838      	ldr	r0, [r7, #0]
 8005a44:	f7ff f838 	bl	8004ab8 <SSD1309_WriteString>
}
 8005a48:	bf00      	nop
 8005a4a:	3708      	adds	r7, #8
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <format_volume>:

static void format_volume(uint32_t volume_dL, char *buf, size_t len)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b088      	sub	sp, #32
 8005a54:	af02      	add	r7, sp, #8
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
    uint32_t liters = volume_dL / 10;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	4a0e      	ldr	r2, [pc, #56]	@ (8005a98 <format_volume+0x48>)
 8005a60:	fba2 2303 	umull	r2, r3, r2, r3
 8005a64:	08db      	lsrs	r3, r3, #3
 8005a66:	617b      	str	r3, [r7, #20]
    uint32_t frac = volume_dL % 10;
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005a98 <format_volume+0x48>)
 8005a6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005a70:	08d9      	lsrs	r1, r3, #3
 8005a72:	460b      	mov	r3, r1
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	440b      	add	r3, r1
 8005a78:	005b      	lsls	r3, r3, #1
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	613b      	str	r3, [r7, #16]
    snprintf(buf, len, "%03lu.%01lu", (unsigned long)liters, (unsigned long)frac);
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	4a05      	ldr	r2, [pc, #20]	@ (8005a9c <format_volume+0x4c>)
 8005a86:	6879      	ldr	r1, [r7, #4]
 8005a88:	68b8      	ldr	r0, [r7, #8]
 8005a8a:	f012 ff3b 	bl	8018904 <sniprintf>
}
 8005a8e:	bf00      	nop
 8005a90:	3718      	adds	r7, #24
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	cccccccd 	.word	0xcccccccd
 8005a9c:	080195a4 	.word	0x080195a4

08005aa0 <ui_get_fsm>:

static TransactionFSM* ui_get_fsm(UI_Context *ui)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
    return (ui->active_pump_id == 1) ? ui->trk1_fsm : ui->trk2_fsm;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	7b5b      	ldrb	r3, [r3, #13]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d102      	bne.n	8005ab6 <ui_get_fsm+0x16>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	e001      	b.n	8005aba <ui_get_fsm+0x1a>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685b      	ldr	r3, [r3, #4]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
	...

08005ac8 <ui_render_home>:

/* ========== HOME SCREEN ========== */
static void ui_render_home(UI_Context *ui)
{
 8005ac8:	b5b0      	push	{r4, r5, r7, lr}
 8005aca:	b092      	sub	sp, #72	@ 0x48
 8005acc:	af04      	add	r7, sp, #16
 8005ace:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005ad0:	f7ff ffa2 	bl	8005a18 <ui_clear>
    
    char line[17];
    uint8_t row = 0;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    
    for (uint8_t i = 0; i < 2; i++) {
 8005ada:	2300      	movs	r3, #0
 8005adc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8005ae0:	e0d3      	b.n	8005c8a <ui_render_home+0x1c2>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 8005ae2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d102      	bne.n	8005af0 <ui_render_home+0x28>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	e001      	b.n	8005af4 <ui_render_home+0x2c>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	633b      	str	r3, [r7, #48]	@ 0x30
        if (!fsm) continue;
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 80c0 	beq.w	8005c7e <ui_render_home+0x1b6>
        
        uint8_t trk_id = i + 1;
 8005afe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005b02:	3301      	adds	r3, #1
 8005b04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        char sel = (ui->active_pump_id == trk_id) ? '>' : ' ';
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	7b5b      	ldrb	r3, [r3, #13]
 8005b0c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d101      	bne.n	8005b18 <ui_render_home+0x50>
 8005b14:	233e      	movs	r3, #62	@ 0x3e
 8005b16:	e000      	b.n	8005b1a <ui_render_home+0x52>
 8005b18:	2320      	movs	r3, #32
 8005b1a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        char pause = ' ';
 8005b1e:	2320      	movs	r3, #32
 8005b20:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        char active = ' ';
 8005b24:	2320      	movs	r3, #32
 8005b26:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        
        TrxState state = TrxFSM_GetState(fsm);
 8005b2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b2c:	f7ff ff41 	bl	80059b2 <TrxFSM_GetState>
 8005b30:	4603      	mov	r3, r0
 8005b32:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        
        if (state == TRX_COMPLETE) {
 8005b36:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b3a:	2b05      	cmp	r3, #5
 8005b3c:	d10d      	bne.n	8005b5a <ui_render_home+0x92>
            active = ui->blink_state ? '!' : ' ';
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <ui_render_home+0x84>
 8005b48:	2321      	movs	r3, #33	@ 0x21
 8005b4a:	e000      	b.n	8005b4e <ui_render_home+0x86>
 8005b4c:	2320      	movs	r3, #32
 8005b4e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            pause = '*';
 8005b52:	232a      	movs	r3, #42	@ 0x2a
 8005b54:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8005b58:	e011      	b.n	8005b7e <ui_render_home+0xb6>
        } else if (state == TRX_PAUSED) {
 8005b5a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	d106      	bne.n	8005b70 <ui_render_home+0xa8>
            pause = 'P';
 8005b62:	2350      	movs	r3, #80	@ 0x50
 8005b64:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            active = '*';
 8005b68:	232a      	movs	r3, #42	@ 0x2a
 8005b6a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8005b6e:	e006      	b.n	8005b7e <ui_render_home+0xb6>
        } else if (state >= TRX_ARMED) {
 8005b70:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d902      	bls.n	8005b7e <ui_render_home+0xb6>
            active = '*';
 8005b78:	232a      	movs	r3, #42	@ 0x2a
 8005b7a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }
        
        if (state != TRX_IDLE) {
 8005b7e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d063      	beq.n	8005c4e <ui_render_home+0x186>
            const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, trk_id);
 8005b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005b8e:	4611      	mov	r1, r2
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7fc fc1f 	bl	80023d4 <PumpMgr_GetConst>
 8005b96:	62b8      	str	r0, [r7, #40]	@ 0x28
            uint16_t price = dev ? dev->price : 0;
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <ui_render_home+0xde>
 8005b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	e000      	b.n	8005ba8 <ui_render_home+0xe0>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	84fb      	strh	r3, [r7, #38]	@ 0x26
            
            snprintf(line, sizeof(line), "%c%c%cTRK%u: P%04u", sel, pause, active, trk_id, price);
 8005baa:	f897 502e 	ldrb.w	r5, [r7, #46]	@ 0x2e
 8005bae:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005bb2:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8005bb6:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8005bba:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8005bbc:	f107 0414 	add.w	r4, r7, #20
 8005bc0:	9003      	str	r0, [sp, #12]
 8005bc2:	9102      	str	r1, [sp, #8]
 8005bc4:	9201      	str	r2, [sp, #4]
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	462b      	mov	r3, r5
 8005bca:	4a35      	ldr	r2, [pc, #212]	@ (8005ca0 <ui_render_home+0x1d8>)
 8005bcc:	2111      	movs	r1, #17
 8005bce:	4620      	mov	r0, r4
 8005bd0:	f012 fe98 	bl	8018904 <sniprintf>
            ui_line(row++, line);
 8005bd4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005bd8:	1c5a      	adds	r2, r3, #1
 8005bda:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005bde:	f107 0214 	add.w	r2, r7, #20
 8005be2:	4611      	mov	r1, r2
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7ff ff1e 	bl	8005a26 <ui_line>
            
            char vol_str[12];
            format_volume(TrxFSM_GetRealtimeVolume(fsm), vol_str, sizeof(vol_str));
 8005bea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bec:	f7ff fef2 	bl	80059d4 <TrxFSM_GetRealtimeVolume>
 8005bf0:	f107 0308 	add.w	r3, r7, #8
 8005bf4:	220c      	movs	r2, #12
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	f7ff ff2a 	bl	8005a50 <format_volume>
            snprintf(line, sizeof(line), "  L: %s", vol_str);
 8005bfc:	f107 0308 	add.w	r3, r7, #8
 8005c00:	f107 0014 	add.w	r0, r7, #20
 8005c04:	4a27      	ldr	r2, [pc, #156]	@ (8005ca4 <ui_render_home+0x1dc>)
 8005c06:	2111      	movs	r1, #17
 8005c08:	f012 fe7c 	bl	8018904 <sniprintf>
            ui_line(row++, line);
 8005c0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c10:	1c5a      	adds	r2, r3, #1
 8005c12:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005c16:	f107 0214 	add.w	r2, r7, #20
 8005c1a:	4611      	mov	r1, r2
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7ff ff02 	bl	8005a26 <ui_line>
            
            snprintf(line, sizeof(line), "  P: %06lu", (unsigned long)TrxFSM_GetRealtimeMoney(fsm));
 8005c22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c24:	f7ff fee7 	bl	80059f6 <TrxFSM_GetRealtimeMoney>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	f107 0014 	add.w	r0, r7, #20
 8005c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ca8 <ui_render_home+0x1e0>)
 8005c30:	2111      	movs	r1, #17
 8005c32:	f012 fe67 	bl	8018904 <sniprintf>
            ui_line(row++, line);
 8005c36:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c3a:	1c5a      	adds	r2, r3, #1
 8005c3c:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005c40:	f107 0214 	add.w	r2, r7, #20
 8005c44:	4611      	mov	r1, r2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7ff feed 	bl	8005a26 <ui_line>
 8005c4c:	e018      	b.n	8005c80 <ui_render_home+0x1b8>
        } else {
            snprintf(line, sizeof(line), "%cTRK%u", sel, trk_id);
 8005c4e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005c52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c56:	f107 0014 	add.w	r0, r7, #20
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	4a13      	ldr	r2, [pc, #76]	@ (8005cac <ui_render_home+0x1e4>)
 8005c60:	2111      	movs	r1, #17
 8005c62:	f012 fe4f 	bl	8018904 <sniprintf>
            ui_line(row++, line);
 8005c66:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005c70:	f107 0214 	add.w	r2, r7, #20
 8005c74:	4611      	mov	r1, r2
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff fed5 	bl	8005a26 <ui_line>
 8005c7c:	e000      	b.n	8005c80 <ui_render_home+0x1b8>
        if (!fsm) continue;
 8005c7e:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 8005c80:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005c84:	3301      	adds	r3, #1
 8005c86:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8005c8a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	f67f af27 	bls.w	8005ae2 <ui_render_home+0x1a>
        }
    }
    
    SSD1309_UpdateScreen();
 8005c94:	f7fe fe0a 	bl	80048ac <SSD1309_UpdateScreen>
}
 8005c98:	bf00      	nop
 8005c9a:	3738      	adds	r7, #56	@ 0x38
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8005ca0:	080195b0 	.word	0x080195b0
 8005ca4:	080195c4 	.word	0x080195c4
 8005ca8:	080195cc 	.word	0x080195cc
 8005cac:	080195d8 	.word	0x080195d8

08005cb0 <ui_handle_home>:

static bool ui_handle_home(UI_Context *ui, char key)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08a      	sub	sp, #40	@ 0x28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	460b      	mov	r3, r1
 8005cba:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_TIM) {
 8005cbc:	78fb      	ldrb	r3, [r7, #3]
 8005cbe:	2b42      	cmp	r3, #66	@ 0x42
 8005cc0:	d104      	bne.n	8005ccc <ui_handle_home+0x1c>
        ui->active_pump_id = 1;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	735a      	strb	r2, [r3, #13]
        return true;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e0a1      	b.n	8005e10 <ui_handle_home+0x160>
    }
    else if (key == KEY_SEL) {
 8005ccc:	78fb      	ldrb	r3, [r7, #3]
 8005cce:	2b43      	cmp	r3, #67	@ 0x43
 8005cd0:	d104      	bne.n	8005cdc <ui_handle_home+0x2c>
        ui->active_pump_id = 2;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2202      	movs	r2, #2
 8005cd6:	735a      	strb	r2, [r3, #13]
        return true;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e099      	b.n	8005e10 <ui_handle_home+0x160>
    }
    else if (key == KEY_PRI) {
 8005cdc:	78fb      	ldrb	r3, [r7, #3]
 8005cde:	2b44      	cmp	r3, #68	@ 0x44
 8005ce0:	d107      	bne.n	8005cf2 <ui_handle_home+0x42>
        ui->selected_mode = 0;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	75da      	strb	r2, [r3, #23]
        ui->screen = UI_SCREEN_SELECT_MODE;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	731a      	strb	r2, [r3, #12]
        return true;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e08e      	b.n	8005e10 <ui_handle_home+0x160>
    }
    else if (key == KEY_TOT) {
 8005cf2:	78fb      	ldrb	r3, [r7, #3]
 8005cf4:	2b41      	cmp	r3, #65	@ 0x41
 8005cf6:	d14e      	bne.n	8005d96 <ui_handle_home+0xe6>
        ui->screen = UI_SCREEN_TOTALIZER;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2204      	movs	r2, #4
 8005cfc:	731a      	strb	r2, [r3, #12]
        
        /* Request totalizers */
        if (ui->trk1_fsm && ui->trk1_fsm->gkl) {
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d020      	beq.n	8005d48 <ui_handle_home+0x98>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d01b      	beq.n	8005d48 <ui_handle_home+0x98>
            GKL_Link *gkl = &ui->trk1_fsm->gkl->link;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	61bb      	str	r3, [r7, #24]
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk1_fsm->mgr, 1);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	2101      	movs	r1, #1
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fc fb57 	bl	80023d4 <PumpMgr_GetConst>
 8005d26:	6178      	str	r0, [r7, #20]
            if (dev && gkl->state == GKL_STATE_IDLE) {
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00c      	beq.n	8005d48 <ui_handle_home+0x98>
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	791b      	ldrb	r3, [r3, #4]
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d107      	bne.n	8005d48 <ui_handle_home+0x98>
                PumpTrans_ReadTotalizer(gkl, dev->ctrl_addr, dev->slave_addr, 0);
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	7b19      	ldrb	r1, [r3, #12]
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	7b5a      	ldrb	r2, [r3, #13]
 8005d40:	2300      	movs	r3, #0
 8005d42:	69b8      	ldr	r0, [r7, #24]
 8005d44:	f7fe f827 	bl	8003d96 <PumpTrans_ReadTotalizer>
            }
        }
        if (ui->trk2_fsm && ui->trk2_fsm->gkl) {
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d020      	beq.n	8005d92 <ui_handle_home+0xe2>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d01b      	beq.n	8005d92 <ui_handle_home+0xe2>
            GKL_Link *gkl = &ui->trk2_fsm->gkl->link;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	613b      	str	r3, [r7, #16]
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk2_fsm->mgr, 2);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	2102      	movs	r1, #2
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fc fb32 	bl	80023d4 <PumpMgr_GetConst>
 8005d70:	60f8      	str	r0, [r7, #12]
            if (dev && gkl->state == GKL_STATE_IDLE) {
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d00c      	beq.n	8005d92 <ui_handle_home+0xe2>
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	791b      	ldrb	r3, [r3, #4]
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d107      	bne.n	8005d92 <ui_handle_home+0xe2>
                PumpTrans_ReadTotalizer(gkl, dev->ctrl_addr, dev->slave_addr, 0);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	7b19      	ldrb	r1, [r3, #12]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	7b5a      	ldrb	r2, [r3, #13]
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	6938      	ldr	r0, [r7, #16]
 8005d8e:	f7fe f802 	bl	8003d96 <PumpTrans_ReadTotalizer>
            }
        }
        return true;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e03c      	b.n	8005e10 <ui_handle_home+0x160>
    }
    else if (key == KEY_RES) {
 8005d96:	78fb      	ldrb	r3, [r7, #3]
 8005d98:	2b45      	cmp	r3, #69	@ 0x45
 8005d9a:	d123      	bne.n	8005de4 <ui_handle_home+0x134>
        TransactionFSM *fsm = ui_get_fsm(ui);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7ff fe7f 	bl	8005aa0 <ui_get_fsm>
 8005da2:	6238      	str	r0, [r7, #32]
        if (fsm) {
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d01a      	beq.n	8005de0 <ui_handle_home+0x130>
            TrxState state = TrxFSM_GetState(fsm);
 8005daa:	6a38      	ldr	r0, [r7, #32]
 8005dac:	f7ff fe01 	bl	80059b2 <TrxFSM_GetState>
 8005db0:	4603      	mov	r3, r0
 8005db2:	77fb      	strb	r3, [r7, #31]
            if (state == TRX_DISPENSING) {
 8005db4:	7ffb      	ldrb	r3, [r7, #31]
 8005db6:	2b03      	cmp	r3, #3
 8005db8:	d103      	bne.n	8005dc2 <ui_handle_home+0x112>
                TrxFSM_Pause(fsm);
 8005dba:	6a38      	ldr	r0, [r7, #32]
 8005dbc:	f7ff fd26 	bl	800580c <TrxFSM_Pause>
 8005dc0:	e00e      	b.n	8005de0 <ui_handle_home+0x130>
            }
            else if (state == TRX_PAUSED || state == TRX_COMPLETE || 
 8005dc2:	7ffb      	ldrb	r3, [r7, #31]
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d008      	beq.n	8005dda <ui_handle_home+0x12a>
 8005dc8:	7ffb      	ldrb	r3, [r7, #31]
 8005dca:	2b05      	cmp	r3, #5
 8005dcc:	d005      	beq.n	8005dda <ui_handle_home+0x12a>
 8005dce:	7ffb      	ldrb	r3, [r7, #31]
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d002      	beq.n	8005dda <ui_handle_home+0x12a>
                     state == TRX_ARMED || state == TRX_PRESET_SENT) {
 8005dd4:	7ffb      	ldrb	r3, [r7, #31]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d102      	bne.n	8005de0 <ui_handle_home+0x130>
                TrxFSM_Cancel(fsm);
 8005dda:	6a38      	ldr	r0, [r7, #32]
 8005ddc:	f7ff fd92 	bl	8005904 <TrxFSM_Cancel>
            }
        }
        return true;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e015      	b.n	8005e10 <ui_handle_home+0x160>
    }
    else if (key == KEY_OK) {
 8005de4:	78fb      	ldrb	r3, [r7, #3]
 8005de6:	2b4b      	cmp	r3, #75	@ 0x4b
 8005de8:	d111      	bne.n	8005e0e <ui_handle_home+0x15e>
        TransactionFSM *fsm = ui_get_fsm(ui);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7ff fe58 	bl	8005aa0 <ui_get_fsm>
 8005df0:	6278      	str	r0, [r7, #36]	@ 0x24
        if (fsm && TrxFSM_GetState(fsm) == TRX_PAUSED) {
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d008      	beq.n	8005e0a <ui_handle_home+0x15a>
 8005df8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005dfa:	f7ff fdda 	bl	80059b2 <TrxFSM_GetState>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b04      	cmp	r3, #4
 8005e02:	d102      	bne.n	8005e0a <ui_handle_home+0x15a>
            TrxFSM_Resume(fsm);
 8005e04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e06:	f7ff fd3f 	bl	8005888 <TrxFSM_Resume>
        }
        return true;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e000      	b.n	8005e10 <ui_handle_home+0x160>
    }
    return false;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3728      	adds	r7, #40	@ 0x28
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <ui_render_select_mode>:

/* ========== SELECT MODE ========== */
static void ui_render_select_mode(UI_Context *ui)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b088      	sub	sp, #32
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005e20:	f7ff fdfa 	bl	8005a18 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MODE", ui->active_pump_id);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	7b5b      	ldrb	r3, [r3, #13]
 8005e28:	f107 000c 	add.w	r0, r7, #12
 8005e2c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea8 <ui_render_select_mode+0x90>)
 8005e2e:	2111      	movs	r1, #17
 8005e30:	f012 fd68 	bl	8018904 <sniprintf>
    ui_line(0, line);
 8005e34:	f107 030c 	add.w	r3, r7, #12
 8005e38:	4619      	mov	r1, r3
 8005e3a:	2000      	movs	r0, #0
 8005e3c:	f7ff fdf3 	bl	8005a26 <ui_line>
    ui_line(1, "");
 8005e40:	491a      	ldr	r1, [pc, #104]	@ (8005eac <ui_render_select_mode+0x94>)
 8005e42:	2001      	movs	r0, #1
 8005e44:	f7ff fdef 	bl	8005a26 <ui_line>
    ui_line(2, (ui->selected_mode == 0) ? ">L: LITERS" : " L: LITERS");
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	7ddb      	ldrb	r3, [r3, #23]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <ui_render_select_mode+0x3c>
 8005e50:	4b17      	ldr	r3, [pc, #92]	@ (8005eb0 <ui_render_select_mode+0x98>)
 8005e52:	e000      	b.n	8005e56 <ui_render_select_mode+0x3e>
 8005e54:	4b17      	ldr	r3, [pc, #92]	@ (8005eb4 <ui_render_select_mode+0x9c>)
 8005e56:	4619      	mov	r1, r3
 8005e58:	2002      	movs	r0, #2
 8005e5a:	f7ff fde4 	bl	8005a26 <ui_line>
    ui_line(3, (ui->selected_mode == 1) ? ">P: MONEY"  : " P: MONEY");
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	7ddb      	ldrb	r3, [r3, #23]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d101      	bne.n	8005e6a <ui_render_select_mode+0x52>
 8005e66:	4b14      	ldr	r3, [pc, #80]	@ (8005eb8 <ui_render_select_mode+0xa0>)
 8005e68:	e000      	b.n	8005e6c <ui_render_select_mode+0x54>
 8005e6a:	4b14      	ldr	r3, [pc, #80]	@ (8005ebc <ui_render_select_mode+0xa4>)
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	2003      	movs	r0, #3
 8005e70:	f7ff fdd9 	bl	8005a26 <ui_line>
    ui_line(4, (ui->selected_mode == 2) ? ">F: FULL"   : " F: FULL");
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	7ddb      	ldrb	r3, [r3, #23]
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d101      	bne.n	8005e80 <ui_render_select_mode+0x68>
 8005e7c:	4b10      	ldr	r3, [pc, #64]	@ (8005ec0 <ui_render_select_mode+0xa8>)
 8005e7e:	e000      	b.n	8005e82 <ui_render_select_mode+0x6a>
 8005e80:	4b10      	ldr	r3, [pc, #64]	@ (8005ec4 <ui_render_select_mode+0xac>)
 8005e82:	4619      	mov	r1, r3
 8005e84:	2004      	movs	r0, #4
 8005e86:	f7ff fdce 	bl	8005a26 <ui_line>
    ui_line(6, "SEL:next");
 8005e8a:	490f      	ldr	r1, [pc, #60]	@ (8005ec8 <ui_render_select_mode+0xb0>)
 8005e8c:	2006      	movs	r0, #6
 8005e8e:	f7ff fdca 	bl	8005a26 <ui_line>
    ui_line(7, "OK:ok ESC:back");
 8005e92:	490e      	ldr	r1, [pc, #56]	@ (8005ecc <ui_render_select_mode+0xb4>)
 8005e94:	2007      	movs	r0, #7
 8005e96:	f7ff fdc6 	bl	8005a26 <ui_line>
    
    SSD1309_UpdateScreen();
 8005e9a:	f7fe fd07 	bl	80048ac <SSD1309_UpdateScreen>
}
 8005e9e:	bf00      	nop
 8005ea0:	3720      	adds	r7, #32
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	080195e0 	.word	0x080195e0
 8005eac:	080195ec 	.word	0x080195ec
 8005eb0:	080195f0 	.word	0x080195f0
 8005eb4:	080195fc 	.word	0x080195fc
 8005eb8:	08019608 	.word	0x08019608
 8005ebc:	08019614 	.word	0x08019614
 8005ec0:	08019620 	.word	0x08019620
 8005ec4:	0801962c 	.word	0x0801962c
 8005ec8:	08019638 	.word	0x08019638
 8005ecc:	08019644 	.word	0x08019644

08005ed0 <ui_handle_select_mode>:

static bool ui_handle_select_mode(UI_Context *ui, char key)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_SEL || key == KEY_PRI) {
 8005edc:	78fb      	ldrb	r3, [r7, #3]
 8005ede:	2b43      	cmp	r3, #67	@ 0x43
 8005ee0:	d002      	beq.n	8005ee8 <ui_handle_select_mode+0x18>
 8005ee2:	78fb      	ldrb	r3, [r7, #3]
 8005ee4:	2b44      	cmp	r3, #68	@ 0x44
 8005ee6:	d110      	bne.n	8005f0a <ui_handle_select_mode+0x3a>
        ui->selected_mode = (ui->selected_mode + 1) % 3;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	7ddb      	ldrb	r3, [r3, #23]
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	4b32      	ldr	r3, [pc, #200]	@ (8005fb8 <ui_handle_select_mode+0xe8>)
 8005ef0:	fb83 3102 	smull	r3, r1, r3, r2
 8005ef4:	17d3      	asrs	r3, r2, #31
 8005ef6:	1ac9      	subs	r1, r1, r3
 8005ef8:	460b      	mov	r3, r1
 8005efa:	005b      	lsls	r3, r3, #1
 8005efc:	440b      	add	r3, r1
 8005efe:	1ad1      	subs	r1, r2, r3
 8005f00:	b2ca      	uxtb	r2, r1
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	75da      	strb	r2, [r3, #23]
        return true;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e051      	b.n	8005fae <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_OK) {
 8005f0a:	78fb      	ldrb	r3, [r7, #3]
 8005f0c:	2b4b      	cmp	r3, #75	@ 0x4b
 8005f0e:	d145      	bne.n	8005f9c <ui_handle_select_mode+0xcc>
        if (ui->selected_mode == 0) {
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	7ddb      	ldrb	r3, [r3, #23]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10d      	bne.n	8005f34 <ui_handle_select_mode+0x64>
            ui->screen = UI_SCREEN_PRESET_VOLUME;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	330e      	adds	r3, #14
 8005f28:	2208      	movs	r2, #8
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f012 fd41 	bl	80189b4 <memset>
 8005f32:	e031      	b.n	8005f98 <ui_handle_select_mode+0xc8>
        } else if (ui->selected_mode == 1) {
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	7ddb      	ldrb	r3, [r3, #23]
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d10d      	bne.n	8005f58 <ui_handle_select_mode+0x88>
            ui->screen = UI_SCREEN_PRESET_MONEY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2203      	movs	r2, #3
 8005f40:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	330e      	adds	r3, #14
 8005f4c:	2208      	movs	r2, #8
 8005f4e:	2100      	movs	r1, #0
 8005f50:	4618      	mov	r0, r3
 8005f52:	f012 fd2f 	bl	80189b4 <memset>
 8005f56:	e01f      	b.n	8005f98 <ui_handle_select_mode+0xc8>
        } else {
            /* Full tank */
            TransactionFSM *fsm = ui_get_fsm(ui);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f7ff fda1 	bl	8005aa0 <ui_get_fsm>
 8005f5e:	6178      	str	r0, [r7, #20]
            if (fsm) {
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d015      	beq.n	8005f92 <ui_handle_select_mode+0xc2>
                const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	685a      	ldr	r2, [r3, #4]
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	4619      	mov	r1, r3
 8005f70:	4610      	mov	r0, r2
 8005f72:	f7fc fa2f 	bl	80023d4 <PumpMgr_GetConst>
 8005f76:	6138      	str	r0, [r7, #16]
                if (dev) {
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d009      	beq.n	8005f92 <ui_handle_select_mode+0xc2>
                    uint32_t max_volume_dL = (999999UL * 10UL) / dev->price;
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	4a0e      	ldr	r2, [pc, #56]	@ (8005fbc <ui_handle_select_mode+0xec>)
 8005f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f88:	60fb      	str	r3, [r7, #12]
                    TrxFSM_StartVolume(fsm, max_volume_dL);
 8005f8a:	68f9      	ldr	r1, [r7, #12]
 8005f8c:	6978      	ldr	r0, [r7, #20]
 8005f8e:	f7ff fb97 	bl	80056c0 <TrxFSM_StartVolume>
                }
            }
            ui->screen = UI_SCREEN_HOME;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	731a      	strb	r2, [r3, #12]
        }
        return true;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e008      	b.n	8005fae <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_ESC) {
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	2b46      	cmp	r3, #70	@ 0x46
 8005fa0:	d104      	bne.n	8005fac <ui_handle_select_mode+0xdc>
        ui->screen = UI_SCREEN_HOME;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	731a      	strb	r2, [r3, #12]
        return true;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e000      	b.n	8005fae <ui_handle_select_mode+0xde>
    }
    return false;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3718      	adds	r7, #24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	55555556 	.word	0x55555556
 8005fbc:	00989676 	.word	0x00989676

08005fc0 <ui_render_preset_volume>:

/* ========== PRESET VOLUME ========== */
static void ui_render_preset_volume(UI_Context *ui)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b08a      	sub	sp, #40	@ 0x28
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005fc8:	f7ff fd26 	bl	8005a18 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: VOLUME", ui->active_pump_id);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	7b5b      	ldrb	r3, [r3, #13]
 8005fd0:	f107 0014 	add.w	r0, r7, #20
 8005fd4:	4a21      	ldr	r2, [pc, #132]	@ (800605c <ui_render_preset_volume+0x9c>)
 8005fd6:	2111      	movs	r1, #17
 8005fd8:	f012 fc94 	bl	8018904 <sniprintf>
    ui_line(0, line);
 8005fdc:	f107 0314 	add.w	r3, r7, #20
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	2000      	movs	r0, #0
 8005fe4:	f7ff fd1f 	bl	8005a26 <ui_line>
    ui_line(1, "");
 8005fe8:	491d      	ldr	r1, [pc, #116]	@ (8006060 <ui_render_preset_volume+0xa0>)
 8005fea:	2001      	movs	r0, #1
 8005fec:	f7ff fd1b 	bl	8005a26 <ui_line>
    
    char vol_str[8] = "0";
 8005ff0:	2330      	movs	r3, #48	@ 0x30
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	7d9b      	ldrb	r3, [r3, #22]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d011      	beq.n	8006024 <ui_render_preset_volume+0x64>
        strncpy(vol_str, ui->edit_buf, ui->edit_len);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f103 010e 	add.w	r1, r3, #14
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	7d9b      	ldrb	r3, [r3, #22]
 800600a:	461a      	mov	r2, r3
 800600c:	f107 030c 	add.w	r3, r7, #12
 8006010:	4618      	mov	r0, r3
 8006012:	f012 fcd7 	bl	80189c4 <strncpy>
        vol_str[ui->edit_len] = '\0';
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	7d9b      	ldrb	r3, [r3, #22]
 800601a:	3328      	adds	r3, #40	@ 0x28
 800601c:	443b      	add	r3, r7
 800601e:	2200      	movs	r2, #0
 8006020:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }
    
    snprintf(line, sizeof(line), "L: %s", vol_str);
 8006024:	f107 030c 	add.w	r3, r7, #12
 8006028:	f107 0014 	add.w	r0, r7, #20
 800602c:	4a0d      	ldr	r2, [pc, #52]	@ (8006064 <ui_render_preset_volume+0xa4>)
 800602e:	2111      	movs	r1, #17
 8006030:	f012 fc68 	bl	8018904 <sniprintf>
    ui_line(3, line);
 8006034:	f107 0314 	add.w	r3, r7, #20
 8006038:	4619      	mov	r1, r3
 800603a:	2003      	movs	r0, #3
 800603c:	f7ff fcf3 	bl	8005a26 <ui_line>
    ui_line(6, "0-9,.:digit");
 8006040:	4909      	ldr	r1, [pc, #36]	@ (8006068 <ui_render_preset_volume+0xa8>)
 8006042:	2006      	movs	r0, #6
 8006044:	f7ff fcef 	bl	8005a26 <ui_line>
    ui_line(7, "OK:start RES:clr");
 8006048:	4908      	ldr	r1, [pc, #32]	@ (800606c <ui_render_preset_volume+0xac>)
 800604a:	2007      	movs	r0, #7
 800604c:	f7ff fceb 	bl	8005a26 <ui_line>
    
    SSD1309_UpdateScreen();
 8006050:	f7fe fc2c 	bl	80048ac <SSD1309_UpdateScreen>
}
 8006054:	bf00      	nop
 8006056:	3728      	adds	r7, #40	@ 0x28
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	08019654 	.word	0x08019654
 8006060:	080195ec 	.word	0x080195ec
 8006064:	08019664 	.word	0x08019664
 8006068:	0801966c 	.word	0x0801966c
 800606c:	08019678 	.word	0x08019678

08006070 <ui_handle_preset_volume>:

static bool ui_handle_preset_volume(UI_Context *ui, char key)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	460b      	mov	r3, r1
 800607a:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 800607c:	78fb      	ldrb	r3, [r7, #3]
 800607e:	2b2f      	cmp	r3, #47	@ 0x2f
 8006080:	d91a      	bls.n	80060b8 <ui_handle_preset_volume+0x48>
 8006082:	78fb      	ldrb	r3, [r7, #3]
 8006084:	2b39      	cmp	r3, #57	@ 0x39
 8006086:	d817      	bhi.n	80060b8 <ui_handle_preset_volume+0x48>
        if (ui->edit_len < 6) {
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	7d9b      	ldrb	r3, [r3, #22]
 800608c:	2b05      	cmp	r3, #5
 800608e:	d811      	bhi.n	80060b4 <ui_handle_preset_volume+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	7d9b      	ldrb	r3, [r3, #22]
 8006094:	1c5a      	adds	r2, r3, #1
 8006096:	b2d1      	uxtb	r1, r2
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	7591      	strb	r1, [r2, #22]
 800609c:	461a      	mov	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4413      	add	r3, r2
 80060a2:	78fa      	ldrb	r2, [r7, #3]
 80060a4:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	7d9b      	ldrb	r3, [r3, #22]
 80060aa:	461a      	mov	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4413      	add	r3, r2
 80060b0:	2200      	movs	r2, #0
 80060b2:	739a      	strb	r2, [r3, #14]
        }
        return true;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e0b7      	b.n	8006228 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == '.') {
 80060b8:	78fb      	ldrb	r3, [r7, #3]
 80060ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80060bc:	d133      	bne.n	8006126 <ui_handle_preset_volume+0xb6>
        if (ui->edit_len < 6) {
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	7d9b      	ldrb	r3, [r3, #22]
 80060c2:	2b05      	cmp	r3, #5
 80060c4:	d82d      	bhi.n	8006122 <ui_handle_preset_volume+0xb2>
            bool has_dot = false;
 80060c6:	2300      	movs	r3, #0
 80060c8:	77fb      	strb	r3, [r7, #31]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80060ca:	2300      	movs	r3, #0
 80060cc:	77bb      	strb	r3, [r7, #30]
 80060ce:	e00b      	b.n	80060e8 <ui_handle_preset_volume+0x78>
                if (ui->edit_buf[i] == '.') { has_dot = true; break; }
 80060d0:	7fbb      	ldrb	r3, [r7, #30]
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	4413      	add	r3, r2
 80060d6:	7b9b      	ldrb	r3, [r3, #14]
 80060d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80060da:	d102      	bne.n	80060e2 <ui_handle_preset_volume+0x72>
 80060dc:	2301      	movs	r3, #1
 80060de:	77fb      	strb	r3, [r7, #31]
 80060e0:	e007      	b.n	80060f2 <ui_handle_preset_volume+0x82>
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80060e2:	7fbb      	ldrb	r3, [r7, #30]
 80060e4:	3301      	adds	r3, #1
 80060e6:	77bb      	strb	r3, [r7, #30]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	7d9b      	ldrb	r3, [r3, #22]
 80060ec:	7fba      	ldrb	r2, [r7, #30]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d3ee      	bcc.n	80060d0 <ui_handle_preset_volume+0x60>
            }
            if (!has_dot) {
 80060f2:	7ffb      	ldrb	r3, [r7, #31]
 80060f4:	f083 0301 	eor.w	r3, r3, #1
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d011      	beq.n	8006122 <ui_handle_preset_volume+0xb2>
                ui->edit_buf[ui->edit_len++] = '.';
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	7d9b      	ldrb	r3, [r3, #22]
 8006102:	1c5a      	adds	r2, r3, #1
 8006104:	b2d1      	uxtb	r1, r2
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	7591      	strb	r1, [r2, #22]
 800610a:	461a      	mov	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4413      	add	r3, r2
 8006110:	222e      	movs	r2, #46	@ 0x2e
 8006112:	739a      	strb	r2, [r3, #14]
                ui->edit_buf[ui->edit_len] = '\0';
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	7d9b      	ldrb	r3, [r3, #22]
 8006118:	461a      	mov	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4413      	add	r3, r2
 800611e:	2200      	movs	r2, #0
 8006120:	739a      	strb	r2, [r3, #14]
            }
        }
        return true;
 8006122:	2301      	movs	r3, #1
 8006124:	e080      	b.n	8006228 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_RES) {
 8006126:	78fb      	ldrb	r3, [r7, #3]
 8006128:	2b45      	cmp	r3, #69	@ 0x45
 800612a:	d10b      	bne.n	8006144 <ui_handle_preset_volume+0xd4>
        ui->edit_len = 0;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	330e      	adds	r3, #14
 8006136:	2208      	movs	r2, #8
 8006138:	2100      	movs	r1, #0
 800613a:	4618      	mov	r0, r3
 800613c:	f012 fc3a 	bl	80189b4 <memset>
        return true;
 8006140:	2301      	movs	r3, #1
 8006142:	e071      	b.n	8006228 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_OK) {
 8006144:	78fb      	ldrb	r3, [r7, #3]
 8006146:	2b4b      	cmp	r3, #75	@ 0x4b
 8006148:	d165      	bne.n	8006216 <ui_handle_preset_volume+0x1a6>
        if (ui->edit_len > 0) {
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	7d9b      	ldrb	r3, [r3, #22]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d05f      	beq.n	8006212 <ui_handle_preset_volume+0x1a2>
            /* Parse: "25.5"  255 dL */
            uint32_t int_part = 0, frac_part = 0;
 8006152:	2300      	movs	r3, #0
 8006154:	61bb      	str	r3, [r7, #24]
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]
            bool after_dot = false;
 800615a:	2300      	movs	r3, #0
 800615c:	74fb      	strb	r3, [r7, #19]
            uint8_t frac_digits = 0;
 800615e:	2300      	movs	r3, #0
 8006160:	74bb      	strb	r3, [r7, #18]
            
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006162:	2300      	movs	r3, #0
 8006164:	747b      	strb	r3, [r7, #17]
 8006166:	e02f      	b.n	80061c8 <ui_handle_preset_volume+0x158>
                if (ui->edit_buf[i] == '.') {
 8006168:	7c7b      	ldrb	r3, [r7, #17]
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	4413      	add	r3, r2
 800616e:	7b9b      	ldrb	r3, [r3, #14]
 8006170:	2b2e      	cmp	r3, #46	@ 0x2e
 8006172:	d102      	bne.n	800617a <ui_handle_preset_volume+0x10a>
                    after_dot = true;
 8006174:	2301      	movs	r3, #1
 8006176:	74fb      	strb	r3, [r7, #19]
 8006178:	e023      	b.n	80061c2 <ui_handle_preset_volume+0x152>
                } else if (!after_dot) {
 800617a:	7cfb      	ldrb	r3, [r7, #19]
 800617c:	f083 0301 	eor.w	r3, r3, #1
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00d      	beq.n	80061a2 <ui_handle_preset_volume+0x132>
                    int_part = int_part * 10 + (ui->edit_buf[i] - '0');
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	4613      	mov	r3, r2
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	4413      	add	r3, r2
 800618e:	005b      	lsls	r3, r3, #1
 8006190:	4619      	mov	r1, r3
 8006192:	7c7b      	ldrb	r3, [r7, #17]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	4413      	add	r3, r2
 8006198:	7b9b      	ldrb	r3, [r3, #14]
 800619a:	440b      	add	r3, r1
 800619c:	3b30      	subs	r3, #48	@ 0x30
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	e00f      	b.n	80061c2 <ui_handle_preset_volume+0x152>
                } else {
                    frac_part = frac_part * 10 + (ui->edit_buf[i] - '0');
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	4613      	mov	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	005b      	lsls	r3, r3, #1
 80061ac:	4619      	mov	r1, r3
 80061ae:	7c7b      	ldrb	r3, [r7, #17]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	4413      	add	r3, r2
 80061b4:	7b9b      	ldrb	r3, [r3, #14]
 80061b6:	440b      	add	r3, r1
 80061b8:	3b30      	subs	r3, #48	@ 0x30
 80061ba:	617b      	str	r3, [r7, #20]
                    frac_digits++;
 80061bc:	7cbb      	ldrb	r3, [r7, #18]
 80061be:	3301      	adds	r3, #1
 80061c0:	74bb      	strb	r3, [r7, #18]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80061c2:	7c7b      	ldrb	r3, [r7, #17]
 80061c4:	3301      	adds	r3, #1
 80061c6:	747b      	strb	r3, [r7, #17]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	7d9b      	ldrb	r3, [r3, #22]
 80061cc:	7c7a      	ldrb	r2, [r7, #17]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d3ca      	bcc.n	8006168 <ui_handle_preset_volume+0xf8>
                }
            }
            
            if (frac_digits > 1) frac_part /= 10;
 80061d2:	7cbb      	ldrb	r3, [r7, #18]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d905      	bls.n	80061e4 <ui_handle_preset_volume+0x174>
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	4a15      	ldr	r2, [pc, #84]	@ (8006230 <ui_handle_preset_volume+0x1c0>)
 80061dc:	fba2 2303 	umull	r2, r3, r2, r3
 80061e0:	08db      	lsrs	r3, r3, #3
 80061e2:	617b      	str	r3, [r7, #20]
            uint32_t volume_dL = int_part * 10 + frac_part;
 80061e4:	69ba      	ldr	r2, [r7, #24]
 80061e6:	4613      	mov	r3, r2
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	4413      	add	r3, r2
 80061ec:	005b      	lsls	r3, r3, #1
 80061ee:	461a      	mov	r2, r3
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	4413      	add	r3, r2
 80061f4:	60fb      	str	r3, [r7, #12]
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7ff fc52 	bl	8005aa0 <ui_get_fsm>
 80061fc:	60b8      	str	r0, [r7, #8]
            if (fsm) {
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d003      	beq.n	800620c <ui_handle_preset_volume+0x19c>
                TrxFSM_StartVolume(fsm, volume_dL);
 8006204:	68f9      	ldr	r1, [r7, #12]
 8006206:	68b8      	ldr	r0, [r7, #8]
 8006208:	f7ff fa5a 	bl	80056c0 <TrxFSM_StartVolume>
            }
            
            ui->screen = UI_SCREEN_HOME;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	731a      	strb	r2, [r3, #12]
        }
        return true;
 8006212:	2301      	movs	r3, #1
 8006214:	e008      	b.n	8006228 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_ESC) {
 8006216:	78fb      	ldrb	r3, [r7, #3]
 8006218:	2b46      	cmp	r3, #70	@ 0x46
 800621a:	d104      	bne.n	8006226 <ui_handle_preset_volume+0x1b6>
        ui->screen = UI_SCREEN_SELECT_MODE;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	731a      	strb	r2, [r3, #12]
        return true;
 8006222:	2301      	movs	r3, #1
 8006224:	e000      	b.n	8006228 <ui_handle_preset_volume+0x1b8>
    }
    return false;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3720      	adds	r7, #32
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	cccccccd 	.word	0xcccccccd

08006234 <ui_render_preset_money>:

/* ========== PRESET MONEY ========== */
static void ui_render_preset_money(UI_Context *ui)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b08a      	sub	sp, #40	@ 0x28
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
    ui_clear();
 800623c:	f7ff fbec 	bl	8005a18 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MONEY", ui->active_pump_id);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	7b5b      	ldrb	r3, [r3, #13]
 8006244:	f107 0014 	add.w	r0, r7, #20
 8006248:	4a21      	ldr	r2, [pc, #132]	@ (80062d0 <ui_render_preset_money+0x9c>)
 800624a:	2111      	movs	r1, #17
 800624c:	f012 fb5a 	bl	8018904 <sniprintf>
    ui_line(0, line);
 8006250:	f107 0314 	add.w	r3, r7, #20
 8006254:	4619      	mov	r1, r3
 8006256:	2000      	movs	r0, #0
 8006258:	f7ff fbe5 	bl	8005a26 <ui_line>
    ui_line(1, "");
 800625c:	491d      	ldr	r1, [pc, #116]	@ (80062d4 <ui_render_preset_money+0xa0>)
 800625e:	2001      	movs	r0, #1
 8006260:	f7ff fbe1 	bl	8005a26 <ui_line>
    
    char money_str[8] = "0";
 8006264:	2330      	movs	r3, #48	@ 0x30
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	2300      	movs	r3, #0
 800626a:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	7d9b      	ldrb	r3, [r3, #22]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d011      	beq.n	8006298 <ui_render_preset_money+0x64>
        strncpy(money_str, ui->edit_buf, ui->edit_len);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f103 010e 	add.w	r1, r3, #14
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	7d9b      	ldrb	r3, [r3, #22]
 800627e:	461a      	mov	r2, r3
 8006280:	f107 030c 	add.w	r3, r7, #12
 8006284:	4618      	mov	r0, r3
 8006286:	f012 fb9d 	bl	80189c4 <strncpy>
        money_str[ui->edit_len] = '\0';
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	7d9b      	ldrb	r3, [r3, #22]
 800628e:	3328      	adds	r3, #40	@ 0x28
 8006290:	443b      	add	r3, r7
 8006292:	2200      	movs	r2, #0
 8006294:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }
    
    snprintf(line, sizeof(line), "P: %s", money_str);
 8006298:	f107 030c 	add.w	r3, r7, #12
 800629c:	f107 0014 	add.w	r0, r7, #20
 80062a0:	4a0d      	ldr	r2, [pc, #52]	@ (80062d8 <ui_render_preset_money+0xa4>)
 80062a2:	2111      	movs	r1, #17
 80062a4:	f012 fb2e 	bl	8018904 <sniprintf>
    ui_line(3, line);
 80062a8:	f107 0314 	add.w	r3, r7, #20
 80062ac:	4619      	mov	r1, r3
 80062ae:	2003      	movs	r0, #3
 80062b0:	f7ff fbb9 	bl	8005a26 <ui_line>
    ui_line(6, "0-9:digit");
 80062b4:	4909      	ldr	r1, [pc, #36]	@ (80062dc <ui_render_preset_money+0xa8>)
 80062b6:	2006      	movs	r0, #6
 80062b8:	f7ff fbb5 	bl	8005a26 <ui_line>
    ui_line(7, "OK:start RES:clr");
 80062bc:	4908      	ldr	r1, [pc, #32]	@ (80062e0 <ui_render_preset_money+0xac>)
 80062be:	2007      	movs	r0, #7
 80062c0:	f7ff fbb1 	bl	8005a26 <ui_line>
    
    SSD1309_UpdateScreen();
 80062c4:	f7fe faf2 	bl	80048ac <SSD1309_UpdateScreen>
}
 80062c8:	bf00      	nop
 80062ca:	3728      	adds	r7, #40	@ 0x28
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	0801968c 	.word	0x0801968c
 80062d4:	080195ec 	.word	0x080195ec
 80062d8:	0801969c 	.word	0x0801969c
 80062dc:	080196a4 	.word	0x080196a4
 80062e0:	08019678 	.word	0x08019678

080062e4 <ui_handle_preset_money>:

static bool ui_handle_preset_money(UI_Context *ui, char key)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	460b      	mov	r3, r1
 80062ee:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 80062f0:	78fb      	ldrb	r3, [r7, #3]
 80062f2:	2b2f      	cmp	r3, #47	@ 0x2f
 80062f4:	d91a      	bls.n	800632c <ui_handle_preset_money+0x48>
 80062f6:	78fb      	ldrb	r3, [r7, #3]
 80062f8:	2b39      	cmp	r3, #57	@ 0x39
 80062fa:	d817      	bhi.n	800632c <ui_handle_preset_money+0x48>
        if (ui->edit_len < 6) {
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	7d9b      	ldrb	r3, [r3, #22]
 8006300:	2b05      	cmp	r3, #5
 8006302:	d811      	bhi.n	8006328 <ui_handle_preset_money+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	7d9b      	ldrb	r3, [r3, #22]
 8006308:	1c5a      	adds	r2, r3, #1
 800630a:	b2d1      	uxtb	r1, r2
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	7591      	strb	r1, [r2, #22]
 8006310:	461a      	mov	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4413      	add	r3, r2
 8006316:	78fa      	ldrb	r2, [r7, #3]
 8006318:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	7d9b      	ldrb	r3, [r3, #22]
 800631e:	461a      	mov	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4413      	add	r3, r2
 8006324:	2200      	movs	r2, #0
 8006326:	739a      	strb	r2, [r3, #14]
        }
        return true;
 8006328:	2301      	movs	r3, #1
 800632a:	e048      	b.n	80063be <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_RES) {
 800632c:	78fb      	ldrb	r3, [r7, #3]
 800632e:	2b45      	cmp	r3, #69	@ 0x45
 8006330:	d10b      	bne.n	800634a <ui_handle_preset_money+0x66>
        ui->edit_len = 0;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	330e      	adds	r3, #14
 800633c:	2208      	movs	r2, #8
 800633e:	2100      	movs	r1, #0
 8006340:	4618      	mov	r0, r3
 8006342:	f012 fb37 	bl	80189b4 <memset>
        return true;
 8006346:	2301      	movs	r3, #1
 8006348:	e039      	b.n	80063be <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_OK) {
 800634a:	78fb      	ldrb	r3, [r7, #3]
 800634c:	2b4b      	cmp	r3, #75	@ 0x4b
 800634e:	d12d      	bne.n	80063ac <ui_handle_preset_money+0xc8>
        if (ui->edit_len > 0) {
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	7d9b      	ldrb	r3, [r3, #22]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d027      	beq.n	80063a8 <ui_handle_preset_money+0xc4>
            uint32_t value = 0;
 8006358:	2300      	movs	r3, #0
 800635a:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800635c:	2300      	movs	r3, #0
 800635e:	74fb      	strb	r3, [r7, #19]
 8006360:	e00f      	b.n	8006382 <ui_handle_preset_money+0x9e>
                value = value * 10 + (ui->edit_buf[i] - '0');
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	4619      	mov	r1, r3
 800636e:	7cfb      	ldrb	r3, [r7, #19]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	4413      	add	r3, r2
 8006374:	7b9b      	ldrb	r3, [r3, #14]
 8006376:	440b      	add	r3, r1
 8006378:	3b30      	subs	r3, #48	@ 0x30
 800637a:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800637c:	7cfb      	ldrb	r3, [r7, #19]
 800637e:	3301      	adds	r3, #1
 8006380:	74fb      	strb	r3, [r7, #19]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	7d9b      	ldrb	r3, [r3, #22]
 8006386:	7cfa      	ldrb	r2, [r7, #19]
 8006388:	429a      	cmp	r2, r3
 800638a:	d3ea      	bcc.n	8006362 <ui_handle_preset_money+0x7e>
            }
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff fb87 	bl	8005aa0 <ui_get_fsm>
 8006392:	60f8      	str	r0, [r7, #12]
            if (fsm) {
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d003      	beq.n	80063a2 <ui_handle_preset_money+0xbe>
                TrxFSM_StartMoney(fsm, value);
 800639a:	6979      	ldr	r1, [r7, #20]
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f7ff f9e2 	bl	8005766 <TrxFSM_StartMoney>
            }
            
            ui->screen = UI_SCREEN_HOME;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	731a      	strb	r2, [r3, #12]
        }
        return true;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e008      	b.n	80063be <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_ESC) {
 80063ac:	78fb      	ldrb	r3, [r7, #3]
 80063ae:	2b46      	cmp	r3, #70	@ 0x46
 80063b0:	d104      	bne.n	80063bc <ui_handle_preset_money+0xd8>
        ui->screen = UI_SCREEN_SELECT_MODE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	731a      	strb	r2, [r3, #12]
        return true;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e000      	b.n	80063be <ui_handle_preset_money+0xda>
    }
    return false;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3718      	adds	r7, #24
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
	...

080063c8 <ui_render_totalizer>:

/* ========== TOTALIZER ========== */
static void ui_render_totalizer(UI_Context *ui)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b08e      	sub	sp, #56	@ 0x38
 80063cc:	af02      	add	r7, sp, #8
 80063ce:	6078      	str	r0, [r7, #4]
    ui_clear();
 80063d0:	f7ff fb22 	bl	8005a18 <ui_clear>
    
    ui_line(0, "TOTALIZERS");
 80063d4:	4927      	ldr	r1, [pc, #156]	@ (8006474 <ui_render_totalizer+0xac>)
 80063d6:	2000      	movs	r0, #0
 80063d8:	f7ff fb25 	bl	8005a26 <ui_line>
    ui_line(1, "");
 80063dc:	4926      	ldr	r1, [pc, #152]	@ (8006478 <ui_render_totalizer+0xb0>)
 80063de:	2001      	movs	r0, #1
 80063e0:	f7ff fb21 	bl	8005a26 <ui_line>
    
    for (uint8_t i = 0; i < 2; i++) {
 80063e4:	2300      	movs	r3, #0
 80063e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80063ea:	e034      	b.n	8006456 <ui_render_totalizer+0x8e>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 80063ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d102      	bne.n	80063fa <ui_render_totalizer+0x32>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	e001      	b.n	80063fe <ui_render_totalizer+0x36>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (!fsm) continue;
 8006400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006402:	2b00      	cmp	r3, #0
 8006404:	d021      	beq.n	800644a <ui_render_totalizer+0x82>
        
        char line[17], vol_str[12];
        format_volume(fsm->totalizer_dL, vol_str, sizeof(vol_str));
 8006406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	f107 0108 	add.w	r1, r7, #8
 800640e:	220c      	movs	r2, #12
 8006410:	4618      	mov	r0, r3
 8006412:	f7ff fb1d 	bl	8005a50 <format_volume>
        snprintf(line, sizeof(line), "TRK%u: %s", i+1, vol_str);
 8006416:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	f107 0014 	add.w	r0, r7, #20
 8006420:	f107 0308 	add.w	r3, r7, #8
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	4613      	mov	r3, r2
 8006428:	4a14      	ldr	r2, [pc, #80]	@ (800647c <ui_render_totalizer+0xb4>)
 800642a:	2111      	movs	r1, #17
 800642c:	f012 fa6a 	bl	8018904 <sniprintf>
        ui_line(2 + i * 2, line);
 8006430:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006434:	3301      	adds	r3, #1
 8006436:	b2db      	uxtb	r3, r3
 8006438:	005b      	lsls	r3, r3, #1
 800643a:	b2db      	uxtb	r3, r3
 800643c:	f107 0214 	add.w	r2, r7, #20
 8006440:	4611      	mov	r1, r2
 8006442:	4618      	mov	r0, r3
 8006444:	f7ff faef 	bl	8005a26 <ui_line>
 8006448:	e000      	b.n	800644c <ui_render_totalizer+0x84>
        if (!fsm) continue;
 800644a:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 800644c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006450:	3301      	adds	r3, #1
 8006452:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006456:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800645a:	2b01      	cmp	r3, #1
 800645c:	d9c6      	bls.n	80063ec <ui_render_totalizer+0x24>
    }
    
    ui_line(7, "ESC:back");
 800645e:	4908      	ldr	r1, [pc, #32]	@ (8006480 <ui_render_totalizer+0xb8>)
 8006460:	2007      	movs	r0, #7
 8006462:	f7ff fae0 	bl	8005a26 <ui_line>
    SSD1309_UpdateScreen();
 8006466:	f7fe fa21 	bl	80048ac <SSD1309_UpdateScreen>
}
 800646a:	bf00      	nop
 800646c:	3730      	adds	r7, #48	@ 0x30
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	080196b0 	.word	0x080196b0
 8006478:	080195ec 	.word	0x080195ec
 800647c:	080196bc 	.word	0x080196bc
 8006480:	080196c8 	.word	0x080196c8

08006484 <ui_handle_totalizer>:

static bool ui_handle_totalizer(UI_Context *ui, char key)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_ESC || key == KEY_OK) {
 8006490:	78fb      	ldrb	r3, [r7, #3]
 8006492:	2b46      	cmp	r3, #70	@ 0x46
 8006494:	d002      	beq.n	800649c <ui_handle_totalizer+0x18>
 8006496:	78fb      	ldrb	r3, [r7, #3]
 8006498:	2b4b      	cmp	r3, #75	@ 0x4b
 800649a:	d104      	bne.n	80064a6 <ui_handle_totalizer+0x22>
        ui->screen = UI_SCREEN_HOME;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	731a      	strb	r2, [r3, #12]
        return true;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e000      	b.n	80064a8 <ui_handle_totalizer+0x24>
    }
    return false;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <UI_Init>:

/* ========== INIT & TASK ========== */
void UI_Init(UI_Context *ui, TransactionFSM *trk1_fsm, TransactionFSM *trk2_fsm, Settings *settings)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
 80064c0:	603b      	str	r3, [r7, #0]
    if (!ui) return;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d01c      	beq.n	8006502 <UI_Init+0x4e>
    
    memset(ui, 0, sizeof(*ui));
 80064c8:	2224      	movs	r2, #36	@ 0x24
 80064ca:	2100      	movs	r1, #0
 80064cc:	68f8      	ldr	r0, [r7, #12]
 80064ce:	f012 fa71 	bl	80189b4 <memset>
    ui->trk1_fsm = trk1_fsm;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	601a      	str	r2, [r3, #0]
    ui->trk2_fsm = trk2_fsm;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	605a      	str	r2, [r3, #4]
    ui->settings = settings;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2201      	movs	r2, #1
 80064ee:	735a      	strb	r2, [r3, #13]
    ui->selected_mode = 0;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	75da      	strb	r2, [r3, #23]
    ui->blink_timer_ms = HAL_GetTick();
 80064f6:	f000 f95b 	bl	80067b0 <HAL_GetTick>
 80064fa:	4602      	mov	r2, r0
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	61da      	str	r2, [r3, #28]
 8006500:	e000      	b.n	8006504 <UI_Init+0x50>
    if (!ui) return;
 8006502:	bf00      	nop
}
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b084      	sub	sp, #16
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
 8006512:	460b      	mov	r3, r1
 8006514:	70fb      	strb	r3, [r7, #3]
    if (!ui) return;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 8092 	beq.w	8006642 <UI_Task+0x138>
    
    uint32_t now = HAL_GetTick();
 800651e:	f000 f947 	bl	80067b0 <HAL_GetTick>
 8006522:	60b8      	str	r0, [r7, #8]
    
    /* Blink timer */
    if ((now - ui->blink_timer_ms) > 500) {
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	69db      	ldr	r3, [r3, #28]
 8006528:	68ba      	ldr	r2, [r7, #8]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006530:	d913      	bls.n	800655a <UI_Task+0x50>
        ui->blink_state = !ui->blink_state;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006538:	2b00      	cmp	r3, #0
 800653a:	bf14      	ite	ne
 800653c:	2301      	movne	r3, #1
 800653e:	2300      	moveq	r3, #0
 8006540:	b2db      	uxtb	r3, r3
 8006542:	f083 0301 	eor.w	r3, r3, #1
 8006546:	b2db      	uxtb	r3, r3
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	b2da      	uxtb	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f883 2020 	strb.w	r2, [r3, #32]
        ui->blink_timer_ms = now;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	68ba      	ldr	r2, [r7, #8]
 8006558:	61da      	str	r2, [r3, #28]
    }
    
    /* Handle input */
    bool need_render = false;
 800655a:	2300      	movs	r3, #0
 800655c:	73fb      	strb	r3, [r7, #15]
    
    if (key != 0) {
 800655e:	78fb      	ldrb	r3, [r7, #3]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d03a      	beq.n	80065da <UI_Task+0xd0>
        if (ui->screen == UI_SCREEN_HOME) {
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	7b1b      	ldrb	r3, [r3, #12]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d107      	bne.n	800657c <UI_Task+0x72>
            need_render = ui_handle_home(ui, key);
 800656c:	78fb      	ldrb	r3, [r7, #3]
 800656e:	4619      	mov	r1, r3
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7ff fb9d 	bl	8005cb0 <ui_handle_home>
 8006576:	4603      	mov	r3, r0
 8006578:	73fb      	strb	r3, [r7, #15]
 800657a:	e02e      	b.n	80065da <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	7b1b      	ldrb	r3, [r3, #12]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d107      	bne.n	8006594 <UI_Task+0x8a>
            need_render = ui_handle_select_mode(ui, key);
 8006584:	78fb      	ldrb	r3, [r7, #3]
 8006586:	4619      	mov	r1, r3
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f7ff fca1 	bl	8005ed0 <ui_handle_select_mode>
 800658e:	4603      	mov	r3, r0
 8006590:	73fb      	strb	r3, [r7, #15]
 8006592:	e022      	b.n	80065da <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	7b1b      	ldrb	r3, [r3, #12]
 8006598:	2b02      	cmp	r3, #2
 800659a:	d107      	bne.n	80065ac <UI_Task+0xa2>
            need_render = ui_handle_preset_volume(ui, key);
 800659c:	78fb      	ldrb	r3, [r7, #3]
 800659e:	4619      	mov	r1, r3
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f7ff fd65 	bl	8006070 <ui_handle_preset_volume>
 80065a6:	4603      	mov	r3, r0
 80065a8:	73fb      	strb	r3, [r7, #15]
 80065aa:	e016      	b.n	80065da <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	7b1b      	ldrb	r3, [r3, #12]
 80065b0:	2b03      	cmp	r3, #3
 80065b2:	d107      	bne.n	80065c4 <UI_Task+0xba>
            need_render = ui_handle_preset_money(ui, key);
 80065b4:	78fb      	ldrb	r3, [r7, #3]
 80065b6:	4619      	mov	r1, r3
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f7ff fe93 	bl	80062e4 <ui_handle_preset_money>
 80065be:	4603      	mov	r3, r0
 80065c0:	73fb      	strb	r3, [r7, #15]
 80065c2:	e00a      	b.n	80065da <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	7b1b      	ldrb	r3, [r3, #12]
 80065c8:	2b04      	cmp	r3, #4
 80065ca:	d106      	bne.n	80065da <UI_Task+0xd0>
            need_render = ui_handle_totalizer(ui, key);
 80065cc:	78fb      	ldrb	r3, [r7, #3]
 80065ce:	4619      	mov	r1, r3
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f7ff ff57 	bl	8006484 <ui_handle_totalizer>
 80065d6:	4603      	mov	r3, r0
 80065d8:	73fb      	strb	r3, [r7, #15]
        }
    }
    
    /* Periodic render */
    if (need_render || (now - ui->last_render_ms) >= 100) {
 80065da:	7bfb      	ldrb	r3, [r7, #15]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d105      	bne.n	80065ec <UI_Task+0xe2>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	2b63      	cmp	r3, #99	@ 0x63
 80065ea:	d92b      	bls.n	8006644 <UI_Task+0x13a>
        ui->last_render_ms = now;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68ba      	ldr	r2, [r7, #8]
 80065f0:	619a      	str	r2, [r3, #24]
        
        if (ui->screen == UI_SCREEN_HOME) {
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	7b1b      	ldrb	r3, [r3, #12]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d103      	bne.n	8006602 <UI_Task+0xf8>
            ui_render_home(ui);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7ff fa64 	bl	8005ac8 <ui_render_home>
 8006600:	e020      	b.n	8006644 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	7b1b      	ldrb	r3, [r3, #12]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d103      	bne.n	8006612 <UI_Task+0x108>
            ui_render_select_mode(ui);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f7ff fc04 	bl	8005e18 <ui_render_select_mode>
 8006610:	e018      	b.n	8006644 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	7b1b      	ldrb	r3, [r3, #12]
 8006616:	2b02      	cmp	r3, #2
 8006618:	d103      	bne.n	8006622 <UI_Task+0x118>
            ui_render_preset_volume(ui);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7ff fcd0 	bl	8005fc0 <ui_render_preset_volume>
 8006620:	e010      	b.n	8006644 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	7b1b      	ldrb	r3, [r3, #12]
 8006626:	2b03      	cmp	r3, #3
 8006628:	d103      	bne.n	8006632 <UI_Task+0x128>
            ui_render_preset_money(ui);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7ff fe02 	bl	8006234 <ui_render_preset_money>
 8006630:	e008      	b.n	8006644 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	7b1b      	ldrb	r3, [r3, #12]
 8006636:	2b04      	cmp	r3, #4
 8006638:	d104      	bne.n	8006644 <UI_Task+0x13a>
            ui_render_totalizer(ui);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7ff fec4 	bl	80063c8 <ui_render_totalizer>
 8006640:	e000      	b.n	8006644 <UI_Task+0x13a>
    if (!ui) return;
 8006642:	bf00      	nop
        }
    }
}
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
	...

0800664c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800664c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8006688 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8006650:	f7fe fefc 	bl	800544c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006654:	f7fe fe5a 	bl	800530c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006658:	480c      	ldr	r0, [pc, #48]	@ (800668c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800665a:	490d      	ldr	r1, [pc, #52]	@ (8006690 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800665c:	4a0d      	ldr	r2, [pc, #52]	@ (8006694 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800665e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006660:	e002      	b.n	8006668 <LoopCopyDataInit>

08006662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006666:	3304      	adds	r3, #4

08006668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800666a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800666c:	d3f9      	bcc.n	8006662 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800666e:	4a0a      	ldr	r2, [pc, #40]	@ (8006698 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006670:	4c0a      	ldr	r4, [pc, #40]	@ (800669c <LoopFillZerobss+0x22>)
  movs r3, #0
 8006672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006674:	e001      	b.n	800667a <LoopFillZerobss>

08006676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006678:	3204      	adds	r2, #4

0800667a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800667a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800667c:	d3fb      	bcc.n	8006676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800667e:	f012 f9bb 	bl	80189f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006682:	f7fb f97d 	bl	8001980 <main>
  bx  lr
 8006686:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006688:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800668c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006690:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 8006694:	08019998 	.word	0x08019998
  ldr r2, =_sbss
 8006698:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 800669c:	240040b8 	.word	0x240040b8

080066a0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80066a0:	e7fe      	b.n	80066a0 <ADC3_IRQHandler>
	...

080066a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066aa:	2003      	movs	r0, #3
 80066ac:	f000 f98c 	bl	80069c8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80066b0:	f007 fee6 	bl	800e480 <HAL_RCC_GetSysClockFreq>
 80066b4:	4602      	mov	r2, r0
 80066b6:	4b15      	ldr	r3, [pc, #84]	@ (800670c <HAL_Init+0x68>)
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	0a1b      	lsrs	r3, r3, #8
 80066bc:	f003 030f 	and.w	r3, r3, #15
 80066c0:	4913      	ldr	r1, [pc, #76]	@ (8006710 <HAL_Init+0x6c>)
 80066c2:	5ccb      	ldrb	r3, [r1, r3]
 80066c4:	f003 031f 	and.w	r3, r3, #31
 80066c8:	fa22 f303 	lsr.w	r3, r2, r3
 80066cc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80066ce:	4b0f      	ldr	r3, [pc, #60]	@ (800670c <HAL_Init+0x68>)
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	f003 030f 	and.w	r3, r3, #15
 80066d6:	4a0e      	ldr	r2, [pc, #56]	@ (8006710 <HAL_Init+0x6c>)
 80066d8:	5cd3      	ldrb	r3, [r2, r3]
 80066da:	f003 031f 	and.w	r3, r3, #31
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	fa22 f303 	lsr.w	r3, r2, r3
 80066e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006714 <HAL_Init+0x70>)
 80066e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80066e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006718 <HAL_Init+0x74>)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80066ee:	200f      	movs	r0, #15
 80066f0:	f000 f814 	bl	800671c <HAL_InitTick>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d001      	beq.n	80066fe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e002      	b.n	8006704 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80066fe:	f7fe f9f5 	bl	8004aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006702:	2300      	movs	r3, #0
}
 8006704:	4618      	mov	r0, r3
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	58024400 	.word	0x58024400
 8006710:	08019924 	.word	0x08019924
 8006714:	2400003c 	.word	0x2400003c
 8006718:	24000038 	.word	0x24000038

0800671c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b082      	sub	sp, #8
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006724:	4b15      	ldr	r3, [pc, #84]	@ (800677c <HAL_InitTick+0x60>)
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d101      	bne.n	8006730 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e021      	b.n	8006774 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006730:	4b13      	ldr	r3, [pc, #76]	@ (8006780 <HAL_InitTick+0x64>)
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	4b11      	ldr	r3, [pc, #68]	@ (800677c <HAL_InitTick+0x60>)
 8006736:	781b      	ldrb	r3, [r3, #0]
 8006738:	4619      	mov	r1, r3
 800673a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800673e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006742:	fbb2 f3f3 	udiv	r3, r2, r3
 8006746:	4618      	mov	r0, r3
 8006748:	f000 f971 	bl	8006a2e <HAL_SYSTICK_Config>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e00e      	b.n	8006774 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b0f      	cmp	r3, #15
 800675a:	d80a      	bhi.n	8006772 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800675c:	2200      	movs	r2, #0
 800675e:	6879      	ldr	r1, [r7, #4]
 8006760:	f04f 30ff 	mov.w	r0, #4294967295
 8006764:	f000 f93b 	bl	80069de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006768:	4a06      	ldr	r2, [pc, #24]	@ (8006784 <HAL_InitTick+0x68>)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800676e:	2300      	movs	r3, #0
 8006770:	e000      	b.n	8006774 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
}
 8006774:	4618      	mov	r0, r3
 8006776:	3708      	adds	r7, #8
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	24000044 	.word	0x24000044
 8006780:	24000038 	.word	0x24000038
 8006784:	24000040 	.word	0x24000040

08006788 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006788:	b480      	push	{r7}
 800678a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800678c:	4b06      	ldr	r3, [pc, #24]	@ (80067a8 <HAL_IncTick+0x20>)
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	461a      	mov	r2, r3
 8006792:	4b06      	ldr	r3, [pc, #24]	@ (80067ac <HAL_IncTick+0x24>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4413      	add	r3, r2
 8006798:	4a04      	ldr	r2, [pc, #16]	@ (80067ac <HAL_IncTick+0x24>)
 800679a:	6013      	str	r3, [r2, #0]
}
 800679c:	bf00      	nop
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop
 80067a8:	24000044 	.word	0x24000044
 80067ac:	24002388 	.word	0x24002388

080067b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80067b0:	b480      	push	{r7}
 80067b2:	af00      	add	r7, sp, #0
  return uwTick;
 80067b4:	4b03      	ldr	r3, [pc, #12]	@ (80067c4 <HAL_GetTick+0x14>)
 80067b6:	681b      	ldr	r3, [r3, #0]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	24002388 	.word	0x24002388

080067c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80067d0:	f7ff ffee 	bl	80067b0 <HAL_GetTick>
 80067d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e0:	d005      	beq.n	80067ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80067e2:	4b0a      	ldr	r3, [pc, #40]	@ (800680c <HAL_Delay+0x44>)
 80067e4:	781b      	ldrb	r3, [r3, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	4413      	add	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80067ee:	bf00      	nop
 80067f0:	f7ff ffde 	bl	80067b0 <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d8f7      	bhi.n	80067f0 <HAL_Delay+0x28>
  {
  }
}
 8006800:	bf00      	nop
 8006802:	bf00      	nop
 8006804:	3710      	adds	r7, #16
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	24000044 	.word	0x24000044

08006810 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8006810:	b480      	push	{r7}
 8006812:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8006814:	4b03      	ldr	r3, [pc, #12]	@ (8006824 <HAL_GetREVID+0x14>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	0c1b      	lsrs	r3, r3, #16
}
 800681a:	4618      	mov	r0, r3
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr
 8006824:	5c001000 	.word	0x5c001000

08006828 <__NVIC_SetPriorityGrouping>:
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f003 0307 	and.w	r3, r3, #7
 8006836:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006838:	4b0b      	ldr	r3, [pc, #44]	@ (8006868 <__NVIC_SetPriorityGrouping+0x40>)
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006844:	4013      	ands	r3, r2
 8006846:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006850:	4b06      	ldr	r3, [pc, #24]	@ (800686c <__NVIC_SetPriorityGrouping+0x44>)
 8006852:	4313      	orrs	r3, r2
 8006854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006856:	4a04      	ldr	r2, [pc, #16]	@ (8006868 <__NVIC_SetPriorityGrouping+0x40>)
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	60d3      	str	r3, [r2, #12]
}
 800685c:	bf00      	nop
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	e000ed00 	.word	0xe000ed00
 800686c:	05fa0000 	.word	0x05fa0000

08006870 <__NVIC_GetPriorityGrouping>:
{
 8006870:	b480      	push	{r7}
 8006872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006874:	4b04      	ldr	r3, [pc, #16]	@ (8006888 <__NVIC_GetPriorityGrouping+0x18>)
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	0a1b      	lsrs	r3, r3, #8
 800687a:	f003 0307 	and.w	r3, r3, #7
}
 800687e:	4618      	mov	r0, r3
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr
 8006888:	e000ed00 	.word	0xe000ed00

0800688c <__NVIC_EnableIRQ>:
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	4603      	mov	r3, r0
 8006894:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800689a:	2b00      	cmp	r3, #0
 800689c:	db0b      	blt.n	80068b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800689e:	88fb      	ldrh	r3, [r7, #6]
 80068a0:	f003 021f 	and.w	r2, r3, #31
 80068a4:	4907      	ldr	r1, [pc, #28]	@ (80068c4 <__NVIC_EnableIRQ+0x38>)
 80068a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068aa:	095b      	lsrs	r3, r3, #5
 80068ac:	2001      	movs	r0, #1
 80068ae:	fa00 f202 	lsl.w	r2, r0, r2
 80068b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	e000e100 	.word	0xe000e100

080068c8 <__NVIC_SetPriority>:
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	4603      	mov	r3, r0
 80068d0:	6039      	str	r1, [r7, #0]
 80068d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80068d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	db0a      	blt.n	80068f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	490c      	ldr	r1, [pc, #48]	@ (8006914 <__NVIC_SetPriority+0x4c>)
 80068e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068e6:	0112      	lsls	r2, r2, #4
 80068e8:	b2d2      	uxtb	r2, r2
 80068ea:	440b      	add	r3, r1
 80068ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80068f0:	e00a      	b.n	8006908 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	b2da      	uxtb	r2, r3
 80068f6:	4908      	ldr	r1, [pc, #32]	@ (8006918 <__NVIC_SetPriority+0x50>)
 80068f8:	88fb      	ldrh	r3, [r7, #6]
 80068fa:	f003 030f 	and.w	r3, r3, #15
 80068fe:	3b04      	subs	r3, #4
 8006900:	0112      	lsls	r2, r2, #4
 8006902:	b2d2      	uxtb	r2, r2
 8006904:	440b      	add	r3, r1
 8006906:	761a      	strb	r2, [r3, #24]
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr
 8006914:	e000e100 	.word	0xe000e100
 8006918:	e000ed00 	.word	0xe000ed00

0800691c <NVIC_EncodePriority>:
{
 800691c:	b480      	push	{r7}
 800691e:	b089      	sub	sp, #36	@ 0x24
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f003 0307 	and.w	r3, r3, #7
 800692e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	f1c3 0307 	rsb	r3, r3, #7
 8006936:	2b04      	cmp	r3, #4
 8006938:	bf28      	it	cs
 800693a:	2304      	movcs	r3, #4
 800693c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	3304      	adds	r3, #4
 8006942:	2b06      	cmp	r3, #6
 8006944:	d902      	bls.n	800694c <NVIC_EncodePriority+0x30>
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	3b03      	subs	r3, #3
 800694a:	e000      	b.n	800694e <NVIC_EncodePriority+0x32>
 800694c:	2300      	movs	r3, #0
 800694e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006950:	f04f 32ff 	mov.w	r2, #4294967295
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	fa02 f303 	lsl.w	r3, r2, r3
 800695a:	43da      	mvns	r2, r3
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	401a      	ands	r2, r3
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006964:	f04f 31ff 	mov.w	r1, #4294967295
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	fa01 f303 	lsl.w	r3, r1, r3
 800696e:	43d9      	mvns	r1, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006974:	4313      	orrs	r3, r2
}
 8006976:	4618      	mov	r0, r3
 8006978:	3724      	adds	r7, #36	@ 0x24
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
	...

08006984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	3b01      	subs	r3, #1
 8006990:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006994:	d301      	bcc.n	800699a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006996:	2301      	movs	r3, #1
 8006998:	e00f      	b.n	80069ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800699a:	4a0a      	ldr	r2, [pc, #40]	@ (80069c4 <SysTick_Config+0x40>)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	3b01      	subs	r3, #1
 80069a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80069a2:	210f      	movs	r1, #15
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295
 80069a8:	f7ff ff8e 	bl	80068c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80069ac:	4b05      	ldr	r3, [pc, #20]	@ (80069c4 <SysTick_Config+0x40>)
 80069ae:	2200      	movs	r2, #0
 80069b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80069b2:	4b04      	ldr	r3, [pc, #16]	@ (80069c4 <SysTick_Config+0x40>)
 80069b4:	2207      	movs	r2, #7
 80069b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3708      	adds	r7, #8
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	e000e010 	.word	0xe000e010

080069c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7ff ff29 	bl	8006828 <__NVIC_SetPriorityGrouping>
}
 80069d6:	bf00      	nop
 80069d8:	3708      	adds	r7, #8
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b086      	sub	sp, #24
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	4603      	mov	r3, r0
 80069e6:	60b9      	str	r1, [r7, #8]
 80069e8:	607a      	str	r2, [r7, #4]
 80069ea:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80069ec:	f7ff ff40 	bl	8006870 <__NVIC_GetPriorityGrouping>
 80069f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	6978      	ldr	r0, [r7, #20]
 80069f8:	f7ff ff90 	bl	800691c <NVIC_EncodePriority>
 80069fc:	4602      	mov	r2, r0
 80069fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006a02:	4611      	mov	r1, r2
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff ff5f 	bl	80068c8 <__NVIC_SetPriority>
}
 8006a0a:	bf00      	nop
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	4603      	mov	r3, r0
 8006a1a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7ff ff33 	bl	800688c <__NVIC_EnableIRQ>
}
 8006a26:	bf00      	nop
 8006a28:	3708      	adds	r7, #8
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006a2e:	b580      	push	{r7, lr}
 8006a30:	b082      	sub	sp, #8
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7ff ffa4 	bl	8006984 <SysTick_Config>
 8006a3c:	4603      	mov	r3, r0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3708      	adds	r7, #8
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
	...

08006a48 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8006a4c:	f3bf 8f5f 	dmb	sy
}
 8006a50:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006a52:	4b07      	ldr	r3, [pc, #28]	@ (8006a70 <HAL_MPU_Disable+0x28>)
 8006a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a56:	4a06      	ldr	r2, [pc, #24]	@ (8006a70 <HAL_MPU_Disable+0x28>)
 8006a58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a5c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006a5e:	4b05      	ldr	r3, [pc, #20]	@ (8006a74 <HAL_MPU_Disable+0x2c>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	605a      	str	r2, [r3, #4]
}
 8006a64:	bf00      	nop
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	e000ed00 	.word	0xe000ed00
 8006a74:	e000ed90 	.word	0xe000ed90

08006a78 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006a80:	4a0b      	ldr	r2, [pc, #44]	@ (8006ab0 <HAL_MPU_Enable+0x38>)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f043 0301 	orr.w	r3, r3, #1
 8006a88:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab4 <HAL_MPU_Enable+0x3c>)
 8006a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8e:	4a09      	ldr	r2, [pc, #36]	@ (8006ab4 <HAL_MPU_Enable+0x3c>)
 8006a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a94:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006a96:	f3bf 8f4f 	dsb	sy
}
 8006a9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006a9c:	f3bf 8f6f 	isb	sy
}
 8006aa0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006aa2:	bf00      	nop
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	e000ed90 	.word	0xe000ed90
 8006ab4:	e000ed00 	.word	0xe000ed00

08006ab8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	785a      	ldrb	r2, [r3, #1]
 8006ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8006b34 <HAL_MPU_ConfigRegion+0x7c>)
 8006ac6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8006b34 <HAL_MPU_ConfigRegion+0x7c>)
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	4a19      	ldr	r2, [pc, #100]	@ (8006b34 <HAL_MPU_ConfigRegion+0x7c>)
 8006ace:	f023 0301 	bic.w	r3, r3, #1
 8006ad2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006ad4:	4a17      	ldr	r2, [pc, #92]	@ (8006b34 <HAL_MPU_ConfigRegion+0x7c>)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	7b1b      	ldrb	r3, [r3, #12]
 8006ae0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	7adb      	ldrb	r3, [r3, #11]
 8006ae6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006ae8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	7a9b      	ldrb	r3, [r3, #10]
 8006aee:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006af0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	7b5b      	ldrb	r3, [r3, #13]
 8006af6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006af8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	7b9b      	ldrb	r3, [r3, #14]
 8006afe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006b00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	7bdb      	ldrb	r3, [r3, #15]
 8006b06:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006b08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	7a5b      	ldrb	r3, [r3, #9]
 8006b0e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006b10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	7a1b      	ldrb	r3, [r3, #8]
 8006b16:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006b18:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	7812      	ldrb	r2, [r2, #0]
 8006b1e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b20:	4a04      	ldr	r2, [pc, #16]	@ (8006b34 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006b22:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b24:	6113      	str	r3, [r2, #16]
}
 8006b26:	bf00      	nop
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	e000ed90 	.word	0xe000ed90

08006b38 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8006b40:	f7ff fe36 	bl	80067b0 <HAL_GetTick>
 8006b44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d101      	bne.n	8006b50 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e316      	b.n	800717e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a66      	ldr	r2, [pc, #408]	@ (8006cf0 <HAL_DMA_Init+0x1b8>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d04a      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a65      	ldr	r2, [pc, #404]	@ (8006cf4 <HAL_DMA_Init+0x1bc>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d045      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a63      	ldr	r2, [pc, #396]	@ (8006cf8 <HAL_DMA_Init+0x1c0>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d040      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a62      	ldr	r2, [pc, #392]	@ (8006cfc <HAL_DMA_Init+0x1c4>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d03b      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a60      	ldr	r2, [pc, #384]	@ (8006d00 <HAL_DMA_Init+0x1c8>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d036      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a5f      	ldr	r2, [pc, #380]	@ (8006d04 <HAL_DMA_Init+0x1cc>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d031      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a5d      	ldr	r2, [pc, #372]	@ (8006d08 <HAL_DMA_Init+0x1d0>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d02c      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a5c      	ldr	r2, [pc, #368]	@ (8006d0c <HAL_DMA_Init+0x1d4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d027      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a5a      	ldr	r2, [pc, #360]	@ (8006d10 <HAL_DMA_Init+0x1d8>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d022      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a59      	ldr	r2, [pc, #356]	@ (8006d14 <HAL_DMA_Init+0x1dc>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d01d      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a57      	ldr	r2, [pc, #348]	@ (8006d18 <HAL_DMA_Init+0x1e0>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d018      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a56      	ldr	r2, [pc, #344]	@ (8006d1c <HAL_DMA_Init+0x1e4>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d013      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a54      	ldr	r2, [pc, #336]	@ (8006d20 <HAL_DMA_Init+0x1e8>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d00e      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a53      	ldr	r2, [pc, #332]	@ (8006d24 <HAL_DMA_Init+0x1ec>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d009      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a51      	ldr	r2, [pc, #324]	@ (8006d28 <HAL_DMA_Init+0x1f0>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d004      	beq.n	8006bf0 <HAL_DMA_Init+0xb8>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a50      	ldr	r2, [pc, #320]	@ (8006d2c <HAL_DMA_Init+0x1f4>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d101      	bne.n	8006bf4 <HAL_DMA_Init+0xbc>
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e000      	b.n	8006bf6 <HAL_DMA_Init+0xbe>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 813b 	beq.w	8006e72 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a37      	ldr	r2, [pc, #220]	@ (8006cf0 <HAL_DMA_Init+0x1b8>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d04a      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a36      	ldr	r2, [pc, #216]	@ (8006cf4 <HAL_DMA_Init+0x1bc>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d045      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a34      	ldr	r2, [pc, #208]	@ (8006cf8 <HAL_DMA_Init+0x1c0>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d040      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a33      	ldr	r2, [pc, #204]	@ (8006cfc <HAL_DMA_Init+0x1c4>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d03b      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a31      	ldr	r2, [pc, #196]	@ (8006d00 <HAL_DMA_Init+0x1c8>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d036      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a30      	ldr	r2, [pc, #192]	@ (8006d04 <HAL_DMA_Init+0x1cc>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d031      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a2e      	ldr	r2, [pc, #184]	@ (8006d08 <HAL_DMA_Init+0x1d0>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d02c      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a2d      	ldr	r2, [pc, #180]	@ (8006d0c <HAL_DMA_Init+0x1d4>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d027      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a2b      	ldr	r2, [pc, #172]	@ (8006d10 <HAL_DMA_Init+0x1d8>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d022      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a2a      	ldr	r2, [pc, #168]	@ (8006d14 <HAL_DMA_Init+0x1dc>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d01d      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a28      	ldr	r2, [pc, #160]	@ (8006d18 <HAL_DMA_Init+0x1e0>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d018      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a27      	ldr	r2, [pc, #156]	@ (8006d1c <HAL_DMA_Init+0x1e4>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d013      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a25      	ldr	r2, [pc, #148]	@ (8006d20 <HAL_DMA_Init+0x1e8>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d00e      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a24      	ldr	r2, [pc, #144]	@ (8006d24 <HAL_DMA_Init+0x1ec>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d009      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a22      	ldr	r2, [pc, #136]	@ (8006d28 <HAL_DMA_Init+0x1f0>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d004      	beq.n	8006cac <HAL_DMA_Init+0x174>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a21      	ldr	r2, [pc, #132]	@ (8006d2c <HAL_DMA_Init+0x1f4>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d108      	bne.n	8006cbe <HAL_DMA_Init+0x186>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f022 0201 	bic.w	r2, r2, #1
 8006cba:	601a      	str	r2, [r3, #0]
 8006cbc:	e007      	b.n	8006cce <HAL_DMA_Init+0x196>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f022 0201 	bic.w	r2, r2, #1
 8006ccc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006cce:	e02f      	b.n	8006d30 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006cd0:	f7ff fd6e 	bl	80067b0 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	2b05      	cmp	r3, #5
 8006cdc:	d928      	bls.n	8006d30 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2220      	movs	r2, #32
 8006ce2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2203      	movs	r2, #3
 8006ce8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e246      	b.n	800717e <HAL_DMA_Init+0x646>
 8006cf0:	40020010 	.word	0x40020010
 8006cf4:	40020028 	.word	0x40020028
 8006cf8:	40020040 	.word	0x40020040
 8006cfc:	40020058 	.word	0x40020058
 8006d00:	40020070 	.word	0x40020070
 8006d04:	40020088 	.word	0x40020088
 8006d08:	400200a0 	.word	0x400200a0
 8006d0c:	400200b8 	.word	0x400200b8
 8006d10:	40020410 	.word	0x40020410
 8006d14:	40020428 	.word	0x40020428
 8006d18:	40020440 	.word	0x40020440
 8006d1c:	40020458 	.word	0x40020458
 8006d20:	40020470 	.word	0x40020470
 8006d24:	40020488 	.word	0x40020488
 8006d28:	400204a0 	.word	0x400204a0
 8006d2c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1c8      	bne.n	8006cd0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	4b83      	ldr	r3, [pc, #524]	@ (8006f58 <HAL_DMA_Init+0x420>)
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006d56:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d62:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	699b      	ldr	r3, [r3, #24]
 8006d68:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d6e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d80:	2b04      	cmp	r3, #4
 8006d82:	d107      	bne.n	8006d94 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	697a      	ldr	r2, [r7, #20]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006d94:	4b71      	ldr	r3, [pc, #452]	@ (8006f5c <HAL_DMA_Init+0x424>)
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	4b71      	ldr	r3, [pc, #452]	@ (8006f60 <HAL_DMA_Init+0x428>)
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006da0:	d328      	bcc.n	8006df4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	2b28      	cmp	r3, #40	@ 0x28
 8006da8:	d903      	bls.n	8006db2 <HAL_DMA_Init+0x27a>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	2b2e      	cmp	r3, #46	@ 0x2e
 8006db0:	d917      	bls.n	8006de2 <HAL_DMA_Init+0x2aa>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006db8:	d903      	bls.n	8006dc2 <HAL_DMA_Init+0x28a>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	2b42      	cmp	r3, #66	@ 0x42
 8006dc0:	d90f      	bls.n	8006de2 <HAL_DMA_Init+0x2aa>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	2b46      	cmp	r3, #70	@ 0x46
 8006dc8:	d903      	bls.n	8006dd2 <HAL_DMA_Init+0x29a>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	2b48      	cmp	r3, #72	@ 0x48
 8006dd0:	d907      	bls.n	8006de2 <HAL_DMA_Init+0x2aa>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	2b4e      	cmp	r3, #78	@ 0x4e
 8006dd8:	d905      	bls.n	8006de6 <HAL_DMA_Init+0x2ae>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	2b52      	cmp	r3, #82	@ 0x52
 8006de0:	d801      	bhi.n	8006de6 <HAL_DMA_Init+0x2ae>
 8006de2:	2301      	movs	r3, #1
 8006de4:	e000      	b.n	8006de8 <HAL_DMA_Init+0x2b0>
 8006de6:	2300      	movs	r3, #0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d003      	beq.n	8006df4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006df2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f023 0307 	bic.w	r3, r3, #7
 8006e0a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d117      	bne.n	8006e4e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d00e      	beq.n	8006e4e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f002 fb4d 	bl	80094d0 <DMA_CheckFifoParam>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d008      	beq.n	8006e4e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2240      	movs	r2, #64	@ 0x40
 8006e40:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e197      	b.n	800717e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f002 fa88 	bl	800936c <DMA_CalcBaseAndBitshift>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e64:	f003 031f 	and.w	r3, r3, #31
 8006e68:	223f      	movs	r2, #63	@ 0x3f
 8006e6a:	409a      	lsls	r2, r3
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	609a      	str	r2, [r3, #8]
 8006e70:	e0cd      	b.n	800700e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a3b      	ldr	r2, [pc, #236]	@ (8006f64 <HAL_DMA_Init+0x42c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d022      	beq.n	8006ec2 <HAL_DMA_Init+0x38a>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a39      	ldr	r2, [pc, #228]	@ (8006f68 <HAL_DMA_Init+0x430>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d01d      	beq.n	8006ec2 <HAL_DMA_Init+0x38a>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a38      	ldr	r2, [pc, #224]	@ (8006f6c <HAL_DMA_Init+0x434>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d018      	beq.n	8006ec2 <HAL_DMA_Init+0x38a>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a36      	ldr	r2, [pc, #216]	@ (8006f70 <HAL_DMA_Init+0x438>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d013      	beq.n	8006ec2 <HAL_DMA_Init+0x38a>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a35      	ldr	r2, [pc, #212]	@ (8006f74 <HAL_DMA_Init+0x43c>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d00e      	beq.n	8006ec2 <HAL_DMA_Init+0x38a>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a33      	ldr	r2, [pc, #204]	@ (8006f78 <HAL_DMA_Init+0x440>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d009      	beq.n	8006ec2 <HAL_DMA_Init+0x38a>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a32      	ldr	r2, [pc, #200]	@ (8006f7c <HAL_DMA_Init+0x444>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d004      	beq.n	8006ec2 <HAL_DMA_Init+0x38a>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a30      	ldr	r2, [pc, #192]	@ (8006f80 <HAL_DMA_Init+0x448>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d101      	bne.n	8006ec6 <HAL_DMA_Init+0x38e>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e000      	b.n	8006ec8 <HAL_DMA_Init+0x390>
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f000 8097 	beq.w	8006ffc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a24      	ldr	r2, [pc, #144]	@ (8006f64 <HAL_DMA_Init+0x42c>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d021      	beq.n	8006f1c <HAL_DMA_Init+0x3e4>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a22      	ldr	r2, [pc, #136]	@ (8006f68 <HAL_DMA_Init+0x430>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d01c      	beq.n	8006f1c <HAL_DMA_Init+0x3e4>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a21      	ldr	r2, [pc, #132]	@ (8006f6c <HAL_DMA_Init+0x434>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d017      	beq.n	8006f1c <HAL_DMA_Init+0x3e4>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8006f70 <HAL_DMA_Init+0x438>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d012      	beq.n	8006f1c <HAL_DMA_Init+0x3e4>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a1e      	ldr	r2, [pc, #120]	@ (8006f74 <HAL_DMA_Init+0x43c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d00d      	beq.n	8006f1c <HAL_DMA_Init+0x3e4>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a1c      	ldr	r2, [pc, #112]	@ (8006f78 <HAL_DMA_Init+0x440>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d008      	beq.n	8006f1c <HAL_DMA_Init+0x3e4>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8006f7c <HAL_DMA_Init+0x444>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d003      	beq.n	8006f1c <HAL_DMA_Init+0x3e4>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a19      	ldr	r2, [pc, #100]	@ (8006f80 <HAL_DMA_Init+0x448>)
 8006f1a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2202      	movs	r2, #2
 8006f20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006f34:	697a      	ldr	r2, [r7, #20]
 8006f36:	4b13      	ldr	r3, [pc, #76]	@ (8006f84 <HAL_DMA_Init+0x44c>)
 8006f38:	4013      	ands	r3, r2
 8006f3a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	2b40      	cmp	r3, #64	@ 0x40
 8006f42:	d021      	beq.n	8006f88 <HAL_DMA_Init+0x450>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	2b80      	cmp	r3, #128	@ 0x80
 8006f4a:	d102      	bne.n	8006f52 <HAL_DMA_Init+0x41a>
 8006f4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006f50:	e01b      	b.n	8006f8a <HAL_DMA_Init+0x452>
 8006f52:	2300      	movs	r3, #0
 8006f54:	e019      	b.n	8006f8a <HAL_DMA_Init+0x452>
 8006f56:	bf00      	nop
 8006f58:	fe10803f 	.word	0xfe10803f
 8006f5c:	5c001000 	.word	0x5c001000
 8006f60:	ffff0000 	.word	0xffff0000
 8006f64:	58025408 	.word	0x58025408
 8006f68:	5802541c 	.word	0x5802541c
 8006f6c:	58025430 	.word	0x58025430
 8006f70:	58025444 	.word	0x58025444
 8006f74:	58025458 	.word	0x58025458
 8006f78:	5802546c 	.word	0x5802546c
 8006f7c:	58025480 	.word	0x58025480
 8006f80:	58025494 	.word	0x58025494
 8006f84:	fffe000f 	.word	0xfffe000f
 8006f88:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	68d2      	ldr	r2, [r2, #12]
 8006f8e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006f90:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006f98:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006fa0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006fa8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	69db      	ldr	r3, [r3, #28]
 8006fae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006fb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006fb8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006fba:	697a      	ldr	r2, [r7, #20]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	461a      	mov	r2, r3
 8006fce:	4b6e      	ldr	r3, [pc, #440]	@ (8007188 <HAL_DMA_Init+0x650>)
 8006fd0:	4413      	add	r3, r2
 8006fd2:	4a6e      	ldr	r2, [pc, #440]	@ (800718c <HAL_DMA_Init+0x654>)
 8006fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd8:	091b      	lsrs	r3, r3, #4
 8006fda:	009a      	lsls	r2, r3, #2
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f002 f9c3 	bl	800936c <DMA_CalcBaseAndBitshift>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fee:	f003 031f 	and.w	r3, r3, #31
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	409a      	lsls	r2, r3
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	605a      	str	r2, [r3, #4]
 8006ffa:	e008      	b.n	800700e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2240      	movs	r2, #64	@ 0x40
 8007000:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2203      	movs	r2, #3
 8007006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e0b7      	b.n	800717e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a5f      	ldr	r2, [pc, #380]	@ (8007190 <HAL_DMA_Init+0x658>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d072      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a5d      	ldr	r2, [pc, #372]	@ (8007194 <HAL_DMA_Init+0x65c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d06d      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a5c      	ldr	r2, [pc, #368]	@ (8007198 <HAL_DMA_Init+0x660>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d068      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a5a      	ldr	r2, [pc, #360]	@ (800719c <HAL_DMA_Init+0x664>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d063      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a59      	ldr	r2, [pc, #356]	@ (80071a0 <HAL_DMA_Init+0x668>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d05e      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a57      	ldr	r2, [pc, #348]	@ (80071a4 <HAL_DMA_Init+0x66c>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d059      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a56      	ldr	r2, [pc, #344]	@ (80071a8 <HAL_DMA_Init+0x670>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d054      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a54      	ldr	r2, [pc, #336]	@ (80071ac <HAL_DMA_Init+0x674>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d04f      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a53      	ldr	r2, [pc, #332]	@ (80071b0 <HAL_DMA_Init+0x678>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d04a      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a51      	ldr	r2, [pc, #324]	@ (80071b4 <HAL_DMA_Init+0x67c>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d045      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a50      	ldr	r2, [pc, #320]	@ (80071b8 <HAL_DMA_Init+0x680>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d040      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a4e      	ldr	r2, [pc, #312]	@ (80071bc <HAL_DMA_Init+0x684>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d03b      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a4d      	ldr	r2, [pc, #308]	@ (80071c0 <HAL_DMA_Init+0x688>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d036      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a4b      	ldr	r2, [pc, #300]	@ (80071c4 <HAL_DMA_Init+0x68c>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d031      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a4a      	ldr	r2, [pc, #296]	@ (80071c8 <HAL_DMA_Init+0x690>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d02c      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a48      	ldr	r2, [pc, #288]	@ (80071cc <HAL_DMA_Init+0x694>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d027      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a47      	ldr	r2, [pc, #284]	@ (80071d0 <HAL_DMA_Init+0x698>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d022      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a45      	ldr	r2, [pc, #276]	@ (80071d4 <HAL_DMA_Init+0x69c>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d01d      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a44      	ldr	r2, [pc, #272]	@ (80071d8 <HAL_DMA_Init+0x6a0>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d018      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a42      	ldr	r2, [pc, #264]	@ (80071dc <HAL_DMA_Init+0x6a4>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d013      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a41      	ldr	r2, [pc, #260]	@ (80071e0 <HAL_DMA_Init+0x6a8>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d00e      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a3f      	ldr	r2, [pc, #252]	@ (80071e4 <HAL_DMA_Init+0x6ac>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d009      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a3e      	ldr	r2, [pc, #248]	@ (80071e8 <HAL_DMA_Init+0x6b0>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d004      	beq.n	80070fe <HAL_DMA_Init+0x5c6>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a3c      	ldr	r2, [pc, #240]	@ (80071ec <HAL_DMA_Init+0x6b4>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d101      	bne.n	8007102 <HAL_DMA_Init+0x5ca>
 80070fe:	2301      	movs	r3, #1
 8007100:	e000      	b.n	8007104 <HAL_DMA_Init+0x5cc>
 8007102:	2300      	movs	r3, #0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d032      	beq.n	800716e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f002 fa5d 	bl	80095c8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	2b80      	cmp	r3, #128	@ 0x80
 8007114:	d102      	bne.n	800711c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685a      	ldr	r2, [r3, #4]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007124:	b2d2      	uxtb	r2, r2
 8007126:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007130:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d010      	beq.n	800715c <HAL_DMA_Init+0x624>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	2b08      	cmp	r3, #8
 8007140:	d80c      	bhi.n	800715c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f002 fada 	bl	80096fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800714c:	2200      	movs	r2, #0
 800714e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007158:	605a      	str	r2, [r3, #4]
 800715a:	e008      	b.n	800716e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3718      	adds	r7, #24
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	a7fdabf8 	.word	0xa7fdabf8
 800718c:	cccccccd 	.word	0xcccccccd
 8007190:	40020010 	.word	0x40020010
 8007194:	40020028 	.word	0x40020028
 8007198:	40020040 	.word	0x40020040
 800719c:	40020058 	.word	0x40020058
 80071a0:	40020070 	.word	0x40020070
 80071a4:	40020088 	.word	0x40020088
 80071a8:	400200a0 	.word	0x400200a0
 80071ac:	400200b8 	.word	0x400200b8
 80071b0:	40020410 	.word	0x40020410
 80071b4:	40020428 	.word	0x40020428
 80071b8:	40020440 	.word	0x40020440
 80071bc:	40020458 	.word	0x40020458
 80071c0:	40020470 	.word	0x40020470
 80071c4:	40020488 	.word	0x40020488
 80071c8:	400204a0 	.word	0x400204a0
 80071cc:	400204b8 	.word	0x400204b8
 80071d0:	58025408 	.word	0x58025408
 80071d4:	5802541c 	.word	0x5802541c
 80071d8:	58025430 	.word	0x58025430
 80071dc:	58025444 	.word	0x58025444
 80071e0:	58025458 	.word	0x58025458
 80071e4:	5802546c 	.word	0x5802546c
 80071e8:	58025480 	.word	0x58025480
 80071ec:	58025494 	.word	0x58025494

080071f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b086      	sub	sp, #24
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	60b9      	str	r1, [r7, #8]
 80071fa:	607a      	str	r2, [r7, #4]
 80071fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e226      	b.n	800765a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007212:	2b01      	cmp	r3, #1
 8007214:	d101      	bne.n	800721a <HAL_DMA_Start_IT+0x2a>
 8007216:	2302      	movs	r3, #2
 8007218:	e21f      	b.n	800765a <HAL_DMA_Start_IT+0x46a>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007228:	b2db      	uxtb	r3, r3
 800722a:	2b01      	cmp	r3, #1
 800722c:	f040 820a 	bne.w	8007644 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2202      	movs	r2, #2
 8007234:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a68      	ldr	r2, [pc, #416]	@ (80073e4 <HAL_DMA_Start_IT+0x1f4>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d04a      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a66      	ldr	r2, [pc, #408]	@ (80073e8 <HAL_DMA_Start_IT+0x1f8>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d045      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a65      	ldr	r2, [pc, #404]	@ (80073ec <HAL_DMA_Start_IT+0x1fc>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d040      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a63      	ldr	r2, [pc, #396]	@ (80073f0 <HAL_DMA_Start_IT+0x200>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d03b      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a62      	ldr	r2, [pc, #392]	@ (80073f4 <HAL_DMA_Start_IT+0x204>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d036      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a60      	ldr	r2, [pc, #384]	@ (80073f8 <HAL_DMA_Start_IT+0x208>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d031      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a5f      	ldr	r2, [pc, #380]	@ (80073fc <HAL_DMA_Start_IT+0x20c>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d02c      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a5d      	ldr	r2, [pc, #372]	@ (8007400 <HAL_DMA_Start_IT+0x210>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d027      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a5c      	ldr	r2, [pc, #368]	@ (8007404 <HAL_DMA_Start_IT+0x214>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d022      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a5a      	ldr	r2, [pc, #360]	@ (8007408 <HAL_DMA_Start_IT+0x218>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d01d      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a59      	ldr	r2, [pc, #356]	@ (800740c <HAL_DMA_Start_IT+0x21c>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d018      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a57      	ldr	r2, [pc, #348]	@ (8007410 <HAL_DMA_Start_IT+0x220>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d013      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a56      	ldr	r2, [pc, #344]	@ (8007414 <HAL_DMA_Start_IT+0x224>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d00e      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a54      	ldr	r2, [pc, #336]	@ (8007418 <HAL_DMA_Start_IT+0x228>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d009      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a53      	ldr	r2, [pc, #332]	@ (800741c <HAL_DMA_Start_IT+0x22c>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d004      	beq.n	80072de <HAL_DMA_Start_IT+0xee>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a51      	ldr	r2, [pc, #324]	@ (8007420 <HAL_DMA_Start_IT+0x230>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d108      	bne.n	80072f0 <HAL_DMA_Start_IT+0x100>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f022 0201 	bic.w	r2, r2, #1
 80072ec:	601a      	str	r2, [r3, #0]
 80072ee:	e007      	b.n	8007300 <HAL_DMA_Start_IT+0x110>
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f022 0201 	bic.w	r2, r2, #1
 80072fe:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f001 fe84 	bl	8009014 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a34      	ldr	r2, [pc, #208]	@ (80073e4 <HAL_DMA_Start_IT+0x1f4>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d04a      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a33      	ldr	r2, [pc, #204]	@ (80073e8 <HAL_DMA_Start_IT+0x1f8>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d045      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a31      	ldr	r2, [pc, #196]	@ (80073ec <HAL_DMA_Start_IT+0x1fc>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d040      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a30      	ldr	r2, [pc, #192]	@ (80073f0 <HAL_DMA_Start_IT+0x200>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d03b      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a2e      	ldr	r2, [pc, #184]	@ (80073f4 <HAL_DMA_Start_IT+0x204>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d036      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a2d      	ldr	r2, [pc, #180]	@ (80073f8 <HAL_DMA_Start_IT+0x208>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d031      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a2b      	ldr	r2, [pc, #172]	@ (80073fc <HAL_DMA_Start_IT+0x20c>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d02c      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a2a      	ldr	r2, [pc, #168]	@ (8007400 <HAL_DMA_Start_IT+0x210>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d027      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a28      	ldr	r2, [pc, #160]	@ (8007404 <HAL_DMA_Start_IT+0x214>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d022      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a27      	ldr	r2, [pc, #156]	@ (8007408 <HAL_DMA_Start_IT+0x218>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d01d      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a25      	ldr	r2, [pc, #148]	@ (800740c <HAL_DMA_Start_IT+0x21c>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d018      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a24      	ldr	r2, [pc, #144]	@ (8007410 <HAL_DMA_Start_IT+0x220>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d013      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a22      	ldr	r2, [pc, #136]	@ (8007414 <HAL_DMA_Start_IT+0x224>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d00e      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a21      	ldr	r2, [pc, #132]	@ (8007418 <HAL_DMA_Start_IT+0x228>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d009      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a1f      	ldr	r2, [pc, #124]	@ (800741c <HAL_DMA_Start_IT+0x22c>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d004      	beq.n	80073ac <HAL_DMA_Start_IT+0x1bc>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a1e      	ldr	r2, [pc, #120]	@ (8007420 <HAL_DMA_Start_IT+0x230>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d101      	bne.n	80073b0 <HAL_DMA_Start_IT+0x1c0>
 80073ac:	2301      	movs	r3, #1
 80073ae:	e000      	b.n	80073b2 <HAL_DMA_Start_IT+0x1c2>
 80073b0:	2300      	movs	r3, #0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d036      	beq.n	8007424 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f023 021e 	bic.w	r2, r3, #30
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f042 0216 	orr.w	r2, r2, #22
 80073c8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d03e      	beq.n	8007450 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f042 0208 	orr.w	r2, r2, #8
 80073e0:	601a      	str	r2, [r3, #0]
 80073e2:	e035      	b.n	8007450 <HAL_DMA_Start_IT+0x260>
 80073e4:	40020010 	.word	0x40020010
 80073e8:	40020028 	.word	0x40020028
 80073ec:	40020040 	.word	0x40020040
 80073f0:	40020058 	.word	0x40020058
 80073f4:	40020070 	.word	0x40020070
 80073f8:	40020088 	.word	0x40020088
 80073fc:	400200a0 	.word	0x400200a0
 8007400:	400200b8 	.word	0x400200b8
 8007404:	40020410 	.word	0x40020410
 8007408:	40020428 	.word	0x40020428
 800740c:	40020440 	.word	0x40020440
 8007410:	40020458 	.word	0x40020458
 8007414:	40020470 	.word	0x40020470
 8007418:	40020488 	.word	0x40020488
 800741c:	400204a0 	.word	0x400204a0
 8007420:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f023 020e 	bic.w	r2, r3, #14
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f042 020a 	orr.w	r2, r2, #10
 8007436:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800743c:	2b00      	cmp	r3, #0
 800743e:	d007      	beq.n	8007450 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0204 	orr.w	r2, r2, #4
 800744e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a83      	ldr	r2, [pc, #524]	@ (8007664 <HAL_DMA_Start_IT+0x474>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d072      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a82      	ldr	r2, [pc, #520]	@ (8007668 <HAL_DMA_Start_IT+0x478>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d06d      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a80      	ldr	r2, [pc, #512]	@ (800766c <HAL_DMA_Start_IT+0x47c>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d068      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a7f      	ldr	r2, [pc, #508]	@ (8007670 <HAL_DMA_Start_IT+0x480>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d063      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a7d      	ldr	r2, [pc, #500]	@ (8007674 <HAL_DMA_Start_IT+0x484>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d05e      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a7c      	ldr	r2, [pc, #496]	@ (8007678 <HAL_DMA_Start_IT+0x488>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d059      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a7a      	ldr	r2, [pc, #488]	@ (800767c <HAL_DMA_Start_IT+0x48c>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d054      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a79      	ldr	r2, [pc, #484]	@ (8007680 <HAL_DMA_Start_IT+0x490>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d04f      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a77      	ldr	r2, [pc, #476]	@ (8007684 <HAL_DMA_Start_IT+0x494>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d04a      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a76      	ldr	r2, [pc, #472]	@ (8007688 <HAL_DMA_Start_IT+0x498>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d045      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a74      	ldr	r2, [pc, #464]	@ (800768c <HAL_DMA_Start_IT+0x49c>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d040      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a73      	ldr	r2, [pc, #460]	@ (8007690 <HAL_DMA_Start_IT+0x4a0>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d03b      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a71      	ldr	r2, [pc, #452]	@ (8007694 <HAL_DMA_Start_IT+0x4a4>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d036      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a70      	ldr	r2, [pc, #448]	@ (8007698 <HAL_DMA_Start_IT+0x4a8>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d031      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a6e      	ldr	r2, [pc, #440]	@ (800769c <HAL_DMA_Start_IT+0x4ac>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d02c      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a6d      	ldr	r2, [pc, #436]	@ (80076a0 <HAL_DMA_Start_IT+0x4b0>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d027      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a6b      	ldr	r2, [pc, #428]	@ (80076a4 <HAL_DMA_Start_IT+0x4b4>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d022      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a6a      	ldr	r2, [pc, #424]	@ (80076a8 <HAL_DMA_Start_IT+0x4b8>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d01d      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a68      	ldr	r2, [pc, #416]	@ (80076ac <HAL_DMA_Start_IT+0x4bc>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d018      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a67      	ldr	r2, [pc, #412]	@ (80076b0 <HAL_DMA_Start_IT+0x4c0>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d013      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a65      	ldr	r2, [pc, #404]	@ (80076b4 <HAL_DMA_Start_IT+0x4c4>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d00e      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a64      	ldr	r2, [pc, #400]	@ (80076b8 <HAL_DMA_Start_IT+0x4c8>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d009      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a62      	ldr	r2, [pc, #392]	@ (80076bc <HAL_DMA_Start_IT+0x4cc>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d004      	beq.n	8007540 <HAL_DMA_Start_IT+0x350>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a61      	ldr	r2, [pc, #388]	@ (80076c0 <HAL_DMA_Start_IT+0x4d0>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d101      	bne.n	8007544 <HAL_DMA_Start_IT+0x354>
 8007540:	2301      	movs	r3, #1
 8007542:	e000      	b.n	8007546 <HAL_DMA_Start_IT+0x356>
 8007544:	2300      	movs	r3, #0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d01a      	beq.n	8007580 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007554:	2b00      	cmp	r3, #0
 8007556:	d007      	beq.n	8007568 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007562:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007566:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800756c:	2b00      	cmp	r3, #0
 800756e:	d007      	beq.n	8007580 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800757a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800757e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a37      	ldr	r2, [pc, #220]	@ (8007664 <HAL_DMA_Start_IT+0x474>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d04a      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a36      	ldr	r2, [pc, #216]	@ (8007668 <HAL_DMA_Start_IT+0x478>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d045      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a34      	ldr	r2, [pc, #208]	@ (800766c <HAL_DMA_Start_IT+0x47c>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d040      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a33      	ldr	r2, [pc, #204]	@ (8007670 <HAL_DMA_Start_IT+0x480>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d03b      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a31      	ldr	r2, [pc, #196]	@ (8007674 <HAL_DMA_Start_IT+0x484>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d036      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a30      	ldr	r2, [pc, #192]	@ (8007678 <HAL_DMA_Start_IT+0x488>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d031      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a2e      	ldr	r2, [pc, #184]	@ (800767c <HAL_DMA_Start_IT+0x48c>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d02c      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a2d      	ldr	r2, [pc, #180]	@ (8007680 <HAL_DMA_Start_IT+0x490>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d027      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a2b      	ldr	r2, [pc, #172]	@ (8007684 <HAL_DMA_Start_IT+0x494>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d022      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a2a      	ldr	r2, [pc, #168]	@ (8007688 <HAL_DMA_Start_IT+0x498>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d01d      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a28      	ldr	r2, [pc, #160]	@ (800768c <HAL_DMA_Start_IT+0x49c>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d018      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a27      	ldr	r2, [pc, #156]	@ (8007690 <HAL_DMA_Start_IT+0x4a0>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d013      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a25      	ldr	r2, [pc, #148]	@ (8007694 <HAL_DMA_Start_IT+0x4a4>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d00e      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a24      	ldr	r2, [pc, #144]	@ (8007698 <HAL_DMA_Start_IT+0x4a8>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d009      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a22      	ldr	r2, [pc, #136]	@ (800769c <HAL_DMA_Start_IT+0x4ac>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d004      	beq.n	8007620 <HAL_DMA_Start_IT+0x430>
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a21      	ldr	r2, [pc, #132]	@ (80076a0 <HAL_DMA_Start_IT+0x4b0>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d108      	bne.n	8007632 <HAL_DMA_Start_IT+0x442>
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f042 0201 	orr.w	r2, r2, #1
 800762e:	601a      	str	r2, [r3, #0]
 8007630:	e012      	b.n	8007658 <HAL_DMA_Start_IT+0x468>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f042 0201 	orr.w	r2, r2, #1
 8007640:	601a      	str	r2, [r3, #0]
 8007642:	e009      	b.n	8007658 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800764a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2200      	movs	r2, #0
 8007650:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007658:	7dfb      	ldrb	r3, [r7, #23]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	40020010 	.word	0x40020010
 8007668:	40020028 	.word	0x40020028
 800766c:	40020040 	.word	0x40020040
 8007670:	40020058 	.word	0x40020058
 8007674:	40020070 	.word	0x40020070
 8007678:	40020088 	.word	0x40020088
 800767c:	400200a0 	.word	0x400200a0
 8007680:	400200b8 	.word	0x400200b8
 8007684:	40020410 	.word	0x40020410
 8007688:	40020428 	.word	0x40020428
 800768c:	40020440 	.word	0x40020440
 8007690:	40020458 	.word	0x40020458
 8007694:	40020470 	.word	0x40020470
 8007698:	40020488 	.word	0x40020488
 800769c:	400204a0 	.word	0x400204a0
 80076a0:	400204b8 	.word	0x400204b8
 80076a4:	58025408 	.word	0x58025408
 80076a8:	5802541c 	.word	0x5802541c
 80076ac:	58025430 	.word	0x58025430
 80076b0:	58025444 	.word	0x58025444
 80076b4:	58025458 	.word	0x58025458
 80076b8:	5802546c 	.word	0x5802546c
 80076bc:	58025480 	.word	0x58025480
 80076c0:	58025494 	.word	0x58025494

080076c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80076cc:	f7ff f870 	bl	80067b0 <HAL_GetTick>
 80076d0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d101      	bne.n	80076dc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	e2dc      	b.n	8007c96 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d008      	beq.n	80076fa <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2280      	movs	r2, #128	@ 0x80
 80076ec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e2cd      	b.n	8007c96 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a76      	ldr	r2, [pc, #472]	@ (80078d8 <HAL_DMA_Abort+0x214>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d04a      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a74      	ldr	r2, [pc, #464]	@ (80078dc <HAL_DMA_Abort+0x218>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d045      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a73      	ldr	r2, [pc, #460]	@ (80078e0 <HAL_DMA_Abort+0x21c>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d040      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a71      	ldr	r2, [pc, #452]	@ (80078e4 <HAL_DMA_Abort+0x220>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d03b      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a70      	ldr	r2, [pc, #448]	@ (80078e8 <HAL_DMA_Abort+0x224>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d036      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a6e      	ldr	r2, [pc, #440]	@ (80078ec <HAL_DMA_Abort+0x228>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d031      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a6d      	ldr	r2, [pc, #436]	@ (80078f0 <HAL_DMA_Abort+0x22c>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d02c      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a6b      	ldr	r2, [pc, #428]	@ (80078f4 <HAL_DMA_Abort+0x230>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d027      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a6a      	ldr	r2, [pc, #424]	@ (80078f8 <HAL_DMA_Abort+0x234>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d022      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a68      	ldr	r2, [pc, #416]	@ (80078fc <HAL_DMA_Abort+0x238>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d01d      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a67      	ldr	r2, [pc, #412]	@ (8007900 <HAL_DMA_Abort+0x23c>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d018      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a65      	ldr	r2, [pc, #404]	@ (8007904 <HAL_DMA_Abort+0x240>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d013      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a64      	ldr	r2, [pc, #400]	@ (8007908 <HAL_DMA_Abort+0x244>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d00e      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a62      	ldr	r2, [pc, #392]	@ (800790c <HAL_DMA_Abort+0x248>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d009      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a61      	ldr	r2, [pc, #388]	@ (8007910 <HAL_DMA_Abort+0x24c>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d004      	beq.n	800779a <HAL_DMA_Abort+0xd6>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a5f      	ldr	r2, [pc, #380]	@ (8007914 <HAL_DMA_Abort+0x250>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d101      	bne.n	800779e <HAL_DMA_Abort+0xda>
 800779a:	2301      	movs	r3, #1
 800779c:	e000      	b.n	80077a0 <HAL_DMA_Abort+0xdc>
 800779e:	2300      	movs	r3, #0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d013      	beq.n	80077cc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f022 021e 	bic.w	r2, r2, #30
 80077b2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	695a      	ldr	r2, [r3, #20]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80077c2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	617b      	str	r3, [r7, #20]
 80077ca:	e00a      	b.n	80077e2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f022 020e 	bic.w	r2, r2, #14
 80077da:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a3c      	ldr	r2, [pc, #240]	@ (80078d8 <HAL_DMA_Abort+0x214>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d072      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a3a      	ldr	r2, [pc, #232]	@ (80078dc <HAL_DMA_Abort+0x218>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d06d      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a39      	ldr	r2, [pc, #228]	@ (80078e0 <HAL_DMA_Abort+0x21c>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d068      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a37      	ldr	r2, [pc, #220]	@ (80078e4 <HAL_DMA_Abort+0x220>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d063      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a36      	ldr	r2, [pc, #216]	@ (80078e8 <HAL_DMA_Abort+0x224>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d05e      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a34      	ldr	r2, [pc, #208]	@ (80078ec <HAL_DMA_Abort+0x228>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d059      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a33      	ldr	r2, [pc, #204]	@ (80078f0 <HAL_DMA_Abort+0x22c>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d054      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a31      	ldr	r2, [pc, #196]	@ (80078f4 <HAL_DMA_Abort+0x230>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d04f      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a30      	ldr	r2, [pc, #192]	@ (80078f8 <HAL_DMA_Abort+0x234>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d04a      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a2e      	ldr	r2, [pc, #184]	@ (80078fc <HAL_DMA_Abort+0x238>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d045      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a2d      	ldr	r2, [pc, #180]	@ (8007900 <HAL_DMA_Abort+0x23c>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d040      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a2b      	ldr	r2, [pc, #172]	@ (8007904 <HAL_DMA_Abort+0x240>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d03b      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a2a      	ldr	r2, [pc, #168]	@ (8007908 <HAL_DMA_Abort+0x244>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d036      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a28      	ldr	r2, [pc, #160]	@ (800790c <HAL_DMA_Abort+0x248>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d031      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a27      	ldr	r2, [pc, #156]	@ (8007910 <HAL_DMA_Abort+0x24c>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d02c      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a25      	ldr	r2, [pc, #148]	@ (8007914 <HAL_DMA_Abort+0x250>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d027      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a24      	ldr	r2, [pc, #144]	@ (8007918 <HAL_DMA_Abort+0x254>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d022      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a22      	ldr	r2, [pc, #136]	@ (800791c <HAL_DMA_Abort+0x258>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d01d      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a21      	ldr	r2, [pc, #132]	@ (8007920 <HAL_DMA_Abort+0x25c>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d018      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a1f      	ldr	r2, [pc, #124]	@ (8007924 <HAL_DMA_Abort+0x260>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d013      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a1e      	ldr	r2, [pc, #120]	@ (8007928 <HAL_DMA_Abort+0x264>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d00e      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a1c      	ldr	r2, [pc, #112]	@ (800792c <HAL_DMA_Abort+0x268>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d009      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007930 <HAL_DMA_Abort+0x26c>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d004      	beq.n	80078d2 <HAL_DMA_Abort+0x20e>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a19      	ldr	r2, [pc, #100]	@ (8007934 <HAL_DMA_Abort+0x270>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d132      	bne.n	8007938 <HAL_DMA_Abort+0x274>
 80078d2:	2301      	movs	r3, #1
 80078d4:	e031      	b.n	800793a <HAL_DMA_Abort+0x276>
 80078d6:	bf00      	nop
 80078d8:	40020010 	.word	0x40020010
 80078dc:	40020028 	.word	0x40020028
 80078e0:	40020040 	.word	0x40020040
 80078e4:	40020058 	.word	0x40020058
 80078e8:	40020070 	.word	0x40020070
 80078ec:	40020088 	.word	0x40020088
 80078f0:	400200a0 	.word	0x400200a0
 80078f4:	400200b8 	.word	0x400200b8
 80078f8:	40020410 	.word	0x40020410
 80078fc:	40020428 	.word	0x40020428
 8007900:	40020440 	.word	0x40020440
 8007904:	40020458 	.word	0x40020458
 8007908:	40020470 	.word	0x40020470
 800790c:	40020488 	.word	0x40020488
 8007910:	400204a0 	.word	0x400204a0
 8007914:	400204b8 	.word	0x400204b8
 8007918:	58025408 	.word	0x58025408
 800791c:	5802541c 	.word	0x5802541c
 8007920:	58025430 	.word	0x58025430
 8007924:	58025444 	.word	0x58025444
 8007928:	58025458 	.word	0x58025458
 800792c:	5802546c 	.word	0x5802546c
 8007930:	58025480 	.word	0x58025480
 8007934:	58025494 	.word	0x58025494
 8007938:	2300      	movs	r3, #0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d007      	beq.n	800794e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007948:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800794c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a6d      	ldr	r2, [pc, #436]	@ (8007b08 <HAL_DMA_Abort+0x444>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d04a      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a6b      	ldr	r2, [pc, #428]	@ (8007b0c <HAL_DMA_Abort+0x448>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d045      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a6a      	ldr	r2, [pc, #424]	@ (8007b10 <HAL_DMA_Abort+0x44c>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d040      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a68      	ldr	r2, [pc, #416]	@ (8007b14 <HAL_DMA_Abort+0x450>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d03b      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a67      	ldr	r2, [pc, #412]	@ (8007b18 <HAL_DMA_Abort+0x454>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d036      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a65      	ldr	r2, [pc, #404]	@ (8007b1c <HAL_DMA_Abort+0x458>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d031      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a64      	ldr	r2, [pc, #400]	@ (8007b20 <HAL_DMA_Abort+0x45c>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d02c      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a62      	ldr	r2, [pc, #392]	@ (8007b24 <HAL_DMA_Abort+0x460>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d027      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a61      	ldr	r2, [pc, #388]	@ (8007b28 <HAL_DMA_Abort+0x464>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d022      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a5f      	ldr	r2, [pc, #380]	@ (8007b2c <HAL_DMA_Abort+0x468>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d01d      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a5e      	ldr	r2, [pc, #376]	@ (8007b30 <HAL_DMA_Abort+0x46c>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d018      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a5c      	ldr	r2, [pc, #368]	@ (8007b34 <HAL_DMA_Abort+0x470>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d013      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a5b      	ldr	r2, [pc, #364]	@ (8007b38 <HAL_DMA_Abort+0x474>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d00e      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a59      	ldr	r2, [pc, #356]	@ (8007b3c <HAL_DMA_Abort+0x478>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d009      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a58      	ldr	r2, [pc, #352]	@ (8007b40 <HAL_DMA_Abort+0x47c>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d004      	beq.n	80079ee <HAL_DMA_Abort+0x32a>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a56      	ldr	r2, [pc, #344]	@ (8007b44 <HAL_DMA_Abort+0x480>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d108      	bne.n	8007a00 <HAL_DMA_Abort+0x33c>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f022 0201 	bic.w	r2, r2, #1
 80079fc:	601a      	str	r2, [r3, #0]
 80079fe:	e007      	b.n	8007a10 <HAL_DMA_Abort+0x34c>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f022 0201 	bic.w	r2, r2, #1
 8007a0e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007a10:	e013      	b.n	8007a3a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007a12:	f7fe fecd 	bl	80067b0 <HAL_GetTick>
 8007a16:	4602      	mov	r2, r0
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	1ad3      	subs	r3, r2, r3
 8007a1c:	2b05      	cmp	r3, #5
 8007a1e:	d90c      	bls.n	8007a3a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2220      	movs	r2, #32
 8007a24:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2203      	movs	r2, #3
 8007a2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e12d      	b.n	8007c96 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0301 	and.w	r3, r3, #1
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1e5      	bne.n	8007a12 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a2f      	ldr	r2, [pc, #188]	@ (8007b08 <HAL_DMA_Abort+0x444>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d04a      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a2d      	ldr	r2, [pc, #180]	@ (8007b0c <HAL_DMA_Abort+0x448>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d045      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8007b10 <HAL_DMA_Abort+0x44c>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d040      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a2a      	ldr	r2, [pc, #168]	@ (8007b14 <HAL_DMA_Abort+0x450>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d03b      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a29      	ldr	r2, [pc, #164]	@ (8007b18 <HAL_DMA_Abort+0x454>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d036      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a27      	ldr	r2, [pc, #156]	@ (8007b1c <HAL_DMA_Abort+0x458>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d031      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a26      	ldr	r2, [pc, #152]	@ (8007b20 <HAL_DMA_Abort+0x45c>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d02c      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a24      	ldr	r2, [pc, #144]	@ (8007b24 <HAL_DMA_Abort+0x460>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d027      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a23      	ldr	r2, [pc, #140]	@ (8007b28 <HAL_DMA_Abort+0x464>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d022      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a21      	ldr	r2, [pc, #132]	@ (8007b2c <HAL_DMA_Abort+0x468>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d01d      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a20      	ldr	r2, [pc, #128]	@ (8007b30 <HAL_DMA_Abort+0x46c>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d018      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8007b34 <HAL_DMA_Abort+0x470>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d013      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8007b38 <HAL_DMA_Abort+0x474>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d00e      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a1b      	ldr	r2, [pc, #108]	@ (8007b3c <HAL_DMA_Abort+0x478>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d009      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a1a      	ldr	r2, [pc, #104]	@ (8007b40 <HAL_DMA_Abort+0x47c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d004      	beq.n	8007ae6 <HAL_DMA_Abort+0x422>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a18      	ldr	r2, [pc, #96]	@ (8007b44 <HAL_DMA_Abort+0x480>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d101      	bne.n	8007aea <HAL_DMA_Abort+0x426>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e000      	b.n	8007aec <HAL_DMA_Abort+0x428>
 8007aea:	2300      	movs	r3, #0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d02b      	beq.n	8007b48 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007af4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007afa:	f003 031f 	and.w	r3, r3, #31
 8007afe:	223f      	movs	r2, #63	@ 0x3f
 8007b00:	409a      	lsls	r2, r3
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	609a      	str	r2, [r3, #8]
 8007b06:	e02a      	b.n	8007b5e <HAL_DMA_Abort+0x49a>
 8007b08:	40020010 	.word	0x40020010
 8007b0c:	40020028 	.word	0x40020028
 8007b10:	40020040 	.word	0x40020040
 8007b14:	40020058 	.word	0x40020058
 8007b18:	40020070 	.word	0x40020070
 8007b1c:	40020088 	.word	0x40020088
 8007b20:	400200a0 	.word	0x400200a0
 8007b24:	400200b8 	.word	0x400200b8
 8007b28:	40020410 	.word	0x40020410
 8007b2c:	40020428 	.word	0x40020428
 8007b30:	40020440 	.word	0x40020440
 8007b34:	40020458 	.word	0x40020458
 8007b38:	40020470 	.word	0x40020470
 8007b3c:	40020488 	.word	0x40020488
 8007b40:	400204a0 	.word	0x400204a0
 8007b44:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b4c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b52:	f003 031f 	and.w	r3, r3, #31
 8007b56:	2201      	movs	r2, #1
 8007b58:	409a      	lsls	r2, r3
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a4f      	ldr	r2, [pc, #316]	@ (8007ca0 <HAL_DMA_Abort+0x5dc>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d072      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a4d      	ldr	r2, [pc, #308]	@ (8007ca4 <HAL_DMA_Abort+0x5e0>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d06d      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a4c      	ldr	r2, [pc, #304]	@ (8007ca8 <HAL_DMA_Abort+0x5e4>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d068      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a4a      	ldr	r2, [pc, #296]	@ (8007cac <HAL_DMA_Abort+0x5e8>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d063      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a49      	ldr	r2, [pc, #292]	@ (8007cb0 <HAL_DMA_Abort+0x5ec>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d05e      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a47      	ldr	r2, [pc, #284]	@ (8007cb4 <HAL_DMA_Abort+0x5f0>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d059      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a46      	ldr	r2, [pc, #280]	@ (8007cb8 <HAL_DMA_Abort+0x5f4>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d054      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a44      	ldr	r2, [pc, #272]	@ (8007cbc <HAL_DMA_Abort+0x5f8>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d04f      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a43      	ldr	r2, [pc, #268]	@ (8007cc0 <HAL_DMA_Abort+0x5fc>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d04a      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a41      	ldr	r2, [pc, #260]	@ (8007cc4 <HAL_DMA_Abort+0x600>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d045      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a40      	ldr	r2, [pc, #256]	@ (8007cc8 <HAL_DMA_Abort+0x604>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d040      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a3e      	ldr	r2, [pc, #248]	@ (8007ccc <HAL_DMA_Abort+0x608>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d03b      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a3d      	ldr	r2, [pc, #244]	@ (8007cd0 <HAL_DMA_Abort+0x60c>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d036      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a3b      	ldr	r2, [pc, #236]	@ (8007cd4 <HAL_DMA_Abort+0x610>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d031      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a3a      	ldr	r2, [pc, #232]	@ (8007cd8 <HAL_DMA_Abort+0x614>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d02c      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a38      	ldr	r2, [pc, #224]	@ (8007cdc <HAL_DMA_Abort+0x618>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d027      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a37      	ldr	r2, [pc, #220]	@ (8007ce0 <HAL_DMA_Abort+0x61c>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d022      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a35      	ldr	r2, [pc, #212]	@ (8007ce4 <HAL_DMA_Abort+0x620>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d01d      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a34      	ldr	r2, [pc, #208]	@ (8007ce8 <HAL_DMA_Abort+0x624>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d018      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a32      	ldr	r2, [pc, #200]	@ (8007cec <HAL_DMA_Abort+0x628>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d013      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a31      	ldr	r2, [pc, #196]	@ (8007cf0 <HAL_DMA_Abort+0x62c>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d00e      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a2f      	ldr	r2, [pc, #188]	@ (8007cf4 <HAL_DMA_Abort+0x630>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d009      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a2e      	ldr	r2, [pc, #184]	@ (8007cf8 <HAL_DMA_Abort+0x634>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d004      	beq.n	8007c4e <HAL_DMA_Abort+0x58a>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a2c      	ldr	r2, [pc, #176]	@ (8007cfc <HAL_DMA_Abort+0x638>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d101      	bne.n	8007c52 <HAL_DMA_Abort+0x58e>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e000      	b.n	8007c54 <HAL_DMA_Abort+0x590>
 8007c52:	2300      	movs	r3, #0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d015      	beq.n	8007c84 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007c60:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00c      	beq.n	8007c84 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c78:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007c82:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3718      	adds	r7, #24
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	40020010 	.word	0x40020010
 8007ca4:	40020028 	.word	0x40020028
 8007ca8:	40020040 	.word	0x40020040
 8007cac:	40020058 	.word	0x40020058
 8007cb0:	40020070 	.word	0x40020070
 8007cb4:	40020088 	.word	0x40020088
 8007cb8:	400200a0 	.word	0x400200a0
 8007cbc:	400200b8 	.word	0x400200b8
 8007cc0:	40020410 	.word	0x40020410
 8007cc4:	40020428 	.word	0x40020428
 8007cc8:	40020440 	.word	0x40020440
 8007ccc:	40020458 	.word	0x40020458
 8007cd0:	40020470 	.word	0x40020470
 8007cd4:	40020488 	.word	0x40020488
 8007cd8:	400204a0 	.word	0x400204a0
 8007cdc:	400204b8 	.word	0x400204b8
 8007ce0:	58025408 	.word	0x58025408
 8007ce4:	5802541c 	.word	0x5802541c
 8007ce8:	58025430 	.word	0x58025430
 8007cec:	58025444 	.word	0x58025444
 8007cf0:	58025458 	.word	0x58025458
 8007cf4:	5802546c 	.word	0x5802546c
 8007cf8:	58025480 	.word	0x58025480
 8007cfc:	58025494 	.word	0x58025494

08007d00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e237      	b.n	8008182 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b02      	cmp	r3, #2
 8007d1c:	d004      	beq.n	8007d28 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2280      	movs	r2, #128	@ 0x80
 8007d22:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e22c      	b.n	8008182 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a5c      	ldr	r2, [pc, #368]	@ (8007ea0 <HAL_DMA_Abort_IT+0x1a0>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d04a      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a5b      	ldr	r2, [pc, #364]	@ (8007ea4 <HAL_DMA_Abort_IT+0x1a4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d045      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a59      	ldr	r2, [pc, #356]	@ (8007ea8 <HAL_DMA_Abort_IT+0x1a8>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d040      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a58      	ldr	r2, [pc, #352]	@ (8007eac <HAL_DMA_Abort_IT+0x1ac>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d03b      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a56      	ldr	r2, [pc, #344]	@ (8007eb0 <HAL_DMA_Abort_IT+0x1b0>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d036      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a55      	ldr	r2, [pc, #340]	@ (8007eb4 <HAL_DMA_Abort_IT+0x1b4>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d031      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a53      	ldr	r2, [pc, #332]	@ (8007eb8 <HAL_DMA_Abort_IT+0x1b8>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d02c      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a52      	ldr	r2, [pc, #328]	@ (8007ebc <HAL_DMA_Abort_IT+0x1bc>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d027      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a50      	ldr	r2, [pc, #320]	@ (8007ec0 <HAL_DMA_Abort_IT+0x1c0>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d022      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a4f      	ldr	r2, [pc, #316]	@ (8007ec4 <HAL_DMA_Abort_IT+0x1c4>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d01d      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a4d      	ldr	r2, [pc, #308]	@ (8007ec8 <HAL_DMA_Abort_IT+0x1c8>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d018      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a4c      	ldr	r2, [pc, #304]	@ (8007ecc <HAL_DMA_Abort_IT+0x1cc>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d013      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a4a      	ldr	r2, [pc, #296]	@ (8007ed0 <HAL_DMA_Abort_IT+0x1d0>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d00e      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a49      	ldr	r2, [pc, #292]	@ (8007ed4 <HAL_DMA_Abort_IT+0x1d4>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d009      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a47      	ldr	r2, [pc, #284]	@ (8007ed8 <HAL_DMA_Abort_IT+0x1d8>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d004      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0xc8>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a46      	ldr	r2, [pc, #280]	@ (8007edc <HAL_DMA_Abort_IT+0x1dc>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d101      	bne.n	8007dcc <HAL_DMA_Abort_IT+0xcc>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e000      	b.n	8007dce <HAL_DMA_Abort_IT+0xce>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	f000 8086 	beq.w	8007ee0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2204      	movs	r2, #4
 8007dd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a2f      	ldr	r2, [pc, #188]	@ (8007ea0 <HAL_DMA_Abort_IT+0x1a0>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d04a      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a2e      	ldr	r2, [pc, #184]	@ (8007ea4 <HAL_DMA_Abort_IT+0x1a4>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d045      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a2c      	ldr	r2, [pc, #176]	@ (8007ea8 <HAL_DMA_Abort_IT+0x1a8>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d040      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a2b      	ldr	r2, [pc, #172]	@ (8007eac <HAL_DMA_Abort_IT+0x1ac>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d03b      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a29      	ldr	r2, [pc, #164]	@ (8007eb0 <HAL_DMA_Abort_IT+0x1b0>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d036      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a28      	ldr	r2, [pc, #160]	@ (8007eb4 <HAL_DMA_Abort_IT+0x1b4>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d031      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a26      	ldr	r2, [pc, #152]	@ (8007eb8 <HAL_DMA_Abort_IT+0x1b8>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d02c      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a25      	ldr	r2, [pc, #148]	@ (8007ebc <HAL_DMA_Abort_IT+0x1bc>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d027      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a23      	ldr	r2, [pc, #140]	@ (8007ec0 <HAL_DMA_Abort_IT+0x1c0>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d022      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a22      	ldr	r2, [pc, #136]	@ (8007ec4 <HAL_DMA_Abort_IT+0x1c4>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d01d      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a20      	ldr	r2, [pc, #128]	@ (8007ec8 <HAL_DMA_Abort_IT+0x1c8>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d018      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a1f      	ldr	r2, [pc, #124]	@ (8007ecc <HAL_DMA_Abort_IT+0x1cc>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d013      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a1d      	ldr	r2, [pc, #116]	@ (8007ed0 <HAL_DMA_Abort_IT+0x1d0>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d00e      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a1c      	ldr	r2, [pc, #112]	@ (8007ed4 <HAL_DMA_Abort_IT+0x1d4>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d009      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a1a      	ldr	r2, [pc, #104]	@ (8007ed8 <HAL_DMA_Abort_IT+0x1d8>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d004      	beq.n	8007e7c <HAL_DMA_Abort_IT+0x17c>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a19      	ldr	r2, [pc, #100]	@ (8007edc <HAL_DMA_Abort_IT+0x1dc>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d108      	bne.n	8007e8e <HAL_DMA_Abort_IT+0x18e>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f022 0201 	bic.w	r2, r2, #1
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	e178      	b.n	8008180 <HAL_DMA_Abort_IT+0x480>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f022 0201 	bic.w	r2, r2, #1
 8007e9c:	601a      	str	r2, [r3, #0]
 8007e9e:	e16f      	b.n	8008180 <HAL_DMA_Abort_IT+0x480>
 8007ea0:	40020010 	.word	0x40020010
 8007ea4:	40020028 	.word	0x40020028
 8007ea8:	40020040 	.word	0x40020040
 8007eac:	40020058 	.word	0x40020058
 8007eb0:	40020070 	.word	0x40020070
 8007eb4:	40020088 	.word	0x40020088
 8007eb8:	400200a0 	.word	0x400200a0
 8007ebc:	400200b8 	.word	0x400200b8
 8007ec0:	40020410 	.word	0x40020410
 8007ec4:	40020428 	.word	0x40020428
 8007ec8:	40020440 	.word	0x40020440
 8007ecc:	40020458 	.word	0x40020458
 8007ed0:	40020470 	.word	0x40020470
 8007ed4:	40020488 	.word	0x40020488
 8007ed8:	400204a0 	.word	0x400204a0
 8007edc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 020e 	bic.w	r2, r2, #14
 8007eee:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a6c      	ldr	r2, [pc, #432]	@ (80080a8 <HAL_DMA_Abort_IT+0x3a8>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d04a      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a6b      	ldr	r2, [pc, #428]	@ (80080ac <HAL_DMA_Abort_IT+0x3ac>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d045      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a69      	ldr	r2, [pc, #420]	@ (80080b0 <HAL_DMA_Abort_IT+0x3b0>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d040      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a68      	ldr	r2, [pc, #416]	@ (80080b4 <HAL_DMA_Abort_IT+0x3b4>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d03b      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a66      	ldr	r2, [pc, #408]	@ (80080b8 <HAL_DMA_Abort_IT+0x3b8>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d036      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a65      	ldr	r2, [pc, #404]	@ (80080bc <HAL_DMA_Abort_IT+0x3bc>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d031      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a63      	ldr	r2, [pc, #396]	@ (80080c0 <HAL_DMA_Abort_IT+0x3c0>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d02c      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a62      	ldr	r2, [pc, #392]	@ (80080c4 <HAL_DMA_Abort_IT+0x3c4>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d027      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a60      	ldr	r2, [pc, #384]	@ (80080c8 <HAL_DMA_Abort_IT+0x3c8>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d022      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a5f      	ldr	r2, [pc, #380]	@ (80080cc <HAL_DMA_Abort_IT+0x3cc>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d01d      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a5d      	ldr	r2, [pc, #372]	@ (80080d0 <HAL_DMA_Abort_IT+0x3d0>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d018      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a5c      	ldr	r2, [pc, #368]	@ (80080d4 <HAL_DMA_Abort_IT+0x3d4>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d013      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a5a      	ldr	r2, [pc, #360]	@ (80080d8 <HAL_DMA_Abort_IT+0x3d8>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d00e      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a59      	ldr	r2, [pc, #356]	@ (80080dc <HAL_DMA_Abort_IT+0x3dc>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d009      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a57      	ldr	r2, [pc, #348]	@ (80080e0 <HAL_DMA_Abort_IT+0x3e0>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d004      	beq.n	8007f90 <HAL_DMA_Abort_IT+0x290>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a56      	ldr	r2, [pc, #344]	@ (80080e4 <HAL_DMA_Abort_IT+0x3e4>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d108      	bne.n	8007fa2 <HAL_DMA_Abort_IT+0x2a2>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f022 0201 	bic.w	r2, r2, #1
 8007f9e:	601a      	str	r2, [r3, #0]
 8007fa0:	e007      	b.n	8007fb2 <HAL_DMA_Abort_IT+0x2b2>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f022 0201 	bic.w	r2, r2, #1
 8007fb0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a3c      	ldr	r2, [pc, #240]	@ (80080a8 <HAL_DMA_Abort_IT+0x3a8>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d072      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a3a      	ldr	r2, [pc, #232]	@ (80080ac <HAL_DMA_Abort_IT+0x3ac>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d06d      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a39      	ldr	r2, [pc, #228]	@ (80080b0 <HAL_DMA_Abort_IT+0x3b0>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d068      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a37      	ldr	r2, [pc, #220]	@ (80080b4 <HAL_DMA_Abort_IT+0x3b4>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d063      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a36      	ldr	r2, [pc, #216]	@ (80080b8 <HAL_DMA_Abort_IT+0x3b8>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d05e      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a34      	ldr	r2, [pc, #208]	@ (80080bc <HAL_DMA_Abort_IT+0x3bc>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d059      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a33      	ldr	r2, [pc, #204]	@ (80080c0 <HAL_DMA_Abort_IT+0x3c0>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d054      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a31      	ldr	r2, [pc, #196]	@ (80080c4 <HAL_DMA_Abort_IT+0x3c4>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d04f      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a30      	ldr	r2, [pc, #192]	@ (80080c8 <HAL_DMA_Abort_IT+0x3c8>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d04a      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a2e      	ldr	r2, [pc, #184]	@ (80080cc <HAL_DMA_Abort_IT+0x3cc>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d045      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a2d      	ldr	r2, [pc, #180]	@ (80080d0 <HAL_DMA_Abort_IT+0x3d0>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d040      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a2b      	ldr	r2, [pc, #172]	@ (80080d4 <HAL_DMA_Abort_IT+0x3d4>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d03b      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a2a      	ldr	r2, [pc, #168]	@ (80080d8 <HAL_DMA_Abort_IT+0x3d8>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d036      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a28      	ldr	r2, [pc, #160]	@ (80080dc <HAL_DMA_Abort_IT+0x3dc>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d031      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a27      	ldr	r2, [pc, #156]	@ (80080e0 <HAL_DMA_Abort_IT+0x3e0>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d02c      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a25      	ldr	r2, [pc, #148]	@ (80080e4 <HAL_DMA_Abort_IT+0x3e4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d027      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a24      	ldr	r2, [pc, #144]	@ (80080e8 <HAL_DMA_Abort_IT+0x3e8>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d022      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a22      	ldr	r2, [pc, #136]	@ (80080ec <HAL_DMA_Abort_IT+0x3ec>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d01d      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a21      	ldr	r2, [pc, #132]	@ (80080f0 <HAL_DMA_Abort_IT+0x3f0>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d018      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a1f      	ldr	r2, [pc, #124]	@ (80080f4 <HAL_DMA_Abort_IT+0x3f4>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d013      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a1e      	ldr	r2, [pc, #120]	@ (80080f8 <HAL_DMA_Abort_IT+0x3f8>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d00e      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a1c      	ldr	r2, [pc, #112]	@ (80080fc <HAL_DMA_Abort_IT+0x3fc>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d009      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a1b      	ldr	r2, [pc, #108]	@ (8008100 <HAL_DMA_Abort_IT+0x400>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d004      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x3a2>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a19      	ldr	r2, [pc, #100]	@ (8008104 <HAL_DMA_Abort_IT+0x404>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d132      	bne.n	8008108 <HAL_DMA_Abort_IT+0x408>
 80080a2:	2301      	movs	r3, #1
 80080a4:	e031      	b.n	800810a <HAL_DMA_Abort_IT+0x40a>
 80080a6:	bf00      	nop
 80080a8:	40020010 	.word	0x40020010
 80080ac:	40020028 	.word	0x40020028
 80080b0:	40020040 	.word	0x40020040
 80080b4:	40020058 	.word	0x40020058
 80080b8:	40020070 	.word	0x40020070
 80080bc:	40020088 	.word	0x40020088
 80080c0:	400200a0 	.word	0x400200a0
 80080c4:	400200b8 	.word	0x400200b8
 80080c8:	40020410 	.word	0x40020410
 80080cc:	40020428 	.word	0x40020428
 80080d0:	40020440 	.word	0x40020440
 80080d4:	40020458 	.word	0x40020458
 80080d8:	40020470 	.word	0x40020470
 80080dc:	40020488 	.word	0x40020488
 80080e0:	400204a0 	.word	0x400204a0
 80080e4:	400204b8 	.word	0x400204b8
 80080e8:	58025408 	.word	0x58025408
 80080ec:	5802541c 	.word	0x5802541c
 80080f0:	58025430 	.word	0x58025430
 80080f4:	58025444 	.word	0x58025444
 80080f8:	58025458 	.word	0x58025458
 80080fc:	5802546c 	.word	0x5802546c
 8008100:	58025480 	.word	0x58025480
 8008104:	58025494 	.word	0x58025494
 8008108:	2300      	movs	r3, #0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d028      	beq.n	8008160 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008118:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800811c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008122:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008128:	f003 031f 	and.w	r3, r3, #31
 800812c:	2201      	movs	r2, #1
 800812e:	409a      	lsls	r2, r3
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800813c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00c      	beq.n	8008160 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008150:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008154:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800815e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008174:	2b00      	cmp	r3, #0
 8008176:	d003      	beq.n	8008180 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3710      	adds	r7, #16
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop

0800818c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b08a      	sub	sp, #40	@ 0x28
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008198:	4b67      	ldr	r3, [pc, #412]	@ (8008338 <HAL_DMA_IRQHandler+0x1ac>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a67      	ldr	r2, [pc, #412]	@ (800833c <HAL_DMA_IRQHandler+0x1b0>)
 800819e:	fba2 2303 	umull	r2, r3, r2, r3
 80081a2:	0a9b      	lsrs	r3, r3, #10
 80081a4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081aa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081b0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80081b2:	6a3b      	ldr	r3, [r7, #32]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a5f      	ldr	r2, [pc, #380]	@ (8008340 <HAL_DMA_IRQHandler+0x1b4>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d04a      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a5d      	ldr	r2, [pc, #372]	@ (8008344 <HAL_DMA_IRQHandler+0x1b8>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d045      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a5c      	ldr	r2, [pc, #368]	@ (8008348 <HAL_DMA_IRQHandler+0x1bc>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d040      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a5a      	ldr	r2, [pc, #360]	@ (800834c <HAL_DMA_IRQHandler+0x1c0>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d03b      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a59      	ldr	r2, [pc, #356]	@ (8008350 <HAL_DMA_IRQHandler+0x1c4>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d036      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a57      	ldr	r2, [pc, #348]	@ (8008354 <HAL_DMA_IRQHandler+0x1c8>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d031      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a56      	ldr	r2, [pc, #344]	@ (8008358 <HAL_DMA_IRQHandler+0x1cc>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d02c      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a54      	ldr	r2, [pc, #336]	@ (800835c <HAL_DMA_IRQHandler+0x1d0>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d027      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a53      	ldr	r2, [pc, #332]	@ (8008360 <HAL_DMA_IRQHandler+0x1d4>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d022      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a51      	ldr	r2, [pc, #324]	@ (8008364 <HAL_DMA_IRQHandler+0x1d8>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d01d      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a50      	ldr	r2, [pc, #320]	@ (8008368 <HAL_DMA_IRQHandler+0x1dc>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d018      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a4e      	ldr	r2, [pc, #312]	@ (800836c <HAL_DMA_IRQHandler+0x1e0>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d013      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a4d      	ldr	r2, [pc, #308]	@ (8008370 <HAL_DMA_IRQHandler+0x1e4>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d00e      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a4b      	ldr	r2, [pc, #300]	@ (8008374 <HAL_DMA_IRQHandler+0x1e8>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d009      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a4a      	ldr	r2, [pc, #296]	@ (8008378 <HAL_DMA_IRQHandler+0x1ec>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d004      	beq.n	800825e <HAL_DMA_IRQHandler+0xd2>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a48      	ldr	r2, [pc, #288]	@ (800837c <HAL_DMA_IRQHandler+0x1f0>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d101      	bne.n	8008262 <HAL_DMA_IRQHandler+0xd6>
 800825e:	2301      	movs	r3, #1
 8008260:	e000      	b.n	8008264 <HAL_DMA_IRQHandler+0xd8>
 8008262:	2300      	movs	r3, #0
 8008264:	2b00      	cmp	r3, #0
 8008266:	f000 842b 	beq.w	8008ac0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800826e:	f003 031f 	and.w	r3, r3, #31
 8008272:	2208      	movs	r2, #8
 8008274:	409a      	lsls	r2, r3
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	4013      	ands	r3, r2
 800827a:	2b00      	cmp	r3, #0
 800827c:	f000 80a2 	beq.w	80083c4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a2e      	ldr	r2, [pc, #184]	@ (8008340 <HAL_DMA_IRQHandler+0x1b4>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d04a      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a2d      	ldr	r2, [pc, #180]	@ (8008344 <HAL_DMA_IRQHandler+0x1b8>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d045      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a2b      	ldr	r2, [pc, #172]	@ (8008348 <HAL_DMA_IRQHandler+0x1bc>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d040      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a2a      	ldr	r2, [pc, #168]	@ (800834c <HAL_DMA_IRQHandler+0x1c0>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d03b      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a28      	ldr	r2, [pc, #160]	@ (8008350 <HAL_DMA_IRQHandler+0x1c4>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d036      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a27      	ldr	r2, [pc, #156]	@ (8008354 <HAL_DMA_IRQHandler+0x1c8>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d031      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a25      	ldr	r2, [pc, #148]	@ (8008358 <HAL_DMA_IRQHandler+0x1cc>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d02c      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a24      	ldr	r2, [pc, #144]	@ (800835c <HAL_DMA_IRQHandler+0x1d0>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d027      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a22      	ldr	r2, [pc, #136]	@ (8008360 <HAL_DMA_IRQHandler+0x1d4>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d022      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a21      	ldr	r2, [pc, #132]	@ (8008364 <HAL_DMA_IRQHandler+0x1d8>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d01d      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a1f      	ldr	r2, [pc, #124]	@ (8008368 <HAL_DMA_IRQHandler+0x1dc>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d018      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a1e      	ldr	r2, [pc, #120]	@ (800836c <HAL_DMA_IRQHandler+0x1e0>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d013      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a1c      	ldr	r2, [pc, #112]	@ (8008370 <HAL_DMA_IRQHandler+0x1e4>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d00e      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a1b      	ldr	r2, [pc, #108]	@ (8008374 <HAL_DMA_IRQHandler+0x1e8>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d009      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a19      	ldr	r2, [pc, #100]	@ (8008378 <HAL_DMA_IRQHandler+0x1ec>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d004      	beq.n	8008320 <HAL_DMA_IRQHandler+0x194>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a18      	ldr	r2, [pc, #96]	@ (800837c <HAL_DMA_IRQHandler+0x1f0>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d12f      	bne.n	8008380 <HAL_DMA_IRQHandler+0x1f4>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f003 0304 	and.w	r3, r3, #4
 800832a:	2b00      	cmp	r3, #0
 800832c:	bf14      	ite	ne
 800832e:	2301      	movne	r3, #1
 8008330:	2300      	moveq	r3, #0
 8008332:	b2db      	uxtb	r3, r3
 8008334:	e02e      	b.n	8008394 <HAL_DMA_IRQHandler+0x208>
 8008336:	bf00      	nop
 8008338:	24000038 	.word	0x24000038
 800833c:	1b4e81b5 	.word	0x1b4e81b5
 8008340:	40020010 	.word	0x40020010
 8008344:	40020028 	.word	0x40020028
 8008348:	40020040 	.word	0x40020040
 800834c:	40020058 	.word	0x40020058
 8008350:	40020070 	.word	0x40020070
 8008354:	40020088 	.word	0x40020088
 8008358:	400200a0 	.word	0x400200a0
 800835c:	400200b8 	.word	0x400200b8
 8008360:	40020410 	.word	0x40020410
 8008364:	40020428 	.word	0x40020428
 8008368:	40020440 	.word	0x40020440
 800836c:	40020458 	.word	0x40020458
 8008370:	40020470 	.word	0x40020470
 8008374:	40020488 	.word	0x40020488
 8008378:	400204a0 	.word	0x400204a0
 800837c:	400204b8 	.word	0x400204b8
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 0308 	and.w	r3, r3, #8
 800838a:	2b00      	cmp	r3, #0
 800838c:	bf14      	ite	ne
 800838e:	2301      	movne	r3, #1
 8008390:	2300      	moveq	r3, #0
 8008392:	b2db      	uxtb	r3, r3
 8008394:	2b00      	cmp	r3, #0
 8008396:	d015      	beq.n	80083c4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f022 0204 	bic.w	r2, r2, #4
 80083a6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083ac:	f003 031f 	and.w	r3, r3, #31
 80083b0:	2208      	movs	r2, #8
 80083b2:	409a      	lsls	r2, r3
 80083b4:	6a3b      	ldr	r3, [r7, #32]
 80083b6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083bc:	f043 0201 	orr.w	r2, r3, #1
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c8:	f003 031f 	and.w	r3, r3, #31
 80083cc:	69ba      	ldr	r2, [r7, #24]
 80083ce:	fa22 f303 	lsr.w	r3, r2, r3
 80083d2:	f003 0301 	and.w	r3, r3, #1
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d06e      	beq.n	80084b8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a69      	ldr	r2, [pc, #420]	@ (8008584 <HAL_DMA_IRQHandler+0x3f8>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d04a      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a67      	ldr	r2, [pc, #412]	@ (8008588 <HAL_DMA_IRQHandler+0x3fc>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d045      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a66      	ldr	r2, [pc, #408]	@ (800858c <HAL_DMA_IRQHandler+0x400>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d040      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a64      	ldr	r2, [pc, #400]	@ (8008590 <HAL_DMA_IRQHandler+0x404>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d03b      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a63      	ldr	r2, [pc, #396]	@ (8008594 <HAL_DMA_IRQHandler+0x408>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d036      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a61      	ldr	r2, [pc, #388]	@ (8008598 <HAL_DMA_IRQHandler+0x40c>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d031      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a60      	ldr	r2, [pc, #384]	@ (800859c <HAL_DMA_IRQHandler+0x410>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d02c      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a5e      	ldr	r2, [pc, #376]	@ (80085a0 <HAL_DMA_IRQHandler+0x414>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d027      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a5d      	ldr	r2, [pc, #372]	@ (80085a4 <HAL_DMA_IRQHandler+0x418>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d022      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a5b      	ldr	r2, [pc, #364]	@ (80085a8 <HAL_DMA_IRQHandler+0x41c>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d01d      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a5a      	ldr	r2, [pc, #360]	@ (80085ac <HAL_DMA_IRQHandler+0x420>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d018      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a58      	ldr	r2, [pc, #352]	@ (80085b0 <HAL_DMA_IRQHandler+0x424>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d013      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a57      	ldr	r2, [pc, #348]	@ (80085b4 <HAL_DMA_IRQHandler+0x428>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d00e      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a55      	ldr	r2, [pc, #340]	@ (80085b8 <HAL_DMA_IRQHandler+0x42c>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d009      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a54      	ldr	r2, [pc, #336]	@ (80085bc <HAL_DMA_IRQHandler+0x430>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d004      	beq.n	800847a <HAL_DMA_IRQHandler+0x2ee>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a52      	ldr	r2, [pc, #328]	@ (80085c0 <HAL_DMA_IRQHandler+0x434>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d10a      	bne.n	8008490 <HAL_DMA_IRQHandler+0x304>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	695b      	ldr	r3, [r3, #20]
 8008480:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008484:	2b00      	cmp	r3, #0
 8008486:	bf14      	ite	ne
 8008488:	2301      	movne	r3, #1
 800848a:	2300      	moveq	r3, #0
 800848c:	b2db      	uxtb	r3, r3
 800848e:	e003      	b.n	8008498 <HAL_DMA_IRQHandler+0x30c>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2300      	movs	r3, #0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00d      	beq.n	80084b8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084a0:	f003 031f 	and.w	r3, r3, #31
 80084a4:	2201      	movs	r2, #1
 80084a6:	409a      	lsls	r2, r3
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084b0:	f043 0202 	orr.w	r2, r3, #2
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084bc:	f003 031f 	and.w	r3, r3, #31
 80084c0:	2204      	movs	r2, #4
 80084c2:	409a      	lsls	r2, r3
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	4013      	ands	r3, r2
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f000 808f 	beq.w	80085ec <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a2c      	ldr	r2, [pc, #176]	@ (8008584 <HAL_DMA_IRQHandler+0x3f8>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d04a      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a2a      	ldr	r2, [pc, #168]	@ (8008588 <HAL_DMA_IRQHandler+0x3fc>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d045      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a29      	ldr	r2, [pc, #164]	@ (800858c <HAL_DMA_IRQHandler+0x400>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d040      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a27      	ldr	r2, [pc, #156]	@ (8008590 <HAL_DMA_IRQHandler+0x404>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d03b      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a26      	ldr	r2, [pc, #152]	@ (8008594 <HAL_DMA_IRQHandler+0x408>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d036      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a24      	ldr	r2, [pc, #144]	@ (8008598 <HAL_DMA_IRQHandler+0x40c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d031      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a23      	ldr	r2, [pc, #140]	@ (800859c <HAL_DMA_IRQHandler+0x410>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d02c      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a21      	ldr	r2, [pc, #132]	@ (80085a0 <HAL_DMA_IRQHandler+0x414>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d027      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a20      	ldr	r2, [pc, #128]	@ (80085a4 <HAL_DMA_IRQHandler+0x418>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d022      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a1e      	ldr	r2, [pc, #120]	@ (80085a8 <HAL_DMA_IRQHandler+0x41c>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d01d      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a1d      	ldr	r2, [pc, #116]	@ (80085ac <HAL_DMA_IRQHandler+0x420>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d018      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a1b      	ldr	r2, [pc, #108]	@ (80085b0 <HAL_DMA_IRQHandler+0x424>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d013      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a1a      	ldr	r2, [pc, #104]	@ (80085b4 <HAL_DMA_IRQHandler+0x428>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d00e      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a18      	ldr	r2, [pc, #96]	@ (80085b8 <HAL_DMA_IRQHandler+0x42c>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d009      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a17      	ldr	r2, [pc, #92]	@ (80085bc <HAL_DMA_IRQHandler+0x430>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d004      	beq.n	800856e <HAL_DMA_IRQHandler+0x3e2>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a15      	ldr	r2, [pc, #84]	@ (80085c0 <HAL_DMA_IRQHandler+0x434>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d12a      	bne.n	80085c4 <HAL_DMA_IRQHandler+0x438>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 0302 	and.w	r3, r3, #2
 8008578:	2b00      	cmp	r3, #0
 800857a:	bf14      	ite	ne
 800857c:	2301      	movne	r3, #1
 800857e:	2300      	moveq	r3, #0
 8008580:	b2db      	uxtb	r3, r3
 8008582:	e023      	b.n	80085cc <HAL_DMA_IRQHandler+0x440>
 8008584:	40020010 	.word	0x40020010
 8008588:	40020028 	.word	0x40020028
 800858c:	40020040 	.word	0x40020040
 8008590:	40020058 	.word	0x40020058
 8008594:	40020070 	.word	0x40020070
 8008598:	40020088 	.word	0x40020088
 800859c:	400200a0 	.word	0x400200a0
 80085a0:	400200b8 	.word	0x400200b8
 80085a4:	40020410 	.word	0x40020410
 80085a8:	40020428 	.word	0x40020428
 80085ac:	40020440 	.word	0x40020440
 80085b0:	40020458 	.word	0x40020458
 80085b4:	40020470 	.word	0x40020470
 80085b8:	40020488 	.word	0x40020488
 80085bc:	400204a0 	.word	0x400204a0
 80085c0:	400204b8 	.word	0x400204b8
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	2300      	movs	r3, #0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00d      	beq.n	80085ec <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085d4:	f003 031f 	and.w	r3, r3, #31
 80085d8:	2204      	movs	r2, #4
 80085da:	409a      	lsls	r2, r3
 80085dc:	6a3b      	ldr	r3, [r7, #32]
 80085de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085e4:	f043 0204 	orr.w	r2, r3, #4
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085f0:	f003 031f 	and.w	r3, r3, #31
 80085f4:	2210      	movs	r2, #16
 80085f6:	409a      	lsls	r2, r3
 80085f8:	69bb      	ldr	r3, [r7, #24]
 80085fa:	4013      	ands	r3, r2
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f000 80a6 	beq.w	800874e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a85      	ldr	r2, [pc, #532]	@ (800881c <HAL_DMA_IRQHandler+0x690>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d04a      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a83      	ldr	r2, [pc, #524]	@ (8008820 <HAL_DMA_IRQHandler+0x694>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d045      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a82      	ldr	r2, [pc, #520]	@ (8008824 <HAL_DMA_IRQHandler+0x698>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d040      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a80      	ldr	r2, [pc, #512]	@ (8008828 <HAL_DMA_IRQHandler+0x69c>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d03b      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a7f      	ldr	r2, [pc, #508]	@ (800882c <HAL_DMA_IRQHandler+0x6a0>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d036      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a7d      	ldr	r2, [pc, #500]	@ (8008830 <HAL_DMA_IRQHandler+0x6a4>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d031      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a7c      	ldr	r2, [pc, #496]	@ (8008834 <HAL_DMA_IRQHandler+0x6a8>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d02c      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a7a      	ldr	r2, [pc, #488]	@ (8008838 <HAL_DMA_IRQHandler+0x6ac>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d027      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a79      	ldr	r2, [pc, #484]	@ (800883c <HAL_DMA_IRQHandler+0x6b0>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d022      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a77      	ldr	r2, [pc, #476]	@ (8008840 <HAL_DMA_IRQHandler+0x6b4>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d01d      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a76      	ldr	r2, [pc, #472]	@ (8008844 <HAL_DMA_IRQHandler+0x6b8>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d018      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a74      	ldr	r2, [pc, #464]	@ (8008848 <HAL_DMA_IRQHandler+0x6bc>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d013      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a73      	ldr	r2, [pc, #460]	@ (800884c <HAL_DMA_IRQHandler+0x6c0>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d00e      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a71      	ldr	r2, [pc, #452]	@ (8008850 <HAL_DMA_IRQHandler+0x6c4>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d009      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a70      	ldr	r2, [pc, #448]	@ (8008854 <HAL_DMA_IRQHandler+0x6c8>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d004      	beq.n	80086a2 <HAL_DMA_IRQHandler+0x516>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a6e      	ldr	r2, [pc, #440]	@ (8008858 <HAL_DMA_IRQHandler+0x6cc>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d10a      	bne.n	80086b8 <HAL_DMA_IRQHandler+0x52c>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 0308 	and.w	r3, r3, #8
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	bf14      	ite	ne
 80086b0:	2301      	movne	r3, #1
 80086b2:	2300      	moveq	r3, #0
 80086b4:	b2db      	uxtb	r3, r3
 80086b6:	e009      	b.n	80086cc <HAL_DMA_IRQHandler+0x540>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f003 0304 	and.w	r3, r3, #4
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	bf14      	ite	ne
 80086c6:	2301      	movne	r3, #1
 80086c8:	2300      	moveq	r3, #0
 80086ca:	b2db      	uxtb	r3, r3
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d03e      	beq.n	800874e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086d4:	f003 031f 	and.w	r3, r3, #31
 80086d8:	2210      	movs	r2, #16
 80086da:	409a      	lsls	r2, r3
 80086dc:	6a3b      	ldr	r3, [r7, #32]
 80086de:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d018      	beq.n	8008720 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d108      	bne.n	800870e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008700:	2b00      	cmp	r3, #0
 8008702:	d024      	beq.n	800874e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	4798      	blx	r3
 800870c:	e01f      	b.n	800874e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008712:	2b00      	cmp	r3, #0
 8008714:	d01b      	beq.n	800874e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	4798      	blx	r3
 800871e:	e016      	b.n	800874e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800872a:	2b00      	cmp	r3, #0
 800872c:	d107      	bne.n	800873e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f022 0208 	bic.w	r2, r2, #8
 800873c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008742:	2b00      	cmp	r3, #0
 8008744:	d003      	beq.n	800874e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008752:	f003 031f 	and.w	r3, r3, #31
 8008756:	2220      	movs	r2, #32
 8008758:	409a      	lsls	r2, r3
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	4013      	ands	r3, r2
 800875e:	2b00      	cmp	r3, #0
 8008760:	f000 8110 	beq.w	8008984 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a2c      	ldr	r2, [pc, #176]	@ (800881c <HAL_DMA_IRQHandler+0x690>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d04a      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a2b      	ldr	r2, [pc, #172]	@ (8008820 <HAL_DMA_IRQHandler+0x694>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d045      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a29      	ldr	r2, [pc, #164]	@ (8008824 <HAL_DMA_IRQHandler+0x698>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d040      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4a28      	ldr	r2, [pc, #160]	@ (8008828 <HAL_DMA_IRQHandler+0x69c>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d03b      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a26      	ldr	r2, [pc, #152]	@ (800882c <HAL_DMA_IRQHandler+0x6a0>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d036      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a25      	ldr	r2, [pc, #148]	@ (8008830 <HAL_DMA_IRQHandler+0x6a4>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d031      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a23      	ldr	r2, [pc, #140]	@ (8008834 <HAL_DMA_IRQHandler+0x6a8>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d02c      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a22      	ldr	r2, [pc, #136]	@ (8008838 <HAL_DMA_IRQHandler+0x6ac>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d027      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a20      	ldr	r2, [pc, #128]	@ (800883c <HAL_DMA_IRQHandler+0x6b0>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d022      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008840 <HAL_DMA_IRQHandler+0x6b4>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d01d      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008844 <HAL_DMA_IRQHandler+0x6b8>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d018      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a1c      	ldr	r2, [pc, #112]	@ (8008848 <HAL_DMA_IRQHandler+0x6bc>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d013      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a1a      	ldr	r2, [pc, #104]	@ (800884c <HAL_DMA_IRQHandler+0x6c0>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d00e      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a19      	ldr	r2, [pc, #100]	@ (8008850 <HAL_DMA_IRQHandler+0x6c4>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d009      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a17      	ldr	r2, [pc, #92]	@ (8008854 <HAL_DMA_IRQHandler+0x6c8>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d004      	beq.n	8008804 <HAL_DMA_IRQHandler+0x678>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a16      	ldr	r2, [pc, #88]	@ (8008858 <HAL_DMA_IRQHandler+0x6cc>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d12b      	bne.n	800885c <HAL_DMA_IRQHandler+0x6d0>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0310 	and.w	r3, r3, #16
 800880e:	2b00      	cmp	r3, #0
 8008810:	bf14      	ite	ne
 8008812:	2301      	movne	r3, #1
 8008814:	2300      	moveq	r3, #0
 8008816:	b2db      	uxtb	r3, r3
 8008818:	e02a      	b.n	8008870 <HAL_DMA_IRQHandler+0x6e4>
 800881a:	bf00      	nop
 800881c:	40020010 	.word	0x40020010
 8008820:	40020028 	.word	0x40020028
 8008824:	40020040 	.word	0x40020040
 8008828:	40020058 	.word	0x40020058
 800882c:	40020070 	.word	0x40020070
 8008830:	40020088 	.word	0x40020088
 8008834:	400200a0 	.word	0x400200a0
 8008838:	400200b8 	.word	0x400200b8
 800883c:	40020410 	.word	0x40020410
 8008840:	40020428 	.word	0x40020428
 8008844:	40020440 	.word	0x40020440
 8008848:	40020458 	.word	0x40020458
 800884c:	40020470 	.word	0x40020470
 8008850:	40020488 	.word	0x40020488
 8008854:	400204a0 	.word	0x400204a0
 8008858:	400204b8 	.word	0x400204b8
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f003 0302 	and.w	r3, r3, #2
 8008866:	2b00      	cmp	r3, #0
 8008868:	bf14      	ite	ne
 800886a:	2301      	movne	r3, #1
 800886c:	2300      	moveq	r3, #0
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 8087 	beq.w	8008984 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800887a:	f003 031f 	and.w	r3, r3, #31
 800887e:	2220      	movs	r2, #32
 8008880:	409a      	lsls	r2, r3
 8008882:	6a3b      	ldr	r3, [r7, #32]
 8008884:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b04      	cmp	r3, #4
 8008890:	d139      	bne.n	8008906 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f022 0216 	bic.w	r2, r2, #22
 80088a0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	695a      	ldr	r2, [r3, #20]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088b0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d103      	bne.n	80088c2 <HAL_DMA_IRQHandler+0x736>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d007      	beq.n	80088d2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f022 0208 	bic.w	r2, r2, #8
 80088d0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088d6:	f003 031f 	and.w	r3, r3, #31
 80088da:	223f      	movs	r2, #63	@ 0x3f
 80088dc:	409a      	lsls	r2, r3
 80088de:	6a3b      	ldr	r3, [r7, #32]
 80088e0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2201      	movs	r2, #1
 80088e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f000 834a 	beq.w	8008f90 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	4798      	blx	r3
          }
          return;
 8008904:	e344      	b.n	8008f90 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008910:	2b00      	cmp	r3, #0
 8008912:	d018      	beq.n	8008946 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800891e:	2b00      	cmp	r3, #0
 8008920:	d108      	bne.n	8008934 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008926:	2b00      	cmp	r3, #0
 8008928:	d02c      	beq.n	8008984 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	4798      	blx	r3
 8008932:	e027      	b.n	8008984 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008938:	2b00      	cmp	r3, #0
 800893a:	d023      	beq.n	8008984 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	4798      	blx	r3
 8008944:	e01e      	b.n	8008984 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10f      	bne.n	8008974 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 0210 	bic.w	r2, r2, #16
 8008962:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008978:	2b00      	cmp	r3, #0
 800897a:	d003      	beq.n	8008984 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008988:	2b00      	cmp	r3, #0
 800898a:	f000 8306 	beq.w	8008f9a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	2b00      	cmp	r3, #0
 8008998:	f000 8088 	beq.w	8008aac <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2204      	movs	r2, #4
 80089a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a7a      	ldr	r2, [pc, #488]	@ (8008b94 <HAL_DMA_IRQHandler+0xa08>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d04a      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a79      	ldr	r2, [pc, #484]	@ (8008b98 <HAL_DMA_IRQHandler+0xa0c>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d045      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a77      	ldr	r2, [pc, #476]	@ (8008b9c <HAL_DMA_IRQHandler+0xa10>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d040      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a76      	ldr	r2, [pc, #472]	@ (8008ba0 <HAL_DMA_IRQHandler+0xa14>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d03b      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a74      	ldr	r2, [pc, #464]	@ (8008ba4 <HAL_DMA_IRQHandler+0xa18>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d036      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a73      	ldr	r2, [pc, #460]	@ (8008ba8 <HAL_DMA_IRQHandler+0xa1c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d031      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a71      	ldr	r2, [pc, #452]	@ (8008bac <HAL_DMA_IRQHandler+0xa20>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d02c      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a70      	ldr	r2, [pc, #448]	@ (8008bb0 <HAL_DMA_IRQHandler+0xa24>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d027      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a6e      	ldr	r2, [pc, #440]	@ (8008bb4 <HAL_DMA_IRQHandler+0xa28>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d022      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a6d      	ldr	r2, [pc, #436]	@ (8008bb8 <HAL_DMA_IRQHandler+0xa2c>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d01d      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a6b      	ldr	r2, [pc, #428]	@ (8008bbc <HAL_DMA_IRQHandler+0xa30>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d018      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a6a      	ldr	r2, [pc, #424]	@ (8008bc0 <HAL_DMA_IRQHandler+0xa34>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d013      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a68      	ldr	r2, [pc, #416]	@ (8008bc4 <HAL_DMA_IRQHandler+0xa38>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d00e      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a67      	ldr	r2, [pc, #412]	@ (8008bc8 <HAL_DMA_IRQHandler+0xa3c>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d009      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a65      	ldr	r2, [pc, #404]	@ (8008bcc <HAL_DMA_IRQHandler+0xa40>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d004      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x8b8>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a64      	ldr	r2, [pc, #400]	@ (8008bd0 <HAL_DMA_IRQHandler+0xa44>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d108      	bne.n	8008a56 <HAL_DMA_IRQHandler+0x8ca>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f022 0201 	bic.w	r2, r2, #1
 8008a52:	601a      	str	r2, [r3, #0]
 8008a54:	e007      	b.n	8008a66 <HAL_DMA_IRQHandler+0x8da>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f022 0201 	bic.w	r2, r2, #1
 8008a64:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	60fb      	str	r3, [r7, #12]
 8008a6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d307      	bcc.n	8008a82 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f003 0301 	and.w	r3, r3, #1
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1f2      	bne.n	8008a66 <HAL_DMA_IRQHandler+0x8da>
 8008a80:	e000      	b.n	8008a84 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008a82:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f003 0301 	and.w	r3, r3, #1
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d004      	beq.n	8008a9c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2203      	movs	r2, #3
 8008a96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8008a9a:	e003      	b.n	8008aa4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f000 8272 	beq.w	8008f9a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	4798      	blx	r3
 8008abe:	e26c      	b.n	8008f9a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a43      	ldr	r2, [pc, #268]	@ (8008bd4 <HAL_DMA_IRQHandler+0xa48>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d022      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x984>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a42      	ldr	r2, [pc, #264]	@ (8008bd8 <HAL_DMA_IRQHandler+0xa4c>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d01d      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x984>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a40      	ldr	r2, [pc, #256]	@ (8008bdc <HAL_DMA_IRQHandler+0xa50>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d018      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x984>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a3f      	ldr	r2, [pc, #252]	@ (8008be0 <HAL_DMA_IRQHandler+0xa54>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d013      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x984>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a3d      	ldr	r2, [pc, #244]	@ (8008be4 <HAL_DMA_IRQHandler+0xa58>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d00e      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x984>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a3c      	ldr	r2, [pc, #240]	@ (8008be8 <HAL_DMA_IRQHandler+0xa5c>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d009      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x984>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a3a      	ldr	r2, [pc, #232]	@ (8008bec <HAL_DMA_IRQHandler+0xa60>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d004      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x984>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a39      	ldr	r2, [pc, #228]	@ (8008bf0 <HAL_DMA_IRQHandler+0xa64>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d101      	bne.n	8008b14 <HAL_DMA_IRQHandler+0x988>
 8008b10:	2301      	movs	r3, #1
 8008b12:	e000      	b.n	8008b16 <HAL_DMA_IRQHandler+0x98a>
 8008b14:	2300      	movs	r3, #0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f000 823f 	beq.w	8008f9a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b28:	f003 031f 	and.w	r3, r3, #31
 8008b2c:	2204      	movs	r2, #4
 8008b2e:	409a      	lsls	r2, r3
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	4013      	ands	r3, r2
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 80cd 	beq.w	8008cd4 <HAL_DMA_IRQHandler+0xb48>
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	f003 0304 	and.w	r3, r3, #4
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f000 80c7 	beq.w	8008cd4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b4a:	f003 031f 	and.w	r3, r3, #31
 8008b4e:	2204      	movs	r2, #4
 8008b50:	409a      	lsls	r2, r3
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d049      	beq.n	8008bf4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d109      	bne.n	8008b7e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f000 8210 	beq.w	8008f94 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008b7c:	e20a      	b.n	8008f94 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	f000 8206 	beq.w	8008f94 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008b90:	e200      	b.n	8008f94 <HAL_DMA_IRQHandler+0xe08>
 8008b92:	bf00      	nop
 8008b94:	40020010 	.word	0x40020010
 8008b98:	40020028 	.word	0x40020028
 8008b9c:	40020040 	.word	0x40020040
 8008ba0:	40020058 	.word	0x40020058
 8008ba4:	40020070 	.word	0x40020070
 8008ba8:	40020088 	.word	0x40020088
 8008bac:	400200a0 	.word	0x400200a0
 8008bb0:	400200b8 	.word	0x400200b8
 8008bb4:	40020410 	.word	0x40020410
 8008bb8:	40020428 	.word	0x40020428
 8008bbc:	40020440 	.word	0x40020440
 8008bc0:	40020458 	.word	0x40020458
 8008bc4:	40020470 	.word	0x40020470
 8008bc8:	40020488 	.word	0x40020488
 8008bcc:	400204a0 	.word	0x400204a0
 8008bd0:	400204b8 	.word	0x400204b8
 8008bd4:	58025408 	.word	0x58025408
 8008bd8:	5802541c 	.word	0x5802541c
 8008bdc:	58025430 	.word	0x58025430
 8008be0:	58025444 	.word	0x58025444
 8008be4:	58025458 	.word	0x58025458
 8008be8:	5802546c 	.word	0x5802546c
 8008bec:	58025480 	.word	0x58025480
 8008bf0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	f003 0320 	and.w	r3, r3, #32
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d160      	bne.n	8008cc0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a7f      	ldr	r2, [pc, #508]	@ (8008e00 <HAL_DMA_IRQHandler+0xc74>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d04a      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a7d      	ldr	r2, [pc, #500]	@ (8008e04 <HAL_DMA_IRQHandler+0xc78>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d045      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a7c      	ldr	r2, [pc, #496]	@ (8008e08 <HAL_DMA_IRQHandler+0xc7c>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d040      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a7a      	ldr	r2, [pc, #488]	@ (8008e0c <HAL_DMA_IRQHandler+0xc80>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d03b      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a79      	ldr	r2, [pc, #484]	@ (8008e10 <HAL_DMA_IRQHandler+0xc84>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d036      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a77      	ldr	r2, [pc, #476]	@ (8008e14 <HAL_DMA_IRQHandler+0xc88>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d031      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a76      	ldr	r2, [pc, #472]	@ (8008e18 <HAL_DMA_IRQHandler+0xc8c>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d02c      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a74      	ldr	r2, [pc, #464]	@ (8008e1c <HAL_DMA_IRQHandler+0xc90>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d027      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a73      	ldr	r2, [pc, #460]	@ (8008e20 <HAL_DMA_IRQHandler+0xc94>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d022      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a71      	ldr	r2, [pc, #452]	@ (8008e24 <HAL_DMA_IRQHandler+0xc98>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d01d      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a70      	ldr	r2, [pc, #448]	@ (8008e28 <HAL_DMA_IRQHandler+0xc9c>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d018      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a6e      	ldr	r2, [pc, #440]	@ (8008e2c <HAL_DMA_IRQHandler+0xca0>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d013      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a6d      	ldr	r2, [pc, #436]	@ (8008e30 <HAL_DMA_IRQHandler+0xca4>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d00e      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a6b      	ldr	r2, [pc, #428]	@ (8008e34 <HAL_DMA_IRQHandler+0xca8>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d009      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a6a      	ldr	r2, [pc, #424]	@ (8008e38 <HAL_DMA_IRQHandler+0xcac>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d004      	beq.n	8008c9e <HAL_DMA_IRQHandler+0xb12>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a68      	ldr	r2, [pc, #416]	@ (8008e3c <HAL_DMA_IRQHandler+0xcb0>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d108      	bne.n	8008cb0 <HAL_DMA_IRQHandler+0xb24>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f022 0208 	bic.w	r2, r2, #8
 8008cac:	601a      	str	r2, [r3, #0]
 8008cae:	e007      	b.n	8008cc0 <HAL_DMA_IRQHandler+0xb34>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f022 0204 	bic.w	r2, r2, #4
 8008cbe:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f000 8165 	beq.w	8008f94 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008cd2:	e15f      	b.n	8008f94 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cd8:	f003 031f 	and.w	r3, r3, #31
 8008cdc:	2202      	movs	r2, #2
 8008cde:	409a      	lsls	r2, r3
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f000 80c5 	beq.w	8008e74 <HAL_DMA_IRQHandler+0xce8>
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	f003 0302 	and.w	r3, r3, #2
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 80bf 	beq.w	8008e74 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cfa:	f003 031f 	and.w	r3, r3, #31
 8008cfe:	2202      	movs	r2, #2
 8008d00:	409a      	lsls	r2, r3
 8008d02:	69fb      	ldr	r3, [r7, #28]
 8008d04:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d018      	beq.n	8008d42 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d109      	bne.n	8008d2e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f000 813a 	beq.w	8008f98 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008d2c:	e134      	b.n	8008f98 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	f000 8130 	beq.w	8008f98 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008d40:	e12a      	b.n	8008f98 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	f003 0320 	and.w	r3, r3, #32
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f040 8089 	bne.w	8008e60 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a2b      	ldr	r2, [pc, #172]	@ (8008e00 <HAL_DMA_IRQHandler+0xc74>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d04a      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a29      	ldr	r2, [pc, #164]	@ (8008e04 <HAL_DMA_IRQHandler+0xc78>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d045      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a28      	ldr	r2, [pc, #160]	@ (8008e08 <HAL_DMA_IRQHandler+0xc7c>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d040      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a26      	ldr	r2, [pc, #152]	@ (8008e0c <HAL_DMA_IRQHandler+0xc80>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d03b      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a25      	ldr	r2, [pc, #148]	@ (8008e10 <HAL_DMA_IRQHandler+0xc84>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d036      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a23      	ldr	r2, [pc, #140]	@ (8008e14 <HAL_DMA_IRQHandler+0xc88>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d031      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a22      	ldr	r2, [pc, #136]	@ (8008e18 <HAL_DMA_IRQHandler+0xc8c>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d02c      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a20      	ldr	r2, [pc, #128]	@ (8008e1c <HAL_DMA_IRQHandler+0xc90>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d027      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a1f      	ldr	r2, [pc, #124]	@ (8008e20 <HAL_DMA_IRQHandler+0xc94>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d022      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a1d      	ldr	r2, [pc, #116]	@ (8008e24 <HAL_DMA_IRQHandler+0xc98>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d01d      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a1c      	ldr	r2, [pc, #112]	@ (8008e28 <HAL_DMA_IRQHandler+0xc9c>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d018      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8008e2c <HAL_DMA_IRQHandler+0xca0>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d013      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a19      	ldr	r2, [pc, #100]	@ (8008e30 <HAL_DMA_IRQHandler+0xca4>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d00e      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a17      	ldr	r2, [pc, #92]	@ (8008e34 <HAL_DMA_IRQHandler+0xca8>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d009      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a16      	ldr	r2, [pc, #88]	@ (8008e38 <HAL_DMA_IRQHandler+0xcac>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d004      	beq.n	8008dee <HAL_DMA_IRQHandler+0xc62>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a14      	ldr	r2, [pc, #80]	@ (8008e3c <HAL_DMA_IRQHandler+0xcb0>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d128      	bne.n	8008e40 <HAL_DMA_IRQHandler+0xcb4>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	681a      	ldr	r2, [r3, #0]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f022 0214 	bic.w	r2, r2, #20
 8008dfc:	601a      	str	r2, [r3, #0]
 8008dfe:	e027      	b.n	8008e50 <HAL_DMA_IRQHandler+0xcc4>
 8008e00:	40020010 	.word	0x40020010
 8008e04:	40020028 	.word	0x40020028
 8008e08:	40020040 	.word	0x40020040
 8008e0c:	40020058 	.word	0x40020058
 8008e10:	40020070 	.word	0x40020070
 8008e14:	40020088 	.word	0x40020088
 8008e18:	400200a0 	.word	0x400200a0
 8008e1c:	400200b8 	.word	0x400200b8
 8008e20:	40020410 	.word	0x40020410
 8008e24:	40020428 	.word	0x40020428
 8008e28:	40020440 	.word	0x40020440
 8008e2c:	40020458 	.word	0x40020458
 8008e30:	40020470 	.word	0x40020470
 8008e34:	40020488 	.word	0x40020488
 8008e38:	400204a0 	.word	0x400204a0
 8008e3c:	400204b8 	.word	0x400204b8
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f022 020a 	bic.w	r2, r2, #10
 8008e4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f000 8097 	beq.w	8008f98 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008e72:	e091      	b.n	8008f98 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e78:	f003 031f 	and.w	r3, r3, #31
 8008e7c:	2208      	movs	r2, #8
 8008e7e:	409a      	lsls	r2, r3
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	4013      	ands	r3, r2
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f000 8088 	beq.w	8008f9a <HAL_DMA_IRQHandler+0xe0e>
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	f003 0308 	and.w	r3, r3, #8
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f000 8082 	beq.w	8008f9a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a41      	ldr	r2, [pc, #260]	@ (8008fa0 <HAL_DMA_IRQHandler+0xe14>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d04a      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a3f      	ldr	r2, [pc, #252]	@ (8008fa4 <HAL_DMA_IRQHandler+0xe18>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d045      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a3e      	ldr	r2, [pc, #248]	@ (8008fa8 <HAL_DMA_IRQHandler+0xe1c>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d040      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a3c      	ldr	r2, [pc, #240]	@ (8008fac <HAL_DMA_IRQHandler+0xe20>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d03b      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a3b      	ldr	r2, [pc, #236]	@ (8008fb0 <HAL_DMA_IRQHandler+0xe24>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d036      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a39      	ldr	r2, [pc, #228]	@ (8008fb4 <HAL_DMA_IRQHandler+0xe28>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d031      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a38      	ldr	r2, [pc, #224]	@ (8008fb8 <HAL_DMA_IRQHandler+0xe2c>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d02c      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a36      	ldr	r2, [pc, #216]	@ (8008fbc <HAL_DMA_IRQHandler+0xe30>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d027      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a35      	ldr	r2, [pc, #212]	@ (8008fc0 <HAL_DMA_IRQHandler+0xe34>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d022      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a33      	ldr	r2, [pc, #204]	@ (8008fc4 <HAL_DMA_IRQHandler+0xe38>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d01d      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a32      	ldr	r2, [pc, #200]	@ (8008fc8 <HAL_DMA_IRQHandler+0xe3c>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d018      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a30      	ldr	r2, [pc, #192]	@ (8008fcc <HAL_DMA_IRQHandler+0xe40>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d013      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a2f      	ldr	r2, [pc, #188]	@ (8008fd0 <HAL_DMA_IRQHandler+0xe44>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d00e      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a2d      	ldr	r2, [pc, #180]	@ (8008fd4 <HAL_DMA_IRQHandler+0xe48>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d009      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a2c      	ldr	r2, [pc, #176]	@ (8008fd8 <HAL_DMA_IRQHandler+0xe4c>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d004      	beq.n	8008f36 <HAL_DMA_IRQHandler+0xdaa>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a2a      	ldr	r2, [pc, #168]	@ (8008fdc <HAL_DMA_IRQHandler+0xe50>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d108      	bne.n	8008f48 <HAL_DMA_IRQHandler+0xdbc>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f022 021c 	bic.w	r2, r2, #28
 8008f44:	601a      	str	r2, [r3, #0]
 8008f46:	e007      	b.n	8008f58 <HAL_DMA_IRQHandler+0xdcc>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f022 020e 	bic.w	r2, r2, #14
 8008f56:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f5c:	f003 031f 	and.w	r3, r3, #31
 8008f60:	2201      	movs	r2, #1
 8008f62:	409a      	lsls	r2, r3
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2201      	movs	r2, #1
 8008f72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d009      	beq.n	8008f9a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	4798      	blx	r3
 8008f8e:	e004      	b.n	8008f9a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008f90:	bf00      	nop
 8008f92:	e002      	b.n	8008f9a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008f94:	bf00      	nop
 8008f96:	e000      	b.n	8008f9a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008f98:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008f9a:	3728      	adds	r7, #40	@ 0x28
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	40020010 	.word	0x40020010
 8008fa4:	40020028 	.word	0x40020028
 8008fa8:	40020040 	.word	0x40020040
 8008fac:	40020058 	.word	0x40020058
 8008fb0:	40020070 	.word	0x40020070
 8008fb4:	40020088 	.word	0x40020088
 8008fb8:	400200a0 	.word	0x400200a0
 8008fbc:	400200b8 	.word	0x400200b8
 8008fc0:	40020410 	.word	0x40020410
 8008fc4:	40020428 	.word	0x40020428
 8008fc8:	40020440 	.word	0x40020440
 8008fcc:	40020458 	.word	0x40020458
 8008fd0:	40020470 	.word	0x40020470
 8008fd4:	40020488 	.word	0x40020488
 8008fd8:	400204a0 	.word	0x400204a0
 8008fdc:	400204b8 	.word	0x400204b8

08008fe0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b083      	sub	sp, #12
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008fee:	b2db      	uxtb	r3, r3
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8009008:	4618      	mov	r0, r3
 800900a:	370c      	adds	r7, #12
 800900c:	46bd      	mov	sp, r7
 800900e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009012:	4770      	bx	lr

08009014 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009014:	b480      	push	{r7}
 8009016:	b087      	sub	sp, #28
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	607a      	str	r2, [r7, #4]
 8009020:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009026:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800902c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a7f      	ldr	r2, [pc, #508]	@ (8009230 <DMA_SetConfig+0x21c>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d072      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a7d      	ldr	r2, [pc, #500]	@ (8009234 <DMA_SetConfig+0x220>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d06d      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a7c      	ldr	r2, [pc, #496]	@ (8009238 <DMA_SetConfig+0x224>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d068      	beq.n	800911e <DMA_SetConfig+0x10a>
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a7a      	ldr	r2, [pc, #488]	@ (800923c <DMA_SetConfig+0x228>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d063      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a79      	ldr	r2, [pc, #484]	@ (8009240 <DMA_SetConfig+0x22c>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d05e      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a77      	ldr	r2, [pc, #476]	@ (8009244 <DMA_SetConfig+0x230>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d059      	beq.n	800911e <DMA_SetConfig+0x10a>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a76      	ldr	r2, [pc, #472]	@ (8009248 <DMA_SetConfig+0x234>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d054      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a74      	ldr	r2, [pc, #464]	@ (800924c <DMA_SetConfig+0x238>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d04f      	beq.n	800911e <DMA_SetConfig+0x10a>
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a73      	ldr	r2, [pc, #460]	@ (8009250 <DMA_SetConfig+0x23c>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d04a      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a71      	ldr	r2, [pc, #452]	@ (8009254 <DMA_SetConfig+0x240>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d045      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a70      	ldr	r2, [pc, #448]	@ (8009258 <DMA_SetConfig+0x244>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d040      	beq.n	800911e <DMA_SetConfig+0x10a>
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a6e      	ldr	r2, [pc, #440]	@ (800925c <DMA_SetConfig+0x248>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d03b      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a6d      	ldr	r2, [pc, #436]	@ (8009260 <DMA_SetConfig+0x24c>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d036      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a6b      	ldr	r2, [pc, #428]	@ (8009264 <DMA_SetConfig+0x250>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d031      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a6a      	ldr	r2, [pc, #424]	@ (8009268 <DMA_SetConfig+0x254>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d02c      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a68      	ldr	r2, [pc, #416]	@ (800926c <DMA_SetConfig+0x258>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d027      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a67      	ldr	r2, [pc, #412]	@ (8009270 <DMA_SetConfig+0x25c>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d022      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a65      	ldr	r2, [pc, #404]	@ (8009274 <DMA_SetConfig+0x260>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d01d      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a64      	ldr	r2, [pc, #400]	@ (8009278 <DMA_SetConfig+0x264>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d018      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a62      	ldr	r2, [pc, #392]	@ (800927c <DMA_SetConfig+0x268>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d013      	beq.n	800911e <DMA_SetConfig+0x10a>
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a61      	ldr	r2, [pc, #388]	@ (8009280 <DMA_SetConfig+0x26c>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d00e      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a5f      	ldr	r2, [pc, #380]	@ (8009284 <DMA_SetConfig+0x270>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d009      	beq.n	800911e <DMA_SetConfig+0x10a>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a5e      	ldr	r2, [pc, #376]	@ (8009288 <DMA_SetConfig+0x274>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d004      	beq.n	800911e <DMA_SetConfig+0x10a>
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a5c      	ldr	r2, [pc, #368]	@ (800928c <DMA_SetConfig+0x278>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d101      	bne.n	8009122 <DMA_SetConfig+0x10e>
 800911e:	2301      	movs	r3, #1
 8009120:	e000      	b.n	8009124 <DMA_SetConfig+0x110>
 8009122:	2300      	movs	r3, #0
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00d      	beq.n	8009144 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800912c:	68fa      	ldr	r2, [r7, #12]
 800912e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009130:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009136:	2b00      	cmp	r3, #0
 8009138:	d004      	beq.n	8009144 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009142:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a39      	ldr	r2, [pc, #228]	@ (8009230 <DMA_SetConfig+0x21c>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d04a      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a38      	ldr	r2, [pc, #224]	@ (8009234 <DMA_SetConfig+0x220>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d045      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a36      	ldr	r2, [pc, #216]	@ (8009238 <DMA_SetConfig+0x224>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d040      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a35      	ldr	r2, [pc, #212]	@ (800923c <DMA_SetConfig+0x228>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d03b      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a33      	ldr	r2, [pc, #204]	@ (8009240 <DMA_SetConfig+0x22c>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d036      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a32      	ldr	r2, [pc, #200]	@ (8009244 <DMA_SetConfig+0x230>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d031      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a30      	ldr	r2, [pc, #192]	@ (8009248 <DMA_SetConfig+0x234>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d02c      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4a2f      	ldr	r2, [pc, #188]	@ (800924c <DMA_SetConfig+0x238>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d027      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4a2d      	ldr	r2, [pc, #180]	@ (8009250 <DMA_SetConfig+0x23c>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d022      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4a2c      	ldr	r2, [pc, #176]	@ (8009254 <DMA_SetConfig+0x240>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d01d      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a2a      	ldr	r2, [pc, #168]	@ (8009258 <DMA_SetConfig+0x244>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d018      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a29      	ldr	r2, [pc, #164]	@ (800925c <DMA_SetConfig+0x248>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d013      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a27      	ldr	r2, [pc, #156]	@ (8009260 <DMA_SetConfig+0x24c>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d00e      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a26      	ldr	r2, [pc, #152]	@ (8009264 <DMA_SetConfig+0x250>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d009      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a24      	ldr	r2, [pc, #144]	@ (8009268 <DMA_SetConfig+0x254>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d004      	beq.n	80091e4 <DMA_SetConfig+0x1d0>
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a23      	ldr	r2, [pc, #140]	@ (800926c <DMA_SetConfig+0x258>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d101      	bne.n	80091e8 <DMA_SetConfig+0x1d4>
 80091e4:	2301      	movs	r3, #1
 80091e6:	e000      	b.n	80091ea <DMA_SetConfig+0x1d6>
 80091e8:	2300      	movs	r3, #0
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d059      	beq.n	80092a2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091f2:	f003 031f 	and.w	r3, r3, #31
 80091f6:	223f      	movs	r2, #63	@ 0x3f
 80091f8:	409a      	lsls	r2, r3
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800920c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	683a      	ldr	r2, [r7, #0]
 8009214:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	2b40      	cmp	r3, #64	@ 0x40
 800921c:	d138      	bne.n	8009290 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68ba      	ldr	r2, [r7, #8]
 800922c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800922e:	e086      	b.n	800933e <DMA_SetConfig+0x32a>
 8009230:	40020010 	.word	0x40020010
 8009234:	40020028 	.word	0x40020028
 8009238:	40020040 	.word	0x40020040
 800923c:	40020058 	.word	0x40020058
 8009240:	40020070 	.word	0x40020070
 8009244:	40020088 	.word	0x40020088
 8009248:	400200a0 	.word	0x400200a0
 800924c:	400200b8 	.word	0x400200b8
 8009250:	40020410 	.word	0x40020410
 8009254:	40020428 	.word	0x40020428
 8009258:	40020440 	.word	0x40020440
 800925c:	40020458 	.word	0x40020458
 8009260:	40020470 	.word	0x40020470
 8009264:	40020488 	.word	0x40020488
 8009268:	400204a0 	.word	0x400204a0
 800926c:	400204b8 	.word	0x400204b8
 8009270:	58025408 	.word	0x58025408
 8009274:	5802541c 	.word	0x5802541c
 8009278:	58025430 	.word	0x58025430
 800927c:	58025444 	.word	0x58025444
 8009280:	58025458 	.word	0x58025458
 8009284:	5802546c 	.word	0x5802546c
 8009288:	58025480 	.word	0x58025480
 800928c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	68ba      	ldr	r2, [r7, #8]
 8009296:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	60da      	str	r2, [r3, #12]
}
 80092a0:	e04d      	b.n	800933e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a29      	ldr	r2, [pc, #164]	@ (800934c <DMA_SetConfig+0x338>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d022      	beq.n	80092f2 <DMA_SetConfig+0x2de>
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a27      	ldr	r2, [pc, #156]	@ (8009350 <DMA_SetConfig+0x33c>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d01d      	beq.n	80092f2 <DMA_SetConfig+0x2de>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a26      	ldr	r2, [pc, #152]	@ (8009354 <DMA_SetConfig+0x340>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d018      	beq.n	80092f2 <DMA_SetConfig+0x2de>
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a24      	ldr	r2, [pc, #144]	@ (8009358 <DMA_SetConfig+0x344>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d013      	beq.n	80092f2 <DMA_SetConfig+0x2de>
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a23      	ldr	r2, [pc, #140]	@ (800935c <DMA_SetConfig+0x348>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d00e      	beq.n	80092f2 <DMA_SetConfig+0x2de>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a21      	ldr	r2, [pc, #132]	@ (8009360 <DMA_SetConfig+0x34c>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d009      	beq.n	80092f2 <DMA_SetConfig+0x2de>
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a20      	ldr	r2, [pc, #128]	@ (8009364 <DMA_SetConfig+0x350>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d004      	beq.n	80092f2 <DMA_SetConfig+0x2de>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a1e      	ldr	r2, [pc, #120]	@ (8009368 <DMA_SetConfig+0x354>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d101      	bne.n	80092f6 <DMA_SetConfig+0x2e2>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e000      	b.n	80092f8 <DMA_SetConfig+0x2e4>
 80092f6:	2300      	movs	r3, #0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d020      	beq.n	800933e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009300:	f003 031f 	and.w	r3, r3, #31
 8009304:	2201      	movs	r2, #1
 8009306:	409a      	lsls	r2, r3
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	683a      	ldr	r2, [r7, #0]
 8009312:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	2b40      	cmp	r3, #64	@ 0x40
 800931a:	d108      	bne.n	800932e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	687a      	ldr	r2, [r7, #4]
 8009322:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	68ba      	ldr	r2, [r7, #8]
 800932a:	60da      	str	r2, [r3, #12]
}
 800932c:	e007      	b.n	800933e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68ba      	ldr	r2, [r7, #8]
 8009334:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	687a      	ldr	r2, [r7, #4]
 800933c:	60da      	str	r2, [r3, #12]
}
 800933e:	bf00      	nop
 8009340:	371c      	adds	r7, #28
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	58025408 	.word	0x58025408
 8009350:	5802541c 	.word	0x5802541c
 8009354:	58025430 	.word	0x58025430
 8009358:	58025444 	.word	0x58025444
 800935c:	58025458 	.word	0x58025458
 8009360:	5802546c 	.word	0x5802546c
 8009364:	58025480 	.word	0x58025480
 8009368:	58025494 	.word	0x58025494

0800936c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800936c:	b480      	push	{r7}
 800936e:	b085      	sub	sp, #20
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a42      	ldr	r2, [pc, #264]	@ (8009484 <DMA_CalcBaseAndBitshift+0x118>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d04a      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a41      	ldr	r2, [pc, #260]	@ (8009488 <DMA_CalcBaseAndBitshift+0x11c>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d045      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a3f      	ldr	r2, [pc, #252]	@ (800948c <DMA_CalcBaseAndBitshift+0x120>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d040      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a3e      	ldr	r2, [pc, #248]	@ (8009490 <DMA_CalcBaseAndBitshift+0x124>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d03b      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a3c      	ldr	r2, [pc, #240]	@ (8009494 <DMA_CalcBaseAndBitshift+0x128>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d036      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a3b      	ldr	r2, [pc, #236]	@ (8009498 <DMA_CalcBaseAndBitshift+0x12c>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d031      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a39      	ldr	r2, [pc, #228]	@ (800949c <DMA_CalcBaseAndBitshift+0x130>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d02c      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a38      	ldr	r2, [pc, #224]	@ (80094a0 <DMA_CalcBaseAndBitshift+0x134>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d027      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a36      	ldr	r2, [pc, #216]	@ (80094a4 <DMA_CalcBaseAndBitshift+0x138>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d022      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a35      	ldr	r2, [pc, #212]	@ (80094a8 <DMA_CalcBaseAndBitshift+0x13c>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d01d      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a33      	ldr	r2, [pc, #204]	@ (80094ac <DMA_CalcBaseAndBitshift+0x140>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d018      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a32      	ldr	r2, [pc, #200]	@ (80094b0 <DMA_CalcBaseAndBitshift+0x144>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d013      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a30      	ldr	r2, [pc, #192]	@ (80094b4 <DMA_CalcBaseAndBitshift+0x148>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d00e      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a2f      	ldr	r2, [pc, #188]	@ (80094b8 <DMA_CalcBaseAndBitshift+0x14c>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d009      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a2d      	ldr	r2, [pc, #180]	@ (80094bc <DMA_CalcBaseAndBitshift+0x150>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d004      	beq.n	8009414 <DMA_CalcBaseAndBitshift+0xa8>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a2c      	ldr	r2, [pc, #176]	@ (80094c0 <DMA_CalcBaseAndBitshift+0x154>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d101      	bne.n	8009418 <DMA_CalcBaseAndBitshift+0xac>
 8009414:	2301      	movs	r3, #1
 8009416:	e000      	b.n	800941a <DMA_CalcBaseAndBitshift+0xae>
 8009418:	2300      	movs	r3, #0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d024      	beq.n	8009468 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	b2db      	uxtb	r3, r3
 8009424:	3b10      	subs	r3, #16
 8009426:	4a27      	ldr	r2, [pc, #156]	@ (80094c4 <DMA_CalcBaseAndBitshift+0x158>)
 8009428:	fba2 2303 	umull	r2, r3, r2, r3
 800942c:	091b      	lsrs	r3, r3, #4
 800942e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f003 0307 	and.w	r3, r3, #7
 8009436:	4a24      	ldr	r2, [pc, #144]	@ (80094c8 <DMA_CalcBaseAndBitshift+0x15c>)
 8009438:	5cd3      	ldrb	r3, [r2, r3]
 800943a:	461a      	mov	r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2b03      	cmp	r3, #3
 8009444:	d908      	bls.n	8009458 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	461a      	mov	r2, r3
 800944c:	4b1f      	ldr	r3, [pc, #124]	@ (80094cc <DMA_CalcBaseAndBitshift+0x160>)
 800944e:	4013      	ands	r3, r2
 8009450:	1d1a      	adds	r2, r3, #4
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	659a      	str	r2, [r3, #88]	@ 0x58
 8009456:	e00d      	b.n	8009474 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	461a      	mov	r2, r3
 800945e:	4b1b      	ldr	r3, [pc, #108]	@ (80094cc <DMA_CalcBaseAndBitshift+0x160>)
 8009460:	4013      	ands	r3, r2
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	6593      	str	r3, [r2, #88]	@ 0x58
 8009466:	e005      	b.n	8009474 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009478:	4618      	mov	r0, r3
 800947a:	3714      	adds	r7, #20
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr
 8009484:	40020010 	.word	0x40020010
 8009488:	40020028 	.word	0x40020028
 800948c:	40020040 	.word	0x40020040
 8009490:	40020058 	.word	0x40020058
 8009494:	40020070 	.word	0x40020070
 8009498:	40020088 	.word	0x40020088
 800949c:	400200a0 	.word	0x400200a0
 80094a0:	400200b8 	.word	0x400200b8
 80094a4:	40020410 	.word	0x40020410
 80094a8:	40020428 	.word	0x40020428
 80094ac:	40020440 	.word	0x40020440
 80094b0:	40020458 	.word	0x40020458
 80094b4:	40020470 	.word	0x40020470
 80094b8:	40020488 	.word	0x40020488
 80094bc:	400204a0 	.word	0x400204a0
 80094c0:	400204b8 	.word	0x400204b8
 80094c4:	aaaaaaab 	.word	0xaaaaaaab
 80094c8:	08019934 	.word	0x08019934
 80094cc:	fffffc00 	.word	0xfffffc00

080094d0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b085      	sub	sp, #20
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094d8:	2300      	movs	r3, #0
 80094da:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	699b      	ldr	r3, [r3, #24]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d120      	bne.n	8009526 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094e8:	2b03      	cmp	r3, #3
 80094ea:	d858      	bhi.n	800959e <DMA_CheckFifoParam+0xce>
 80094ec:	a201      	add	r2, pc, #4	@ (adr r2, 80094f4 <DMA_CheckFifoParam+0x24>)
 80094ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f2:	bf00      	nop
 80094f4:	08009505 	.word	0x08009505
 80094f8:	08009517 	.word	0x08009517
 80094fc:	08009505 	.word	0x08009505
 8009500:	0800959f 	.word	0x0800959f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009508:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800950c:	2b00      	cmp	r3, #0
 800950e:	d048      	beq.n	80095a2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009514:	e045      	b.n	80095a2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800951a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800951e:	d142      	bne.n	80095a6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009524:	e03f      	b.n	80095a6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	699b      	ldr	r3, [r3, #24]
 800952a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800952e:	d123      	bne.n	8009578 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009534:	2b03      	cmp	r3, #3
 8009536:	d838      	bhi.n	80095aa <DMA_CheckFifoParam+0xda>
 8009538:	a201      	add	r2, pc, #4	@ (adr r2, 8009540 <DMA_CheckFifoParam+0x70>)
 800953a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800953e:	bf00      	nop
 8009540:	08009551 	.word	0x08009551
 8009544:	08009557 	.word	0x08009557
 8009548:	08009551 	.word	0x08009551
 800954c:	08009569 	.word	0x08009569
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	73fb      	strb	r3, [r7, #15]
        break;
 8009554:	e030      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800955a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800955e:	2b00      	cmp	r3, #0
 8009560:	d025      	beq.n	80095ae <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009562:	2301      	movs	r3, #1
 8009564:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009566:	e022      	b.n	80095ae <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800956c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009570:	d11f      	bne.n	80095b2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009576:	e01c      	b.n	80095b2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957c:	2b02      	cmp	r3, #2
 800957e:	d902      	bls.n	8009586 <DMA_CheckFifoParam+0xb6>
 8009580:	2b03      	cmp	r3, #3
 8009582:	d003      	beq.n	800958c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009584:	e018      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	73fb      	strb	r3, [r7, #15]
        break;
 800958a:	e015      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009590:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009594:	2b00      	cmp	r3, #0
 8009596:	d00e      	beq.n	80095b6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	73fb      	strb	r3, [r7, #15]
    break;
 800959c:	e00b      	b.n	80095b6 <DMA_CheckFifoParam+0xe6>
        break;
 800959e:	bf00      	nop
 80095a0:	e00a      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
        break;
 80095a2:	bf00      	nop
 80095a4:	e008      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
        break;
 80095a6:	bf00      	nop
 80095a8:	e006      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
        break;
 80095aa:	bf00      	nop
 80095ac:	e004      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
        break;
 80095ae:	bf00      	nop
 80095b0:	e002      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
        break;
 80095b2:	bf00      	nop
 80095b4:	e000      	b.n	80095b8 <DMA_CheckFifoParam+0xe8>
    break;
 80095b6:	bf00      	nop
    }
  }

  return status;
 80095b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3714      	adds	r7, #20
 80095be:	46bd      	mov	sp, r7
 80095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop

080095c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b085      	sub	sp, #20
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a38      	ldr	r2, [pc, #224]	@ (80096bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d022      	beq.n	8009626 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a36      	ldr	r2, [pc, #216]	@ (80096c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d01d      	beq.n	8009626 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a35      	ldr	r2, [pc, #212]	@ (80096c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d018      	beq.n	8009626 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a33      	ldr	r2, [pc, #204]	@ (80096c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d013      	beq.n	8009626 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a32      	ldr	r2, [pc, #200]	@ (80096cc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d00e      	beq.n	8009626 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a30      	ldr	r2, [pc, #192]	@ (80096d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d009      	beq.n	8009626 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4a2f      	ldr	r2, [pc, #188]	@ (80096d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d004      	beq.n	8009626 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a2d      	ldr	r2, [pc, #180]	@ (80096d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d101      	bne.n	800962a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009626:	2301      	movs	r3, #1
 8009628:	e000      	b.n	800962c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800962a:	2300      	movs	r3, #0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d01a      	beq.n	8009666 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	b2db      	uxtb	r3, r3
 8009636:	3b08      	subs	r3, #8
 8009638:	4a28      	ldr	r2, [pc, #160]	@ (80096dc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800963a:	fba2 2303 	umull	r2, r3, r2, r3
 800963e:	091b      	lsrs	r3, r3, #4
 8009640:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	4b26      	ldr	r3, [pc, #152]	@ (80096e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009646:	4413      	add	r3, r2
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	461a      	mov	r2, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	4a24      	ldr	r2, [pc, #144]	@ (80096e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009654:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f003 031f 	and.w	r3, r3, #31
 800965c:	2201      	movs	r2, #1
 800965e:	409a      	lsls	r2, r3
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009664:	e024      	b.n	80096b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	b2db      	uxtb	r3, r3
 800966c:	3b10      	subs	r3, #16
 800966e:	4a1e      	ldr	r2, [pc, #120]	@ (80096e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009670:	fba2 2303 	umull	r2, r3, r2, r3
 8009674:	091b      	lsrs	r3, r3, #4
 8009676:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	4a1c      	ldr	r2, [pc, #112]	@ (80096ec <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d806      	bhi.n	800968e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	4a1b      	ldr	r2, [pc, #108]	@ (80096f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d902      	bls.n	800968e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	3308      	adds	r3, #8
 800968c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800968e:	68fa      	ldr	r2, [r7, #12]
 8009690:	4b18      	ldr	r3, [pc, #96]	@ (80096f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009692:	4413      	add	r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	461a      	mov	r2, r3
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a16      	ldr	r2, [pc, #88]	@ (80096f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80096a0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f003 031f 	and.w	r3, r3, #31
 80096a8:	2201      	movs	r2, #1
 80096aa:	409a      	lsls	r2, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80096b0:	bf00      	nop
 80096b2:	3714      	adds	r7, #20
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	58025408 	.word	0x58025408
 80096c0:	5802541c 	.word	0x5802541c
 80096c4:	58025430 	.word	0x58025430
 80096c8:	58025444 	.word	0x58025444
 80096cc:	58025458 	.word	0x58025458
 80096d0:	5802546c 	.word	0x5802546c
 80096d4:	58025480 	.word	0x58025480
 80096d8:	58025494 	.word	0x58025494
 80096dc:	cccccccd 	.word	0xcccccccd
 80096e0:	16009600 	.word	0x16009600
 80096e4:	58025880 	.word	0x58025880
 80096e8:	aaaaaaab 	.word	0xaaaaaaab
 80096ec:	400204b8 	.word	0x400204b8
 80096f0:	4002040f 	.word	0x4002040f
 80096f4:	10008200 	.word	0x10008200
 80096f8:	40020880 	.word	0x40020880

080096fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	b2db      	uxtb	r3, r3
 800970a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d04a      	beq.n	80097a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2b08      	cmp	r3, #8
 8009716:	d847      	bhi.n	80097a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a25      	ldr	r2, [pc, #148]	@ (80097b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d022      	beq.n	8009768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a24      	ldr	r2, [pc, #144]	@ (80097b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d01d      	beq.n	8009768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a22      	ldr	r2, [pc, #136]	@ (80097bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d018      	beq.n	8009768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a21      	ldr	r2, [pc, #132]	@ (80097c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d013      	beq.n	8009768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a1f      	ldr	r2, [pc, #124]	@ (80097c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d00e      	beq.n	8009768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a1e      	ldr	r2, [pc, #120]	@ (80097c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d009      	beq.n	8009768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a1c      	ldr	r2, [pc, #112]	@ (80097cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d004      	beq.n	8009768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a1b      	ldr	r2, [pc, #108]	@ (80097d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d101      	bne.n	800976c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009768:	2301      	movs	r3, #1
 800976a:	e000      	b.n	800976e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800976c:	2300      	movs	r3, #0
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00a      	beq.n	8009788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	4b17      	ldr	r3, [pc, #92]	@ (80097d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009776:	4413      	add	r3, r2
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	461a      	mov	r2, r3
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	4a15      	ldr	r2, [pc, #84]	@ (80097d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009784:	671a      	str	r2, [r3, #112]	@ 0x70
 8009786:	e009      	b.n	800979c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	4b14      	ldr	r3, [pc, #80]	@ (80097dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800978c:	4413      	add	r3, r2
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	461a      	mov	r2, r3
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	4a11      	ldr	r2, [pc, #68]	@ (80097e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800979a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	3b01      	subs	r3, #1
 80097a0:	2201      	movs	r2, #1
 80097a2:	409a      	lsls	r2, r3
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80097a8:	bf00      	nop
 80097aa:	3714      	adds	r7, #20
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr
 80097b4:	58025408 	.word	0x58025408
 80097b8:	5802541c 	.word	0x5802541c
 80097bc:	58025430 	.word	0x58025430
 80097c0:	58025444 	.word	0x58025444
 80097c4:	58025458 	.word	0x58025458
 80097c8:	5802546c 	.word	0x5802546c
 80097cc:	58025480 	.word	0x58025480
 80097d0:	58025494 	.word	0x58025494
 80097d4:	1600963f 	.word	0x1600963f
 80097d8:	58025940 	.word	0x58025940
 80097dc:	1000823f 	.word	0x1000823f
 80097e0:	40020940 	.word	0x40020940

080097e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b089      	sub	sp, #36	@ 0x24
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80097ee:	2300      	movs	r3, #0
 80097f0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80097f2:	4b89      	ldr	r3, [pc, #548]	@ (8009a18 <HAL_GPIO_Init+0x234>)
 80097f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80097f6:	e194      	b.n	8009b22 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	681a      	ldr	r2, [r3, #0]
 80097fc:	2101      	movs	r1, #1
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	fa01 f303 	lsl.w	r3, r1, r3
 8009804:	4013      	ands	r3, r2
 8009806:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	2b00      	cmp	r3, #0
 800980c:	f000 8186 	beq.w	8009b1c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	f003 0303 	and.w	r3, r3, #3
 8009818:	2b01      	cmp	r3, #1
 800981a:	d005      	beq.n	8009828 <HAL_GPIO_Init+0x44>
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	f003 0303 	and.w	r3, r3, #3
 8009824:	2b02      	cmp	r3, #2
 8009826:	d130      	bne.n	800988a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	689b      	ldr	r3, [r3, #8]
 800982c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	005b      	lsls	r3, r3, #1
 8009832:	2203      	movs	r2, #3
 8009834:	fa02 f303 	lsl.w	r3, r2, r3
 8009838:	43db      	mvns	r3, r3
 800983a:	69ba      	ldr	r2, [r7, #24]
 800983c:	4013      	ands	r3, r2
 800983e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	68da      	ldr	r2, [r3, #12]
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	005b      	lsls	r3, r3, #1
 8009848:	fa02 f303 	lsl.w	r3, r2, r3
 800984c:	69ba      	ldr	r2, [r7, #24]
 800984e:	4313      	orrs	r3, r2
 8009850:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	69ba      	ldr	r2, [r7, #24]
 8009856:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800985e:	2201      	movs	r2, #1
 8009860:	69fb      	ldr	r3, [r7, #28]
 8009862:	fa02 f303 	lsl.w	r3, r2, r3
 8009866:	43db      	mvns	r3, r3
 8009868:	69ba      	ldr	r2, [r7, #24]
 800986a:	4013      	ands	r3, r2
 800986c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	091b      	lsrs	r3, r3, #4
 8009874:	f003 0201 	and.w	r2, r3, #1
 8009878:	69fb      	ldr	r3, [r7, #28]
 800987a:	fa02 f303 	lsl.w	r3, r2, r3
 800987e:	69ba      	ldr	r2, [r7, #24]
 8009880:	4313      	orrs	r3, r2
 8009882:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	69ba      	ldr	r2, [r7, #24]
 8009888:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	f003 0303 	and.w	r3, r3, #3
 8009892:	2b03      	cmp	r3, #3
 8009894:	d017      	beq.n	80098c6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800989c:	69fb      	ldr	r3, [r7, #28]
 800989e:	005b      	lsls	r3, r3, #1
 80098a0:	2203      	movs	r2, #3
 80098a2:	fa02 f303 	lsl.w	r3, r2, r3
 80098a6:	43db      	mvns	r3, r3
 80098a8:	69ba      	ldr	r2, [r7, #24]
 80098aa:	4013      	ands	r3, r2
 80098ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	689a      	ldr	r2, [r3, #8]
 80098b2:	69fb      	ldr	r3, [r7, #28]
 80098b4:	005b      	lsls	r3, r3, #1
 80098b6:	fa02 f303 	lsl.w	r3, r2, r3
 80098ba:	69ba      	ldr	r2, [r7, #24]
 80098bc:	4313      	orrs	r3, r2
 80098be:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	69ba      	ldr	r2, [r7, #24]
 80098c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	f003 0303 	and.w	r3, r3, #3
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	d123      	bne.n	800991a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80098d2:	69fb      	ldr	r3, [r7, #28]
 80098d4:	08da      	lsrs	r2, r3, #3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	3208      	adds	r2, #8
 80098da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	f003 0307 	and.w	r3, r3, #7
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	220f      	movs	r2, #15
 80098ea:	fa02 f303 	lsl.w	r3, r2, r3
 80098ee:	43db      	mvns	r3, r3
 80098f0:	69ba      	ldr	r2, [r7, #24]
 80098f2:	4013      	ands	r3, r2
 80098f4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	691a      	ldr	r2, [r3, #16]
 80098fa:	69fb      	ldr	r3, [r7, #28]
 80098fc:	f003 0307 	and.w	r3, r3, #7
 8009900:	009b      	lsls	r3, r3, #2
 8009902:	fa02 f303 	lsl.w	r3, r2, r3
 8009906:	69ba      	ldr	r2, [r7, #24]
 8009908:	4313      	orrs	r3, r2
 800990a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800990c:	69fb      	ldr	r3, [r7, #28]
 800990e:	08da      	lsrs	r2, r3, #3
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	3208      	adds	r2, #8
 8009914:	69b9      	ldr	r1, [r7, #24]
 8009916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	005b      	lsls	r3, r3, #1
 8009924:	2203      	movs	r2, #3
 8009926:	fa02 f303 	lsl.w	r3, r2, r3
 800992a:	43db      	mvns	r3, r3
 800992c:	69ba      	ldr	r2, [r7, #24]
 800992e:	4013      	ands	r3, r2
 8009930:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	f003 0203 	and.w	r2, r3, #3
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	005b      	lsls	r3, r3, #1
 800993e:	fa02 f303 	lsl.w	r3, r2, r3
 8009942:	69ba      	ldr	r2, [r7, #24]
 8009944:	4313      	orrs	r3, r2
 8009946:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	69ba      	ldr	r2, [r7, #24]
 800994c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 80e0 	beq.w	8009b1c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800995c:	4b2f      	ldr	r3, [pc, #188]	@ (8009a1c <HAL_GPIO_Init+0x238>)
 800995e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009962:	4a2e      	ldr	r2, [pc, #184]	@ (8009a1c <HAL_GPIO_Init+0x238>)
 8009964:	f043 0302 	orr.w	r3, r3, #2
 8009968:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800996c:	4b2b      	ldr	r3, [pc, #172]	@ (8009a1c <HAL_GPIO_Init+0x238>)
 800996e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009972:	f003 0302 	and.w	r3, r3, #2
 8009976:	60fb      	str	r3, [r7, #12]
 8009978:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800997a:	4a29      	ldr	r2, [pc, #164]	@ (8009a20 <HAL_GPIO_Init+0x23c>)
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	089b      	lsrs	r3, r3, #2
 8009980:	3302      	adds	r3, #2
 8009982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009986:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	f003 0303 	and.w	r3, r3, #3
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	220f      	movs	r2, #15
 8009992:	fa02 f303 	lsl.w	r3, r2, r3
 8009996:	43db      	mvns	r3, r3
 8009998:	69ba      	ldr	r2, [r7, #24]
 800999a:	4013      	ands	r3, r2
 800999c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	4a20      	ldr	r2, [pc, #128]	@ (8009a24 <HAL_GPIO_Init+0x240>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d052      	beq.n	8009a4c <HAL_GPIO_Init+0x268>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	4a1f      	ldr	r2, [pc, #124]	@ (8009a28 <HAL_GPIO_Init+0x244>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d031      	beq.n	8009a12 <HAL_GPIO_Init+0x22e>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	4a1e      	ldr	r2, [pc, #120]	@ (8009a2c <HAL_GPIO_Init+0x248>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d02b      	beq.n	8009a0e <HAL_GPIO_Init+0x22a>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a30 <HAL_GPIO_Init+0x24c>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d025      	beq.n	8009a0a <HAL_GPIO_Init+0x226>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a1c      	ldr	r2, [pc, #112]	@ (8009a34 <HAL_GPIO_Init+0x250>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d01f      	beq.n	8009a06 <HAL_GPIO_Init+0x222>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a1b      	ldr	r2, [pc, #108]	@ (8009a38 <HAL_GPIO_Init+0x254>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d019      	beq.n	8009a02 <HAL_GPIO_Init+0x21e>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a1a      	ldr	r2, [pc, #104]	@ (8009a3c <HAL_GPIO_Init+0x258>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d013      	beq.n	80099fe <HAL_GPIO_Init+0x21a>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a19      	ldr	r2, [pc, #100]	@ (8009a40 <HAL_GPIO_Init+0x25c>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d00d      	beq.n	80099fa <HAL_GPIO_Init+0x216>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a18      	ldr	r2, [pc, #96]	@ (8009a44 <HAL_GPIO_Init+0x260>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d007      	beq.n	80099f6 <HAL_GPIO_Init+0x212>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a17      	ldr	r2, [pc, #92]	@ (8009a48 <HAL_GPIO_Init+0x264>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d101      	bne.n	80099f2 <HAL_GPIO_Init+0x20e>
 80099ee:	2309      	movs	r3, #9
 80099f0:	e02d      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 80099f2:	230a      	movs	r3, #10
 80099f4:	e02b      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 80099f6:	2308      	movs	r3, #8
 80099f8:	e029      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 80099fa:	2307      	movs	r3, #7
 80099fc:	e027      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 80099fe:	2306      	movs	r3, #6
 8009a00:	e025      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 8009a02:	2305      	movs	r3, #5
 8009a04:	e023      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 8009a06:	2304      	movs	r3, #4
 8009a08:	e021      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	e01f      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 8009a0e:	2302      	movs	r3, #2
 8009a10:	e01d      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 8009a12:	2301      	movs	r3, #1
 8009a14:	e01b      	b.n	8009a4e <HAL_GPIO_Init+0x26a>
 8009a16:	bf00      	nop
 8009a18:	58000080 	.word	0x58000080
 8009a1c:	58024400 	.word	0x58024400
 8009a20:	58000400 	.word	0x58000400
 8009a24:	58020000 	.word	0x58020000
 8009a28:	58020400 	.word	0x58020400
 8009a2c:	58020800 	.word	0x58020800
 8009a30:	58020c00 	.word	0x58020c00
 8009a34:	58021000 	.word	0x58021000
 8009a38:	58021400 	.word	0x58021400
 8009a3c:	58021800 	.word	0x58021800
 8009a40:	58021c00 	.word	0x58021c00
 8009a44:	58022000 	.word	0x58022000
 8009a48:	58022400 	.word	0x58022400
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	69fa      	ldr	r2, [r7, #28]
 8009a50:	f002 0203 	and.w	r2, r2, #3
 8009a54:	0092      	lsls	r2, r2, #2
 8009a56:	4093      	lsls	r3, r2
 8009a58:	69ba      	ldr	r2, [r7, #24]
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009a5e:	4938      	ldr	r1, [pc, #224]	@ (8009b40 <HAL_GPIO_Init+0x35c>)
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	089b      	lsrs	r3, r3, #2
 8009a64:	3302      	adds	r3, #2
 8009a66:	69ba      	ldr	r2, [r7, #24]
 8009a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009a6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	43db      	mvns	r3, r3
 8009a78:	69ba      	ldr	r2, [r7, #24]
 8009a7a:	4013      	ands	r3, r2
 8009a7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d003      	beq.n	8009a92 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8009a8a:	69ba      	ldr	r2, [r7, #24]
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8009a92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009a9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a9e:	685b      	ldr	r3, [r3, #4]
 8009aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	43db      	mvns	r3, r3
 8009aa6:	69ba      	ldr	r2, [r7, #24]
 8009aa8:	4013      	ands	r3, r2
 8009aaa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d003      	beq.n	8009ac0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009ab8:	69ba      	ldr	r2, [r7, #24]
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	4313      	orrs	r3, r2
 8009abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009ac0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	43db      	mvns	r3, r3
 8009ad2:	69ba      	ldr	r2, [r7, #24]
 8009ad4:	4013      	ands	r3, r2
 8009ad6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d003      	beq.n	8009aec <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8009ae4:	69ba      	ldr	r2, [r7, #24]
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	4313      	orrs	r3, r2
 8009aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	69ba      	ldr	r2, [r7, #24]
 8009af0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	43db      	mvns	r3, r3
 8009afc:	69ba      	ldr	r2, [r7, #24]
 8009afe:	4013      	ands	r3, r2
 8009b00:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d003      	beq.n	8009b16 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8009b0e:	69ba      	ldr	r2, [r7, #24]
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	69ba      	ldr	r2, [r7, #24]
 8009b1a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	3301      	adds	r3, #1
 8009b20:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	fa22 f303 	lsr.w	r3, r2, r3
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f47f ae63 	bne.w	80097f8 <HAL_GPIO_Init+0x14>
  }
}
 8009b32:	bf00      	nop
 8009b34:	bf00      	nop
 8009b36:	3724      	adds	r7, #36	@ 0x24
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr
 8009b40:	58000400 	.word	0x58000400

08009b44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b085      	sub	sp, #20
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	460b      	mov	r3, r1
 8009b4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	691a      	ldr	r2, [r3, #16]
 8009b54:	887b      	ldrh	r3, [r7, #2]
 8009b56:	4013      	ands	r3, r2
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d002      	beq.n	8009b62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	73fb      	strb	r3, [r7, #15]
 8009b60:	e001      	b.n	8009b66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009b62:	2300      	movs	r3, #0
 8009b64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3714      	adds	r7, #20
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	807b      	strh	r3, [r7, #2]
 8009b80:	4613      	mov	r3, r2
 8009b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009b84:	787b      	ldrb	r3, [r7, #1]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d003      	beq.n	8009b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009b8a:	887a      	ldrh	r2, [r7, #2]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009b90:	e003      	b.n	8009b9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009b92:	887b      	ldrh	r3, [r7, #2]
 8009b94:	041a      	lsls	r2, r3, #16
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	619a      	str	r2, [r3, #24]
}
 8009b9a:	bf00      	nop
 8009b9c:	370c      	adds	r7, #12
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
	...

08009ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b082      	sub	sp, #8
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d101      	bne.n	8009bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	e08b      	b.n	8009cd2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d106      	bne.n	8009bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f7fa ffa6 	bl	8004b20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2224      	movs	r2, #36	@ 0x24
 8009bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f022 0201 	bic.w	r2, r2, #1
 8009bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685a      	ldr	r2, [r3, #4]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009bf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	689a      	ldr	r2, [r3, #8]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009c08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d107      	bne.n	8009c22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	689a      	ldr	r2, [r3, #8]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c1e:	609a      	str	r2, [r3, #8]
 8009c20:	e006      	b.n	8009c30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	689a      	ldr	r2, [r3, #8]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009c2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	68db      	ldr	r3, [r3, #12]
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	d108      	bne.n	8009c4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	685a      	ldr	r2, [r3, #4]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c46:	605a      	str	r2, [r3, #4]
 8009c48:	e007      	b.n	8009c5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	685a      	ldr	r2, [r3, #4]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009c58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	6859      	ldr	r1, [r3, #4]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	4b1d      	ldr	r3, [pc, #116]	@ (8009cdc <HAL_I2C_Init+0x134>)
 8009c66:	430b      	orrs	r3, r1
 8009c68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	68da      	ldr	r2, [r3, #12]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009c78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	691a      	ldr	r2, [r3, #16]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	695b      	ldr	r3, [r3, #20]
 8009c82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	699b      	ldr	r3, [r3, #24]
 8009c8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	430a      	orrs	r2, r1
 8009c92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	69d9      	ldr	r1, [r3, #28]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6a1a      	ldr	r2, [r3, #32]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	430a      	orrs	r2, r1
 8009ca2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f042 0201 	orr.w	r2, r2, #1
 8009cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2220      	movs	r2, #32
 8009cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3708      	adds	r7, #8
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	02008000 	.word	0x02008000

08009ce0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b088      	sub	sp, #32
 8009ce4:	af02      	add	r7, sp, #8
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	4608      	mov	r0, r1
 8009cea:	4611      	mov	r1, r2
 8009cec:	461a      	mov	r2, r3
 8009cee:	4603      	mov	r3, r0
 8009cf0:	817b      	strh	r3, [r7, #10]
 8009cf2:	460b      	mov	r3, r1
 8009cf4:	813b      	strh	r3, [r7, #8]
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	2b20      	cmp	r3, #32
 8009d04:	f040 80fd 	bne.w	8009f02 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d08:	6a3b      	ldr	r3, [r7, #32]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d002      	beq.n	8009d14 <HAL_I2C_Mem_Read+0x34>
 8009d0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d105      	bne.n	8009d20 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d1a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e0f1      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d101      	bne.n	8009d2e <HAL_I2C_Mem_Read+0x4e>
 8009d2a:	2302      	movs	r3, #2
 8009d2c:	e0ea      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2201      	movs	r2, #1
 8009d32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009d36:	f7fc fd3b 	bl	80067b0 <HAL_GetTick>
 8009d3a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	2319      	movs	r3, #25
 8009d42:	2201      	movs	r2, #1
 8009d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009d48:	68f8      	ldr	r0, [r7, #12]
 8009d4a:	f001 ffc8 	bl	800bcde <I2C_WaitOnFlagUntilTimeout>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d001      	beq.n	8009d58 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	e0d5      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2222      	movs	r2, #34	@ 0x22
 8009d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2240      	movs	r2, #64	@ 0x40
 8009d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	6a3a      	ldr	r2, [r7, #32]
 8009d72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009d78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d80:	88f8      	ldrh	r0, [r7, #6]
 8009d82:	893a      	ldrh	r2, [r7, #8]
 8009d84:	8979      	ldrh	r1, [r7, #10]
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	9301      	str	r3, [sp, #4]
 8009d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d8c:	9300      	str	r3, [sp, #0]
 8009d8e:	4603      	mov	r3, r0
 8009d90:	68f8      	ldr	r0, [r7, #12]
 8009d92:	f001 f95d 	bl	800b050 <I2C_RequestMemoryRead>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d005      	beq.n	8009da8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009da4:	2301      	movs	r3, #1
 8009da6:	e0ad      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	2bff      	cmp	r3, #255	@ 0xff
 8009db0:	d90e      	bls.n	8009dd0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	22ff      	movs	r2, #255	@ 0xff
 8009db6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dbc:	b2da      	uxtb	r2, r3
 8009dbe:	8979      	ldrh	r1, [r7, #10]
 8009dc0:	4b52      	ldr	r3, [pc, #328]	@ (8009f0c <HAL_I2C_Mem_Read+0x22c>)
 8009dc2:	9300      	str	r3, [sp, #0]
 8009dc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f002 f94b 	bl	800c064 <I2C_TransferConfig>
 8009dce:	e00f      	b.n	8009df0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dd4:	b29a      	uxth	r2, r3
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dde:	b2da      	uxtb	r2, r3
 8009de0:	8979      	ldrh	r1, [r7, #10]
 8009de2:	4b4a      	ldr	r3, [pc, #296]	@ (8009f0c <HAL_I2C_Mem_Read+0x22c>)
 8009de4:	9300      	str	r3, [sp, #0]
 8009de6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009dea:	68f8      	ldr	r0, [r7, #12]
 8009dec:	f002 f93a 	bl	800c064 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	9300      	str	r3, [sp, #0]
 8009df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df6:	2200      	movs	r2, #0
 8009df8:	2104      	movs	r1, #4
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f001 ff6f 	bl	800bcde <I2C_WaitOnFlagUntilTimeout>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d001      	beq.n	8009e0a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009e06:	2301      	movs	r3, #1
 8009e08:	e07c      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e14:	b2d2      	uxtb	r2, r2
 8009e16:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e1c:	1c5a      	adds	r2, r3, #1
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e26:	3b01      	subs	r3, #1
 8009e28:	b29a      	uxth	r2, r3
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	3b01      	subs	r3, #1
 8009e36:	b29a      	uxth	r2, r3
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d034      	beq.n	8009eb0 <HAL_I2C_Mem_Read+0x1d0>
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d130      	bne.n	8009eb0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	9300      	str	r3, [sp, #0]
 8009e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e54:	2200      	movs	r2, #0
 8009e56:	2180      	movs	r1, #128	@ 0x80
 8009e58:	68f8      	ldr	r0, [r7, #12]
 8009e5a:	f001 ff40 	bl	800bcde <I2C_WaitOnFlagUntilTimeout>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d001      	beq.n	8009e68 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e04d      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e6c:	b29b      	uxth	r3, r3
 8009e6e:	2bff      	cmp	r3, #255	@ 0xff
 8009e70:	d90e      	bls.n	8009e90 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	22ff      	movs	r2, #255	@ 0xff
 8009e76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e7c:	b2da      	uxtb	r2, r3
 8009e7e:	8979      	ldrh	r1, [r7, #10]
 8009e80:	2300      	movs	r3, #0
 8009e82:	9300      	str	r3, [sp, #0]
 8009e84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e88:	68f8      	ldr	r0, [r7, #12]
 8009e8a:	f002 f8eb 	bl	800c064 <I2C_TransferConfig>
 8009e8e:	e00f      	b.n	8009eb0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e94:	b29a      	uxth	r2, r3
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e9e:	b2da      	uxtb	r2, r3
 8009ea0:	8979      	ldrh	r1, [r7, #10]
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009eaa:	68f8      	ldr	r0, [r7, #12]
 8009eac:	f002 f8da 	bl	800c064 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d19a      	bne.n	8009df0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ebe:	68f8      	ldr	r0, [r7, #12]
 8009ec0:	f001 ffad 	bl	800be1e <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d001      	beq.n	8009ece <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e01a      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2220      	movs	r2, #32
 8009ed4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	6859      	ldr	r1, [r3, #4]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8009f10 <HAL_I2C_Mem_Read+0x230>)
 8009ee2:	400b      	ands	r3, r1
 8009ee4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2220      	movs	r2, #32
 8009eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009efe:	2300      	movs	r3, #0
 8009f00:	e000      	b.n	8009f04 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009f02:	2302      	movs	r3, #2
  }
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3718      	adds	r7, #24
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	80002400 	.word	0x80002400
 8009f10:	fe00e800 	.word	0xfe00e800

08009f14 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b086      	sub	sp, #24
 8009f18:	af02      	add	r7, sp, #8
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	4608      	mov	r0, r1
 8009f1e:	4611      	mov	r1, r2
 8009f20:	461a      	mov	r2, r3
 8009f22:	4603      	mov	r3, r0
 8009f24:	817b      	strh	r3, [r7, #10]
 8009f26:	460b      	mov	r3, r1
 8009f28:	813b      	strh	r3, [r7, #8]
 8009f2a:	4613      	mov	r3, r2
 8009f2c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	2b20      	cmp	r3, #32
 8009f38:	d16a      	bne.n	800a010 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f3a:	69bb      	ldr	r3, [r7, #24]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d002      	beq.n	8009f46 <HAL_I2C_Mem_Write_IT+0x32>
 8009f40:	8bbb      	ldrh	r3, [r7, #28]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d105      	bne.n	8009f52 <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f4c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e05f      	b.n	800a012 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	699b      	ldr	r3, [r3, #24]
 8009f58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f60:	d101      	bne.n	8009f66 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 8009f62:	2302      	movs	r3, #2
 8009f64:	e055      	b.n	800a012 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d101      	bne.n	8009f74 <HAL_I2C_Mem_Write_IT+0x60>
 8009f70:	2302      	movs	r3, #2
 8009f72:	e04e      	b.n	800a012 <HAL_I2C_Mem_Write_IT+0xfe>
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2221      	movs	r2, #33	@ 0x21
 8009f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2240      	movs	r2, #64	@ 0x40
 8009f88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2200      	movs	r2, #0
 8009f96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	69ba      	ldr	r2, [r7, #24]
 8009f9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	8bba      	ldrh	r2, [r7, #28]
 8009fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800a01c <HAL_I2C_Mem_Write_IT+0x108>)
 8009fa8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	4a1c      	ldr	r2, [pc, #112]	@ (800a020 <HAL_I2C_Mem_Write_IT+0x10c>)
 8009fae:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8009fb0:	897a      	ldrh	r2, [r7, #10]
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009fb6:	88fb      	ldrh	r3, [r7, #6]
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d109      	bne.n	8009fd0 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009fbc:	893b      	ldrh	r3, [r7, #8]
 8009fbe:	b2da      	uxtb	r2, r3
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fcc:	651a      	str	r2, [r3, #80]	@ 0x50
 8009fce:	e00b      	b.n	8009fe8 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009fd0:	893b      	ldrh	r3, [r7, #8]
 8009fd2:	0a1b      	lsrs	r3, r3, #8
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	b2da      	uxtb	r2, r3
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8009fde:	893b      	ldrh	r3, [r7, #8]
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009fe8:	88fb      	ldrh	r3, [r7, #6]
 8009fea:	b2da      	uxtb	r2, r3
 8009fec:	8979      	ldrh	r1, [r7, #10]
 8009fee:	4b0d      	ldr	r3, [pc, #52]	@ (800a024 <HAL_I2C_Mem_Write_IT+0x110>)
 8009ff0:	9300      	str	r3, [sp, #0]
 8009ff2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f002 f834 	bl	800c064 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a004:	2101      	movs	r1, #1
 800a006:	68f8      	ldr	r0, [r7, #12]
 800a008:	f002 f85e 	bl	800c0c8 <I2C_Enable_IRQ>

    return HAL_OK;
 800a00c:	2300      	movs	r3, #0
 800a00e:	e000      	b.n	800a012 <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800a010:	2302      	movs	r3, #2
  }
}
 800a012:	4618      	mov	r0, r3
 800a014:	3710      	adds	r7, #16
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	ffff0000 	.word	0xffff0000
 800a020:	0800a3d5 	.word	0x0800a3d5
 800a024:	80002000 	.word	0x80002000

0800a028 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b08a      	sub	sp, #40	@ 0x28
 800a02c:	af02      	add	r7, sp, #8
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	607a      	str	r2, [r7, #4]
 800a032:	603b      	str	r3, [r7, #0]
 800a034:	460b      	mov	r3, r1
 800a036:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800a038:	2300      	movs	r3, #0
 800a03a:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 800a03c:	2300      	movs	r3, #0
 800a03e:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a046:	b2db      	uxtb	r3, r3
 800a048:	2b20      	cmp	r3, #32
 800a04a:	f040 80e9 	bne.w	800a220 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	699b      	ldr	r3, [r3, #24]
 800a054:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a058:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a05c:	d101      	bne.n	800a062 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800a05e:	2302      	movs	r3, #2
 800a060:	e0df      	b.n	800a222 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d101      	bne.n	800a070 <HAL_I2C_IsDeviceReady+0x48>
 800a06c:	2302      	movs	r3, #2
 800a06e:	e0d8      	b.n	800a222 <HAL_I2C_IsDeviceReady+0x1fa>
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2201      	movs	r2, #1
 800a074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2224      	movs	r2, #36	@ 0x24
 800a07c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d105      	bne.n	800a09a <HAL_I2C_IsDeviceReady+0x72>
 800a08e:	897b      	ldrh	r3, [r7, #10]
 800a090:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a094:	4b65      	ldr	r3, [pc, #404]	@ (800a22c <HAL_I2C_IsDeviceReady+0x204>)
 800a096:	4313      	orrs	r3, r2
 800a098:	e004      	b.n	800a0a4 <HAL_I2C_IsDeviceReady+0x7c>
 800a09a:	897b      	ldrh	r3, [r7, #10]
 800a09c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a0a0:	4b63      	ldr	r3, [pc, #396]	@ (800a230 <HAL_I2C_IsDeviceReady+0x208>)
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	6812      	ldr	r2, [r2, #0]
 800a0a8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800a0aa:	f7fc fb81 	bl	80067b0 <HAL_GetTick>
 800a0ae:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	f003 0320 	and.w	r3, r3, #32
 800a0ba:	2b20      	cmp	r3, #32
 800a0bc:	bf0c      	ite	eq
 800a0be:	2301      	moveq	r3, #1
 800a0c0:	2300      	movne	r3, #0
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	699b      	ldr	r3, [r3, #24]
 800a0cc:	f003 0310 	and.w	r3, r3, #16
 800a0d0:	2b10      	cmp	r3, #16
 800a0d2:	bf0c      	ite	eq
 800a0d4:	2301      	moveq	r3, #1
 800a0d6:	2300      	movne	r3, #0
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a0dc:	e034      	b.n	800a148 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0e4:	d01a      	beq.n	800a11c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a0e6:	f7fc fb63 	bl	80067b0 <HAL_GetTick>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	69bb      	ldr	r3, [r7, #24]
 800a0ee:	1ad3      	subs	r3, r2, r3
 800a0f0:	683a      	ldr	r2, [r7, #0]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d302      	bcc.n	800a0fc <HAL_I2C_IsDeviceReady+0xd4>
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d10f      	bne.n	800a11c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2220      	movs	r2, #32
 800a100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a108:	f043 0220 	orr.w	r2, r3, #32
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800a118:	2301      	movs	r3, #1
 800a11a:	e082      	b.n	800a222 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	699b      	ldr	r3, [r3, #24]
 800a122:	f003 0320 	and.w	r3, r3, #32
 800a126:	2b20      	cmp	r3, #32
 800a128:	bf0c      	ite	eq
 800a12a:	2301      	moveq	r3, #1
 800a12c:	2300      	movne	r3, #0
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	699b      	ldr	r3, [r3, #24]
 800a138:	f003 0310 	and.w	r3, r3, #16
 800a13c:	2b10      	cmp	r3, #16
 800a13e:	bf0c      	ite	eq
 800a140:	2301      	moveq	r3, #1
 800a142:	2300      	movne	r3, #0
 800a144:	b2db      	uxtb	r3, r3
 800a146:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a148:	7fbb      	ldrb	r3, [r7, #30]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d102      	bne.n	800a154 <HAL_I2C_IsDeviceReady+0x12c>
 800a14e:	7f7b      	ldrb	r3, [r7, #29]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d0c4      	beq.n	800a0de <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	699b      	ldr	r3, [r3, #24]
 800a15a:	f003 0310 	and.w	r3, r3, #16
 800a15e:	2b10      	cmp	r3, #16
 800a160:	d027      	beq.n	800a1b2 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a162:	69bb      	ldr	r3, [r7, #24]
 800a164:	9300      	str	r3, [sp, #0]
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	2200      	movs	r2, #0
 800a16a:	2120      	movs	r1, #32
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f001 fdb6 	bl	800bcde <I2C_WaitOnFlagUntilTimeout>
 800a172:	4603      	mov	r3, r0
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00e      	beq.n	800a196 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a17c:	2b04      	cmp	r3, #4
 800a17e:	d107      	bne.n	800a190 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2220      	movs	r2, #32
 800a186:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	645a      	str	r2, [r3, #68]	@ 0x44
 800a18e:	e026      	b.n	800a1de <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	77fb      	strb	r3, [r7, #31]
 800a194:	e023      	b.n	800a1de <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	2220      	movs	r2, #32
 800a19c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2220      	movs	r2, #32
 800a1a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	e037      	b.n	800a222 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	2210      	movs	r2, #16
 800a1b8:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	9300      	str	r3, [sp, #0]
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	2120      	movs	r1, #32
 800a1c4:	68f8      	ldr	r0, [r7, #12]
 800a1c6:	f001 fd8a 	bl	800bcde <I2C_WaitOnFlagUntilTimeout>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d002      	beq.n	800a1d6 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	77fb      	strb	r3, [r7, #31]
 800a1d4:	e003      	b.n	800a1de <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	2220      	movs	r2, #32
 800a1dc:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	3301      	adds	r3, #1
 800a1e2:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	687a      	ldr	r2, [r7, #4]
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d904      	bls.n	800a1f6 <HAL_I2C_IsDeviceReady+0x1ce>
 800a1ec:	7ffb      	ldrb	r3, [r7, #31]
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d101      	bne.n	800a1f6 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	687a      	ldr	r2, [r7, #4]
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	f63f af43 	bhi.w	800a086 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	2220      	movs	r2, #32
 800a204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a20c:	f043 0220 	orr.w	r2, r3, #32
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2200      	movs	r2, #0
 800a218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800a21c:	2301      	movs	r3, #1
 800a21e:	e000      	b.n	800a222 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800a220:	2302      	movs	r3, #2
  }
}
 800a222:	4618      	mov	r0, r3
 800a224:	3720      	adds	r7, #32
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	02002000 	.word	0x02002000
 800a230:	02002800 	.word	0x02002800

0800a234 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	699b      	ldr	r3, [r3, #24]
 800a242:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a250:	2b00      	cmp	r3, #0
 800a252:	d005      	beq.n	800a260 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a258:	68ba      	ldr	r2, [r7, #8]
 800a25a:	68f9      	ldr	r1, [r7, #12]
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	4798      	blx	r3
  }
}
 800a260:	bf00      	nop
 800a262:	3710      	adds	r7, #16
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}

0800a268 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b086      	sub	sp, #24
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	699b      	ldr	r3, [r3, #24]
 800a276:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	0a1b      	lsrs	r3, r3, #8
 800a284:	f003 0301 	and.w	r3, r3, #1
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d010      	beq.n	800a2ae <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	09db      	lsrs	r3, r3, #7
 800a290:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800a294:	2b00      	cmp	r3, #0
 800a296:	d00a      	beq.n	800a2ae <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a29c:	f043 0201 	orr.w	r2, r3, #1
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a2ac:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	0a9b      	lsrs	r3, r3, #10
 800a2b2:	f003 0301 	and.w	r3, r3, #1
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d010      	beq.n	800a2dc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	09db      	lsrs	r3, r3, #7
 800a2be:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00a      	beq.n	800a2dc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ca:	f043 0208 	orr.w	r2, r3, #8
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a2da:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	0a5b      	lsrs	r3, r3, #9
 800a2e0:	f003 0301 	and.w	r3, r3, #1
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d010      	beq.n	800a30a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	09db      	lsrs	r3, r3, #7
 800a2ec:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d00a      	beq.n	800a30a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2f8:	f043 0202 	orr.w	r2, r3, #2
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a308:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a30e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f003 030b 	and.w	r3, r3, #11
 800a316:	2b00      	cmp	r3, #0
 800a318:	d003      	beq.n	800a322 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800a31a:	68f9      	ldr	r1, [r7, #12]
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f001 fb85 	bl	800ba2c <I2C_ITError>
  }
}
 800a322:	bf00      	nop
 800a324:	3718      	adds	r7, #24
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a32a:	b480      	push	{r7}
 800a32c:	b083      	sub	sp, #12
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a332:	bf00      	nop
 800a334:	370c      	adds	r7, #12
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr

0800a33e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a33e:	b480      	push	{r7}
 800a340:	b083      	sub	sp, #12
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a346:	bf00      	nop
 800a348:	370c      	adds	r7, #12
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr

0800a352 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a352:	b480      	push	{r7}
 800a354:	b083      	sub	sp, #12
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800a35a:	bf00      	nop
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a366:	b480      	push	{r7}
 800a368:	b083      	sub	sp, #12
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800a36e:	bf00      	nop
 800a370:	370c      	adds	r7, #12
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr

0800a37a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800a37a:	b480      	push	{r7}
 800a37c:	b083      	sub	sp, #12
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
 800a382:	460b      	mov	r3, r1
 800a384:	70fb      	strb	r3, [r7, #3]
 800a386:	4613      	mov	r3, r2
 800a388:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800a38a:	bf00      	nop
 800a38c:	370c      	adds	r7, #12
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr

0800a396 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a396:	b480      	push	{r7}
 800a398:	b083      	sub	sp, #12
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800a39e:	bf00      	nop
 800a3a0:	370c      	adds	r7, #12
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr

0800a3aa <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a3aa:	b480      	push	{r7}
 800a3ac:	b083      	sub	sp, #12
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800a3b2:	bf00      	nop
 800a3b4:	370c      	adds	r7, #12
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	b083      	sub	sp, #12
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a3c6:	bf00      	nop
 800a3c8:	370c      	adds	r7, #12
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr
	...

0800a3d4 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b088      	sub	sp, #32
 800a3d8:	af02      	add	r7, sp, #8
 800a3da:	60f8      	str	r0, [r7, #12]
 800a3dc:	60b9      	str	r1, [r7, #8]
 800a3de:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800a3e0:	4b93      	ldr	r3, [pc, #588]	@ (800a630 <I2C_Mem_ISR_IT+0x25c>)
 800a3e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d101      	bne.n	800a3f6 <I2C_Mem_ISR_IT+0x22>
 800a3f2:	2302      	movs	r3, #2
 800a3f4:	e118      	b.n	800a628 <I2C_Mem_ISR_IT+0x254>
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	091b      	lsrs	r3, r3, #4
 800a402:	f003 0301 	and.w	r3, r3, #1
 800a406:	2b00      	cmp	r3, #0
 800a408:	d013      	beq.n	800a432 <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	091b      	lsrs	r3, r3, #4
 800a40e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a412:	2b00      	cmp	r3, #0
 800a414:	d00d      	beq.n	800a432 <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2210      	movs	r2, #16
 800a41c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a422:	f043 0204 	orr.w	r2, r3, #4
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a42a:	68f8      	ldr	r0, [r7, #12]
 800a42c:	f001 fc15 	bl	800bc5a <I2C_Flush_TXDR>
 800a430:	e0e5      	b.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	089b      	lsrs	r3, r3, #2
 800a436:	f003 0301 	and.w	r3, r3, #1
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d023      	beq.n	800a486 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	089b      	lsrs	r3, r3, #2
 800a442:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a446:	2b00      	cmp	r3, #0
 800a448:	d01d      	beq.n	800a486 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	f023 0304 	bic.w	r3, r3, #4
 800a450:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a45c:	b2d2      	uxtb	r2, r2
 800a45e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a464:	1c5a      	adds	r2, r3, #1
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a46e:	3b01      	subs	r3, #1
 800a470:	b29a      	uxth	r2, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	3b01      	subs	r3, #1
 800a47e:	b29a      	uxth	r2, r3
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a484:	e0bb      	b.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	085b      	lsrs	r3, r3, #1
 800a48a:	f003 0301 	and.w	r3, r3, #1
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d02d      	beq.n	800a4ee <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	085b      	lsrs	r3, r3, #1
 800a496:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d027      	beq.n	800a4ee <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a6:	d118      	bne.n	800a4da <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ac:	781a      	ldrb	r2, [r3, #0]
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b8:	1c5a      	adds	r2, r3, #1
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	3b01      	subs	r3, #1
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a4d8:	e091      	b.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68fa      	ldr	r2, [r7, #12]
 800a4e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a4e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ea:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a4ec:	e087      	b.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	09db      	lsrs	r3, r3, #7
 800a4f2:	f003 0301 	and.w	r3, r3, #1
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d03d      	beq.n	800a576 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	099b      	lsrs	r3, r3, #6
 800a4fe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800a502:	2b00      	cmp	r3, #0
 800a504:	d037      	beq.n	800a576 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d02c      	beq.n	800a56a <I2C_Mem_ISR_IT+0x196>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a514:	2b00      	cmp	r3, #0
 800a516:	d128      	bne.n	800a56a <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	2bff      	cmp	r3, #255	@ 0xff
 800a520:	d910      	bls.n	800a544 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	22ff      	movs	r2, #255	@ 0xff
 800a526:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a52c:	b299      	uxth	r1, r3
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a532:	b2da      	uxtb	r2, r3
 800a534:	2300      	movs	r3, #0
 800a536:	9300      	str	r3, [sp, #0]
 800a538:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a53c:	68f8      	ldr	r0, [r7, #12]
 800a53e:	f001 fd91 	bl	800c064 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a542:	e017      	b.n	800a574 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a548:	b29a      	uxth	r2, r3
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a552:	b299      	uxth	r1, r3
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a558:	b2da      	uxtb	r2, r3
 800a55a:	2300      	movs	r3, #0
 800a55c:	9300      	str	r3, [sp, #0]
 800a55e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a562:	68f8      	ldr	r0, [r7, #12]
 800a564:	f001 fd7e 	bl	800c064 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a568:	e004      	b.n	800a574 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a56a:	2140      	movs	r1, #64	@ 0x40
 800a56c:	68f8      	ldr	r0, [r7, #12]
 800a56e:	f001 fa5d 	bl	800ba2c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a572:	e044      	b.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
 800a574:	e043      	b.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	099b      	lsrs	r3, r3, #6
 800a57a:	f003 0301 	and.w	r3, r3, #1
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d03d      	beq.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	099b      	lsrs	r3, r3, #6
 800a586:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d037      	beq.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a58e:	2101      	movs	r1, #1
 800a590:	68f8      	ldr	r0, [r7, #12]
 800a592:	f001 fe1d 	bl	800c1d0 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a596:	2102      	movs	r1, #2
 800a598:	68f8      	ldr	r0, [r7, #12]
 800a59a:	f001 fd95 	bl	800c0c8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	2b22      	cmp	r3, #34	@ 0x22
 800a5a8:	d101      	bne.n	800a5ae <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 800a5aa:	4b22      	ldr	r3, [pc, #136]	@ (800a634 <I2C_Mem_ISR_IT+0x260>)
 800a5ac:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	2bff      	cmp	r3, #255	@ 0xff
 800a5b6:	d910      	bls.n	800a5da <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	22ff      	movs	r2, #255	@ 0xff
 800a5bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5c2:	b299      	uxth	r1, r3
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5c8:	b2da      	uxtb	r2, r3
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	9300      	str	r3, [sp, #0]
 800a5ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a5d2:	68f8      	ldr	r0, [r7, #12]
 800a5d4:	f001 fd46 	bl	800c064 <I2C_TransferConfig>
 800a5d8:	e011      	b.n	800a5fe <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5de:	b29a      	uxth	r2, r3
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5e8:	b299      	uxth	r1, r3
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5ee:	b2da      	uxtb	r2, r3
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	9300      	str	r3, [sp, #0]
 800a5f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a5f8:	68f8      	ldr	r0, [r7, #12]
 800a5fa:	f001 fd33 	bl	800c064 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	095b      	lsrs	r3, r3, #5
 800a602:	f003 0301 	and.w	r3, r3, #1
 800a606:	2b00      	cmp	r3, #0
 800a608:	d009      	beq.n	800a61e <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	095b      	lsrs	r3, r3, #5
 800a60e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a612:	2b00      	cmp	r3, #0
 800a614:	d003      	beq.n	800a61e <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800a616:	6939      	ldr	r1, [r7, #16]
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f000 fe8d 	bl	800b338 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2200      	movs	r2, #0
 800a622:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a626:	2300      	movs	r3, #0
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3718      	adds	r7, #24
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}
 800a630:	80002000 	.word	0x80002000
 800a634:	80002400 	.word	0x80002400

0800a638 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b086      	sub	sp, #24
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a648:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a654:	2b01      	cmp	r3, #1
 800a656:	d101      	bne.n	800a65c <I2C_Slave_ISR_IT+0x24>
 800a658:	2302      	movs	r3, #2
 800a65a:	e0ed      	b.n	800a838 <I2C_Slave_ISR_IT+0x200>
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2201      	movs	r2, #1
 800a660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	095b      	lsrs	r3, r3, #5
 800a668:	f003 0301 	and.w	r3, r3, #1
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d00a      	beq.n	800a686 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	095b      	lsrs	r3, r3, #5
 800a674:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d004      	beq.n	800a686 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800a67c:	6939      	ldr	r1, [r7, #16]
 800a67e:	68f8      	ldr	r0, [r7, #12]
 800a680:	f000 ff24 	bl	800b4cc <I2C_ITSlaveCplt>
 800a684:	e0d3      	b.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	091b      	lsrs	r3, r3, #4
 800a68a:	f003 0301 	and.w	r3, r3, #1
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d04d      	beq.n	800a72e <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	091b      	lsrs	r3, r3, #4
 800a696:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d047      	beq.n	800a72e <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d128      	bne.n	800a6fa <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6ae:	b2db      	uxtb	r3, r3
 800a6b0:	2b28      	cmp	r3, #40	@ 0x28
 800a6b2:	d108      	bne.n	800a6c6 <I2C_Slave_ISR_IT+0x8e>
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a6ba:	d104      	bne.n	800a6c6 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800a6bc:	6939      	ldr	r1, [r7, #16]
 800a6be:	68f8      	ldr	r0, [r7, #12]
 800a6c0:	f001 f95e 	bl	800b980 <I2C_ITListenCplt>
 800a6c4:	e032      	b.n	800a72c <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6cc:	b2db      	uxtb	r3, r3
 800a6ce:	2b29      	cmp	r3, #41	@ 0x29
 800a6d0:	d10e      	bne.n	800a6f0 <I2C_Slave_ISR_IT+0xb8>
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a6d8:	d00a      	beq.n	800a6f0 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	2210      	movs	r2, #16
 800a6e0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800a6e2:	68f8      	ldr	r0, [r7, #12]
 800a6e4:	f001 fab9 	bl	800bc5a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a6e8:	68f8      	ldr	r0, [r7, #12]
 800a6ea:	f000 fdc6 	bl	800b27a <I2C_ITSlaveSeqCplt>
 800a6ee:	e01d      	b.n	800a72c <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2210      	movs	r2, #16
 800a6f6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800a6f8:	e096      	b.n	800a828 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	2210      	movs	r2, #16
 800a700:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a706:	f043 0204 	orr.w	r2, r3, #4
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d004      	beq.n	800a71e <I2C_Slave_ISR_IT+0xe6>
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a71a:	f040 8085 	bne.w	800a828 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a722:	4619      	mov	r1, r3
 800a724:	68f8      	ldr	r0, [r7, #12]
 800a726:	f001 f981 	bl	800ba2c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a72a:	e07d      	b.n	800a828 <I2C_Slave_ISR_IT+0x1f0>
 800a72c:	e07c      	b.n	800a828 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	089b      	lsrs	r3, r3, #2
 800a732:	f003 0301 	and.w	r3, r3, #1
 800a736:	2b00      	cmp	r3, #0
 800a738:	d030      	beq.n	800a79c <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	089b      	lsrs	r3, r3, #2
 800a73e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a742:	2b00      	cmp	r3, #0
 800a744:	d02a      	beq.n	800a79c <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a74a:	b29b      	uxth	r3, r3
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d018      	beq.n	800a782 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a75a:	b2d2      	uxtb	r2, r2
 800a75c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a762:	1c5a      	adds	r2, r3, #1
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a76c:	3b01      	subs	r3, #1
 800a76e:	b29a      	uxth	r2, r3
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a778:	b29b      	uxth	r3, r3
 800a77a:	3b01      	subs	r3, #1
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a786:	b29b      	uxth	r3, r3
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d14f      	bne.n	800a82c <I2C_Slave_ISR_IT+0x1f4>
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a792:	d04b      	beq.n	800a82c <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800a794:	68f8      	ldr	r0, [r7, #12]
 800a796:	f000 fd70 	bl	800b27a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800a79a:	e047      	b.n	800a82c <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	08db      	lsrs	r3, r3, #3
 800a7a0:	f003 0301 	and.w	r3, r3, #1
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d00a      	beq.n	800a7be <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	08db      	lsrs	r3, r3, #3
 800a7ac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d004      	beq.n	800a7be <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800a7b4:	6939      	ldr	r1, [r7, #16]
 800a7b6:	68f8      	ldr	r0, [r7, #12]
 800a7b8:	f000 fc9e 	bl	800b0f8 <I2C_ITAddrCplt>
 800a7bc:	e037      	b.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	085b      	lsrs	r3, r3, #1
 800a7c2:	f003 0301 	and.w	r3, r3, #1
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d031      	beq.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	085b      	lsrs	r3, r3, #1
 800a7ce:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d02b      	beq.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7da:	b29b      	uxth	r3, r3
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d018      	beq.n	800a812 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7e4:	781a      	ldrb	r2, [r3, #0]
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7f0:	1c5a      	adds	r2, r3, #1
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	3b01      	subs	r3, #1
 800a7fe:	b29a      	uxth	r2, r3
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a808:	3b01      	subs	r3, #1
 800a80a:	b29a      	uxth	r2, r3
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a810:	e00d      	b.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a818:	d002      	beq.n	800a820 <I2C_Slave_ISR_IT+0x1e8>
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d106      	bne.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a820:	68f8      	ldr	r0, [r7, #12]
 800a822:	f000 fd2a 	bl	800b27a <I2C_ITSlaveSeqCplt>
 800a826:	e002      	b.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800a828:	bf00      	nop
 800a82a:	e000      	b.n	800a82e <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800a82c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2200      	movs	r2, #0
 800a832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a836:	2300      	movs	r3, #0
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3718      	adds	r7, #24
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b088      	sub	sp, #32
 800a844:	af02      	add	r7, sp, #8
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a852:	2b01      	cmp	r3, #1
 800a854:	d101      	bne.n	800a85a <I2C_Master_ISR_DMA+0x1a>
 800a856:	2302      	movs	r3, #2
 800a858:	e0e1      	b.n	800aa1e <I2C_Master_ISR_DMA+0x1de>
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2201      	movs	r2, #1
 800a85e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	091b      	lsrs	r3, r3, #4
 800a866:	f003 0301 	and.w	r3, r3, #1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d017      	beq.n	800a89e <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	091b      	lsrs	r3, r3, #4
 800a872:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a876:	2b00      	cmp	r3, #0
 800a878:	d011      	beq.n	800a89e <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2210      	movs	r2, #16
 800a880:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a886:	f043 0204 	orr.w	r2, r3, #4
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a88e:	2120      	movs	r1, #32
 800a890:	68f8      	ldr	r0, [r7, #12]
 800a892:	f001 fc19 	bl	800c0c8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a896:	68f8      	ldr	r0, [r7, #12]
 800a898:	f001 f9df 	bl	800bc5a <I2C_Flush_TXDR>
 800a89c:	e0ba      	b.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	09db      	lsrs	r3, r3, #7
 800a8a2:	f003 0301 	and.w	r3, r3, #1
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d072      	beq.n	800a990 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	099b      	lsrs	r3, r3, #6
 800a8ae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d06c      	beq.n	800a990 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	681a      	ldr	r2, [r3, #0]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a8c4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d04e      	beq.n	800a96e <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8dc:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	2bff      	cmp	r3, #255	@ 0xff
 800a8e6:	d906      	bls.n	800a8f6 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	22ff      	movs	r2, #255	@ 0xff
 800a8ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800a8ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a8f2:	617b      	str	r3, [r7, #20]
 800a8f4:	e010      	b.n	800a918 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8fa:	b29a      	uxth	r2, r3
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a904:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a908:	d003      	beq.n	800a912 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a90e:	617b      	str	r3, [r7, #20]
 800a910:	e002      	b.n	800a918 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800a912:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a916:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a91c:	b2da      	uxtb	r2, r3
 800a91e:	8a79      	ldrh	r1, [r7, #18]
 800a920:	2300      	movs	r3, #0
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	68f8      	ldr	r0, [r7, #12]
 800a928:	f001 fb9c 	bl	800c064 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a930:	b29a      	uxth	r2, r3
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	b29a      	uxth	r2, r3
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a944:	b2db      	uxtb	r3, r3
 800a946:	2b22      	cmp	r3, #34	@ 0x22
 800a948:	d108      	bne.n	800a95c <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	681a      	ldr	r2, [r3, #0]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a958:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a95a:	e05b      	b.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a96a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a96c:	e052      	b.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a978:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a97c:	d003      	beq.n	800a986 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800a97e:	68f8      	ldr	r0, [r7, #12]
 800a980:	f000 fc3e 	bl	800b200 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800a984:	e046      	b.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a986:	2140      	movs	r1, #64	@ 0x40
 800a988:	68f8      	ldr	r0, [r7, #12]
 800a98a:	f001 f84f 	bl	800ba2c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a98e:	e041      	b.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	099b      	lsrs	r3, r3, #6
 800a994:	f003 0301 	and.w	r3, r3, #1
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d029      	beq.n	800a9f0 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	099b      	lsrs	r3, r3, #6
 800a9a0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d023      	beq.n	800a9f0 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d119      	bne.n	800a9e6 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9c0:	d027      	beq.n	800aa12 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a9ca:	d108      	bne.n	800a9de <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	685a      	ldr	r2, [r3, #4]
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a9da:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800a9dc:	e019      	b.n	800aa12 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800a9de:	68f8      	ldr	r0, [r7, #12]
 800a9e0:	f000 fc0e 	bl	800b200 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800a9e4:	e015      	b.n	800aa12 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a9e6:	2140      	movs	r1, #64	@ 0x40
 800a9e8:	68f8      	ldr	r0, [r7, #12]
 800a9ea:	f001 f81f 	bl	800ba2c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a9ee:	e010      	b.n	800aa12 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	095b      	lsrs	r3, r3, #5
 800a9f4:	f003 0301 	and.w	r3, r3, #1
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d00b      	beq.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	095b      	lsrs	r3, r3, #5
 800aa00:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d005      	beq.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800aa08:	68b9      	ldr	r1, [r7, #8]
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f000 fc94 	bl	800b338 <I2C_ITMasterCplt>
 800aa10:	e000      	b.n	800aa14 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800aa12:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2200      	movs	r2, #0
 800aa18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800aa1c:	2300      	movs	r3, #0
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3718      	adds	r7, #24
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}
	...

0800aa28 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b088      	sub	sp, #32
 800aa2c:	af02      	add	r7, sp, #8
 800aa2e:	60f8      	str	r0, [r7, #12]
 800aa30:	60b9      	str	r1, [r7, #8]
 800aa32:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800aa34:	4b92      	ldr	r3, [pc, #584]	@ (800ac80 <I2C_Mem_ISR_DMA+0x258>)
 800aa36:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d101      	bne.n	800aa46 <I2C_Mem_ISR_DMA+0x1e>
 800aa42:	2302      	movs	r3, #2
 800aa44:	e118      	b.n	800ac78 <I2C_Mem_ISR_DMA+0x250>
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	2201      	movs	r2, #1
 800aa4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	091b      	lsrs	r3, r3, #4
 800aa52:	f003 0301 	and.w	r3, r3, #1
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d017      	beq.n	800aa8a <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	091b      	lsrs	r3, r3, #4
 800aa5e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d011      	beq.n	800aa8a <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	2210      	movs	r2, #16
 800aa6c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa72:	f043 0204 	orr.w	r2, r3, #4
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800aa7a:	2120      	movs	r1, #32
 800aa7c:	68f8      	ldr	r0, [r7, #12]
 800aa7e:	f001 fb23 	bl	800c0c8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	f001 f8e9 	bl	800bc5a <I2C_Flush_TXDR>
 800aa88:	e0f1      	b.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	085b      	lsrs	r3, r3, #1
 800aa8e:	f003 0301 	and.w	r3, r3, #1
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d00f      	beq.n	800aab6 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	085b      	lsrs	r3, r3, #1
 800aa9a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d009      	beq.n	800aab6 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	68fa      	ldr	r2, [r7, #12]
 800aaa8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aaaa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f04f 32ff 	mov.w	r2, #4294967295
 800aab2:	651a      	str	r2, [r3, #80]	@ 0x50
 800aab4:	e0db      	b.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	09db      	lsrs	r3, r3, #7
 800aaba:	f003 0301 	and.w	r3, r3, #1
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d060      	beq.n	800ab84 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	099b      	lsrs	r3, r3, #6
 800aac6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d05a      	beq.n	800ab84 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800aace:	2101      	movs	r1, #1
 800aad0:	68f8      	ldr	r0, [r7, #12]
 800aad2:	f001 fb7d 	bl	800c1d0 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800aad6:	2110      	movs	r1, #16
 800aad8:	68f8      	ldr	r0, [r7, #12]
 800aada:	f001 faf5 	bl	800c0c8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aae2:	b29b      	uxth	r3, r3
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d048      	beq.n	800ab7a <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	2bff      	cmp	r3, #255	@ 0xff
 800aaf0:	d910      	bls.n	800ab14 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	22ff      	movs	r2, #255	@ 0xff
 800aaf6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aafc:	b299      	uxth	r1, r3
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab02:	b2da      	uxtb	r2, r3
 800ab04:	2300      	movs	r3, #0
 800ab06:	9300      	str	r3, [sp, #0]
 800ab08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab0c:	68f8      	ldr	r0, [r7, #12]
 800ab0e:	f001 faa9 	bl	800c064 <I2C_TransferConfig>
 800ab12:	e011      	b.n	800ab38 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab18:	b29a      	uxth	r2, r3
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab22:	b299      	uxth	r1, r3
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab28:	b2da      	uxtb	r2, r3
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	9300      	str	r3, [sp, #0]
 800ab2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab32:	68f8      	ldr	r0, [r7, #12]
 800ab34:	f001 fa96 	bl	800c064 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab3c:	b29a      	uxth	r2, r3
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab42:	1ad3      	subs	r3, r2, r3
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	2b22      	cmp	r3, #34	@ 0x22
 800ab54:	d108      	bne.n	800ab68 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	681a      	ldr	r2, [r3, #0]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab64:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800ab66:	e082      	b.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	681a      	ldr	r2, [r3, #0]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ab76:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800ab78:	e079      	b.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800ab7a:	2140      	movs	r1, #64	@ 0x40
 800ab7c:	68f8      	ldr	r0, [r7, #12]
 800ab7e:	f000 ff55 	bl	800ba2c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800ab82:	e074      	b.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	099b      	lsrs	r3, r3, #6
 800ab88:	f003 0301 	and.w	r3, r3, #1
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d05e      	beq.n	800ac4e <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	099b      	lsrs	r3, r3, #6
 800ab94:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d058      	beq.n	800ac4e <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ab9c:	2101      	movs	r1, #1
 800ab9e:	68f8      	ldr	r0, [r7, #12]
 800aba0:	f001 fb16 	bl	800c1d0 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800aba4:	2110      	movs	r1, #16
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	f001 fa8e 	bl	800c0c8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	2b22      	cmp	r3, #34	@ 0x22
 800abb6:	d101      	bne.n	800abbc <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800abb8:	4b32      	ldr	r3, [pc, #200]	@ (800ac84 <I2C_Mem_ISR_DMA+0x25c>)
 800abba:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abc0:	b29b      	uxth	r3, r3
 800abc2:	2bff      	cmp	r3, #255	@ 0xff
 800abc4:	d910      	bls.n	800abe8 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	22ff      	movs	r2, #255	@ 0xff
 800abca:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abd0:	b299      	uxth	r1, r3
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abd6:	b2da      	uxtb	r2, r3
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	9300      	str	r3, [sp, #0]
 800abdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	f001 fa3f 	bl	800c064 <I2C_TransferConfig>
 800abe6:	e011      	b.n	800ac0c <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abec:	b29a      	uxth	r2, r3
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abf6:	b299      	uxth	r1, r3
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abfc:	b2da      	uxtb	r2, r3
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	9300      	str	r3, [sp, #0]
 800ac02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac06:	68f8      	ldr	r0, [r7, #12]
 800ac08:	f001 fa2c 	bl	800c064 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac10:	b29a      	uxth	r2, r3
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac16:	1ad3      	subs	r3, r2, r3
 800ac18:	b29a      	uxth	r2, r3
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac24:	b2db      	uxtb	r3, r3
 800ac26:	2b22      	cmp	r3, #34	@ 0x22
 800ac28:	d108      	bne.n	800ac3c <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ac38:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ac3a:	e018      	b.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac4a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ac4c:	e00f      	b.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	095b      	lsrs	r3, r3, #5
 800ac52:	f003 0301 	and.w	r3, r3, #1
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d009      	beq.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	095b      	lsrs	r3, r3, #5
 800ac5e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d003      	beq.n	800ac6e <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800ac66:	68b9      	ldr	r1, [r7, #8]
 800ac68:	68f8      	ldr	r0, [r7, #12]
 800ac6a:	f000 fb65 	bl	800b338 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	2200      	movs	r2, #0
 800ac72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ac76:	2300      	movs	r3, #0
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3718      	adds	r7, #24
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}
 800ac80:	80002000 	.word	0x80002000
 800ac84:	80002400 	.word	0x80002400

0800ac88 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b088      	sub	sp, #32
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac98:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d101      	bne.n	800acac <I2C_Slave_ISR_DMA+0x24>
 800aca8:	2302      	movs	r3, #2
 800acaa:	e1cc      	b.n	800b046 <I2C_Slave_ISR_DMA+0x3be>
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2201      	movs	r2, #1
 800acb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	095b      	lsrs	r3, r3, #5
 800acb8:	f003 0301 	and.w	r3, r3, #1
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00a      	beq.n	800acd6 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	095b      	lsrs	r3, r3, #5
 800acc4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d004      	beq.n	800acd6 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800accc:	68b9      	ldr	r1, [r7, #8]
 800acce:	68f8      	ldr	r0, [r7, #12]
 800acd0:	f000 fbfc 	bl	800b4cc <I2C_ITSlaveCplt>
 800acd4:	e1b2      	b.n	800b03c <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	091b      	lsrs	r3, r3, #4
 800acda:	f003 0301 	and.w	r3, r3, #1
 800acde:	2b00      	cmp	r3, #0
 800ace0:	f000 819c 	beq.w	800b01c <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	091b      	lsrs	r3, r3, #4
 800ace8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800acec:	2b00      	cmp	r3, #0
 800acee:	f000 8195 	beq.w	800b01c <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	0b9b      	lsrs	r3, r3, #14
 800acf6:	f003 0301 	and.w	r3, r3, #1
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d106      	bne.n	800ad0c <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	0bdb      	lsrs	r3, r3, #15
 800ad02:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	f000 8181 	beq.w	800b00e <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d07c      	beq.n	800ae0e <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	0bdb      	lsrs	r3, r3, #15
 800ad18:	f003 0301 	and.w	r3, r3, #1
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d076      	beq.n	800ae0e <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a75      	ldr	r2, [pc, #468]	@ (800aefc <I2C_Slave_ISR_DMA+0x274>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d059      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	4a73      	ldr	r2, [pc, #460]	@ (800af00 <I2C_Slave_ISR_DMA+0x278>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d053      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	4a71      	ldr	r2, [pc, #452]	@ (800af04 <I2C_Slave_ISR_DMA+0x27c>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d04d      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a6f      	ldr	r2, [pc, #444]	@ (800af08 <I2C_Slave_ISR_DMA+0x280>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d047      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	4a6d      	ldr	r2, [pc, #436]	@ (800af0c <I2C_Slave_ISR_DMA+0x284>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d041      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a6b      	ldr	r2, [pc, #428]	@ (800af10 <I2C_Slave_ISR_DMA+0x288>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d03b      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	4a69      	ldr	r2, [pc, #420]	@ (800af14 <I2C_Slave_ISR_DMA+0x28c>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d035      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4a67      	ldr	r2, [pc, #412]	@ (800af18 <I2C_Slave_ISR_DMA+0x290>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d02f      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a65      	ldr	r2, [pc, #404]	@ (800af1c <I2C_Slave_ISR_DMA+0x294>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d029      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4a63      	ldr	r2, [pc, #396]	@ (800af20 <I2C_Slave_ISR_DMA+0x298>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d023      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	4a61      	ldr	r2, [pc, #388]	@ (800af24 <I2C_Slave_ISR_DMA+0x29c>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d01d      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4a5f      	ldr	r2, [pc, #380]	@ (800af28 <I2C_Slave_ISR_DMA+0x2a0>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d017      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4a5d      	ldr	r2, [pc, #372]	@ (800af2c <I2C_Slave_ISR_DMA+0x2a4>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d011      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	4a5b      	ldr	r2, [pc, #364]	@ (800af30 <I2C_Slave_ISR_DMA+0x2a8>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d00b      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	4a59      	ldr	r2, [pc, #356]	@ (800af34 <I2C_Slave_ISR_DMA+0x2ac>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d005      	beq.n	800ade0 <I2C_Slave_ISR_DMA+0x158>
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a57      	ldr	r2, [pc, #348]	@ (800af38 <I2C_Slave_ISR_DMA+0x2b0>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d109      	bne.n	800adf4 <I2C_Slave_ISR_DMA+0x16c>
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	685b      	ldr	r3, [r3, #4]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	bf0c      	ite	eq
 800adec:	2301      	moveq	r3, #1
 800adee:	2300      	movne	r3, #0
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	e008      	b.n	800ae06 <I2C_Slave_ISR_DMA+0x17e>
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	bf0c      	ite	eq
 800ae00:	2301      	moveq	r3, #1
 800ae02:	2300      	movne	r3, #0
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d001      	beq.n	800ae0e <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	f000 809f 	beq.w	800af56 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	0b9b      	lsrs	r3, r3, #14
 800ae1c:	f003 0301 	and.w	r3, r3, #1
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f000 8098 	beq.w	800af56 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a33      	ldr	r2, [pc, #204]	@ (800aefc <I2C_Slave_ISR_DMA+0x274>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d059      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	4a31      	ldr	r2, [pc, #196]	@ (800af00 <I2C_Slave_ISR_DMA+0x278>)
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	d053      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4a2f      	ldr	r2, [pc, #188]	@ (800af04 <I2C_Slave_ISR_DMA+0x27c>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d04d      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	4a2d      	ldr	r2, [pc, #180]	@ (800af08 <I2C_Slave_ISR_DMA+0x280>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d047      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4a2b      	ldr	r2, [pc, #172]	@ (800af0c <I2C_Slave_ISR_DMA+0x284>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d041      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	4a29      	ldr	r2, [pc, #164]	@ (800af10 <I2C_Slave_ISR_DMA+0x288>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d03b      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a27      	ldr	r2, [pc, #156]	@ (800af14 <I2C_Slave_ISR_DMA+0x28c>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d035      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a25      	ldr	r2, [pc, #148]	@ (800af18 <I2C_Slave_ISR_DMA+0x290>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d02f      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4a23      	ldr	r2, [pc, #140]	@ (800af1c <I2C_Slave_ISR_DMA+0x294>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d029      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	4a21      	ldr	r2, [pc, #132]	@ (800af20 <I2C_Slave_ISR_DMA+0x298>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d023      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a1f      	ldr	r2, [pc, #124]	@ (800af24 <I2C_Slave_ISR_DMA+0x29c>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d01d      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a1d      	ldr	r2, [pc, #116]	@ (800af28 <I2C_Slave_ISR_DMA+0x2a0>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d017      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	4a1b      	ldr	r2, [pc, #108]	@ (800af2c <I2C_Slave_ISR_DMA+0x2a4>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d011      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a19      	ldr	r2, [pc, #100]	@ (800af30 <I2C_Slave_ISR_DMA+0x2a8>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d00b      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4a17      	ldr	r2, [pc, #92]	@ (800af34 <I2C_Slave_ISR_DMA+0x2ac>)
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d005      	beq.n	800aee6 <I2C_Slave_ISR_DMA+0x25e>
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	4a15      	ldr	r2, [pc, #84]	@ (800af38 <I2C_Slave_ISR_DMA+0x2b0>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d12a      	bne.n	800af3c <I2C_Slave_ISR_DMA+0x2b4>
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	bf0c      	ite	eq
 800aef2:	2301      	moveq	r3, #1
 800aef4:	2300      	movne	r3, #0
 800aef6:	b2db      	uxtb	r3, r3
 800aef8:	e029      	b.n	800af4e <I2C_Slave_ISR_DMA+0x2c6>
 800aefa:	bf00      	nop
 800aefc:	40020010 	.word	0x40020010
 800af00:	40020028 	.word	0x40020028
 800af04:	40020040 	.word	0x40020040
 800af08:	40020058 	.word	0x40020058
 800af0c:	40020070 	.word	0x40020070
 800af10:	40020088 	.word	0x40020088
 800af14:	400200a0 	.word	0x400200a0
 800af18:	400200b8 	.word	0x400200b8
 800af1c:	40020410 	.word	0x40020410
 800af20:	40020428 	.word	0x40020428
 800af24:	40020440 	.word	0x40020440
 800af28:	40020458 	.word	0x40020458
 800af2c:	40020470 	.word	0x40020470
 800af30:	40020488 	.word	0x40020488
 800af34:	400204a0 	.word	0x400204a0
 800af38:	400204b8 	.word	0x400204b8
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	2b00      	cmp	r3, #0
 800af46:	bf0c      	ite	eq
 800af48:	2301      	moveq	r3, #1
 800af4a:	2300      	movne	r3, #0
 800af4c:	b2db      	uxtb	r3, r3
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d001      	beq.n	800af56 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800af52:	2301      	movs	r3, #1
 800af54:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800af56:	69fb      	ldr	r3, [r7, #28]
 800af58:	2b01      	cmp	r3, #1
 800af5a:	d128      	bne.n	800afae <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af62:	b2db      	uxtb	r3, r3
 800af64:	2b28      	cmp	r3, #40	@ 0x28
 800af66:	d108      	bne.n	800af7a <I2C_Slave_ISR_DMA+0x2f2>
 800af68:	69bb      	ldr	r3, [r7, #24]
 800af6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af6e:	d104      	bne.n	800af7a <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800af70:	68b9      	ldr	r1, [r7, #8]
 800af72:	68f8      	ldr	r0, [r7, #12]
 800af74:	f000 fd04 	bl	800b980 <I2C_ITListenCplt>
 800af78:	e048      	b.n	800b00c <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af80:	b2db      	uxtb	r3, r3
 800af82:	2b29      	cmp	r3, #41	@ 0x29
 800af84:	d10e      	bne.n	800afa4 <I2C_Slave_ISR_DMA+0x31c>
 800af86:	69bb      	ldr	r3, [r7, #24]
 800af88:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af8c:	d00a      	beq.n	800afa4 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	2210      	movs	r2, #16
 800af94:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f000 fe5f 	bl	800bc5a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800af9c:	68f8      	ldr	r0, [r7, #12]
 800af9e:	f000 f96c 	bl	800b27a <I2C_ITSlaveSeqCplt>
 800afa2:	e033      	b.n	800b00c <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	2210      	movs	r2, #16
 800afaa:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800afac:	e034      	b.n	800b018 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	2210      	movs	r2, #16
 800afb4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afba:	f043 0204 	orr.w	r2, r3, #4
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800afc8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d003      	beq.n	800afd8 <I2C_Slave_ISR_DMA+0x350>
 800afd0:	69bb      	ldr	r3, [r7, #24]
 800afd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800afd6:	d11f      	bne.n	800b018 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800afd8:	7dfb      	ldrb	r3, [r7, #23]
 800afda:	2b21      	cmp	r3, #33	@ 0x21
 800afdc:	d002      	beq.n	800afe4 <I2C_Slave_ISR_DMA+0x35c>
 800afde:	7dfb      	ldrb	r3, [r7, #23]
 800afe0:	2b29      	cmp	r3, #41	@ 0x29
 800afe2:	d103      	bne.n	800afec <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	2221      	movs	r2, #33	@ 0x21
 800afe8:	631a      	str	r2, [r3, #48]	@ 0x30
 800afea:	e008      	b.n	800affe <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800afec:	7dfb      	ldrb	r3, [r7, #23]
 800afee:	2b22      	cmp	r3, #34	@ 0x22
 800aff0:	d002      	beq.n	800aff8 <I2C_Slave_ISR_DMA+0x370>
 800aff2:	7dfb      	ldrb	r3, [r7, #23]
 800aff4:	2b2a      	cmp	r3, #42	@ 0x2a
 800aff6:	d102      	bne.n	800affe <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	2222      	movs	r2, #34	@ 0x22
 800affc:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b002:	4619      	mov	r1, r3
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f000 fd11 	bl	800ba2c <I2C_ITError>
      if (treatdmanack == 1U)
 800b00a:	e005      	b.n	800b018 <I2C_Slave_ISR_DMA+0x390>
 800b00c:	e004      	b.n	800b018 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2210      	movs	r2, #16
 800b014:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b016:	e011      	b.n	800b03c <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800b018:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b01a:	e00f      	b.n	800b03c <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	08db      	lsrs	r3, r3, #3
 800b020:	f003 0301 	and.w	r3, r3, #1
 800b024:	2b00      	cmp	r3, #0
 800b026:	d009      	beq.n	800b03c <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	08db      	lsrs	r3, r3, #3
 800b02c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b030:	2b00      	cmp	r3, #0
 800b032:	d003      	beq.n	800b03c <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800b034:	68b9      	ldr	r1, [r7, #8]
 800b036:	68f8      	ldr	r0, [r7, #12]
 800b038:	f000 f85e 	bl	800b0f8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2200      	movs	r2, #0
 800b040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b044:	2300      	movs	r3, #0
}
 800b046:	4618      	mov	r0, r3
 800b048:	3720      	adds	r7, #32
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}
 800b04e:	bf00      	nop

0800b050 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b086      	sub	sp, #24
 800b054:	af02      	add	r7, sp, #8
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	4608      	mov	r0, r1
 800b05a:	4611      	mov	r1, r2
 800b05c:	461a      	mov	r2, r3
 800b05e:	4603      	mov	r3, r0
 800b060:	817b      	strh	r3, [r7, #10]
 800b062:	460b      	mov	r3, r1
 800b064:	813b      	strh	r3, [r7, #8]
 800b066:	4613      	mov	r3, r2
 800b068:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b06a:	88fb      	ldrh	r3, [r7, #6]
 800b06c:	b2da      	uxtb	r2, r3
 800b06e:	8979      	ldrh	r1, [r7, #10]
 800b070:	4b20      	ldr	r3, [pc, #128]	@ (800b0f4 <I2C_RequestMemoryRead+0xa4>)
 800b072:	9300      	str	r3, [sp, #0]
 800b074:	2300      	movs	r3, #0
 800b076:	68f8      	ldr	r0, [r7, #12]
 800b078:	f000 fff4 	bl	800c064 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b07c:	69fa      	ldr	r2, [r7, #28]
 800b07e:	69b9      	ldr	r1, [r7, #24]
 800b080:	68f8      	ldr	r0, [r7, #12]
 800b082:	f000 fe85 	bl	800bd90 <I2C_WaitOnTXISFlagUntilTimeout>
 800b086:	4603      	mov	r3, r0
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d001      	beq.n	800b090 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b08c:	2301      	movs	r3, #1
 800b08e:	e02c      	b.n	800b0ea <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b090:	88fb      	ldrh	r3, [r7, #6]
 800b092:	2b01      	cmp	r3, #1
 800b094:	d105      	bne.n	800b0a2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b096:	893b      	ldrh	r3, [r7, #8]
 800b098:	b2da      	uxtb	r2, r3
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	629a      	str	r2, [r3, #40]	@ 0x28
 800b0a0:	e015      	b.n	800b0ce <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b0a2:	893b      	ldrh	r3, [r7, #8]
 800b0a4:	0a1b      	lsrs	r3, r3, #8
 800b0a6:	b29b      	uxth	r3, r3
 800b0a8:	b2da      	uxtb	r2, r3
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b0b0:	69fa      	ldr	r2, [r7, #28]
 800b0b2:	69b9      	ldr	r1, [r7, #24]
 800b0b4:	68f8      	ldr	r0, [r7, #12]
 800b0b6:	f000 fe6b 	bl	800bd90 <I2C_WaitOnTXISFlagUntilTimeout>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d001      	beq.n	800b0c4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e012      	b.n	800b0ea <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b0c4:	893b      	ldrh	r3, [r7, #8]
 800b0c6:	b2da      	uxtb	r2, r3
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b0ce:	69fb      	ldr	r3, [r7, #28]
 800b0d0:	9300      	str	r3, [sp, #0]
 800b0d2:	69bb      	ldr	r3, [r7, #24]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	2140      	movs	r1, #64	@ 0x40
 800b0d8:	68f8      	ldr	r0, [r7, #12]
 800b0da:	f000 fe00 	bl	800bcde <I2C_WaitOnFlagUntilTimeout>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d001      	beq.n	800b0e8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	e000      	b.n	800b0ea <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b0e8:	2300      	movs	r3, #0
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	3710      	adds	r7, #16
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	80002000 	.word	0x80002000

0800b0f8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b084      	sub	sp, #16
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b108:	b2db      	uxtb	r3, r3
 800b10a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b10e:	2b28      	cmp	r3, #40	@ 0x28
 800b110:	d16a      	bne.n	800b1e8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	699b      	ldr	r3, [r3, #24]
 800b118:	0c1b      	lsrs	r3, r3, #16
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	f003 0301 	and.w	r3, r3, #1
 800b120:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	699b      	ldr	r3, [r3, #24]
 800b128:	0c1b      	lsrs	r3, r3, #16
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b130:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	689b      	ldr	r3, [r3, #8]
 800b138:	b29b      	uxth	r3, r3
 800b13a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b13e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	68db      	ldr	r3, [r3, #12]
 800b146:	b29b      	uxth	r3, r3
 800b148:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b14c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	68db      	ldr	r3, [r3, #12]
 800b152:	2b02      	cmp	r3, #2
 800b154:	d138      	bne.n	800b1c8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800b156:	897b      	ldrh	r3, [r7, #10]
 800b158:	09db      	lsrs	r3, r3, #7
 800b15a:	b29a      	uxth	r2, r3
 800b15c:	89bb      	ldrh	r3, [r7, #12]
 800b15e:	4053      	eors	r3, r2
 800b160:	b29b      	uxth	r3, r3
 800b162:	f003 0306 	and.w	r3, r3, #6
 800b166:	2b00      	cmp	r3, #0
 800b168:	d11c      	bne.n	800b1a4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800b16a:	897b      	ldrh	r3, [r7, #10]
 800b16c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b172:	1c5a      	adds	r2, r3, #1
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b17c:	2b02      	cmp	r3, #2
 800b17e:	d13b      	bne.n	800b1f8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2200      	movs	r2, #0
 800b184:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2208      	movs	r2, #8
 800b18c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2200      	movs	r2, #0
 800b192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b196:	89ba      	ldrh	r2, [r7, #12]
 800b198:	7bfb      	ldrb	r3, [r7, #15]
 800b19a:	4619      	mov	r1, r3
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f7ff f8ec 	bl	800a37a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b1a2:	e029      	b.n	800b1f8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800b1a4:	893b      	ldrh	r3, [r7, #8]
 800b1a6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b1a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f001 f80f 	bl	800c1d0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b1ba:	89ba      	ldrh	r2, [r7, #12]
 800b1bc:	7bfb      	ldrb	r3, [r7, #15]
 800b1be:	4619      	mov	r1, r3
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f7ff f8da 	bl	800a37a <HAL_I2C_AddrCallback>
}
 800b1c6:	e017      	b.n	800b1f8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b1c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 ffff 	bl	800c1d0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b1da:	89ba      	ldrh	r2, [r7, #12]
 800b1dc:	7bfb      	ldrb	r3, [r7, #15]
 800b1de:	4619      	mov	r1, r3
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f7ff f8ca 	bl	800a37a <HAL_I2C_AddrCallback>
}
 800b1e6:	e007      	b.n	800b1f8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	2208      	movs	r2, #8
 800b1ee:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800b1f8:	bf00      	nop
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b082      	sub	sp, #8
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b216:	b2db      	uxtb	r3, r3
 800b218:	2b21      	cmp	r3, #33	@ 0x21
 800b21a:	d115      	bne.n	800b248 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2220      	movs	r2, #32
 800b220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2211      	movs	r2, #17
 800b228:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2200      	movs	r2, #0
 800b22e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b230:	2101      	movs	r1, #1
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	f000 ffcc 	bl	800c1d0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2200      	movs	r2, #0
 800b23c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f7ff f872 	bl	800a32a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b246:	e014      	b.n	800b272 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2220      	movs	r2, #32
 800b24c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2212      	movs	r2, #18
 800b254:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2200      	movs	r2, #0
 800b25a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b25c:	2102      	movs	r1, #2
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f000 ffb6 	bl	800c1d0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2200      	movs	r2, #0
 800b268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f7ff f866 	bl	800a33e <HAL_I2C_MasterRxCpltCallback>
}
 800b272:	bf00      	nop
 800b274:	3708      	adds	r7, #8
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}

0800b27a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800b27a:	b580      	push	{r7, lr}
 800b27c:	b084      	sub	sp, #16
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2200      	movs	r2, #0
 800b28e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	0b9b      	lsrs	r3, r3, #14
 800b296:	f003 0301 	and.w	r3, r3, #1
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d008      	beq.n	800b2b0 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b2ac:	601a      	str	r2, [r3, #0]
 800b2ae:	e00d      	b.n	800b2cc <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	0bdb      	lsrs	r3, r3, #15
 800b2b4:	f003 0301 	and.w	r3, r3, #1
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d007      	beq.n	800b2cc <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	681a      	ldr	r2, [r3, #0]
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b2ca:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	2b29      	cmp	r3, #41	@ 0x29
 800b2d6:	d112      	bne.n	800b2fe <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2228      	movs	r2, #40	@ 0x28
 800b2dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2221      	movs	r2, #33	@ 0x21
 800b2e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b2e6:	2101      	movs	r1, #1
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 ff71 	bl	800c1d0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f7ff f82b 	bl	800a352 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b2fc:	e017      	b.n	800b32e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b304:	b2db      	uxtb	r3, r3
 800b306:	2b2a      	cmp	r3, #42	@ 0x2a
 800b308:	d111      	bne.n	800b32e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2228      	movs	r2, #40	@ 0x28
 800b30e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2222      	movs	r2, #34	@ 0x22
 800b316:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b318:	2102      	movs	r1, #2
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 ff58 	bl	800c1d0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2200      	movs	r2, #0
 800b324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	f7ff f81c 	bl	800a366 <HAL_I2C_SlaveRxCpltCallback>
}
 800b32e:	bf00      	nop
 800b330:	3710      	adds	r7, #16
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
	...

0800b338 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b086      	sub	sp, #24
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	2220      	movs	r2, #32
 800b34c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b354:	b2db      	uxtb	r3, r3
 800b356:	2b21      	cmp	r3, #33	@ 0x21
 800b358:	d107      	bne.n	800b36a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b35a:	2101      	movs	r1, #1
 800b35c:	6878      	ldr	r0, [r7, #4]
 800b35e:	f000 ff37 	bl	800c1d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2211      	movs	r2, #17
 800b366:	631a      	str	r2, [r3, #48]	@ 0x30
 800b368:	e00c      	b.n	800b384 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b370:	b2db      	uxtb	r3, r3
 800b372:	2b22      	cmp	r3, #34	@ 0x22
 800b374:	d106      	bne.n	800b384 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b376:	2102      	movs	r1, #2
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f000 ff29 	bl	800c1d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2212      	movs	r2, #18
 800b382:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	6859      	ldr	r1, [r3, #4]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681a      	ldr	r2, [r3, #0]
 800b38e:	4b4d      	ldr	r3, [pc, #308]	@ (800b4c4 <I2C_ITMasterCplt+0x18c>)
 800b390:	400b      	ands	r3, r1
 800b392:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2200      	movs	r2, #0
 800b398:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	4a4a      	ldr	r2, [pc, #296]	@ (800b4c8 <I2C_ITMasterCplt+0x190>)
 800b39e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800b3a0:	697b      	ldr	r3, [r7, #20]
 800b3a2:	091b      	lsrs	r3, r3, #4
 800b3a4:	f003 0301 	and.w	r3, r3, #1
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d009      	beq.n	800b3c0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	2210      	movs	r2, #16
 800b3b2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3b8:	f043 0204 	orr.w	r2, r3, #4
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3c6:	b2db      	uxtb	r3, r3
 800b3c8:	2b60      	cmp	r3, #96	@ 0x60
 800b3ca:	d10b      	bne.n	800b3e4 <I2C_ITMasterCplt+0xac>
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	089b      	lsrs	r3, r3, #2
 800b3d0:	f003 0301 	and.w	r3, r3, #1
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d005      	beq.n	800b3e4 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3de:	b2db      	uxtb	r3, r3
 800b3e0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800b3e2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f000 fc38 	bl	800bc5a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3ee:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	2b60      	cmp	r3, #96	@ 0x60
 800b3fa:	d002      	beq.n	800b402 <I2C_ITMasterCplt+0xca>
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d006      	beq.n	800b410 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b406:	4619      	mov	r1, r3
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f000 fb0f 	bl	800ba2c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b40e:	e054      	b.n	800b4ba <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b416:	b2db      	uxtb	r3, r3
 800b418:	2b21      	cmp	r3, #33	@ 0x21
 800b41a:	d124      	bne.n	800b466 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2220      	movs	r2, #32
 800b420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b430:	b2db      	uxtb	r3, r3
 800b432:	2b40      	cmp	r3, #64	@ 0x40
 800b434:	d10b      	bne.n	800b44e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2200      	movs	r2, #0
 800b442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f7f9 f926 	bl	8004698 <HAL_I2C_MemTxCpltCallback>
}
 800b44c:	e035      	b.n	800b4ba <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2200      	movs	r2, #0
 800b452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7fe ff63 	bl	800a32a <HAL_I2C_MasterTxCpltCallback>
}
 800b464:	e029      	b.n	800b4ba <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	2b22      	cmp	r3, #34	@ 0x22
 800b470:	d123      	bne.n	800b4ba <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2220      	movs	r2, #32
 800b476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2200      	movs	r2, #0
 800b47e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b486:	b2db      	uxtb	r3, r3
 800b488:	2b40      	cmp	r3, #64	@ 0x40
 800b48a:	d10b      	bne.n	800b4a4 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2200      	movs	r2, #0
 800b498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f7fe ff84 	bl	800a3aa <HAL_I2C_MemRxCpltCallback>
}
 800b4a2:	e00a      	b.n	800b4ba <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f7fe ff42 	bl	800a33e <HAL_I2C_MasterRxCpltCallback>
}
 800b4ba:	bf00      	nop
 800b4bc:	3718      	adds	r7, #24
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	fe00e800 	.word	0xfe00e800
 800b4c8:	ffff0000 	.word	0xffff0000

0800b4cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b086      	sub	sp, #24
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4e6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4ee:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	2220      	movs	r2, #32
 800b4f6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b4f8:	7afb      	ldrb	r3, [r7, #11]
 800b4fa:	2b21      	cmp	r3, #33	@ 0x21
 800b4fc:	d002      	beq.n	800b504 <I2C_ITSlaveCplt+0x38>
 800b4fe:	7afb      	ldrb	r3, [r7, #11]
 800b500:	2b29      	cmp	r3, #41	@ 0x29
 800b502:	d108      	bne.n	800b516 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800b504:	f248 0101 	movw	r1, #32769	@ 0x8001
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 fe61 	bl	800c1d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2221      	movs	r2, #33	@ 0x21
 800b512:	631a      	str	r2, [r3, #48]	@ 0x30
 800b514:	e019      	b.n	800b54a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b516:	7afb      	ldrb	r3, [r7, #11]
 800b518:	2b22      	cmp	r3, #34	@ 0x22
 800b51a:	d002      	beq.n	800b522 <I2C_ITSlaveCplt+0x56>
 800b51c:	7afb      	ldrb	r3, [r7, #11]
 800b51e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b520:	d108      	bne.n	800b534 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800b522:	f248 0102 	movw	r1, #32770	@ 0x8002
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 fe52 	bl	800c1d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2222      	movs	r2, #34	@ 0x22
 800b530:	631a      	str	r2, [r3, #48]	@ 0x30
 800b532:	e00a      	b.n	800b54a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800b534:	7afb      	ldrb	r3, [r7, #11]
 800b536:	2b28      	cmp	r3, #40	@ 0x28
 800b538:	d107      	bne.n	800b54a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800b53a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 fe46 	bl	800c1d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	685a      	ldr	r2, [r3, #4]
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b558:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	6859      	ldr	r1, [r3, #4]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	4b80      	ldr	r3, [pc, #512]	@ (800b768 <I2C_ITSlaveCplt+0x29c>)
 800b566:	400b      	ands	r3, r1
 800b568:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 fb75 	bl	800bc5a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	0b9b      	lsrs	r3, r3, #14
 800b574:	f003 0301 	and.w	r3, r3, #1
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d07a      	beq.n	800b672 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	681a      	ldr	r2, [r3, #0]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b58a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b590:	2b00      	cmp	r3, #0
 800b592:	f000 8112 	beq.w	800b7ba <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a73      	ldr	r2, [pc, #460]	@ (800b76c <I2C_ITSlaveCplt+0x2a0>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d059      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a71      	ldr	r2, [pc, #452]	@ (800b770 <I2C_ITSlaveCplt+0x2a4>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d053      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	4a6f      	ldr	r2, [pc, #444]	@ (800b774 <I2C_ITSlaveCplt+0x2a8>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d04d      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	4a6d      	ldr	r2, [pc, #436]	@ (800b778 <I2C_ITSlaveCplt+0x2ac>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d047      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	4a6b      	ldr	r2, [pc, #428]	@ (800b77c <I2C_ITSlaveCplt+0x2b0>)
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	d041      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	4a69      	ldr	r2, [pc, #420]	@ (800b780 <I2C_ITSlaveCplt+0x2b4>)
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d03b      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	4a67      	ldr	r2, [pc, #412]	@ (800b784 <I2C_ITSlaveCplt+0x2b8>)
 800b5e6:	4293      	cmp	r3, r2
 800b5e8:	d035      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4a65      	ldr	r2, [pc, #404]	@ (800b788 <I2C_ITSlaveCplt+0x2bc>)
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d02f      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4a63      	ldr	r2, [pc, #396]	@ (800b78c <I2C_ITSlaveCplt+0x2c0>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d029      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	4a61      	ldr	r2, [pc, #388]	@ (800b790 <I2C_ITSlaveCplt+0x2c4>)
 800b60a:	4293      	cmp	r3, r2
 800b60c:	d023      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4a5f      	ldr	r2, [pc, #380]	@ (800b794 <I2C_ITSlaveCplt+0x2c8>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d01d      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	4a5d      	ldr	r2, [pc, #372]	@ (800b798 <I2C_ITSlaveCplt+0x2cc>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d017      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	4a5b      	ldr	r2, [pc, #364]	@ (800b79c <I2C_ITSlaveCplt+0x2d0>)
 800b62e:	4293      	cmp	r3, r2
 800b630:	d011      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	4a59      	ldr	r2, [pc, #356]	@ (800b7a0 <I2C_ITSlaveCplt+0x2d4>)
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d00b      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	4a57      	ldr	r2, [pc, #348]	@ (800b7a4 <I2C_ITSlaveCplt+0x2d8>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d005      	beq.n	800b656 <I2C_ITSlaveCplt+0x18a>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	4a55      	ldr	r2, [pc, #340]	@ (800b7a8 <I2C_ITSlaveCplt+0x2dc>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d105      	bne.n	800b662 <I2C_ITSlaveCplt+0x196>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	b29b      	uxth	r3, r3
 800b660:	e004      	b.n	800b66c <I2C_ITSlaveCplt+0x1a0>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	685b      	ldr	r3, [r3, #4]
 800b66a:	b29b      	uxth	r3, r3
 800b66c:	687a      	ldr	r2, [r7, #4]
 800b66e:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800b670:	e0a3      	b.n	800b7ba <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	0bdb      	lsrs	r3, r3, #15
 800b676:	f003 0301 	and.w	r3, r3, #1
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	f000 809d 	beq.w	800b7ba <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	681a      	ldr	r2, [r3, #0]
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b68e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b694:	2b00      	cmp	r3, #0
 800b696:	f000 8090 	beq.w	800b7ba <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a32      	ldr	r2, [pc, #200]	@ (800b76c <I2C_ITSlaveCplt+0x2a0>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d059      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a30      	ldr	r2, [pc, #192]	@ (800b770 <I2C_ITSlaveCplt+0x2a4>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d053      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	4a2e      	ldr	r2, [pc, #184]	@ (800b774 <I2C_ITSlaveCplt+0x2a8>)
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d04d      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	4a2c      	ldr	r2, [pc, #176]	@ (800b778 <I2C_ITSlaveCplt+0x2ac>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d047      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a2a      	ldr	r2, [pc, #168]	@ (800b77c <I2C_ITSlaveCplt+0x2b0>)
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d041      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a28      	ldr	r2, [pc, #160]	@ (800b780 <I2C_ITSlaveCplt+0x2b4>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d03b      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	4a26      	ldr	r2, [pc, #152]	@ (800b784 <I2C_ITSlaveCplt+0x2b8>)
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	d035      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a24      	ldr	r2, [pc, #144]	@ (800b788 <I2C_ITSlaveCplt+0x2bc>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d02f      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a22      	ldr	r2, [pc, #136]	@ (800b78c <I2C_ITSlaveCplt+0x2c0>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d029      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	4a20      	ldr	r2, [pc, #128]	@ (800b790 <I2C_ITSlaveCplt+0x2c4>)
 800b70e:	4293      	cmp	r3, r2
 800b710:	d023      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4a1e      	ldr	r2, [pc, #120]	@ (800b794 <I2C_ITSlaveCplt+0x2c8>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d01d      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	4a1c      	ldr	r2, [pc, #112]	@ (800b798 <I2C_ITSlaveCplt+0x2cc>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d017      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a1a      	ldr	r2, [pc, #104]	@ (800b79c <I2C_ITSlaveCplt+0x2d0>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d011      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4a18      	ldr	r2, [pc, #96]	@ (800b7a0 <I2C_ITSlaveCplt+0x2d4>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	d00b      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	4a16      	ldr	r2, [pc, #88]	@ (800b7a4 <I2C_ITSlaveCplt+0x2d8>)
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d005      	beq.n	800b75a <I2C_ITSlaveCplt+0x28e>
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	4a14      	ldr	r2, [pc, #80]	@ (800b7a8 <I2C_ITSlaveCplt+0x2dc>)
 800b756:	4293      	cmp	r3, r2
 800b758:	d128      	bne.n	800b7ac <I2C_ITSlaveCplt+0x2e0>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	685b      	ldr	r3, [r3, #4]
 800b762:	b29b      	uxth	r3, r3
 800b764:	e027      	b.n	800b7b6 <I2C_ITSlaveCplt+0x2ea>
 800b766:	bf00      	nop
 800b768:	fe00e800 	.word	0xfe00e800
 800b76c:	40020010 	.word	0x40020010
 800b770:	40020028 	.word	0x40020028
 800b774:	40020040 	.word	0x40020040
 800b778:	40020058 	.word	0x40020058
 800b77c:	40020070 	.word	0x40020070
 800b780:	40020088 	.word	0x40020088
 800b784:	400200a0 	.word	0x400200a0
 800b788:	400200b8 	.word	0x400200b8
 800b78c:	40020410 	.word	0x40020410
 800b790:	40020428 	.word	0x40020428
 800b794:	40020440 	.word	0x40020440
 800b798:	40020458 	.word	0x40020458
 800b79c:	40020470 	.word	0x40020470
 800b7a0:	40020488 	.word	0x40020488
 800b7a4:	400204a0 	.word	0x400204a0
 800b7a8:	400204b8 	.word	0x400204b8
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	685b      	ldr	r3, [r3, #4]
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800b7ba:	697b      	ldr	r3, [r7, #20]
 800b7bc:	089b      	lsrs	r3, r3, #2
 800b7be:	f003 0301 	and.w	r3, r3, #1
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d020      	beq.n	800b808 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	f023 0304 	bic.w	r3, r3, #4
 800b7cc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7d8:	b2d2      	uxtb	r2, r2
 800b7da:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7e0:	1c5a      	adds	r2, r3, #1
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d00c      	beq.n	800b808 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7f2:	3b01      	subs	r3, #1
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	3b01      	subs	r3, #1
 800b802:	b29a      	uxth	r2, r3
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b80c:	b29b      	uxth	r3, r3
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d005      	beq.n	800b81e <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b816:	f043 0204 	orr.w	r2, r3, #4
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	091b      	lsrs	r3, r3, #4
 800b822:	f003 0301 	and.w	r3, r3, #1
 800b826:	2b00      	cmp	r3, #0
 800b828:	d04a      	beq.n	800b8c0 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	091b      	lsrs	r3, r3, #4
 800b82e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b832:	2b00      	cmp	r3, #0
 800b834:	d044      	beq.n	800b8c0 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b83a:	b29b      	uxth	r3, r3
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d128      	bne.n	800b892 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b846:	b2db      	uxtb	r3, r3
 800b848:	2b28      	cmp	r3, #40	@ 0x28
 800b84a:	d108      	bne.n	800b85e <I2C_ITSlaveCplt+0x392>
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b852:	d104      	bne.n	800b85e <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b854:	6979      	ldr	r1, [r7, #20]
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 f892 	bl	800b980 <I2C_ITListenCplt>
 800b85c:	e030      	b.n	800b8c0 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b864:	b2db      	uxtb	r3, r3
 800b866:	2b29      	cmp	r3, #41	@ 0x29
 800b868:	d10e      	bne.n	800b888 <I2C_ITSlaveCplt+0x3bc>
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b870:	d00a      	beq.n	800b888 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	2210      	movs	r2, #16
 800b878:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f000 f9ed 	bl	800bc5a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f7ff fcfa 	bl	800b27a <I2C_ITSlaveSeqCplt>
 800b886:	e01b      	b.n	800b8c0 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	2210      	movs	r2, #16
 800b88e:	61da      	str	r2, [r3, #28]
 800b890:	e016      	b.n	800b8c0 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	2210      	movs	r2, #16
 800b898:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b89e:	f043 0204 	orr.w	r2, r3, #4
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d003      	beq.n	800b8b4 <I2C_ITSlaveCplt+0x3e8>
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b8b2:	d105      	bne.n	800b8c0 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 f8b6 	bl	800ba2c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d010      	beq.n	800b8f8 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8da:	4619      	mov	r1, r3
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 f8a5 	bl	800ba2c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8e8:	b2db      	uxtb	r3, r3
 800b8ea:	2b28      	cmp	r3, #40	@ 0x28
 800b8ec:	d141      	bne.n	800b972 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800b8ee:	6979      	ldr	r1, [r7, #20]
 800b8f0:	6878      	ldr	r0, [r7, #4]
 800b8f2:	f000 f845 	bl	800b980 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b8f6:	e03c      	b.n	800b972 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b900:	d014      	beq.n	800b92c <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f7ff fcb9 	bl	800b27a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	4a1c      	ldr	r2, [pc, #112]	@ (800b97c <I2C_ITSlaveCplt+0x4b0>)
 800b90c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2220      	movs	r2, #32
 800b912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2200      	movs	r2, #0
 800b91a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f7fe fd36 	bl	800a396 <HAL_I2C_ListenCpltCallback>
}
 800b92a:	e022      	b.n	800b972 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b932:	b2db      	uxtb	r3, r3
 800b934:	2b22      	cmp	r3, #34	@ 0x22
 800b936:	d10e      	bne.n	800b956 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2220      	movs	r2, #32
 800b93c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2200      	movs	r2, #0
 800b944:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2200      	movs	r2, #0
 800b94a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f7fe fd09 	bl	800a366 <HAL_I2C_SlaveRxCpltCallback>
}
 800b954:	e00d      	b.n	800b972 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2220      	movs	r2, #32
 800b95a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2200      	movs	r2, #0
 800b962:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f7fe fcf0 	bl	800a352 <HAL_I2C_SlaveTxCpltCallback>
}
 800b972:	bf00      	nop
 800b974:	3718      	adds	r7, #24
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}
 800b97a:	bf00      	nop
 800b97c:	ffff0000 	.word	0xffff0000

0800b980 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b082      	sub	sp, #8
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
 800b988:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	4a26      	ldr	r2, [pc, #152]	@ (800ba28 <I2C_ITListenCplt+0xa8>)
 800b98e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2200      	movs	r2, #0
 800b994:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2220      	movs	r2, #32
 800b99a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	089b      	lsrs	r3, r3, #2
 800b9b0:	f003 0301 	and.w	r3, r3, #1
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d022      	beq.n	800b9fe <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9c2:	b2d2      	uxtb	r2, r2
 800b9c4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9ca:	1c5a      	adds	r2, r3, #1
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d012      	beq.n	800b9fe <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9dc:	3b01      	subs	r3, #1
 800b9de:	b29a      	uxth	r2, r3
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9e8:	b29b      	uxth	r3, r3
 800b9ea:	3b01      	subs	r3, #1
 800b9ec:	b29a      	uxth	r2, r3
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9f6:	f043 0204 	orr.w	r2, r3, #4
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b9fe:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f000 fbe4 	bl	800c1d0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	2210      	movs	r2, #16
 800ba0e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2200      	movs	r2, #0
 800ba14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f7fe fcbc 	bl	800a396 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800ba1e:	bf00      	nop
 800ba20:	3708      	adds	r7, #8
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	ffff0000 	.word	0xffff0000

0800ba2c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba3c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	4a6d      	ldr	r2, [pc, #436]	@ (800bc00 <I2C_ITError+0x1d4>)
 800ba4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	431a      	orrs	r2, r3
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800ba5e:	7bfb      	ldrb	r3, [r7, #15]
 800ba60:	2b28      	cmp	r3, #40	@ 0x28
 800ba62:	d005      	beq.n	800ba70 <I2C_ITError+0x44>
 800ba64:	7bfb      	ldrb	r3, [r7, #15]
 800ba66:	2b29      	cmp	r3, #41	@ 0x29
 800ba68:	d002      	beq.n	800ba70 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800ba6a:	7bfb      	ldrb	r3, [r7, #15]
 800ba6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba6e:	d10b      	bne.n	800ba88 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ba70:	2103      	movs	r1, #3
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f000 fbac 	bl	800c1d0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2228      	movs	r2, #40	@ 0x28
 800ba7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	4a60      	ldr	r2, [pc, #384]	@ (800bc04 <I2C_ITError+0x1d8>)
 800ba84:	635a      	str	r2, [r3, #52]	@ 0x34
 800ba86:	e030      	b.n	800baea <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ba88:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f000 fb9f 	bl	800c1d0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 f8e1 	bl	800bc5a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba9e:	b2db      	uxtb	r3, r3
 800baa0:	2b60      	cmp	r3, #96	@ 0x60
 800baa2:	d01f      	beq.n	800bae4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2220      	movs	r2, #32
 800baa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	699b      	ldr	r3, [r3, #24]
 800bab2:	f003 0320 	and.w	r3, r3, #32
 800bab6:	2b20      	cmp	r3, #32
 800bab8:	d114      	bne.n	800bae4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	699b      	ldr	r3, [r3, #24]
 800bac0:	f003 0310 	and.w	r3, r3, #16
 800bac4:	2b10      	cmp	r3, #16
 800bac6:	d109      	bne.n	800badc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	2210      	movs	r2, #16
 800bace:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bad4:	f043 0204 	orr.w	r2, r3, #4
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	2220      	movs	r2, #32
 800bae2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2200      	movs	r2, #0
 800bae8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baee:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d039      	beq.n	800bb6c <I2C_ITError+0x140>
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	2b11      	cmp	r3, #17
 800bafc:	d002      	beq.n	800bb04 <I2C_ITError+0xd8>
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	2b21      	cmp	r3, #33	@ 0x21
 800bb02:	d133      	bne.n	800bb6c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bb0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bb12:	d107      	bne.n	800bb24 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bb22:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f7fd fa59 	bl	8008fe0 <HAL_DMA_GetState>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	2b01      	cmp	r3, #1
 800bb32:	d017      	beq.n	800bb64 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb38:	4a33      	ldr	r2, [pc, #204]	@ (800bc08 <I2C_ITError+0x1dc>)
 800bb3a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2200      	movs	r2, #0
 800bb40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f7fc f8d9 	bl	8007d00 <HAL_DMA_Abort_IT>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d04d      	beq.n	800bbf0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800bb5e:	4610      	mov	r0, r2
 800bb60:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bb62:	e045      	b.n	800bbf0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 f851 	bl	800bc0c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bb6a:	e041      	b.n	800bbf0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d039      	beq.n	800bbe8 <I2C_ITError+0x1bc>
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	2b12      	cmp	r3, #18
 800bb78:	d002      	beq.n	800bb80 <I2C_ITError+0x154>
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	2b22      	cmp	r3, #34	@ 0x22
 800bb7e:	d133      	bne.n	800bbe8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bb8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bb8e:	d107      	bne.n	800bba0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	681a      	ldr	r2, [r3, #0]
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bb9e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bba4:	4618      	mov	r0, r3
 800bba6:	f7fd fa1b 	bl	8008fe0 <HAL_DMA_GetState>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b01      	cmp	r3, #1
 800bbae:	d017      	beq.n	800bbe0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbb4:	4a14      	ldr	r2, [pc, #80]	@ (800bc08 <I2C_ITError+0x1dc>)
 800bbb6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	2200      	movs	r2, #0
 800bbbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	f7fc f89b 	bl	8007d00 <HAL_DMA_Abort_IT>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d011      	beq.n	800bbf4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bbda:	4610      	mov	r0, r2
 800bbdc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bbde:	e009      	b.n	800bbf4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bbe0:	6878      	ldr	r0, [r7, #4]
 800bbe2:	f000 f813 	bl	800bc0c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bbe6:	e005      	b.n	800bbf4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f000 f80f 	bl	800bc0c <I2C_TreatErrorCallback>
  }
}
 800bbee:	e002      	b.n	800bbf6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bbf0:	bf00      	nop
 800bbf2:	e000      	b.n	800bbf6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bbf4:	bf00      	nop
}
 800bbf6:	bf00      	nop
 800bbf8:	3710      	adds	r7, #16
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}
 800bbfe:	bf00      	nop
 800bc00:	ffff0000 	.word	0xffff0000
 800bc04:	0800a639 	.word	0x0800a639
 800bc08:	0800bca3 	.word	0x0800bca3

0800bc0c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b082      	sub	sp, #8
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc1a:	b2db      	uxtb	r3, r3
 800bc1c:	2b60      	cmp	r3, #96	@ 0x60
 800bc1e:	d10e      	bne.n	800bc3e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2220      	movs	r2, #32
 800bc24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2200      	movs	r2, #0
 800bc32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f7fe fbc1 	bl	800a3be <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bc3c:	e009      	b.n	800bc52 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2200      	movs	r2, #0
 800bc42:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2200      	movs	r2, #0
 800bc48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f7f8 fd61 	bl	8004714 <HAL_I2C_ErrorCallback>
}
 800bc52:	bf00      	nop
 800bc54:	3708      	adds	r7, #8
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}

0800bc5a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bc5a:	b480      	push	{r7}
 800bc5c:	b083      	sub	sp, #12
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	699b      	ldr	r3, [r3, #24]
 800bc68:	f003 0302 	and.w	r3, r3, #2
 800bc6c:	2b02      	cmp	r3, #2
 800bc6e:	d103      	bne.n	800bc78 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2200      	movs	r2, #0
 800bc76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	699b      	ldr	r3, [r3, #24]
 800bc7e:	f003 0301 	and.w	r3, r3, #1
 800bc82:	2b01      	cmp	r3, #1
 800bc84:	d007      	beq.n	800bc96 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	699a      	ldr	r2, [r3, #24]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f042 0201 	orr.w	r2, r2, #1
 800bc94:	619a      	str	r2, [r3, #24]
  }
}
 800bc96:	bf00      	nop
 800bc98:	370c      	adds	r7, #12
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca0:	4770      	bx	lr

0800bca2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bca2:	b580      	push	{r7, lr}
 800bca4:	b084      	sub	sp, #16
 800bca6:	af00      	add	r7, sp, #0
 800bca8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcae:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d003      	beq.n	800bcc0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d003      	beq.n	800bcd0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bccc:	2200      	movs	r2, #0
 800bcce:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800bcd0:	68f8      	ldr	r0, [r7, #12]
 800bcd2:	f7ff ff9b 	bl	800bc0c <I2C_TreatErrorCallback>
}
 800bcd6:	bf00      	nop
 800bcd8:	3710      	adds	r7, #16
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bd80      	pop	{r7, pc}

0800bcde <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bcde:	b580      	push	{r7, lr}
 800bce0:	b084      	sub	sp, #16
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	60f8      	str	r0, [r7, #12]
 800bce6:	60b9      	str	r1, [r7, #8]
 800bce8:	603b      	str	r3, [r7, #0]
 800bcea:	4613      	mov	r3, r2
 800bcec:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bcee:	e03b      	b.n	800bd68 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bcf0:	69ba      	ldr	r2, [r7, #24]
 800bcf2:	6839      	ldr	r1, [r7, #0]
 800bcf4:	68f8      	ldr	r0, [r7, #12]
 800bcf6:	f000 f8d5 	bl	800bea4 <I2C_IsErrorOccurred>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d001      	beq.n	800bd04 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800bd00:	2301      	movs	r3, #1
 800bd02:	e041      	b.n	800bd88 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd0a:	d02d      	beq.n	800bd68 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd0c:	f7fa fd50 	bl	80067b0 <HAL_GetTick>
 800bd10:	4602      	mov	r2, r0
 800bd12:	69bb      	ldr	r3, [r7, #24]
 800bd14:	1ad3      	subs	r3, r2, r3
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d302      	bcc.n	800bd22 <I2C_WaitOnFlagUntilTimeout+0x44>
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d122      	bne.n	800bd68 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	699a      	ldr	r2, [r3, #24]
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	4013      	ands	r3, r2
 800bd2c:	68ba      	ldr	r2, [r7, #8]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	bf0c      	ite	eq
 800bd32:	2301      	moveq	r3, #1
 800bd34:	2300      	movne	r3, #0
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	461a      	mov	r2, r3
 800bd3a:	79fb      	ldrb	r3, [r7, #7]
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d113      	bne.n	800bd68 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd44:	f043 0220 	orr.w	r2, r3, #32
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2220      	movs	r2, #32
 800bd50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2200      	movs	r2, #0
 800bd58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bd64:	2301      	movs	r3, #1
 800bd66:	e00f      	b.n	800bd88 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	699a      	ldr	r2, [r3, #24]
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	4013      	ands	r3, r2
 800bd72:	68ba      	ldr	r2, [r7, #8]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	bf0c      	ite	eq
 800bd78:	2301      	moveq	r3, #1
 800bd7a:	2300      	movne	r3, #0
 800bd7c:	b2db      	uxtb	r3, r3
 800bd7e:	461a      	mov	r2, r3
 800bd80:	79fb      	ldrb	r3, [r7, #7]
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d0b4      	beq.n	800bcf0 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bd86:	2300      	movs	r3, #0
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	60b9      	str	r1, [r7, #8]
 800bd9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bd9c:	e033      	b.n	800be06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd9e:	687a      	ldr	r2, [r7, #4]
 800bda0:	68b9      	ldr	r1, [r7, #8]
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	f000 f87e 	bl	800bea4 <I2C_IsErrorOccurred>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d001      	beq.n	800bdb2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bdae:	2301      	movs	r3, #1
 800bdb0:	e031      	b.n	800be16 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb8:	d025      	beq.n	800be06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdba:	f7fa fcf9 	bl	80067b0 <HAL_GetTick>
 800bdbe:	4602      	mov	r2, r0
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	1ad3      	subs	r3, r2, r3
 800bdc4:	68ba      	ldr	r2, [r7, #8]
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d302      	bcc.n	800bdd0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bdca:	68bb      	ldr	r3, [r7, #8]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d11a      	bne.n	800be06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	699b      	ldr	r3, [r3, #24]
 800bdd6:	f003 0302 	and.w	r3, r3, #2
 800bdda:	2b02      	cmp	r3, #2
 800bddc:	d013      	beq.n	800be06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bde2:	f043 0220 	orr.w	r2, r3, #32
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2220      	movs	r2, #32
 800bdee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800be02:	2301      	movs	r3, #1
 800be04:	e007      	b.n	800be16 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	699b      	ldr	r3, [r3, #24]
 800be0c:	f003 0302 	and.w	r3, r3, #2
 800be10:	2b02      	cmp	r3, #2
 800be12:	d1c4      	bne.n	800bd9e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800be14:	2300      	movs	r3, #0
}
 800be16:	4618      	mov	r0, r3
 800be18:	3710      	adds	r7, #16
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}

0800be1e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800be1e:	b580      	push	{r7, lr}
 800be20:	b084      	sub	sp, #16
 800be22:	af00      	add	r7, sp, #0
 800be24:	60f8      	str	r0, [r7, #12]
 800be26:	60b9      	str	r1, [r7, #8]
 800be28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800be2a:	e02f      	b.n	800be8c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800be2c:	687a      	ldr	r2, [r7, #4]
 800be2e:	68b9      	ldr	r1, [r7, #8]
 800be30:	68f8      	ldr	r0, [r7, #12]
 800be32:	f000 f837 	bl	800bea4 <I2C_IsErrorOccurred>
 800be36:	4603      	mov	r3, r0
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d001      	beq.n	800be40 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800be3c:	2301      	movs	r3, #1
 800be3e:	e02d      	b.n	800be9c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be40:	f7fa fcb6 	bl	80067b0 <HAL_GetTick>
 800be44:	4602      	mov	r2, r0
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	1ad3      	subs	r3, r2, r3
 800be4a:	68ba      	ldr	r2, [r7, #8]
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d302      	bcc.n	800be56 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d11a      	bne.n	800be8c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	699b      	ldr	r3, [r3, #24]
 800be5c:	f003 0320 	and.w	r3, r3, #32
 800be60:	2b20      	cmp	r3, #32
 800be62:	d013      	beq.n	800be8c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be68:	f043 0220 	orr.w	r2, r3, #32
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2220      	movs	r2, #32
 800be74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	2200      	movs	r2, #0
 800be7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2200      	movs	r2, #0
 800be84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800be88:	2301      	movs	r3, #1
 800be8a:	e007      	b.n	800be9c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	699b      	ldr	r3, [r3, #24]
 800be92:	f003 0320 	and.w	r3, r3, #32
 800be96:	2b20      	cmp	r3, #32
 800be98:	d1c8      	bne.n	800be2c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800be9a:	2300      	movs	r3, #0
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	3710      	adds	r7, #16
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b08a      	sub	sp, #40	@ 0x28
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	699b      	ldr	r3, [r3, #24]
 800bebc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800bebe:	2300      	movs	r3, #0
 800bec0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	f003 0310 	and.w	r3, r3, #16
 800becc:	2b00      	cmp	r3, #0
 800bece:	d068      	beq.n	800bfa2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	2210      	movs	r2, #16
 800bed6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bed8:	e049      	b.n	800bf6e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bee0:	d045      	beq.n	800bf6e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bee2:	f7fa fc65 	bl	80067b0 <HAL_GetTick>
 800bee6:	4602      	mov	r2, r0
 800bee8:	69fb      	ldr	r3, [r7, #28]
 800beea:	1ad3      	subs	r3, r2, r3
 800beec:	68ba      	ldr	r2, [r7, #8]
 800beee:	429a      	cmp	r2, r3
 800bef0:	d302      	bcc.n	800bef8 <I2C_IsErrorOccurred+0x54>
 800bef2:	68bb      	ldr	r3, [r7, #8]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d13a      	bne.n	800bf6e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	685b      	ldr	r3, [r3, #4]
 800befe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf02:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bf0a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	699b      	ldr	r3, [r3, #24]
 800bf12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bf16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf1a:	d121      	bne.n	800bf60 <I2C_IsErrorOccurred+0xbc>
 800bf1c:	697b      	ldr	r3, [r7, #20]
 800bf1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bf22:	d01d      	beq.n	800bf60 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800bf24:	7cfb      	ldrb	r3, [r7, #19]
 800bf26:	2b20      	cmp	r3, #32
 800bf28:	d01a      	beq.n	800bf60 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	685a      	ldr	r2, [r3, #4]
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bf38:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800bf3a:	f7fa fc39 	bl	80067b0 <HAL_GetTick>
 800bf3e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf40:	e00e      	b.n	800bf60 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800bf42:	f7fa fc35 	bl	80067b0 <HAL_GetTick>
 800bf46:	4602      	mov	r2, r0
 800bf48:	69fb      	ldr	r3, [r7, #28]
 800bf4a:	1ad3      	subs	r3, r2, r3
 800bf4c:	2b19      	cmp	r3, #25
 800bf4e:	d907      	bls.n	800bf60 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800bf50:	6a3b      	ldr	r3, [r7, #32]
 800bf52:	f043 0320 	orr.w	r3, r3, #32
 800bf56:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800bf58:	2301      	movs	r3, #1
 800bf5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800bf5e:	e006      	b.n	800bf6e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	699b      	ldr	r3, [r3, #24]
 800bf66:	f003 0320 	and.w	r3, r3, #32
 800bf6a:	2b20      	cmp	r3, #32
 800bf6c:	d1e9      	bne.n	800bf42 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	699b      	ldr	r3, [r3, #24]
 800bf74:	f003 0320 	and.w	r3, r3, #32
 800bf78:	2b20      	cmp	r3, #32
 800bf7a:	d003      	beq.n	800bf84 <I2C_IsErrorOccurred+0xe0>
 800bf7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d0aa      	beq.n	800beda <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800bf84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d103      	bne.n	800bf94 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	2220      	movs	r2, #32
 800bf92:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800bf94:	6a3b      	ldr	r3, [r7, #32]
 800bf96:	f043 0304 	orr.w	r3, r3, #4
 800bf9a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	699b      	ldr	r3, [r3, #24]
 800bfa8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800bfaa:	69bb      	ldr	r3, [r7, #24]
 800bfac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00b      	beq.n	800bfcc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800bfb4:	6a3b      	ldr	r3, [r7, #32]
 800bfb6:	f043 0301 	orr.w	r3, r3, #1
 800bfba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bfc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800bfcc:	69bb      	ldr	r3, [r7, #24]
 800bfce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d00b      	beq.n	800bfee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800bfd6:	6a3b      	ldr	r3, [r7, #32]
 800bfd8:	f043 0308 	orr.w	r3, r3, #8
 800bfdc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bfe6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800bfee:	69bb      	ldr	r3, [r7, #24]
 800bff0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d00b      	beq.n	800c010 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800bff8:	6a3b      	ldr	r3, [r7, #32]
 800bffa:	f043 0302 	orr.w	r3, r3, #2
 800bffe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c008:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c00a:	2301      	movs	r3, #1
 800c00c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c010:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c014:	2b00      	cmp	r3, #0
 800c016:	d01c      	beq.n	800c052 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c018:	68f8      	ldr	r0, [r7, #12]
 800c01a:	f7ff fe1e 	bl	800bc5a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	6859      	ldr	r1, [r3, #4]
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	681a      	ldr	r2, [r3, #0]
 800c028:	4b0d      	ldr	r3, [pc, #52]	@ (800c060 <I2C_IsErrorOccurred+0x1bc>)
 800c02a:	400b      	ands	r3, r1
 800c02c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c032:	6a3b      	ldr	r3, [r7, #32]
 800c034:	431a      	orrs	r2, r3
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	2220      	movs	r2, #32
 800c03e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	2200      	movs	r2, #0
 800c046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	2200      	movs	r2, #0
 800c04e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c052:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c056:	4618      	mov	r0, r3
 800c058:	3728      	adds	r7, #40	@ 0x28
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}
 800c05e:	bf00      	nop
 800c060:	fe00e800 	.word	0xfe00e800

0800c064 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c064:	b480      	push	{r7}
 800c066:	b087      	sub	sp, #28
 800c068:	af00      	add	r7, sp, #0
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	607b      	str	r3, [r7, #4]
 800c06e:	460b      	mov	r3, r1
 800c070:	817b      	strh	r3, [r7, #10]
 800c072:	4613      	mov	r3, r2
 800c074:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c076:	897b      	ldrh	r3, [r7, #10]
 800c078:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c07c:	7a7b      	ldrb	r3, [r7, #9]
 800c07e:	041b      	lsls	r3, r3, #16
 800c080:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c084:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c08a:	6a3b      	ldr	r3, [r7, #32]
 800c08c:	4313      	orrs	r3, r2
 800c08e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c092:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	685a      	ldr	r2, [r3, #4]
 800c09a:	6a3b      	ldr	r3, [r7, #32]
 800c09c:	0d5b      	lsrs	r3, r3, #21
 800c09e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c0a2:	4b08      	ldr	r3, [pc, #32]	@ (800c0c4 <I2C_TransferConfig+0x60>)
 800c0a4:	430b      	orrs	r3, r1
 800c0a6:	43db      	mvns	r3, r3
 800c0a8:	ea02 0103 	and.w	r1, r2, r3
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	697a      	ldr	r2, [r7, #20]
 800c0b2:	430a      	orrs	r2, r1
 800c0b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c0b6:	bf00      	nop
 800c0b8:	371c      	adds	r7, #28
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	03ff63ff 	.word	0x03ff63ff

0800c0c8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b085      	sub	sp, #20
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0dc:	4a39      	ldr	r2, [pc, #228]	@ (800c1c4 <I2C_Enable_IRQ+0xfc>)
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	d032      	beq.n	800c148 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c0e6:	4a38      	ldr	r2, [pc, #224]	@ (800c1c8 <I2C_Enable_IRQ+0x100>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d02d      	beq.n	800c148 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c0f0:	4a36      	ldr	r2, [pc, #216]	@ (800c1cc <I2C_Enable_IRQ+0x104>)
 800c0f2:	4293      	cmp	r3, r2
 800c0f4:	d028      	beq.n	800c148 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c0f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	da03      	bge.n	800c106 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c104:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c106:	887b      	ldrh	r3, [r7, #2]
 800c108:	f003 0301 	and.w	r3, r3, #1
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d003      	beq.n	800c118 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c116:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c118:	887b      	ldrh	r3, [r7, #2]
 800c11a:	f003 0302 	and.w	r3, r3, #2
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d003      	beq.n	800c12a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c128:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c12a:	887b      	ldrh	r3, [r7, #2]
 800c12c:	2b10      	cmp	r3, #16
 800c12e:	d103      	bne.n	800c138 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c136:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c138:	887b      	ldrh	r3, [r7, #2]
 800c13a:	2b20      	cmp	r3, #32
 800c13c:	d133      	bne.n	800c1a6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	f043 0320 	orr.w	r3, r3, #32
 800c144:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c146:	e02e      	b.n	800c1a6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c148:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	da03      	bge.n	800c158 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c156:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c158:	887b      	ldrh	r3, [r7, #2]
 800c15a:	f003 0301 	and.w	r3, r3, #1
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d003      	beq.n	800c16a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c168:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c16a:	887b      	ldrh	r3, [r7, #2]
 800c16c:	f003 0302 	and.w	r3, r3, #2
 800c170:	2b00      	cmp	r3, #0
 800c172:	d003      	beq.n	800c17c <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c17a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c17c:	887b      	ldrh	r3, [r7, #2]
 800c17e:	2b10      	cmp	r3, #16
 800c180:	d103      	bne.n	800c18a <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c188:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c18a:	887b      	ldrh	r3, [r7, #2]
 800c18c:	2b20      	cmp	r3, #32
 800c18e:	d103      	bne.n	800c198 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800c196:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c198:	887b      	ldrh	r3, [r7, #2]
 800c19a:	2b40      	cmp	r3, #64	@ 0x40
 800c19c:	d103      	bne.n	800c1a6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1a4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	6819      	ldr	r1, [r3, #0]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	68fa      	ldr	r2, [r7, #12]
 800c1b2:	430a      	orrs	r2, r1
 800c1b4:	601a      	str	r2, [r3, #0]
}
 800c1b6:	bf00      	nop
 800c1b8:	3714      	adds	r7, #20
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c0:	4770      	bx	lr
 800c1c2:	bf00      	nop
 800c1c4:	0800a841 	.word	0x0800a841
 800c1c8:	0800ac89 	.word	0x0800ac89
 800c1cc:	0800aa29 	.word	0x0800aa29

0800c1d0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b085      	sub	sp, #20
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	460b      	mov	r3, r1
 800c1da:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c1e0:	887b      	ldrh	r3, [r7, #2]
 800c1e2:	f003 0301 	and.w	r3, r3, #1
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d00f      	beq.n	800c20a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800c1f0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1f8:	b2db      	uxtb	r3, r3
 800c1fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c1fe:	2b28      	cmp	r3, #40	@ 0x28
 800c200:	d003      	beq.n	800c20a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c208:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c20a:	887b      	ldrh	r3, [r7, #2]
 800c20c:	f003 0302 	and.w	r3, r3, #2
 800c210:	2b00      	cmp	r3, #0
 800c212:	d00f      	beq.n	800c234 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800c21a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c222:	b2db      	uxtb	r3, r3
 800c224:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c228:	2b28      	cmp	r3, #40	@ 0x28
 800c22a:	d003      	beq.n	800c234 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c232:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c234:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	da03      	bge.n	800c244 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c242:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c244:	887b      	ldrh	r3, [r7, #2]
 800c246:	2b10      	cmp	r3, #16
 800c248:	d103      	bne.n	800c252 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c250:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c252:	887b      	ldrh	r3, [r7, #2]
 800c254:	2b20      	cmp	r3, #32
 800c256:	d103      	bne.n	800c260 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	f043 0320 	orr.w	r3, r3, #32
 800c25e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c260:	887b      	ldrh	r3, [r7, #2]
 800c262:	2b40      	cmp	r3, #64	@ 0x40
 800c264:	d103      	bne.n	800c26e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c26c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	6819      	ldr	r1, [r3, #0]
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	43da      	mvns	r2, r3
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	400a      	ands	r2, r1
 800c27e:	601a      	str	r2, [r3, #0]
}
 800c280:	bf00      	nop
 800c282:	3714      	adds	r7, #20
 800c284:	46bd      	mov	sp, r7
 800c286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28a:	4770      	bx	lr

0800c28c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b086      	sub	sp, #24
 800c290:	af02      	add	r7, sp, #8
 800c292:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d101      	bne.n	800c29e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c29a:	2301      	movs	r3, #1
 800c29c:	e0fe      	b.n	800c49c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800c2a4:	b2db      	uxtb	r3, r3
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d106      	bne.n	800c2b8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c2b2:	6878      	ldr	r0, [r7, #4]
 800c2b4:	f00b ffde 	bl	8018274 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2203      	movs	r2, #3
 800c2bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f008 fb9e 	bl	8014a06 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	6818      	ldr	r0, [r3, #0]
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	7c1a      	ldrb	r2, [r3, #16]
 800c2d2:	f88d 2000 	strb.w	r2, [sp]
 800c2d6:	3304      	adds	r3, #4
 800c2d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c2da:	f008 fa6f 	bl	80147bc <USB_CoreInit>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d005      	beq.n	800c2f0 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2202      	movs	r2, #2
 800c2e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e0d5      	b.n	800c49c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	2100      	movs	r1, #0
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f008 fb96 	bl	8014a28 <USB_SetCurrentMode>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d005      	beq.n	800c30e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2202      	movs	r2, #2
 800c306:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c30a:	2301      	movs	r3, #1
 800c30c:	e0c6      	b.n	800c49c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c30e:	2300      	movs	r3, #0
 800c310:	73fb      	strb	r3, [r7, #15]
 800c312:	e04a      	b.n	800c3aa <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c314:	7bfa      	ldrb	r2, [r7, #15]
 800c316:	6879      	ldr	r1, [r7, #4]
 800c318:	4613      	mov	r3, r2
 800c31a:	00db      	lsls	r3, r3, #3
 800c31c:	4413      	add	r3, r2
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	440b      	add	r3, r1
 800c322:	3315      	adds	r3, #21
 800c324:	2201      	movs	r2, #1
 800c326:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c328:	7bfa      	ldrb	r2, [r7, #15]
 800c32a:	6879      	ldr	r1, [r7, #4]
 800c32c:	4613      	mov	r3, r2
 800c32e:	00db      	lsls	r3, r3, #3
 800c330:	4413      	add	r3, r2
 800c332:	009b      	lsls	r3, r3, #2
 800c334:	440b      	add	r3, r1
 800c336:	3314      	adds	r3, #20
 800c338:	7bfa      	ldrb	r2, [r7, #15]
 800c33a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800c33c:	7bfa      	ldrb	r2, [r7, #15]
 800c33e:	7bfb      	ldrb	r3, [r7, #15]
 800c340:	b298      	uxth	r0, r3
 800c342:	6879      	ldr	r1, [r7, #4]
 800c344:	4613      	mov	r3, r2
 800c346:	00db      	lsls	r3, r3, #3
 800c348:	4413      	add	r3, r2
 800c34a:	009b      	lsls	r3, r3, #2
 800c34c:	440b      	add	r3, r1
 800c34e:	332e      	adds	r3, #46	@ 0x2e
 800c350:	4602      	mov	r2, r0
 800c352:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c354:	7bfa      	ldrb	r2, [r7, #15]
 800c356:	6879      	ldr	r1, [r7, #4]
 800c358:	4613      	mov	r3, r2
 800c35a:	00db      	lsls	r3, r3, #3
 800c35c:	4413      	add	r3, r2
 800c35e:	009b      	lsls	r3, r3, #2
 800c360:	440b      	add	r3, r1
 800c362:	3318      	adds	r3, #24
 800c364:	2200      	movs	r2, #0
 800c366:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c368:	7bfa      	ldrb	r2, [r7, #15]
 800c36a:	6879      	ldr	r1, [r7, #4]
 800c36c:	4613      	mov	r3, r2
 800c36e:	00db      	lsls	r3, r3, #3
 800c370:	4413      	add	r3, r2
 800c372:	009b      	lsls	r3, r3, #2
 800c374:	440b      	add	r3, r1
 800c376:	331c      	adds	r3, #28
 800c378:	2200      	movs	r2, #0
 800c37a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c37c:	7bfa      	ldrb	r2, [r7, #15]
 800c37e:	6879      	ldr	r1, [r7, #4]
 800c380:	4613      	mov	r3, r2
 800c382:	00db      	lsls	r3, r3, #3
 800c384:	4413      	add	r3, r2
 800c386:	009b      	lsls	r3, r3, #2
 800c388:	440b      	add	r3, r1
 800c38a:	3320      	adds	r3, #32
 800c38c:	2200      	movs	r2, #0
 800c38e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c390:	7bfa      	ldrb	r2, [r7, #15]
 800c392:	6879      	ldr	r1, [r7, #4]
 800c394:	4613      	mov	r3, r2
 800c396:	00db      	lsls	r3, r3, #3
 800c398:	4413      	add	r3, r2
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	440b      	add	r3, r1
 800c39e:	3324      	adds	r3, #36	@ 0x24
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3a4:	7bfb      	ldrb	r3, [r7, #15]
 800c3a6:	3301      	adds	r3, #1
 800c3a8:	73fb      	strb	r3, [r7, #15]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	791b      	ldrb	r3, [r3, #4]
 800c3ae:	7bfa      	ldrb	r2, [r7, #15]
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d3af      	bcc.n	800c314 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	73fb      	strb	r3, [r7, #15]
 800c3b8:	e044      	b.n	800c444 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c3ba:	7bfa      	ldrb	r2, [r7, #15]
 800c3bc:	6879      	ldr	r1, [r7, #4]
 800c3be:	4613      	mov	r3, r2
 800c3c0:	00db      	lsls	r3, r3, #3
 800c3c2:	4413      	add	r3, r2
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	440b      	add	r3, r1
 800c3c8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c3d0:	7bfa      	ldrb	r2, [r7, #15]
 800c3d2:	6879      	ldr	r1, [r7, #4]
 800c3d4:	4613      	mov	r3, r2
 800c3d6:	00db      	lsls	r3, r3, #3
 800c3d8:	4413      	add	r3, r2
 800c3da:	009b      	lsls	r3, r3, #2
 800c3dc:	440b      	add	r3, r1
 800c3de:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800c3e2:	7bfa      	ldrb	r2, [r7, #15]
 800c3e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c3e6:	7bfa      	ldrb	r2, [r7, #15]
 800c3e8:	6879      	ldr	r1, [r7, #4]
 800c3ea:	4613      	mov	r3, r2
 800c3ec:	00db      	lsls	r3, r3, #3
 800c3ee:	4413      	add	r3, r2
 800c3f0:	009b      	lsls	r3, r3, #2
 800c3f2:	440b      	add	r3, r1
 800c3f4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c3fc:	7bfa      	ldrb	r2, [r7, #15]
 800c3fe:	6879      	ldr	r1, [r7, #4]
 800c400:	4613      	mov	r3, r2
 800c402:	00db      	lsls	r3, r3, #3
 800c404:	4413      	add	r3, r2
 800c406:	009b      	lsls	r3, r3, #2
 800c408:	440b      	add	r3, r1
 800c40a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800c40e:	2200      	movs	r2, #0
 800c410:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c412:	7bfa      	ldrb	r2, [r7, #15]
 800c414:	6879      	ldr	r1, [r7, #4]
 800c416:	4613      	mov	r3, r2
 800c418:	00db      	lsls	r3, r3, #3
 800c41a:	4413      	add	r3, r2
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	440b      	add	r3, r1
 800c420:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c424:	2200      	movs	r2, #0
 800c426:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c428:	7bfa      	ldrb	r2, [r7, #15]
 800c42a:	6879      	ldr	r1, [r7, #4]
 800c42c:	4613      	mov	r3, r2
 800c42e:	00db      	lsls	r3, r3, #3
 800c430:	4413      	add	r3, r2
 800c432:	009b      	lsls	r3, r3, #2
 800c434:	440b      	add	r3, r1
 800c436:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800c43a:	2200      	movs	r2, #0
 800c43c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c43e:	7bfb      	ldrb	r3, [r7, #15]
 800c440:	3301      	adds	r3, #1
 800c442:	73fb      	strb	r3, [r7, #15]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	791b      	ldrb	r3, [r3, #4]
 800c448:	7bfa      	ldrb	r2, [r7, #15]
 800c44a:	429a      	cmp	r2, r3
 800c44c:	d3b5      	bcc.n	800c3ba <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6818      	ldr	r0, [r3, #0]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	7c1a      	ldrb	r2, [r3, #16]
 800c456:	f88d 2000 	strb.w	r2, [sp]
 800c45a:	3304      	adds	r3, #4
 800c45c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c45e:	f008 fb2f 	bl	8014ac0 <USB_DevInit>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d005      	beq.n	800c474 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2202      	movs	r2, #2
 800c46c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c470:	2301      	movs	r3, #1
 800c472:	e013      	b.n	800c49c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2200      	movs	r2, #0
 800c478:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2201      	movs	r2, #1
 800c47e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	7b1b      	ldrb	r3, [r3, #12]
 800c486:	2b01      	cmp	r3, #1
 800c488:	d102      	bne.n	800c490 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f001 f96e 	bl	800d76c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	4618      	mov	r0, r3
 800c496:	f009 fb72 	bl	8015b7e <USB_DevDisconnect>

  return HAL_OK;
 800c49a:	2300      	movs	r3, #0
}
 800c49c:	4618      	mov	r0, r3
 800c49e:	3710      	adds	r7, #16
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}

0800c4a4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b084      	sub	sp, #16
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d101      	bne.n	800c4c0 <HAL_PCD_Start+0x1c>
 800c4bc:	2302      	movs	r3, #2
 800c4be:	e022      	b.n	800c506 <HAL_PCD_Start+0x62>
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	68db      	ldr	r3, [r3, #12]
 800c4cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d009      	beq.n	800c4e8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d105      	bne.n	800c4e8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4e0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f008 fa79 	bl	80149e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f009 fb20 	bl	8015b3c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2200      	movs	r2, #0
 800c500:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c504:	2300      	movs	r3, #0
}
 800c506:	4618      	mov	r0, r3
 800c508:	3710      	adds	r7, #16
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}

0800c50e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c50e:	b590      	push	{r4, r7, lr}
 800c510:	b08d      	sub	sp, #52	@ 0x34
 800c512:	af00      	add	r7, sp, #0
 800c514:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c51c:	6a3b      	ldr	r3, [r7, #32]
 800c51e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4618      	mov	r0, r3
 800c526:	f009 fbde 	bl	8015ce6 <USB_GetMode>
 800c52a:	4603      	mov	r3, r0
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	f040 84b9 	bne.w	800cea4 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4618      	mov	r0, r3
 800c538:	f009 fb42 	bl	8015bc0 <USB_ReadInterrupts>
 800c53c:	4603      	mov	r3, r0
 800c53e:	2b00      	cmp	r3, #0
 800c540:	f000 84af 	beq.w	800cea2 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800c544:	69fb      	ldr	r3, [r7, #28]
 800c546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c54a:	689b      	ldr	r3, [r3, #8]
 800c54c:	0a1b      	lsrs	r3, r3, #8
 800c54e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4618      	mov	r0, r3
 800c55e:	f009 fb2f 	bl	8015bc0 <USB_ReadInterrupts>
 800c562:	4603      	mov	r3, r0
 800c564:	f003 0302 	and.w	r3, r3, #2
 800c568:	2b02      	cmp	r3, #2
 800c56a:	d107      	bne.n	800c57c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	695a      	ldr	r2, [r3, #20]
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f002 0202 	and.w	r2, r2, #2
 800c57a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4618      	mov	r0, r3
 800c582:	f009 fb1d 	bl	8015bc0 <USB_ReadInterrupts>
 800c586:	4603      	mov	r3, r0
 800c588:	f003 0310 	and.w	r3, r3, #16
 800c58c:	2b10      	cmp	r3, #16
 800c58e:	d161      	bne.n	800c654 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	699a      	ldr	r2, [r3, #24]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	f022 0210 	bic.w	r2, r2, #16
 800c59e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800c5a0:	6a3b      	ldr	r3, [r7, #32]
 800c5a2:	6a1b      	ldr	r3, [r3, #32]
 800c5a4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800c5a6:	69bb      	ldr	r3, [r7, #24]
 800c5a8:	f003 020f 	and.w	r2, r3, #15
 800c5ac:	4613      	mov	r3, r2
 800c5ae:	00db      	lsls	r3, r3, #3
 800c5b0:	4413      	add	r3, r2
 800c5b2:	009b      	lsls	r3, r3, #2
 800c5b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c5b8:	687a      	ldr	r2, [r7, #4]
 800c5ba:	4413      	add	r3, r2
 800c5bc:	3304      	adds	r3, #4
 800c5be:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800c5c0:	69bb      	ldr	r3, [r7, #24]
 800c5c2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800c5c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c5ca:	d124      	bne.n	800c616 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c5cc:	69ba      	ldr	r2, [r7, #24]
 800c5ce:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800c5d2:	4013      	ands	r3, r2
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d035      	beq.n	800c644 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c5d8:	697b      	ldr	r3, [r7, #20]
 800c5da:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	091b      	lsrs	r3, r3, #4
 800c5e0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c5e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c5e6:	b29b      	uxth	r3, r3
 800c5e8:	461a      	mov	r2, r3
 800c5ea:	6a38      	ldr	r0, [r7, #32]
 800c5ec:	f009 f954 	bl	8015898 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	68da      	ldr	r2, [r3, #12]
 800c5f4:	69bb      	ldr	r3, [r7, #24]
 800c5f6:	091b      	lsrs	r3, r3, #4
 800c5f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c5fc:	441a      	add	r2, r3
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	695a      	ldr	r2, [r3, #20]
 800c606:	69bb      	ldr	r3, [r7, #24]
 800c608:	091b      	lsrs	r3, r3, #4
 800c60a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c60e:	441a      	add	r2, r3
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	615a      	str	r2, [r3, #20]
 800c614:	e016      	b.n	800c644 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800c616:	69bb      	ldr	r3, [r7, #24]
 800c618:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800c61c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c620:	d110      	bne.n	800c644 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c628:	2208      	movs	r2, #8
 800c62a:	4619      	mov	r1, r3
 800c62c:	6a38      	ldr	r0, [r7, #32]
 800c62e:	f009 f933 	bl	8015898 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c632:	697b      	ldr	r3, [r7, #20]
 800c634:	695a      	ldr	r2, [r3, #20]
 800c636:	69bb      	ldr	r3, [r7, #24]
 800c638:	091b      	lsrs	r3, r3, #4
 800c63a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c63e:	441a      	add	r2, r3
 800c640:	697b      	ldr	r3, [r7, #20]
 800c642:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	699a      	ldr	r2, [r3, #24]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f042 0210 	orr.w	r2, r2, #16
 800c652:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4618      	mov	r0, r3
 800c65a:	f009 fab1 	bl	8015bc0 <USB_ReadInterrupts>
 800c65e:	4603      	mov	r3, r0
 800c660:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c664:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c668:	f040 80a7 	bne.w	800c7ba <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800c66c:	2300      	movs	r3, #0
 800c66e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	4618      	mov	r0, r3
 800c676:	f009 fab6 	bl	8015be6 <USB_ReadDevAllOutEpInterrupt>
 800c67a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800c67c:	e099      	b.n	800c7b2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800c67e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c680:	f003 0301 	and.w	r3, r3, #1
 800c684:	2b00      	cmp	r3, #0
 800c686:	f000 808e 	beq.w	800c7a6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c690:	b2d2      	uxtb	r2, r2
 800c692:	4611      	mov	r1, r2
 800c694:	4618      	mov	r0, r3
 800c696:	f009 fada 	bl	8015c4e <USB_ReadDevOutEPInterrupt>
 800c69a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	f003 0301 	and.w	r3, r3, #1
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d00c      	beq.n	800c6c0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a8:	015a      	lsls	r2, r3, #5
 800c6aa:	69fb      	ldr	r3, [r7, #28]
 800c6ac:	4413      	add	r3, r2
 800c6ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800c6b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c6ba:	6878      	ldr	r0, [r7, #4]
 800c6bc:	f000 fed0 	bl	800d460 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	f003 0308 	and.w	r3, r3, #8
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d00c      	beq.n	800c6e4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6cc:	015a      	lsls	r2, r3, #5
 800c6ce:	69fb      	ldr	r3, [r7, #28]
 800c6d0:	4413      	add	r3, r2
 800c6d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6d6:	461a      	mov	r2, r3
 800c6d8:	2308      	movs	r3, #8
 800c6da:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800c6dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f000 ffa6 	bl	800d630 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c6e4:	693b      	ldr	r3, [r7, #16]
 800c6e6:	f003 0310 	and.w	r3, r3, #16
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d008      	beq.n	800c700 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f0:	015a      	lsls	r2, r3, #5
 800c6f2:	69fb      	ldr	r3, [r7, #28]
 800c6f4:	4413      	add	r3, r2
 800c6f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6fa:	461a      	mov	r2, r3
 800c6fc:	2310      	movs	r3, #16
 800c6fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800c700:	693b      	ldr	r3, [r7, #16]
 800c702:	f003 0302 	and.w	r3, r3, #2
 800c706:	2b00      	cmp	r3, #0
 800c708:	d030      	beq.n	800c76c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800c70a:	6a3b      	ldr	r3, [r7, #32]
 800c70c:	695b      	ldr	r3, [r3, #20]
 800c70e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c712:	2b80      	cmp	r3, #128	@ 0x80
 800c714:	d109      	bne.n	800c72a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c716:	69fb      	ldr	r3, [r7, #28]
 800c718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c71c:	685b      	ldr	r3, [r3, #4]
 800c71e:	69fa      	ldr	r2, [r7, #28]
 800c720:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c724:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c728:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800c72a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c72c:	4613      	mov	r3, r2
 800c72e:	00db      	lsls	r3, r3, #3
 800c730:	4413      	add	r3, r2
 800c732:	009b      	lsls	r3, r3, #2
 800c734:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c738:	687a      	ldr	r2, [r7, #4]
 800c73a:	4413      	add	r3, r2
 800c73c:	3304      	adds	r3, #4
 800c73e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	78db      	ldrb	r3, [r3, #3]
 800c744:	2b01      	cmp	r3, #1
 800c746:	d108      	bne.n	800c75a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	2200      	movs	r2, #0
 800c74c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800c74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c750:	b2db      	uxtb	r3, r3
 800c752:	4619      	mov	r1, r3
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f00b fec3 	bl	80184e0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800c75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c75c:	015a      	lsls	r2, r3, #5
 800c75e:	69fb      	ldr	r3, [r7, #28]
 800c760:	4413      	add	r3, r2
 800c762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c766:	461a      	mov	r2, r3
 800c768:	2302      	movs	r3, #2
 800c76a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	f003 0320 	and.w	r3, r3, #32
 800c772:	2b00      	cmp	r3, #0
 800c774:	d008      	beq.n	800c788 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c778:	015a      	lsls	r2, r3, #5
 800c77a:	69fb      	ldr	r3, [r7, #28]
 800c77c:	4413      	add	r3, r2
 800c77e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c782:	461a      	mov	r2, r3
 800c784:	2320      	movs	r3, #32
 800c786:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c788:	693b      	ldr	r3, [r7, #16]
 800c78a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d009      	beq.n	800c7a6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c794:	015a      	lsls	r2, r3, #5
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	4413      	add	r3, r2
 800c79a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c79e:	461a      	mov	r2, r3
 800c7a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c7a4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a8:	3301      	adds	r3, #1
 800c7aa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c7ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ae:	085b      	lsrs	r3, r3, #1
 800c7b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	f47f af62 	bne.w	800c67e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	4618      	mov	r0, r3
 800c7c0:	f009 f9fe 	bl	8015bc0 <USB_ReadInterrupts>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c7ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c7ce:	f040 80db 	bne.w	800c988 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f009 fa1f 	bl	8015c1a <USB_ReadDevAllInEpInterrupt>
 800c7dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c7e2:	e0cd      	b.n	800c980 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c7e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e6:	f003 0301 	and.w	r3, r3, #1
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	f000 80c2 	beq.w	800c974 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7f6:	b2d2      	uxtb	r2, r2
 800c7f8:	4611      	mov	r1, r2
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f009 fa45 	bl	8015c8a <USB_ReadDevInEPInterrupt>
 800c800:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c802:	693b      	ldr	r3, [r7, #16]
 800c804:	f003 0301 	and.w	r3, r3, #1
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d057      	beq.n	800c8bc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80e:	f003 030f 	and.w	r3, r3, #15
 800c812:	2201      	movs	r2, #1
 800c814:	fa02 f303 	lsl.w	r3, r2, r3
 800c818:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	43db      	mvns	r3, r3
 800c826:	69f9      	ldr	r1, [r7, #28]
 800c828:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c82c:	4013      	ands	r3, r2
 800c82e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c832:	015a      	lsls	r2, r3, #5
 800c834:	69fb      	ldr	r3, [r7, #28]
 800c836:	4413      	add	r3, r2
 800c838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c83c:	461a      	mov	r2, r3
 800c83e:	2301      	movs	r3, #1
 800c840:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	799b      	ldrb	r3, [r3, #6]
 800c846:	2b01      	cmp	r3, #1
 800c848:	d132      	bne.n	800c8b0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c84a:	6879      	ldr	r1, [r7, #4]
 800c84c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c84e:	4613      	mov	r3, r2
 800c850:	00db      	lsls	r3, r3, #3
 800c852:	4413      	add	r3, r2
 800c854:	009b      	lsls	r3, r3, #2
 800c856:	440b      	add	r3, r1
 800c858:	3320      	adds	r3, #32
 800c85a:	6819      	ldr	r1, [r3, #0]
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c860:	4613      	mov	r3, r2
 800c862:	00db      	lsls	r3, r3, #3
 800c864:	4413      	add	r3, r2
 800c866:	009b      	lsls	r3, r3, #2
 800c868:	4403      	add	r3, r0
 800c86a:	331c      	adds	r3, #28
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	4419      	add	r1, r3
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c874:	4613      	mov	r3, r2
 800c876:	00db      	lsls	r3, r3, #3
 800c878:	4413      	add	r3, r2
 800c87a:	009b      	lsls	r3, r3, #2
 800c87c:	4403      	add	r3, r0
 800c87e:	3320      	adds	r3, #32
 800c880:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c884:	2b00      	cmp	r3, #0
 800c886:	d113      	bne.n	800c8b0 <HAL_PCD_IRQHandler+0x3a2>
 800c888:	6879      	ldr	r1, [r7, #4]
 800c88a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c88c:	4613      	mov	r3, r2
 800c88e:	00db      	lsls	r3, r3, #3
 800c890:	4413      	add	r3, r2
 800c892:	009b      	lsls	r3, r3, #2
 800c894:	440b      	add	r3, r1
 800c896:	3324      	adds	r3, #36	@ 0x24
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d108      	bne.n	800c8b0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6818      	ldr	r0, [r3, #0]
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	2101      	movs	r1, #1
 800c8ac:	f009 fa4e 	bl	8015d4c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b2:	b2db      	uxtb	r3, r3
 800c8b4:	4619      	mov	r1, r3
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f00b fd8d 	bl	80183d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	f003 0308 	and.w	r3, r3, #8
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d008      	beq.n	800c8d8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c8:	015a      	lsls	r2, r3, #5
 800c8ca:	69fb      	ldr	r3, [r7, #28]
 800c8cc:	4413      	add	r3, r2
 800c8ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	2308      	movs	r3, #8
 800c8d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c8d8:	693b      	ldr	r3, [r7, #16]
 800c8da:	f003 0310 	and.w	r3, r3, #16
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d008      	beq.n	800c8f4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e4:	015a      	lsls	r2, r3, #5
 800c8e6:	69fb      	ldr	r3, [r7, #28]
 800c8e8:	4413      	add	r3, r2
 800c8ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	2310      	movs	r3, #16
 800c8f2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d008      	beq.n	800c910 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c900:	015a      	lsls	r2, r3, #5
 800c902:	69fb      	ldr	r3, [r7, #28]
 800c904:	4413      	add	r3, r2
 800c906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c90a:	461a      	mov	r2, r3
 800c90c:	2340      	movs	r3, #64	@ 0x40
 800c90e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	f003 0302 	and.w	r3, r3, #2
 800c916:	2b00      	cmp	r3, #0
 800c918:	d023      	beq.n	800c962 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c91a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c91c:	6a38      	ldr	r0, [r7, #32]
 800c91e:	f008 fa2d 	bl	8014d7c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c924:	4613      	mov	r3, r2
 800c926:	00db      	lsls	r3, r3, #3
 800c928:	4413      	add	r3, r2
 800c92a:	009b      	lsls	r3, r3, #2
 800c92c:	3310      	adds	r3, #16
 800c92e:	687a      	ldr	r2, [r7, #4]
 800c930:	4413      	add	r3, r2
 800c932:	3304      	adds	r3, #4
 800c934:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	78db      	ldrb	r3, [r3, #3]
 800c93a:	2b01      	cmp	r3, #1
 800c93c:	d108      	bne.n	800c950 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	2200      	movs	r2, #0
 800c942:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c946:	b2db      	uxtb	r3, r3
 800c948:	4619      	mov	r1, r3
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	f00b fdda 	bl	8018504 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c952:	015a      	lsls	r2, r3, #5
 800c954:	69fb      	ldr	r3, [r7, #28]
 800c956:	4413      	add	r3, r2
 800c958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c95c:	461a      	mov	r2, r3
 800c95e:	2302      	movs	r3, #2
 800c960:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c962:	693b      	ldr	r3, [r7, #16]
 800c964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d003      	beq.n	800c974 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c96c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f000 fcea 	bl	800d348 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c976:	3301      	adds	r3, #1
 800c978:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c97c:	085b      	lsrs	r3, r3, #1
 800c97e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c982:	2b00      	cmp	r3, #0
 800c984:	f47f af2e 	bne.w	800c7e4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	4618      	mov	r0, r3
 800c98e:	f009 f917 	bl	8015bc0 <USB_ReadInterrupts>
 800c992:	4603      	mov	r3, r0
 800c994:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c998:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c99c:	d122      	bne.n	800c9e4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c99e:	69fb      	ldr	r3, [r7, #28]
 800c9a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9a4:	685b      	ldr	r3, [r3, #4]
 800c9a6:	69fa      	ldr	r2, [r7, #28]
 800c9a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9ac:	f023 0301 	bic.w	r3, r3, #1
 800c9b0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c9b8:	2b01      	cmp	r3, #1
 800c9ba:	d108      	bne.n	800c9ce <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	2200      	movs	r2, #0
 800c9c0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c9c4:	2100      	movs	r1, #0
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f000 fef4 	bl	800d7b4 <HAL_PCDEx_LPM_Callback>
 800c9cc:	e002      	b.n	800c9d4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f00b fd78 	bl	80184c4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	695a      	ldr	r2, [r3, #20]
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c9e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	f009 f8e9 	bl	8015bc0 <USB_ReadInterrupts>
 800c9ee:	4603      	mov	r3, r0
 800c9f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c9f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c9f8:	d112      	bne.n	800ca20 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c9fa:	69fb      	ldr	r3, [r7, #28]
 800c9fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca00:	689b      	ldr	r3, [r3, #8]
 800ca02:	f003 0301 	and.w	r3, r3, #1
 800ca06:	2b01      	cmp	r3, #1
 800ca08:	d102      	bne.n	800ca10 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f00b fd34 	bl	8018478 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	695a      	ldr	r2, [r3, #20]
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800ca1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	4618      	mov	r0, r3
 800ca26:	f009 f8cb 	bl	8015bc0 <USB_ReadInterrupts>
 800ca2a:	4603      	mov	r3, r0
 800ca2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca34:	d121      	bne.n	800ca7a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	695a      	ldr	r2, [r3, #20]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800ca44:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d111      	bne.n	800ca74 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2201      	movs	r2, #1
 800ca54:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca5e:	089b      	lsrs	r3, r3, #2
 800ca60:	f003 020f 	and.w	r2, r3, #15
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800ca6a:	2101      	movs	r1, #1
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f000 fea1 	bl	800d7b4 <HAL_PCDEx_LPM_Callback>
 800ca72:	e002      	b.n	800ca7a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f00b fcff 	bl	8018478 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f009 f89e 	bl	8015bc0 <USB_ReadInterrupts>
 800ca84:	4603      	mov	r3, r0
 800ca86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ca8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca8e:	f040 80b7 	bne.w	800cc00 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ca92:	69fb      	ldr	r3, [r7, #28]
 800ca94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca98:	685b      	ldr	r3, [r3, #4]
 800ca9a:	69fa      	ldr	r2, [r7, #28]
 800ca9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800caa0:	f023 0301 	bic.w	r3, r3, #1
 800caa4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	2110      	movs	r1, #16
 800caac:	4618      	mov	r0, r3
 800caae:	f008 f965 	bl	8014d7c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cab2:	2300      	movs	r3, #0
 800cab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cab6:	e046      	b.n	800cb46 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800cab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caba:	015a      	lsls	r2, r3, #5
 800cabc:	69fb      	ldr	r3, [r7, #28]
 800cabe:	4413      	add	r3, r2
 800cac0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cac4:	461a      	mov	r2, r3
 800cac6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800caca:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cace:	015a      	lsls	r2, r3, #5
 800cad0:	69fb      	ldr	r3, [r7, #28]
 800cad2:	4413      	add	r3, r2
 800cad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cadc:	0151      	lsls	r1, r2, #5
 800cade:	69fa      	ldr	r2, [r7, #28]
 800cae0:	440a      	add	r2, r1
 800cae2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cae6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800caea:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800caec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caee:	015a      	lsls	r2, r3, #5
 800caf0:	69fb      	ldr	r3, [r7, #28]
 800caf2:	4413      	add	r3, r2
 800caf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800caf8:	461a      	mov	r2, r3
 800cafa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cafe:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cb00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb02:	015a      	lsls	r2, r3, #5
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	4413      	add	r3, r2
 800cb08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb10:	0151      	lsls	r1, r2, #5
 800cb12:	69fa      	ldr	r2, [r7, #28]
 800cb14:	440a      	add	r2, r1
 800cb16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cb1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cb1e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cb20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb22:	015a      	lsls	r2, r3, #5
 800cb24:	69fb      	ldr	r3, [r7, #28]
 800cb26:	4413      	add	r3, r2
 800cb28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb30:	0151      	lsls	r1, r2, #5
 800cb32:	69fa      	ldr	r2, [r7, #28]
 800cb34:	440a      	add	r2, r1
 800cb36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cb3a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cb3e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cb40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb42:	3301      	adds	r3, #1
 800cb44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	791b      	ldrb	r3, [r3, #4]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d3b2      	bcc.n	800cab8 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800cb52:	69fb      	ldr	r3, [r7, #28]
 800cb54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb58:	69db      	ldr	r3, [r3, #28]
 800cb5a:	69fa      	ldr	r2, [r7, #28]
 800cb5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb60:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800cb64:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	7bdb      	ldrb	r3, [r3, #15]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d016      	beq.n	800cb9c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800cb6e:	69fb      	ldr	r3, [r7, #28]
 800cb70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cb78:	69fa      	ldr	r2, [r7, #28]
 800cb7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb7e:	f043 030b 	orr.w	r3, r3, #11
 800cb82:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800cb86:	69fb      	ldr	r3, [r7, #28]
 800cb88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb8e:	69fa      	ldr	r2, [r7, #28]
 800cb90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb94:	f043 030b 	orr.w	r3, r3, #11
 800cb98:	6453      	str	r3, [r2, #68]	@ 0x44
 800cb9a:	e015      	b.n	800cbc8 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cba2:	695a      	ldr	r2, [r3, #20]
 800cba4:	69fb      	ldr	r3, [r7, #28]
 800cba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbaa:	4619      	mov	r1, r3
 800cbac:	f242 032b 	movw	r3, #8235	@ 0x202b
 800cbb0:	4313      	orrs	r3, r2
 800cbb2:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800cbb4:	69fb      	ldr	r3, [r7, #28]
 800cbb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbba:	691b      	ldr	r3, [r3, #16]
 800cbbc:	69fa      	ldr	r2, [r7, #28]
 800cbbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbc2:	f043 030b 	orr.w	r3, r3, #11
 800cbc6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800cbc8:	69fb      	ldr	r3, [r7, #28]
 800cbca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	69fa      	ldr	r2, [r7, #28]
 800cbd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbd6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800cbda:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6818      	ldr	r0, [r3, #0]
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cbea:	461a      	mov	r2, r3
 800cbec:	f009 f8ae 	bl	8015d4c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	695a      	ldr	r2, [r3, #20]
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800cbfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	4618      	mov	r0, r3
 800cc06:	f008 ffdb 	bl	8015bc0 <USB_ReadInterrupts>
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cc10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cc14:	d123      	bne.n	800cc5e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f009 f872 	bl	8015d04 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	4618      	mov	r0, r3
 800cc26:	f008 f922 	bl	8014e6e <USB_GetDevSpeed>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681c      	ldr	r4, [r3, #0]
 800cc36:	f001 fd9d 	bl	800e774 <HAL_RCC_GetHCLKFreq>
 800cc3a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cc40:	461a      	mov	r2, r3
 800cc42:	4620      	mov	r0, r4
 800cc44:	f007 fe2c 	bl	80148a0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f00b fbec 	bl	8018426 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	695a      	ldr	r2, [r3, #20]
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800cc5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	4618      	mov	r0, r3
 800cc64:	f008 ffac 	bl	8015bc0 <USB_ReadInterrupts>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	f003 0308 	and.w	r3, r3, #8
 800cc6e:	2b08      	cmp	r3, #8
 800cc70:	d10a      	bne.n	800cc88 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f00b fbc9 	bl	801840a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	695a      	ldr	r2, [r3, #20]
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	f002 0208 	and.w	r2, r2, #8
 800cc86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f008 ff97 	bl	8015bc0 <USB_ReadInterrupts>
 800cc92:	4603      	mov	r3, r0
 800cc94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc98:	2b80      	cmp	r3, #128	@ 0x80
 800cc9a:	d123      	bne.n	800cce4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800cc9c:	6a3b      	ldr	r3, [r7, #32]
 800cc9e:	699b      	ldr	r3, [r3, #24]
 800cca0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cca4:	6a3b      	ldr	r3, [r7, #32]
 800cca6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cca8:	2301      	movs	r3, #1
 800ccaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccac:	e014      	b.n	800ccd8 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800ccae:	6879      	ldr	r1, [r7, #4]
 800ccb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccb2:	4613      	mov	r3, r2
 800ccb4:	00db      	lsls	r3, r3, #3
 800ccb6:	4413      	add	r3, r2
 800ccb8:	009b      	lsls	r3, r3, #2
 800ccba:	440b      	add	r3, r1
 800ccbc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ccc0:	781b      	ldrb	r3, [r3, #0]
 800ccc2:	2b01      	cmp	r3, #1
 800ccc4:	d105      	bne.n	800ccd2 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800ccc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccc8:	b2db      	uxtb	r3, r3
 800ccca:	4619      	mov	r1, r3
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f000 fb0a 	bl	800d2e6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ccd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	791b      	ldrb	r3, [r3, #4]
 800ccdc:	461a      	mov	r2, r3
 800ccde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce0:	4293      	cmp	r3, r2
 800cce2:	d3e4      	bcc.n	800ccae <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	4618      	mov	r0, r3
 800ccea:	f008 ff69 	bl	8015bc0 <USB_ReadInterrupts>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ccf4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ccf8:	d13c      	bne.n	800cd74 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccfe:	e02b      	b.n	800cd58 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800cd00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd02:	015a      	lsls	r2, r3, #5
 800cd04:	69fb      	ldr	r3, [r7, #28]
 800cd06:	4413      	add	r3, r2
 800cd08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800cd10:	6879      	ldr	r1, [r7, #4]
 800cd12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd14:	4613      	mov	r3, r2
 800cd16:	00db      	lsls	r3, r3, #3
 800cd18:	4413      	add	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	440b      	add	r3, r1
 800cd1e:	3318      	adds	r3, #24
 800cd20:	781b      	ldrb	r3, [r3, #0]
 800cd22:	2b01      	cmp	r3, #1
 800cd24:	d115      	bne.n	800cd52 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800cd26:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	da12      	bge.n	800cd52 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800cd2c:	6879      	ldr	r1, [r7, #4]
 800cd2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd30:	4613      	mov	r3, r2
 800cd32:	00db      	lsls	r3, r3, #3
 800cd34:	4413      	add	r3, r2
 800cd36:	009b      	lsls	r3, r3, #2
 800cd38:	440b      	add	r3, r1
 800cd3a:	3317      	adds	r3, #23
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800cd40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd42:	b2db      	uxtb	r3, r3
 800cd44:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd48:	b2db      	uxtb	r3, r3
 800cd4a:	4619      	mov	r1, r3
 800cd4c:	6878      	ldr	r0, [r7, #4]
 800cd4e:	f000 faca 	bl	800d2e6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd54:	3301      	adds	r3, #1
 800cd56:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	791b      	ldrb	r3, [r3, #4]
 800cd5c:	461a      	mov	r2, r3
 800cd5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd60:	4293      	cmp	r3, r2
 800cd62:	d3cd      	bcc.n	800cd00 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	695a      	ldr	r2, [r3, #20]
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800cd72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	4618      	mov	r0, r3
 800cd7a:	f008 ff21 	bl	8015bc0 <USB_ReadInterrupts>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cd84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd88:	d156      	bne.n	800ce38 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cd8a:	2301      	movs	r3, #1
 800cd8c:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd8e:	e045      	b.n	800ce1c <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800cd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd92:	015a      	lsls	r2, r3, #5
 800cd94:	69fb      	ldr	r3, [r7, #28]
 800cd96:	4413      	add	r3, r2
 800cd98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800cda0:	6879      	ldr	r1, [r7, #4]
 800cda2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cda4:	4613      	mov	r3, r2
 800cda6:	00db      	lsls	r3, r3, #3
 800cda8:	4413      	add	r3, r2
 800cdaa:	009b      	lsls	r3, r3, #2
 800cdac:	440b      	add	r3, r1
 800cdae:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d12e      	bne.n	800ce16 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800cdb8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	da2b      	bge.n	800ce16 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	0c1a      	lsrs	r2, r3, #16
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800cdc8:	4053      	eors	r3, r2
 800cdca:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d121      	bne.n	800ce16 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800cdd2:	6879      	ldr	r1, [r7, #4]
 800cdd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdd6:	4613      	mov	r3, r2
 800cdd8:	00db      	lsls	r3, r3, #3
 800cdda:	4413      	add	r3, r2
 800cddc:	009b      	lsls	r3, r3, #2
 800cdde:	440b      	add	r3, r1
 800cde0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800cde4:	2201      	movs	r2, #1
 800cde6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800cde8:	6a3b      	ldr	r3, [r7, #32]
 800cdea:	699b      	ldr	r3, [r3, #24]
 800cdec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cdf0:	6a3b      	ldr	r3, [r7, #32]
 800cdf2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800cdf4:	6a3b      	ldr	r3, [r7, #32]
 800cdf6:	695b      	ldr	r3, [r3, #20]
 800cdf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d10a      	bne.n	800ce16 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800ce00:	69fb      	ldr	r3, [r7, #28]
 800ce02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce06:	685b      	ldr	r3, [r3, #4]
 800ce08:	69fa      	ldr	r2, [r7, #28]
 800ce0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ce0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ce12:	6053      	str	r3, [r2, #4]
            break;
 800ce14:	e008      	b.n	800ce28 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ce16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce18:	3301      	adds	r3, #1
 800ce1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	791b      	ldrb	r3, [r3, #4]
 800ce20:	461a      	mov	r2, r3
 800ce22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce24:	4293      	cmp	r3, r2
 800ce26:	d3b3      	bcc.n	800cd90 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	695a      	ldr	r2, [r3, #20]
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800ce36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f008 febf 	bl	8015bc0 <USB_ReadInterrupts>
 800ce42:	4603      	mov	r3, r0
 800ce44:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ce48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce4c:	d10a      	bne.n	800ce64 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f00b fb6a 	bl	8018528 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	695a      	ldr	r2, [r3, #20]
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800ce62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f008 fea9 	bl	8015bc0 <USB_ReadInterrupts>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	f003 0304 	and.w	r3, r3, #4
 800ce74:	2b04      	cmp	r3, #4
 800ce76:	d115      	bne.n	800cea4 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	685b      	ldr	r3, [r3, #4]
 800ce7e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ce80:	69bb      	ldr	r3, [r7, #24]
 800ce82:	f003 0304 	and.w	r3, r3, #4
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d002      	beq.n	800ce90 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f00b fb5a 	bl	8018544 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	6859      	ldr	r1, [r3, #4]
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	69ba      	ldr	r2, [r7, #24]
 800ce9c:	430a      	orrs	r2, r1
 800ce9e:	605a      	str	r2, [r3, #4]
 800cea0:	e000      	b.n	800cea4 <HAL_PCD_IRQHandler+0x996>
      return;
 800cea2:	bf00      	nop
    }
  }
}
 800cea4:	3734      	adds	r7, #52	@ 0x34
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd90      	pop	{r4, r7, pc}

0800ceaa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ceaa:	b580      	push	{r7, lr}
 800ceac:	b082      	sub	sp, #8
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	6078      	str	r0, [r7, #4]
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cebc:	2b01      	cmp	r3, #1
 800cebe:	d101      	bne.n	800cec4 <HAL_PCD_SetAddress+0x1a>
 800cec0:	2302      	movs	r3, #2
 800cec2:	e012      	b.n	800ceea <HAL_PCD_SetAddress+0x40>
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2201      	movs	r2, #1
 800cec8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	78fa      	ldrb	r2, [r7, #3]
 800ced0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	78fa      	ldrb	r2, [r7, #3]
 800ced8:	4611      	mov	r1, r2
 800ceda:	4618      	mov	r0, r3
 800cedc:	f008 fe08 	bl	8015af0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2200      	movs	r2, #0
 800cee4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cee8:	2300      	movs	r3, #0
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	3708      	adds	r7, #8
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}

0800cef2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800cef2:	b580      	push	{r7, lr}
 800cef4:	b084      	sub	sp, #16
 800cef6:	af00      	add	r7, sp, #0
 800cef8:	6078      	str	r0, [r7, #4]
 800cefa:	4608      	mov	r0, r1
 800cefc:	4611      	mov	r1, r2
 800cefe:	461a      	mov	r2, r3
 800cf00:	4603      	mov	r3, r0
 800cf02:	70fb      	strb	r3, [r7, #3]
 800cf04:	460b      	mov	r3, r1
 800cf06:	803b      	strh	r3, [r7, #0]
 800cf08:	4613      	mov	r3, r2
 800cf0a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cf10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	da0f      	bge.n	800cf38 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cf18:	78fb      	ldrb	r3, [r7, #3]
 800cf1a:	f003 020f 	and.w	r2, r3, #15
 800cf1e:	4613      	mov	r3, r2
 800cf20:	00db      	lsls	r3, r3, #3
 800cf22:	4413      	add	r3, r2
 800cf24:	009b      	lsls	r3, r3, #2
 800cf26:	3310      	adds	r3, #16
 800cf28:	687a      	ldr	r2, [r7, #4]
 800cf2a:	4413      	add	r3, r2
 800cf2c:	3304      	adds	r3, #4
 800cf2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	2201      	movs	r2, #1
 800cf34:	705a      	strb	r2, [r3, #1]
 800cf36:	e00f      	b.n	800cf58 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cf38:	78fb      	ldrb	r3, [r7, #3]
 800cf3a:	f003 020f 	and.w	r2, r3, #15
 800cf3e:	4613      	mov	r3, r2
 800cf40:	00db      	lsls	r3, r3, #3
 800cf42:	4413      	add	r3, r2
 800cf44:	009b      	lsls	r3, r3, #2
 800cf46:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cf4a:	687a      	ldr	r2, [r7, #4]
 800cf4c:	4413      	add	r3, r2
 800cf4e:	3304      	adds	r3, #4
 800cf50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	2200      	movs	r2, #0
 800cf56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800cf58:	78fb      	ldrb	r3, [r7, #3]
 800cf5a:	f003 030f 	and.w	r3, r3, #15
 800cf5e:	b2da      	uxtb	r2, r3
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800cf64:	883b      	ldrh	r3, [r7, #0]
 800cf66:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	78ba      	ldrb	r2, [r7, #2]
 800cf72:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	785b      	ldrb	r3, [r3, #1]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d004      	beq.n	800cf86 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	781b      	ldrb	r3, [r3, #0]
 800cf80:	461a      	mov	r2, r3
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800cf86:	78bb      	ldrb	r3, [r7, #2]
 800cf88:	2b02      	cmp	r3, #2
 800cf8a:	d102      	bne.n	800cf92 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cf98:	2b01      	cmp	r3, #1
 800cf9a:	d101      	bne.n	800cfa0 <HAL_PCD_EP_Open+0xae>
 800cf9c:	2302      	movs	r3, #2
 800cf9e:	e00e      	b.n	800cfbe <HAL_PCD_EP_Open+0xcc>
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2201      	movs	r2, #1
 800cfa4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	68f9      	ldr	r1, [r7, #12]
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f007 ff82 	bl	8014eb8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800cfbc:	7afb      	ldrb	r3, [r7, #11]
}
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	3710      	adds	r7, #16
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}

0800cfc6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cfc6:	b580      	push	{r7, lr}
 800cfc8:	b084      	sub	sp, #16
 800cfca:	af00      	add	r7, sp, #0
 800cfcc:	6078      	str	r0, [r7, #4]
 800cfce:	460b      	mov	r3, r1
 800cfd0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cfd2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	da0f      	bge.n	800cffa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cfda:	78fb      	ldrb	r3, [r7, #3]
 800cfdc:	f003 020f 	and.w	r2, r3, #15
 800cfe0:	4613      	mov	r3, r2
 800cfe2:	00db      	lsls	r3, r3, #3
 800cfe4:	4413      	add	r3, r2
 800cfe6:	009b      	lsls	r3, r3, #2
 800cfe8:	3310      	adds	r3, #16
 800cfea:	687a      	ldr	r2, [r7, #4]
 800cfec:	4413      	add	r3, r2
 800cfee:	3304      	adds	r3, #4
 800cff0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	2201      	movs	r2, #1
 800cff6:	705a      	strb	r2, [r3, #1]
 800cff8:	e00f      	b.n	800d01a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cffa:	78fb      	ldrb	r3, [r7, #3]
 800cffc:	f003 020f 	and.w	r2, r3, #15
 800d000:	4613      	mov	r3, r2
 800d002:	00db      	lsls	r3, r3, #3
 800d004:	4413      	add	r3, r2
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d00c:	687a      	ldr	r2, [r7, #4]
 800d00e:	4413      	add	r3, r2
 800d010:	3304      	adds	r3, #4
 800d012:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2200      	movs	r2, #0
 800d018:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800d01a:	78fb      	ldrb	r3, [r7, #3]
 800d01c:	f003 030f 	and.w	r3, r3, #15
 800d020:	b2da      	uxtb	r2, r3
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d02c:	2b01      	cmp	r3, #1
 800d02e:	d101      	bne.n	800d034 <HAL_PCD_EP_Close+0x6e>
 800d030:	2302      	movs	r3, #2
 800d032:	e00e      	b.n	800d052 <HAL_PCD_EP_Close+0x8c>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2201      	movs	r2, #1
 800d038:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	68f9      	ldr	r1, [r7, #12]
 800d042:	4618      	mov	r0, r3
 800d044:	f007 ffc0 	bl	8014fc8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2200      	movs	r2, #0
 800d04c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800d050:	2300      	movs	r3, #0
}
 800d052:	4618      	mov	r0, r3
 800d054:	3710      	adds	r7, #16
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}

0800d05a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d05a:	b580      	push	{r7, lr}
 800d05c:	b086      	sub	sp, #24
 800d05e:	af00      	add	r7, sp, #0
 800d060:	60f8      	str	r0, [r7, #12]
 800d062:	607a      	str	r2, [r7, #4]
 800d064:	603b      	str	r3, [r7, #0]
 800d066:	460b      	mov	r3, r1
 800d068:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d06a:	7afb      	ldrb	r3, [r7, #11]
 800d06c:	f003 020f 	and.w	r2, r3, #15
 800d070:	4613      	mov	r3, r2
 800d072:	00db      	lsls	r3, r3, #3
 800d074:	4413      	add	r3, r2
 800d076:	009b      	lsls	r3, r3, #2
 800d078:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d07c:	68fa      	ldr	r2, [r7, #12]
 800d07e:	4413      	add	r3, r2
 800d080:	3304      	adds	r3, #4
 800d082:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d084:	697b      	ldr	r3, [r7, #20]
 800d086:	687a      	ldr	r2, [r7, #4]
 800d088:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	683a      	ldr	r2, [r7, #0]
 800d08e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800d090:	697b      	ldr	r3, [r7, #20]
 800d092:	2200      	movs	r2, #0
 800d094:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	2200      	movs	r2, #0
 800d09a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d09c:	7afb      	ldrb	r3, [r7, #11]
 800d09e:	f003 030f 	and.w	r3, r3, #15
 800d0a2:	b2da      	uxtb	r2, r3
 800d0a4:	697b      	ldr	r3, [r7, #20]
 800d0a6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	799b      	ldrb	r3, [r3, #6]
 800d0ac:	2b01      	cmp	r3, #1
 800d0ae:	d102      	bne.n	800d0b6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d0b0:	687a      	ldr	r2, [r7, #4]
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	6818      	ldr	r0, [r3, #0]
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	799b      	ldrb	r3, [r3, #6]
 800d0be:	461a      	mov	r2, r3
 800d0c0:	6979      	ldr	r1, [r7, #20]
 800d0c2:	f008 f85d 	bl	8015180 <USB_EPStartXfer>

  return HAL_OK;
 800d0c6:	2300      	movs	r3, #0
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3718      	adds	r7, #24
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}

0800d0d0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b083      	sub	sp, #12
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
 800d0d8:	460b      	mov	r3, r1
 800d0da:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800d0dc:	78fb      	ldrb	r3, [r7, #3]
 800d0de:	f003 020f 	and.w	r2, r3, #15
 800d0e2:	6879      	ldr	r1, [r7, #4]
 800d0e4:	4613      	mov	r3, r2
 800d0e6:	00db      	lsls	r3, r3, #3
 800d0e8:	4413      	add	r3, r2
 800d0ea:	009b      	lsls	r3, r3, #2
 800d0ec:	440b      	add	r3, r1
 800d0ee:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800d0f2:	681b      	ldr	r3, [r3, #0]
}
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	370c      	adds	r7, #12
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fe:	4770      	bx	lr

0800d100 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b086      	sub	sp, #24
 800d104:	af00      	add	r7, sp, #0
 800d106:	60f8      	str	r0, [r7, #12]
 800d108:	607a      	str	r2, [r7, #4]
 800d10a:	603b      	str	r3, [r7, #0]
 800d10c:	460b      	mov	r3, r1
 800d10e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d110:	7afb      	ldrb	r3, [r7, #11]
 800d112:	f003 020f 	and.w	r2, r3, #15
 800d116:	4613      	mov	r3, r2
 800d118:	00db      	lsls	r3, r3, #3
 800d11a:	4413      	add	r3, r2
 800d11c:	009b      	lsls	r3, r3, #2
 800d11e:	3310      	adds	r3, #16
 800d120:	68fa      	ldr	r2, [r7, #12]
 800d122:	4413      	add	r3, r2
 800d124:	3304      	adds	r3, #4
 800d126:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d128:	697b      	ldr	r3, [r7, #20]
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d12e:	697b      	ldr	r3, [r7, #20]
 800d130:	683a      	ldr	r2, [r7, #0]
 800d132:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800d134:	697b      	ldr	r3, [r7, #20]
 800d136:	2200      	movs	r2, #0
 800d138:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	2201      	movs	r2, #1
 800d13e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d140:	7afb      	ldrb	r3, [r7, #11]
 800d142:	f003 030f 	and.w	r3, r3, #15
 800d146:	b2da      	uxtb	r2, r3
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	799b      	ldrb	r3, [r3, #6]
 800d150:	2b01      	cmp	r3, #1
 800d152:	d102      	bne.n	800d15a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d154:	687a      	ldr	r2, [r7, #4]
 800d156:	697b      	ldr	r3, [r7, #20]
 800d158:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6818      	ldr	r0, [r3, #0]
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	799b      	ldrb	r3, [r3, #6]
 800d162:	461a      	mov	r2, r3
 800d164:	6979      	ldr	r1, [r7, #20]
 800d166:	f008 f80b 	bl	8015180 <USB_EPStartXfer>

  return HAL_OK;
 800d16a:	2300      	movs	r3, #0
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3718      	adds	r7, #24
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}

0800d174 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b084      	sub	sp, #16
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
 800d17c:	460b      	mov	r3, r1
 800d17e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800d180:	78fb      	ldrb	r3, [r7, #3]
 800d182:	f003 030f 	and.w	r3, r3, #15
 800d186:	687a      	ldr	r2, [r7, #4]
 800d188:	7912      	ldrb	r2, [r2, #4]
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d901      	bls.n	800d192 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800d18e:	2301      	movs	r3, #1
 800d190:	e04f      	b.n	800d232 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d192:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d196:	2b00      	cmp	r3, #0
 800d198:	da0f      	bge.n	800d1ba <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d19a:	78fb      	ldrb	r3, [r7, #3]
 800d19c:	f003 020f 	and.w	r2, r3, #15
 800d1a0:	4613      	mov	r3, r2
 800d1a2:	00db      	lsls	r3, r3, #3
 800d1a4:	4413      	add	r3, r2
 800d1a6:	009b      	lsls	r3, r3, #2
 800d1a8:	3310      	adds	r3, #16
 800d1aa:	687a      	ldr	r2, [r7, #4]
 800d1ac:	4413      	add	r3, r2
 800d1ae:	3304      	adds	r3, #4
 800d1b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	2201      	movs	r2, #1
 800d1b6:	705a      	strb	r2, [r3, #1]
 800d1b8:	e00d      	b.n	800d1d6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d1ba:	78fa      	ldrb	r2, [r7, #3]
 800d1bc:	4613      	mov	r3, r2
 800d1be:	00db      	lsls	r3, r3, #3
 800d1c0:	4413      	add	r3, r2
 800d1c2:	009b      	lsls	r3, r3, #2
 800d1c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d1c8:	687a      	ldr	r2, [r7, #4]
 800d1ca:	4413      	add	r3, r2
 800d1cc:	3304      	adds	r3, #4
 800d1ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	2201      	movs	r2, #1
 800d1da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d1dc:	78fb      	ldrb	r3, [r7, #3]
 800d1de:	f003 030f 	and.w	r3, r3, #15
 800d1e2:	b2da      	uxtb	r2, r3
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d1ee:	2b01      	cmp	r3, #1
 800d1f0:	d101      	bne.n	800d1f6 <HAL_PCD_EP_SetStall+0x82>
 800d1f2:	2302      	movs	r3, #2
 800d1f4:	e01d      	b.n	800d232 <HAL_PCD_EP_SetStall+0xbe>
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2201      	movs	r2, #1
 800d1fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	68f9      	ldr	r1, [r7, #12]
 800d204:	4618      	mov	r0, r3
 800d206:	f008 fb9f 	bl	8015948 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d20a:	78fb      	ldrb	r3, [r7, #3]
 800d20c:	f003 030f 	and.w	r3, r3, #15
 800d210:	2b00      	cmp	r3, #0
 800d212:	d109      	bne.n	800d228 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	6818      	ldr	r0, [r3, #0]
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	7999      	ldrb	r1, [r3, #6]
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d222:	461a      	mov	r2, r3
 800d224:	f008 fd92 	bl	8015d4c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2200      	movs	r2, #0
 800d22c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d230:	2300      	movs	r3, #0
}
 800d232:	4618      	mov	r0, r3
 800d234:	3710      	adds	r7, #16
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}

0800d23a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d23a:	b580      	push	{r7, lr}
 800d23c:	b084      	sub	sp, #16
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
 800d242:	460b      	mov	r3, r1
 800d244:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800d246:	78fb      	ldrb	r3, [r7, #3]
 800d248:	f003 030f 	and.w	r3, r3, #15
 800d24c:	687a      	ldr	r2, [r7, #4]
 800d24e:	7912      	ldrb	r2, [r2, #4]
 800d250:	4293      	cmp	r3, r2
 800d252:	d901      	bls.n	800d258 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800d254:	2301      	movs	r3, #1
 800d256:	e042      	b.n	800d2de <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d258:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	da0f      	bge.n	800d280 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d260:	78fb      	ldrb	r3, [r7, #3]
 800d262:	f003 020f 	and.w	r2, r3, #15
 800d266:	4613      	mov	r3, r2
 800d268:	00db      	lsls	r3, r3, #3
 800d26a:	4413      	add	r3, r2
 800d26c:	009b      	lsls	r3, r3, #2
 800d26e:	3310      	adds	r3, #16
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	4413      	add	r3, r2
 800d274:	3304      	adds	r3, #4
 800d276:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	2201      	movs	r2, #1
 800d27c:	705a      	strb	r2, [r3, #1]
 800d27e:	e00f      	b.n	800d2a0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d280:	78fb      	ldrb	r3, [r7, #3]
 800d282:	f003 020f 	and.w	r2, r3, #15
 800d286:	4613      	mov	r3, r2
 800d288:	00db      	lsls	r3, r3, #3
 800d28a:	4413      	add	r3, r2
 800d28c:	009b      	lsls	r3, r3, #2
 800d28e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d292:	687a      	ldr	r2, [r7, #4]
 800d294:	4413      	add	r3, r2
 800d296:	3304      	adds	r3, #4
 800d298:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2200      	movs	r2, #0
 800d29e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d2a6:	78fb      	ldrb	r3, [r7, #3]
 800d2a8:	f003 030f 	and.w	r3, r3, #15
 800d2ac:	b2da      	uxtb	r2, r3
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d2b8:	2b01      	cmp	r3, #1
 800d2ba:	d101      	bne.n	800d2c0 <HAL_PCD_EP_ClrStall+0x86>
 800d2bc:	2302      	movs	r3, #2
 800d2be:	e00e      	b.n	800d2de <HAL_PCD_EP_ClrStall+0xa4>
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	68f9      	ldr	r1, [r7, #12]
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f008 fba8 	bl	8015a24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d2dc:	2300      	movs	r3, #0
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3710      	adds	r7, #16
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}

0800d2e6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d2e6:	b580      	push	{r7, lr}
 800d2e8:	b084      	sub	sp, #16
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
 800d2ee:	460b      	mov	r3, r1
 800d2f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800d2f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	da0c      	bge.n	800d314 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d2fa:	78fb      	ldrb	r3, [r7, #3]
 800d2fc:	f003 020f 	and.w	r2, r3, #15
 800d300:	4613      	mov	r3, r2
 800d302:	00db      	lsls	r3, r3, #3
 800d304:	4413      	add	r3, r2
 800d306:	009b      	lsls	r3, r3, #2
 800d308:	3310      	adds	r3, #16
 800d30a:	687a      	ldr	r2, [r7, #4]
 800d30c:	4413      	add	r3, r2
 800d30e:	3304      	adds	r3, #4
 800d310:	60fb      	str	r3, [r7, #12]
 800d312:	e00c      	b.n	800d32e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d314:	78fb      	ldrb	r3, [r7, #3]
 800d316:	f003 020f 	and.w	r2, r3, #15
 800d31a:	4613      	mov	r3, r2
 800d31c:	00db      	lsls	r3, r3, #3
 800d31e:	4413      	add	r3, r2
 800d320:	009b      	lsls	r3, r3, #2
 800d322:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d326:	687a      	ldr	r2, [r7, #4]
 800d328:	4413      	add	r3, r2
 800d32a:	3304      	adds	r3, #4
 800d32c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	68f9      	ldr	r1, [r7, #12]
 800d334:	4618      	mov	r0, r3
 800d336:	f008 f9c7 	bl	80156c8 <USB_EPStopXfer>
 800d33a:	4603      	mov	r3, r0
 800d33c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800d33e:	7afb      	ldrb	r3, [r7, #11]
}
 800d340:	4618      	mov	r0, r3
 800d342:	3710      	adds	r7, #16
 800d344:	46bd      	mov	sp, r7
 800d346:	bd80      	pop	{r7, pc}

0800d348 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b08a      	sub	sp, #40	@ 0x28
 800d34c:	af02      	add	r7, sp, #8
 800d34e:	6078      	str	r0, [r7, #4]
 800d350:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800d35c:	683a      	ldr	r2, [r7, #0]
 800d35e:	4613      	mov	r3, r2
 800d360:	00db      	lsls	r3, r3, #3
 800d362:	4413      	add	r3, r2
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	3310      	adds	r3, #16
 800d368:	687a      	ldr	r2, [r7, #4]
 800d36a:	4413      	add	r3, r2
 800d36c:	3304      	adds	r3, #4
 800d36e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	695a      	ldr	r2, [r3, #20]
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	691b      	ldr	r3, [r3, #16]
 800d378:	429a      	cmp	r2, r3
 800d37a:	d901      	bls.n	800d380 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800d37c:	2301      	movs	r3, #1
 800d37e:	e06b      	b.n	800d458 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	691a      	ldr	r2, [r3, #16]
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	695b      	ldr	r3, [r3, #20]
 800d388:	1ad3      	subs	r3, r2, r3
 800d38a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	689b      	ldr	r3, [r3, #8]
 800d390:	69fa      	ldr	r2, [r7, #28]
 800d392:	429a      	cmp	r2, r3
 800d394:	d902      	bls.n	800d39c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	689b      	ldr	r3, [r3, #8]
 800d39a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800d39c:	69fb      	ldr	r3, [r7, #28]
 800d39e:	3303      	adds	r3, #3
 800d3a0:	089b      	lsrs	r3, r3, #2
 800d3a2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d3a4:	e02a      	b.n	800d3fc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	691a      	ldr	r2, [r3, #16]
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	695b      	ldr	r3, [r3, #20]
 800d3ae:	1ad3      	subs	r3, r2, r3
 800d3b0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	689b      	ldr	r3, [r3, #8]
 800d3b6:	69fa      	ldr	r2, [r7, #28]
 800d3b8:	429a      	cmp	r2, r3
 800d3ba:	d902      	bls.n	800d3c2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	689b      	ldr	r3, [r3, #8]
 800d3c0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800d3c2:	69fb      	ldr	r3, [r7, #28]
 800d3c4:	3303      	adds	r3, #3
 800d3c6:	089b      	lsrs	r3, r3, #2
 800d3c8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	68d9      	ldr	r1, [r3, #12]
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	b2da      	uxtb	r2, r3
 800d3d2:	69fb      	ldr	r3, [r7, #28]
 800d3d4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d3da:	9300      	str	r3, [sp, #0]
 800d3dc:	4603      	mov	r3, r0
 800d3de:	6978      	ldr	r0, [r7, #20]
 800d3e0:	f008 fa1c 	bl	801581c <USB_WritePacket>

    ep->xfer_buff  += len;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	68da      	ldr	r2, [r3, #12]
 800d3e8:	69fb      	ldr	r3, [r7, #28]
 800d3ea:	441a      	add	r2, r3
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	695a      	ldr	r2, [r3, #20]
 800d3f4:	69fb      	ldr	r3, [r7, #28]
 800d3f6:	441a      	add	r2, r3
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	015a      	lsls	r2, r3, #5
 800d400:	693b      	ldr	r3, [r7, #16]
 800d402:	4413      	add	r3, r2
 800d404:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d408:	699b      	ldr	r3, [r3, #24]
 800d40a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d40c:	69ba      	ldr	r2, [r7, #24]
 800d40e:	429a      	cmp	r2, r3
 800d410:	d809      	bhi.n	800d426 <PCD_WriteEmptyTxFifo+0xde>
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	695a      	ldr	r2, [r3, #20]
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d41a:	429a      	cmp	r2, r3
 800d41c:	d203      	bcs.n	800d426 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	691b      	ldr	r3, [r3, #16]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d1bf      	bne.n	800d3a6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	691a      	ldr	r2, [r3, #16]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	695b      	ldr	r3, [r3, #20]
 800d42e:	429a      	cmp	r2, r3
 800d430:	d811      	bhi.n	800d456 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	f003 030f 	and.w	r3, r3, #15
 800d438:	2201      	movs	r2, #1
 800d43a:	fa02 f303 	lsl.w	r3, r2, r3
 800d43e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d440:	693b      	ldr	r3, [r7, #16]
 800d442:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d446:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	43db      	mvns	r3, r3
 800d44c:	6939      	ldr	r1, [r7, #16]
 800d44e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d452:	4013      	ands	r3, r2
 800d454:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800d456:	2300      	movs	r3, #0
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3720      	adds	r7, #32
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}

0800d460 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b088      	sub	sp, #32
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
 800d468:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d470:	69fb      	ldr	r3, [r7, #28]
 800d472:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d474:	69fb      	ldr	r3, [r7, #28]
 800d476:	333c      	adds	r3, #60	@ 0x3c
 800d478:	3304      	adds	r3, #4
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	015a      	lsls	r2, r3, #5
 800d482:	69bb      	ldr	r3, [r7, #24]
 800d484:	4413      	add	r3, r2
 800d486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d48a:	689b      	ldr	r3, [r3, #8]
 800d48c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	799b      	ldrb	r3, [r3, #6]
 800d492:	2b01      	cmp	r3, #1
 800d494:	d17b      	bne.n	800d58e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	f003 0308 	and.w	r3, r3, #8
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d015      	beq.n	800d4cc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	4a61      	ldr	r2, [pc, #388]	@ (800d628 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	f240 80b9 	bls.w	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	f000 80b3 	beq.w	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	015a      	lsls	r2, r3, #5
 800d4ba:	69bb      	ldr	r3, [r7, #24]
 800d4bc:	4413      	add	r3, r2
 800d4be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d4c8:	6093      	str	r3, [r2, #8]
 800d4ca:	e0a7      	b.n	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800d4cc:	693b      	ldr	r3, [r7, #16]
 800d4ce:	f003 0320 	and.w	r3, r3, #32
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d009      	beq.n	800d4ea <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	015a      	lsls	r2, r3, #5
 800d4da:	69bb      	ldr	r3, [r7, #24]
 800d4dc:	4413      	add	r3, r2
 800d4de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	2320      	movs	r3, #32
 800d4e6:	6093      	str	r3, [r2, #8]
 800d4e8:	e098      	b.n	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800d4ea:	693b      	ldr	r3, [r7, #16]
 800d4ec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	f040 8093 	bne.w	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	4a4b      	ldr	r2, [pc, #300]	@ (800d628 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800d4fa:	4293      	cmp	r3, r2
 800d4fc:	d90f      	bls.n	800d51e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d4fe:	693b      	ldr	r3, [r7, #16]
 800d500:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d504:	2b00      	cmp	r3, #0
 800d506:	d00a      	beq.n	800d51e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	015a      	lsls	r2, r3, #5
 800d50c:	69bb      	ldr	r3, [r7, #24]
 800d50e:	4413      	add	r3, r2
 800d510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d514:	461a      	mov	r2, r3
 800d516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d51a:	6093      	str	r3, [r2, #8]
 800d51c:	e07e      	b.n	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800d51e:	683a      	ldr	r2, [r7, #0]
 800d520:	4613      	mov	r3, r2
 800d522:	00db      	lsls	r3, r3, #3
 800d524:	4413      	add	r3, r2
 800d526:	009b      	lsls	r3, r3, #2
 800d528:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d52c:	687a      	ldr	r2, [r7, #4]
 800d52e:	4413      	add	r3, r2
 800d530:	3304      	adds	r3, #4
 800d532:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	6a1a      	ldr	r2, [r3, #32]
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	0159      	lsls	r1, r3, #5
 800d53c:	69bb      	ldr	r3, [r7, #24]
 800d53e:	440b      	add	r3, r1
 800d540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d544:	691b      	ldr	r3, [r3, #16]
 800d546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d54a:	1ad2      	subs	r2, r2, r3
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d114      	bne.n	800d580 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	691b      	ldr	r3, [r3, #16]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d109      	bne.n	800d572 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	6818      	ldr	r0, [r3, #0]
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d568:	461a      	mov	r2, r3
 800d56a:	2101      	movs	r1, #1
 800d56c:	f008 fbee 	bl	8015d4c <USB_EP0_OutStart>
 800d570:	e006      	b.n	800d580 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	68da      	ldr	r2, [r3, #12]
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	695b      	ldr	r3, [r3, #20]
 800d57a:	441a      	add	r2, r3
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	b2db      	uxtb	r3, r3
 800d584:	4619      	mov	r1, r3
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f00a ff0a 	bl	80183a0 <HAL_PCD_DataOutStageCallback>
 800d58c:	e046      	b.n	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	4a26      	ldr	r2, [pc, #152]	@ (800d62c <PCD_EP_OutXfrComplete_int+0x1cc>)
 800d592:	4293      	cmp	r3, r2
 800d594:	d124      	bne.n	800d5e0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800d596:	693b      	ldr	r3, [r7, #16]
 800d598:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d00a      	beq.n	800d5b6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	015a      	lsls	r2, r3, #5
 800d5a4:	69bb      	ldr	r3, [r7, #24]
 800d5a6:	4413      	add	r3, r2
 800d5a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d5b2:	6093      	str	r3, [r2, #8]
 800d5b4:	e032      	b.n	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d5b6:	693b      	ldr	r3, [r7, #16]
 800d5b8:	f003 0320 	and.w	r3, r3, #32
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d008      	beq.n	800d5d2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	015a      	lsls	r2, r3, #5
 800d5c4:	69bb      	ldr	r3, [r7, #24]
 800d5c6:	4413      	add	r3, r2
 800d5c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5cc:	461a      	mov	r2, r3
 800d5ce:	2320      	movs	r3, #32
 800d5d0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	b2db      	uxtb	r3, r3
 800d5d6:	4619      	mov	r1, r3
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	f00a fee1 	bl	80183a0 <HAL_PCD_DataOutStageCallback>
 800d5de:	e01d      	b.n	800d61c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d114      	bne.n	800d610 <PCD_EP_OutXfrComplete_int+0x1b0>
 800d5e6:	6879      	ldr	r1, [r7, #4]
 800d5e8:	683a      	ldr	r2, [r7, #0]
 800d5ea:	4613      	mov	r3, r2
 800d5ec:	00db      	lsls	r3, r3, #3
 800d5ee:	4413      	add	r3, r2
 800d5f0:	009b      	lsls	r3, r3, #2
 800d5f2:	440b      	add	r3, r1
 800d5f4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d108      	bne.n	800d610 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6818      	ldr	r0, [r3, #0]
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d608:	461a      	mov	r2, r3
 800d60a:	2100      	movs	r1, #0
 800d60c:	f008 fb9e 	bl	8015d4c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	b2db      	uxtb	r3, r3
 800d614:	4619      	mov	r1, r3
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f00a fec2 	bl	80183a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800d61c:	2300      	movs	r3, #0
}
 800d61e:	4618      	mov	r0, r3
 800d620:	3720      	adds	r7, #32
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
 800d626:	bf00      	nop
 800d628:	4f54300a 	.word	0x4f54300a
 800d62c:	4f54310a 	.word	0x4f54310a

0800d630 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b086      	sub	sp, #24
 800d634:	af00      	add	r7, sp, #0
 800d636:	6078      	str	r0, [r7, #4]
 800d638:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d640:	697b      	ldr	r3, [r7, #20]
 800d642:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d644:	697b      	ldr	r3, [r7, #20]
 800d646:	333c      	adds	r3, #60	@ 0x3c
 800d648:	3304      	adds	r3, #4
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	015a      	lsls	r2, r3, #5
 800d652:	693b      	ldr	r3, [r7, #16]
 800d654:	4413      	add	r3, r2
 800d656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d65a:	689b      	ldr	r3, [r3, #8]
 800d65c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	4a15      	ldr	r2, [pc, #84]	@ (800d6b8 <PCD_EP_OutSetupPacket_int+0x88>)
 800d662:	4293      	cmp	r3, r2
 800d664:	d90e      	bls.n	800d684 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d009      	beq.n	800d684 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	015a      	lsls	r2, r3, #5
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	4413      	add	r3, r2
 800d678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d67c:	461a      	mov	r2, r3
 800d67e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d682:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f00a fe79 	bl	801837c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	4a0a      	ldr	r2, [pc, #40]	@ (800d6b8 <PCD_EP_OutSetupPacket_int+0x88>)
 800d68e:	4293      	cmp	r3, r2
 800d690:	d90c      	bls.n	800d6ac <PCD_EP_OutSetupPacket_int+0x7c>
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	799b      	ldrb	r3, [r3, #6]
 800d696:	2b01      	cmp	r3, #1
 800d698:	d108      	bne.n	800d6ac <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6818      	ldr	r0, [r3, #0]
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d6a4:	461a      	mov	r2, r3
 800d6a6:	2101      	movs	r1, #1
 800d6a8:	f008 fb50 	bl	8015d4c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800d6ac:	2300      	movs	r3, #0
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	3718      	adds	r7, #24
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}
 800d6b6:	bf00      	nop
 800d6b8:	4f54300a 	.word	0x4f54300a

0800d6bc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b085      	sub	sp, #20
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
 800d6c4:	460b      	mov	r3, r1
 800d6c6:	70fb      	strb	r3, [r7, #3]
 800d6c8:	4613      	mov	r3, r2
 800d6ca:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6d2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800d6d4:	78fb      	ldrb	r3, [r7, #3]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d107      	bne.n	800d6ea <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d6da:	883b      	ldrh	r3, [r7, #0]
 800d6dc:	0419      	lsls	r1, r3, #16
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	68ba      	ldr	r2, [r7, #8]
 800d6e4:	430a      	orrs	r2, r1
 800d6e6:	629a      	str	r2, [r3, #40]	@ 0x28
 800d6e8:	e028      	b.n	800d73c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6f0:	0c1b      	lsrs	r3, r3, #16
 800d6f2:	68ba      	ldr	r2, [r7, #8]
 800d6f4:	4413      	add	r3, r2
 800d6f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	73fb      	strb	r3, [r7, #15]
 800d6fc:	e00d      	b.n	800d71a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681a      	ldr	r2, [r3, #0]
 800d702:	7bfb      	ldrb	r3, [r7, #15]
 800d704:	3340      	adds	r3, #64	@ 0x40
 800d706:	009b      	lsls	r3, r3, #2
 800d708:	4413      	add	r3, r2
 800d70a:	685b      	ldr	r3, [r3, #4]
 800d70c:	0c1b      	lsrs	r3, r3, #16
 800d70e:	68ba      	ldr	r2, [r7, #8]
 800d710:	4413      	add	r3, r2
 800d712:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d714:	7bfb      	ldrb	r3, [r7, #15]
 800d716:	3301      	adds	r3, #1
 800d718:	73fb      	strb	r3, [r7, #15]
 800d71a:	7bfa      	ldrb	r2, [r7, #15]
 800d71c:	78fb      	ldrb	r3, [r7, #3]
 800d71e:	3b01      	subs	r3, #1
 800d720:	429a      	cmp	r2, r3
 800d722:	d3ec      	bcc.n	800d6fe <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d724:	883b      	ldrh	r3, [r7, #0]
 800d726:	0418      	lsls	r0, r3, #16
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	6819      	ldr	r1, [r3, #0]
 800d72c:	78fb      	ldrb	r3, [r7, #3]
 800d72e:	3b01      	subs	r3, #1
 800d730:	68ba      	ldr	r2, [r7, #8]
 800d732:	4302      	orrs	r2, r0
 800d734:	3340      	adds	r3, #64	@ 0x40
 800d736:	009b      	lsls	r3, r3, #2
 800d738:	440b      	add	r3, r1
 800d73a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d73c:	2300      	movs	r3, #0
}
 800d73e:	4618      	mov	r0, r3
 800d740:	3714      	adds	r7, #20
 800d742:	46bd      	mov	sp, r7
 800d744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d748:	4770      	bx	lr

0800d74a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d74a:	b480      	push	{r7}
 800d74c:	b083      	sub	sp, #12
 800d74e:	af00      	add	r7, sp, #0
 800d750:	6078      	str	r0, [r7, #4]
 800d752:	460b      	mov	r3, r1
 800d754:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	887a      	ldrh	r2, [r7, #2]
 800d75c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800d75e:	2300      	movs	r3, #0
}
 800d760:	4618      	mov	r0, r3
 800d762:	370c      	adds	r7, #12
 800d764:	46bd      	mov	sp, r7
 800d766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76a:	4770      	bx	lr

0800d76c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b085      	sub	sp, #20
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2201      	movs	r2, #1
 800d77e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2200      	movs	r2, #0
 800d786:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	699b      	ldr	r3, [r3, #24]
 800d78e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d79a:	4b05      	ldr	r3, [pc, #20]	@ (800d7b0 <HAL_PCDEx_ActivateLPM+0x44>)
 800d79c:	4313      	orrs	r3, r2
 800d79e:	68fa      	ldr	r2, [r7, #12]
 800d7a0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d7a2:	2300      	movs	r3, #0
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3714      	adds	r7, #20
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ae:	4770      	bx	lr
 800d7b0:	10000003 	.word	0x10000003

0800d7b4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d7b4:	b480      	push	{r7}
 800d7b6:	b083      	sub	sp, #12
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
 800d7bc:	460b      	mov	r3, r1
 800d7be:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d7c0:	bf00      	nop
 800d7c2:	370c      	adds	r7, #12
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b084      	sub	sp, #16
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d7d4:	4b19      	ldr	r3, [pc, #100]	@ (800d83c <HAL_PWREx_ConfigSupply+0x70>)
 800d7d6:	68db      	ldr	r3, [r3, #12]
 800d7d8:	f003 0304 	and.w	r3, r3, #4
 800d7dc:	2b04      	cmp	r3, #4
 800d7de:	d00a      	beq.n	800d7f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d7e0:	4b16      	ldr	r3, [pc, #88]	@ (800d83c <HAL_PWREx_ConfigSupply+0x70>)
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	f003 0307 	and.w	r3, r3, #7
 800d7e8:	687a      	ldr	r2, [r7, #4]
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d001      	beq.n	800d7f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	e01f      	b.n	800d832 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	e01d      	b.n	800d832 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d7f6:	4b11      	ldr	r3, [pc, #68]	@ (800d83c <HAL_PWREx_ConfigSupply+0x70>)
 800d7f8:	68db      	ldr	r3, [r3, #12]
 800d7fa:	f023 0207 	bic.w	r2, r3, #7
 800d7fe:	490f      	ldr	r1, [pc, #60]	@ (800d83c <HAL_PWREx_ConfigSupply+0x70>)
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	4313      	orrs	r3, r2
 800d804:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d806:	f7f8 ffd3 	bl	80067b0 <HAL_GetTick>
 800d80a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d80c:	e009      	b.n	800d822 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d80e:	f7f8 ffcf 	bl	80067b0 <HAL_GetTick>
 800d812:	4602      	mov	r2, r0
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	1ad3      	subs	r3, r2, r3
 800d818:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d81c:	d901      	bls.n	800d822 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d81e:	2301      	movs	r3, #1
 800d820:	e007      	b.n	800d832 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d822:	4b06      	ldr	r3, [pc, #24]	@ (800d83c <HAL_PWREx_ConfigSupply+0x70>)
 800d824:	685b      	ldr	r3, [r3, #4]
 800d826:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d82a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d82e:	d1ee      	bne.n	800d80e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d830:	2300      	movs	r3, #0
}
 800d832:	4618      	mov	r0, r3
 800d834:	3710      	adds	r7, #16
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}
 800d83a:	bf00      	nop
 800d83c:	58024800 	.word	0x58024800

0800d840 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d840:	b480      	push	{r7}
 800d842:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d844:	4b05      	ldr	r3, [pc, #20]	@ (800d85c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d846:	68db      	ldr	r3, [r3, #12]
 800d848:	4a04      	ldr	r2, [pc, #16]	@ (800d85c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d84a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d84e:	60d3      	str	r3, [r2, #12]
}
 800d850:	bf00      	nop
 800d852:	46bd      	mov	sp, r7
 800d854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d858:	4770      	bx	lr
 800d85a:	bf00      	nop
 800d85c:	58024800 	.word	0x58024800

0800d860 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b08c      	sub	sp, #48	@ 0x30
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d102      	bne.n	800d874 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800d86e:	2301      	movs	r3, #1
 800d870:	f000 bc48 	b.w	800e104 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	f003 0301 	and.w	r3, r3, #1
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	f000 8088 	beq.w	800d992 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d882:	4b99      	ldr	r3, [pc, #612]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d884:	691b      	ldr	r3, [r3, #16]
 800d886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d88a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d88c:	4b96      	ldr	r3, [pc, #600]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d88e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d890:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d894:	2b10      	cmp	r3, #16
 800d896:	d007      	beq.n	800d8a8 <HAL_RCC_OscConfig+0x48>
 800d898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d89a:	2b18      	cmp	r3, #24
 800d89c:	d111      	bne.n	800d8c2 <HAL_RCC_OscConfig+0x62>
 800d89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8a0:	f003 0303 	and.w	r3, r3, #3
 800d8a4:	2b02      	cmp	r3, #2
 800d8a6:	d10c      	bne.n	800d8c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d8a8:	4b8f      	ldr	r3, [pc, #572]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d06d      	beq.n	800d990 <HAL_RCC_OscConfig+0x130>
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	685b      	ldr	r3, [r3, #4]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d169      	bne.n	800d990 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800d8bc:	2301      	movs	r3, #1
 800d8be:	f000 bc21 	b.w	800e104 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	685b      	ldr	r3, [r3, #4]
 800d8c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8ca:	d106      	bne.n	800d8da <HAL_RCC_OscConfig+0x7a>
 800d8cc:	4b86      	ldr	r3, [pc, #536]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	4a85      	ldr	r2, [pc, #532]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d8d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d8d6:	6013      	str	r3, [r2, #0]
 800d8d8:	e02e      	b.n	800d938 <HAL_RCC_OscConfig+0xd8>
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d10c      	bne.n	800d8fc <HAL_RCC_OscConfig+0x9c>
 800d8e2:	4b81      	ldr	r3, [pc, #516]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	4a80      	ldr	r2, [pc, #512]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d8e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d8ec:	6013      	str	r3, [r2, #0]
 800d8ee:	4b7e      	ldr	r3, [pc, #504]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	4a7d      	ldr	r2, [pc, #500]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d8f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d8f8:	6013      	str	r3, [r2, #0]
 800d8fa:	e01d      	b.n	800d938 <HAL_RCC_OscConfig+0xd8>
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	685b      	ldr	r3, [r3, #4]
 800d900:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d904:	d10c      	bne.n	800d920 <HAL_RCC_OscConfig+0xc0>
 800d906:	4b78      	ldr	r3, [pc, #480]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	4a77      	ldr	r2, [pc, #476]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d90c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d910:	6013      	str	r3, [r2, #0]
 800d912:	4b75      	ldr	r3, [pc, #468]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	4a74      	ldr	r2, [pc, #464]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d91c:	6013      	str	r3, [r2, #0]
 800d91e:	e00b      	b.n	800d938 <HAL_RCC_OscConfig+0xd8>
 800d920:	4b71      	ldr	r3, [pc, #452]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	4a70      	ldr	r2, [pc, #448]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d926:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d92a:	6013      	str	r3, [r2, #0]
 800d92c:	4b6e      	ldr	r3, [pc, #440]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	4a6d      	ldr	r2, [pc, #436]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	685b      	ldr	r3, [r3, #4]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d013      	beq.n	800d968 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d940:	f7f8 ff36 	bl	80067b0 <HAL_GetTick>
 800d944:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d946:	e008      	b.n	800d95a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d948:	f7f8 ff32 	bl	80067b0 <HAL_GetTick>
 800d94c:	4602      	mov	r2, r0
 800d94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d950:	1ad3      	subs	r3, r2, r3
 800d952:	2b64      	cmp	r3, #100	@ 0x64
 800d954:	d901      	bls.n	800d95a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d956:	2303      	movs	r3, #3
 800d958:	e3d4      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d95a:	4b63      	ldr	r3, [pc, #396]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d962:	2b00      	cmp	r3, #0
 800d964:	d0f0      	beq.n	800d948 <HAL_RCC_OscConfig+0xe8>
 800d966:	e014      	b.n	800d992 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d968:	f7f8 ff22 	bl	80067b0 <HAL_GetTick>
 800d96c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d96e:	e008      	b.n	800d982 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d970:	f7f8 ff1e 	bl	80067b0 <HAL_GetTick>
 800d974:	4602      	mov	r2, r0
 800d976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d978:	1ad3      	subs	r3, r2, r3
 800d97a:	2b64      	cmp	r3, #100	@ 0x64
 800d97c:	d901      	bls.n	800d982 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800d97e:	2303      	movs	r3, #3
 800d980:	e3c0      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d982:	4b59      	ldr	r3, [pc, #356]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d1f0      	bne.n	800d970 <HAL_RCC_OscConfig+0x110>
 800d98e:	e000      	b.n	800d992 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	f003 0302 	and.w	r3, r3, #2
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	f000 80ca 	beq.w	800db34 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d9a0:	4b51      	ldr	r3, [pc, #324]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d9a2:	691b      	ldr	r3, [r3, #16]
 800d9a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d9a8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d9aa:	4b4f      	ldr	r3, [pc, #316]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d9ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d9b0:	6a3b      	ldr	r3, [r7, #32]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d007      	beq.n	800d9c6 <HAL_RCC_OscConfig+0x166>
 800d9b6:	6a3b      	ldr	r3, [r7, #32]
 800d9b8:	2b18      	cmp	r3, #24
 800d9ba:	d156      	bne.n	800da6a <HAL_RCC_OscConfig+0x20a>
 800d9bc:	69fb      	ldr	r3, [r7, #28]
 800d9be:	f003 0303 	and.w	r3, r3, #3
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d151      	bne.n	800da6a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d9c6:	4b48      	ldr	r3, [pc, #288]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	f003 0304 	and.w	r3, r3, #4
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d005      	beq.n	800d9de <HAL_RCC_OscConfig+0x17e>
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	68db      	ldr	r3, [r3, #12]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d101      	bne.n	800d9de <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800d9da:	2301      	movs	r3, #1
 800d9dc:	e392      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d9de:	4b42      	ldr	r3, [pc, #264]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f023 0219 	bic.w	r2, r3, #25
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	68db      	ldr	r3, [r3, #12]
 800d9ea:	493f      	ldr	r1, [pc, #252]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800d9ec:	4313      	orrs	r3, r2
 800d9ee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9f0:	f7f8 fede 	bl	80067b0 <HAL_GetTick>
 800d9f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d9f6:	e008      	b.n	800da0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d9f8:	f7f8 feda 	bl	80067b0 <HAL_GetTick>
 800d9fc:	4602      	mov	r2, r0
 800d9fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da00:	1ad3      	subs	r3, r2, r3
 800da02:	2b02      	cmp	r3, #2
 800da04:	d901      	bls.n	800da0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800da06:	2303      	movs	r3, #3
 800da08:	e37c      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da0a:	4b37      	ldr	r3, [pc, #220]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	f003 0304 	and.w	r3, r3, #4
 800da12:	2b00      	cmp	r3, #0
 800da14:	d0f0      	beq.n	800d9f8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800da16:	f7f8 fefb 	bl	8006810 <HAL_GetREVID>
 800da1a:	4603      	mov	r3, r0
 800da1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800da20:	4293      	cmp	r3, r2
 800da22:	d817      	bhi.n	800da54 <HAL_RCC_OscConfig+0x1f4>
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	691b      	ldr	r3, [r3, #16]
 800da28:	2b40      	cmp	r3, #64	@ 0x40
 800da2a:	d108      	bne.n	800da3e <HAL_RCC_OscConfig+0x1de>
 800da2c:	4b2e      	ldr	r3, [pc, #184]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da2e:	685b      	ldr	r3, [r3, #4]
 800da30:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800da34:	4a2c      	ldr	r2, [pc, #176]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800da3a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800da3c:	e07a      	b.n	800db34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800da3e:	4b2a      	ldr	r3, [pc, #168]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	691b      	ldr	r3, [r3, #16]
 800da4a:	031b      	lsls	r3, r3, #12
 800da4c:	4926      	ldr	r1, [pc, #152]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da4e:	4313      	orrs	r3, r2
 800da50:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800da52:	e06f      	b.n	800db34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800da54:	4b24      	ldr	r3, [pc, #144]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	691b      	ldr	r3, [r3, #16]
 800da60:	061b      	lsls	r3, r3, #24
 800da62:	4921      	ldr	r1, [pc, #132]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da64:	4313      	orrs	r3, r2
 800da66:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800da68:	e064      	b.n	800db34 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	68db      	ldr	r3, [r3, #12]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d047      	beq.n	800db02 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800da72:	4b1d      	ldr	r3, [pc, #116]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	f023 0219 	bic.w	r2, r3, #25
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	68db      	ldr	r3, [r3, #12]
 800da7e:	491a      	ldr	r1, [pc, #104]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800da80:	4313      	orrs	r3, r2
 800da82:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da84:	f7f8 fe94 	bl	80067b0 <HAL_GetTick>
 800da88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da8a:	e008      	b.n	800da9e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800da8c:	f7f8 fe90 	bl	80067b0 <HAL_GetTick>
 800da90:	4602      	mov	r2, r0
 800da92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da94:	1ad3      	subs	r3, r2, r3
 800da96:	2b02      	cmp	r3, #2
 800da98:	d901      	bls.n	800da9e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800da9a:	2303      	movs	r3, #3
 800da9c:	e332      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da9e:	4b12      	ldr	r3, [pc, #72]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	f003 0304 	and.w	r3, r3, #4
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d0f0      	beq.n	800da8c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800daaa:	f7f8 feb1 	bl	8006810 <HAL_GetREVID>
 800daae:	4603      	mov	r3, r0
 800dab0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800dab4:	4293      	cmp	r3, r2
 800dab6:	d819      	bhi.n	800daec <HAL_RCC_OscConfig+0x28c>
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	691b      	ldr	r3, [r3, #16]
 800dabc:	2b40      	cmp	r3, #64	@ 0x40
 800dabe:	d108      	bne.n	800dad2 <HAL_RCC_OscConfig+0x272>
 800dac0:	4b09      	ldr	r3, [pc, #36]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800dac2:	685b      	ldr	r3, [r3, #4]
 800dac4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800dac8:	4a07      	ldr	r2, [pc, #28]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800daca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dace:	6053      	str	r3, [r2, #4]
 800dad0:	e030      	b.n	800db34 <HAL_RCC_OscConfig+0x2d4>
 800dad2:	4b05      	ldr	r3, [pc, #20]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800dad4:	685b      	ldr	r3, [r3, #4]
 800dad6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	691b      	ldr	r3, [r3, #16]
 800dade:	031b      	lsls	r3, r3, #12
 800dae0:	4901      	ldr	r1, [pc, #4]	@ (800dae8 <HAL_RCC_OscConfig+0x288>)
 800dae2:	4313      	orrs	r3, r2
 800dae4:	604b      	str	r3, [r1, #4]
 800dae6:	e025      	b.n	800db34 <HAL_RCC_OscConfig+0x2d4>
 800dae8:	58024400 	.word	0x58024400
 800daec:	4b9a      	ldr	r3, [pc, #616]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	691b      	ldr	r3, [r3, #16]
 800daf8:	061b      	lsls	r3, r3, #24
 800dafa:	4997      	ldr	r1, [pc, #604]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dafc:	4313      	orrs	r3, r2
 800dafe:	604b      	str	r3, [r1, #4]
 800db00:	e018      	b.n	800db34 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800db02:	4b95      	ldr	r3, [pc, #596]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	4a94      	ldr	r2, [pc, #592]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800db08:	f023 0301 	bic.w	r3, r3, #1
 800db0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db0e:	f7f8 fe4f 	bl	80067b0 <HAL_GetTick>
 800db12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800db14:	e008      	b.n	800db28 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800db16:	f7f8 fe4b 	bl	80067b0 <HAL_GetTick>
 800db1a:	4602      	mov	r2, r0
 800db1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db1e:	1ad3      	subs	r3, r2, r3
 800db20:	2b02      	cmp	r3, #2
 800db22:	d901      	bls.n	800db28 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800db24:	2303      	movs	r3, #3
 800db26:	e2ed      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800db28:	4b8b      	ldr	r3, [pc, #556]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	f003 0304 	and.w	r3, r3, #4
 800db30:	2b00      	cmp	r3, #0
 800db32:	d1f0      	bne.n	800db16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	f003 0310 	and.w	r3, r3, #16
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	f000 80a9 	beq.w	800dc94 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800db42:	4b85      	ldr	r3, [pc, #532]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800db44:	691b      	ldr	r3, [r3, #16]
 800db46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800db4a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800db4c:	4b82      	ldr	r3, [pc, #520]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800db4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db50:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800db52:	69bb      	ldr	r3, [r7, #24]
 800db54:	2b08      	cmp	r3, #8
 800db56:	d007      	beq.n	800db68 <HAL_RCC_OscConfig+0x308>
 800db58:	69bb      	ldr	r3, [r7, #24]
 800db5a:	2b18      	cmp	r3, #24
 800db5c:	d13a      	bne.n	800dbd4 <HAL_RCC_OscConfig+0x374>
 800db5e:	697b      	ldr	r3, [r7, #20]
 800db60:	f003 0303 	and.w	r3, r3, #3
 800db64:	2b01      	cmp	r3, #1
 800db66:	d135      	bne.n	800dbd4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800db68:	4b7b      	ldr	r3, [pc, #492]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db70:	2b00      	cmp	r3, #0
 800db72:	d005      	beq.n	800db80 <HAL_RCC_OscConfig+0x320>
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	69db      	ldr	r3, [r3, #28]
 800db78:	2b80      	cmp	r3, #128	@ 0x80
 800db7a:	d001      	beq.n	800db80 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800db7c:	2301      	movs	r3, #1
 800db7e:	e2c1      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800db80:	f7f8 fe46 	bl	8006810 <HAL_GetREVID>
 800db84:	4603      	mov	r3, r0
 800db86:	f241 0203 	movw	r2, #4099	@ 0x1003
 800db8a:	4293      	cmp	r3, r2
 800db8c:	d817      	bhi.n	800dbbe <HAL_RCC_OscConfig+0x35e>
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	6a1b      	ldr	r3, [r3, #32]
 800db92:	2b20      	cmp	r3, #32
 800db94:	d108      	bne.n	800dba8 <HAL_RCC_OscConfig+0x348>
 800db96:	4b70      	ldr	r3, [pc, #448]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800db98:	685b      	ldr	r3, [r3, #4]
 800db9a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800db9e:	4a6e      	ldr	r2, [pc, #440]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dba0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800dba4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800dba6:	e075      	b.n	800dc94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dba8:	4b6b      	ldr	r3, [pc, #428]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dbaa:	685b      	ldr	r3, [r3, #4]
 800dbac:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6a1b      	ldr	r3, [r3, #32]
 800dbb4:	069b      	lsls	r3, r3, #26
 800dbb6:	4968      	ldr	r1, [pc, #416]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dbb8:	4313      	orrs	r3, r2
 800dbba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800dbbc:	e06a      	b.n	800dc94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dbbe:	4b66      	ldr	r3, [pc, #408]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dbc0:	68db      	ldr	r3, [r3, #12]
 800dbc2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	6a1b      	ldr	r3, [r3, #32]
 800dbca:	061b      	lsls	r3, r3, #24
 800dbcc:	4962      	ldr	r1, [pc, #392]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dbce:	4313      	orrs	r3, r2
 800dbd0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800dbd2:	e05f      	b.n	800dc94 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	69db      	ldr	r3, [r3, #28]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d042      	beq.n	800dc62 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800dbdc:	4b5e      	ldr	r3, [pc, #376]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	4a5d      	ldr	r2, [pc, #372]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dbe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbe6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbe8:	f7f8 fde2 	bl	80067b0 <HAL_GetTick>
 800dbec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800dbee:	e008      	b.n	800dc02 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800dbf0:	f7f8 fdde 	bl	80067b0 <HAL_GetTick>
 800dbf4:	4602      	mov	r2, r0
 800dbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbf8:	1ad3      	subs	r3, r2, r3
 800dbfa:	2b02      	cmp	r3, #2
 800dbfc:	d901      	bls.n	800dc02 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800dbfe:	2303      	movs	r3, #3
 800dc00:	e280      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800dc02:	4b55      	ldr	r3, [pc, #340]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d0f0      	beq.n	800dbf0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dc0e:	f7f8 fdff 	bl	8006810 <HAL_GetREVID>
 800dc12:	4603      	mov	r3, r0
 800dc14:	f241 0203 	movw	r2, #4099	@ 0x1003
 800dc18:	4293      	cmp	r3, r2
 800dc1a:	d817      	bhi.n	800dc4c <HAL_RCC_OscConfig+0x3ec>
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	6a1b      	ldr	r3, [r3, #32]
 800dc20:	2b20      	cmp	r3, #32
 800dc22:	d108      	bne.n	800dc36 <HAL_RCC_OscConfig+0x3d6>
 800dc24:	4b4c      	ldr	r3, [pc, #304]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc26:	685b      	ldr	r3, [r3, #4]
 800dc28:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800dc2c:	4a4a      	ldr	r2, [pc, #296]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800dc32:	6053      	str	r3, [r2, #4]
 800dc34:	e02e      	b.n	800dc94 <HAL_RCC_OscConfig+0x434>
 800dc36:	4b48      	ldr	r3, [pc, #288]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc38:	685b      	ldr	r3, [r3, #4]
 800dc3a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	6a1b      	ldr	r3, [r3, #32]
 800dc42:	069b      	lsls	r3, r3, #26
 800dc44:	4944      	ldr	r1, [pc, #272]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc46:	4313      	orrs	r3, r2
 800dc48:	604b      	str	r3, [r1, #4]
 800dc4a:	e023      	b.n	800dc94 <HAL_RCC_OscConfig+0x434>
 800dc4c:	4b42      	ldr	r3, [pc, #264]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc4e:	68db      	ldr	r3, [r3, #12]
 800dc50:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	6a1b      	ldr	r3, [r3, #32]
 800dc58:	061b      	lsls	r3, r3, #24
 800dc5a:	493f      	ldr	r1, [pc, #252]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	60cb      	str	r3, [r1, #12]
 800dc60:	e018      	b.n	800dc94 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800dc62:	4b3d      	ldr	r3, [pc, #244]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	4a3c      	ldr	r2, [pc, #240]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dc6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc6e:	f7f8 fd9f 	bl	80067b0 <HAL_GetTick>
 800dc72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dc74:	e008      	b.n	800dc88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800dc76:	f7f8 fd9b 	bl	80067b0 <HAL_GetTick>
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc7e:	1ad3      	subs	r3, r2, r3
 800dc80:	2b02      	cmp	r3, #2
 800dc82:	d901      	bls.n	800dc88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800dc84:	2303      	movs	r3, #3
 800dc86:	e23d      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dc88:	4b33      	ldr	r3, [pc, #204]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d1f0      	bne.n	800dc76 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	f003 0308 	and.w	r3, r3, #8
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d036      	beq.n	800dd0e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	695b      	ldr	r3, [r3, #20]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d019      	beq.n	800dcdc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dca8:	4b2b      	ldr	r3, [pc, #172]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dcaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcac:	4a2a      	ldr	r2, [pc, #168]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dcae:	f043 0301 	orr.w	r3, r3, #1
 800dcb2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dcb4:	f7f8 fd7c 	bl	80067b0 <HAL_GetTick>
 800dcb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800dcba:	e008      	b.n	800dcce <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dcbc:	f7f8 fd78 	bl	80067b0 <HAL_GetTick>
 800dcc0:	4602      	mov	r2, r0
 800dcc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcc4:	1ad3      	subs	r3, r2, r3
 800dcc6:	2b02      	cmp	r3, #2
 800dcc8:	d901      	bls.n	800dcce <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800dcca:	2303      	movs	r3, #3
 800dccc:	e21a      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800dcce:	4b22      	ldr	r3, [pc, #136]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dcd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcd2:	f003 0302 	and.w	r3, r3, #2
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d0f0      	beq.n	800dcbc <HAL_RCC_OscConfig+0x45c>
 800dcda:	e018      	b.n	800dd0e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dcdc:	4b1e      	ldr	r3, [pc, #120]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dcde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dce0:	4a1d      	ldr	r2, [pc, #116]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dce2:	f023 0301 	bic.w	r3, r3, #1
 800dce6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dce8:	f7f8 fd62 	bl	80067b0 <HAL_GetTick>
 800dcec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800dcee:	e008      	b.n	800dd02 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dcf0:	f7f8 fd5e 	bl	80067b0 <HAL_GetTick>
 800dcf4:	4602      	mov	r2, r0
 800dcf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf8:	1ad3      	subs	r3, r2, r3
 800dcfa:	2b02      	cmp	r3, #2
 800dcfc:	d901      	bls.n	800dd02 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800dcfe:	2303      	movs	r3, #3
 800dd00:	e200      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800dd02:	4b15      	ldr	r3, [pc, #84]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dd04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd06:	f003 0302 	and.w	r3, r3, #2
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d1f0      	bne.n	800dcf0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f003 0320 	and.w	r3, r3, #32
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d039      	beq.n	800dd8e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	699b      	ldr	r3, [r3, #24]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d01c      	beq.n	800dd5c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800dd22:	4b0d      	ldr	r3, [pc, #52]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	4a0c      	ldr	r2, [pc, #48]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dd28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dd2c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800dd2e:	f7f8 fd3f 	bl	80067b0 <HAL_GetTick>
 800dd32:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800dd34:	e008      	b.n	800dd48 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dd36:	f7f8 fd3b 	bl	80067b0 <HAL_GetTick>
 800dd3a:	4602      	mov	r2, r0
 800dd3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd3e:	1ad3      	subs	r3, r2, r3
 800dd40:	2b02      	cmp	r3, #2
 800dd42:	d901      	bls.n	800dd48 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800dd44:	2303      	movs	r3, #3
 800dd46:	e1dd      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800dd48:	4b03      	ldr	r3, [pc, #12]	@ (800dd58 <HAL_RCC_OscConfig+0x4f8>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d0f0      	beq.n	800dd36 <HAL_RCC_OscConfig+0x4d6>
 800dd54:	e01b      	b.n	800dd8e <HAL_RCC_OscConfig+0x52e>
 800dd56:	bf00      	nop
 800dd58:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800dd5c:	4b9b      	ldr	r3, [pc, #620]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4a9a      	ldr	r2, [pc, #616]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dd62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dd66:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800dd68:	f7f8 fd22 	bl	80067b0 <HAL_GetTick>
 800dd6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dd6e:	e008      	b.n	800dd82 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dd70:	f7f8 fd1e 	bl	80067b0 <HAL_GetTick>
 800dd74:	4602      	mov	r2, r0
 800dd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd78:	1ad3      	subs	r3, r2, r3
 800dd7a:	2b02      	cmp	r3, #2
 800dd7c:	d901      	bls.n	800dd82 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800dd7e:	2303      	movs	r3, #3
 800dd80:	e1c0      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dd82:	4b92      	ldr	r3, [pc, #584]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d1f0      	bne.n	800dd70 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	f003 0304 	and.w	r3, r3, #4
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	f000 8081 	beq.w	800de9e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800dd9c:	4b8c      	ldr	r3, [pc, #560]	@ (800dfd0 <HAL_RCC_OscConfig+0x770>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	4a8b      	ldr	r2, [pc, #556]	@ (800dfd0 <HAL_RCC_OscConfig+0x770>)
 800dda2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dda6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dda8:	f7f8 fd02 	bl	80067b0 <HAL_GetTick>
 800ddac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ddae:	e008      	b.n	800ddc2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ddb0:	f7f8 fcfe 	bl	80067b0 <HAL_GetTick>
 800ddb4:	4602      	mov	r2, r0
 800ddb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddb8:	1ad3      	subs	r3, r2, r3
 800ddba:	2b64      	cmp	r3, #100	@ 0x64
 800ddbc:	d901      	bls.n	800ddc2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800ddbe:	2303      	movs	r3, #3
 800ddc0:	e1a0      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ddc2:	4b83      	ldr	r3, [pc, #524]	@ (800dfd0 <HAL_RCC_OscConfig+0x770>)
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d0f0      	beq.n	800ddb0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	689b      	ldr	r3, [r3, #8]
 800ddd2:	2b01      	cmp	r3, #1
 800ddd4:	d106      	bne.n	800dde4 <HAL_RCC_OscConfig+0x584>
 800ddd6:	4b7d      	ldr	r3, [pc, #500]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800ddd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddda:	4a7c      	ldr	r2, [pc, #496]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dddc:	f043 0301 	orr.w	r3, r3, #1
 800dde0:	6713      	str	r3, [r2, #112]	@ 0x70
 800dde2:	e02d      	b.n	800de40 <HAL_RCC_OscConfig+0x5e0>
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	689b      	ldr	r3, [r3, #8]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d10c      	bne.n	800de06 <HAL_RCC_OscConfig+0x5a6>
 800ddec:	4b77      	ldr	r3, [pc, #476]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800ddee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddf0:	4a76      	ldr	r2, [pc, #472]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800ddf2:	f023 0301 	bic.w	r3, r3, #1
 800ddf6:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddf8:	4b74      	ldr	r3, [pc, #464]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800ddfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddfc:	4a73      	ldr	r2, [pc, #460]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800ddfe:	f023 0304 	bic.w	r3, r3, #4
 800de02:	6713      	str	r3, [r2, #112]	@ 0x70
 800de04:	e01c      	b.n	800de40 <HAL_RCC_OscConfig+0x5e0>
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	689b      	ldr	r3, [r3, #8]
 800de0a:	2b05      	cmp	r3, #5
 800de0c:	d10c      	bne.n	800de28 <HAL_RCC_OscConfig+0x5c8>
 800de0e:	4b6f      	ldr	r3, [pc, #444]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de12:	4a6e      	ldr	r2, [pc, #440]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de14:	f043 0304 	orr.w	r3, r3, #4
 800de18:	6713      	str	r3, [r2, #112]	@ 0x70
 800de1a:	4b6c      	ldr	r3, [pc, #432]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de1e:	4a6b      	ldr	r2, [pc, #428]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de20:	f043 0301 	orr.w	r3, r3, #1
 800de24:	6713      	str	r3, [r2, #112]	@ 0x70
 800de26:	e00b      	b.n	800de40 <HAL_RCC_OscConfig+0x5e0>
 800de28:	4b68      	ldr	r3, [pc, #416]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de2c:	4a67      	ldr	r2, [pc, #412]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de2e:	f023 0301 	bic.w	r3, r3, #1
 800de32:	6713      	str	r3, [r2, #112]	@ 0x70
 800de34:	4b65      	ldr	r3, [pc, #404]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de38:	4a64      	ldr	r2, [pc, #400]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de3a:	f023 0304 	bic.w	r3, r3, #4
 800de3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	689b      	ldr	r3, [r3, #8]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d015      	beq.n	800de74 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800de48:	f7f8 fcb2 	bl	80067b0 <HAL_GetTick>
 800de4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800de4e:	e00a      	b.n	800de66 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800de50:	f7f8 fcae 	bl	80067b0 <HAL_GetTick>
 800de54:	4602      	mov	r2, r0
 800de56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de58:	1ad3      	subs	r3, r2, r3
 800de5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de5e:	4293      	cmp	r3, r2
 800de60:	d901      	bls.n	800de66 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800de62:	2303      	movs	r3, #3
 800de64:	e14e      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800de66:	4b59      	ldr	r3, [pc, #356]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de6a:	f003 0302 	and.w	r3, r3, #2
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d0ee      	beq.n	800de50 <HAL_RCC_OscConfig+0x5f0>
 800de72:	e014      	b.n	800de9e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800de74:	f7f8 fc9c 	bl	80067b0 <HAL_GetTick>
 800de78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800de7a:	e00a      	b.n	800de92 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800de7c:	f7f8 fc98 	bl	80067b0 <HAL_GetTick>
 800de80:	4602      	mov	r2, r0
 800de82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de84:	1ad3      	subs	r3, r2, r3
 800de86:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d901      	bls.n	800de92 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800de8e:	2303      	movs	r3, #3
 800de90:	e138      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800de92:	4b4e      	ldr	r3, [pc, #312]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800de94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de96:	f003 0302 	and.w	r3, r3, #2
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d1ee      	bne.n	800de7c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	f000 812d 	beq.w	800e102 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800dea8:	4b48      	ldr	r3, [pc, #288]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800deaa:	691b      	ldr	r3, [r3, #16]
 800deac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800deb0:	2b18      	cmp	r3, #24
 800deb2:	f000 80bd 	beq.w	800e030 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800deba:	2b02      	cmp	r3, #2
 800debc:	f040 809e 	bne.w	800dffc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dec0:	4b42      	ldr	r3, [pc, #264]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	4a41      	ldr	r2, [pc, #260]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dec6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800deca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800decc:	f7f8 fc70 	bl	80067b0 <HAL_GetTick>
 800ded0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ded2:	e008      	b.n	800dee6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ded4:	f7f8 fc6c 	bl	80067b0 <HAL_GetTick>
 800ded8:	4602      	mov	r2, r0
 800deda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dedc:	1ad3      	subs	r3, r2, r3
 800dede:	2b02      	cmp	r3, #2
 800dee0:	d901      	bls.n	800dee6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800dee2:	2303      	movs	r3, #3
 800dee4:	e10e      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800dee6:	4b39      	ldr	r3, [pc, #228]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800deee:	2b00      	cmp	r3, #0
 800def0:	d1f0      	bne.n	800ded4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800def2:	4b36      	ldr	r3, [pc, #216]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800def4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800def6:	4b37      	ldr	r3, [pc, #220]	@ (800dfd4 <HAL_RCC_OscConfig+0x774>)
 800def8:	4013      	ands	r3, r2
 800defa:	687a      	ldr	r2, [r7, #4]
 800defc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800defe:	687a      	ldr	r2, [r7, #4]
 800df00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800df02:	0112      	lsls	r2, r2, #4
 800df04:	430a      	orrs	r2, r1
 800df06:	4931      	ldr	r1, [pc, #196]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df08:	4313      	orrs	r3, r2
 800df0a:	628b      	str	r3, [r1, #40]	@ 0x28
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df10:	3b01      	subs	r3, #1
 800df12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df1a:	3b01      	subs	r3, #1
 800df1c:	025b      	lsls	r3, r3, #9
 800df1e:	b29b      	uxth	r3, r3
 800df20:	431a      	orrs	r2, r3
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df26:	3b01      	subs	r3, #1
 800df28:	041b      	lsls	r3, r3, #16
 800df2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800df2e:	431a      	orrs	r2, r3
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df34:	3b01      	subs	r3, #1
 800df36:	061b      	lsls	r3, r3, #24
 800df38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800df3c:	4923      	ldr	r1, [pc, #140]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df3e:	4313      	orrs	r3, r2
 800df40:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800df42:	4b22      	ldr	r3, [pc, #136]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df46:	4a21      	ldr	r2, [pc, #132]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df48:	f023 0301 	bic.w	r3, r3, #1
 800df4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800df4e:	4b1f      	ldr	r3, [pc, #124]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df52:	4b21      	ldr	r3, [pc, #132]	@ (800dfd8 <HAL_RCC_OscConfig+0x778>)
 800df54:	4013      	ands	r3, r2
 800df56:	687a      	ldr	r2, [r7, #4]
 800df58:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800df5a:	00d2      	lsls	r2, r2, #3
 800df5c:	491b      	ldr	r1, [pc, #108]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df5e:	4313      	orrs	r3, r2
 800df60:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800df62:	4b1a      	ldr	r3, [pc, #104]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df66:	f023 020c 	bic.w	r2, r3, #12
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df6e:	4917      	ldr	r1, [pc, #92]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df70:	4313      	orrs	r3, r2
 800df72:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800df74:	4b15      	ldr	r3, [pc, #84]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df78:	f023 0202 	bic.w	r2, r3, #2
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df80:	4912      	ldr	r1, [pc, #72]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df82:	4313      	orrs	r3, r2
 800df84:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800df86:	4b11      	ldr	r3, [pc, #68]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df8a:	4a10      	ldr	r2, [pc, #64]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800df92:	4b0e      	ldr	r3, [pc, #56]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df96:	4a0d      	ldr	r2, [pc, #52]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800df98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800df9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800df9e:	4b0b      	ldr	r3, [pc, #44]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dfa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfa2:	4a0a      	ldr	r2, [pc, #40]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dfa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800dfa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800dfaa:	4b08      	ldr	r3, [pc, #32]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dfac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfae:	4a07      	ldr	r2, [pc, #28]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dfb0:	f043 0301 	orr.w	r3, r3, #1
 800dfb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dfb6:	4b05      	ldr	r3, [pc, #20]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	4a04      	ldr	r2, [pc, #16]	@ (800dfcc <HAL_RCC_OscConfig+0x76c>)
 800dfbc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dfc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfc2:	f7f8 fbf5 	bl	80067b0 <HAL_GetTick>
 800dfc6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800dfc8:	e011      	b.n	800dfee <HAL_RCC_OscConfig+0x78e>
 800dfca:	bf00      	nop
 800dfcc:	58024400 	.word	0x58024400
 800dfd0:	58024800 	.word	0x58024800
 800dfd4:	fffffc0c 	.word	0xfffffc0c
 800dfd8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dfdc:	f7f8 fbe8 	bl	80067b0 <HAL_GetTick>
 800dfe0:	4602      	mov	r2, r0
 800dfe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfe4:	1ad3      	subs	r3, r2, r3
 800dfe6:	2b02      	cmp	r3, #2
 800dfe8:	d901      	bls.n	800dfee <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800dfea:	2303      	movs	r3, #3
 800dfec:	e08a      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800dfee:	4b47      	ldr	r3, [pc, #284]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d0f0      	beq.n	800dfdc <HAL_RCC_OscConfig+0x77c>
 800dffa:	e082      	b.n	800e102 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dffc:	4b43      	ldr	r3, [pc, #268]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	4a42      	ldr	r2, [pc, #264]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e008:	f7f8 fbd2 	bl	80067b0 <HAL_GetTick>
 800e00c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e00e:	e008      	b.n	800e022 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e010:	f7f8 fbce 	bl	80067b0 <HAL_GetTick>
 800e014:	4602      	mov	r2, r0
 800e016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e018:	1ad3      	subs	r3, r2, r3
 800e01a:	2b02      	cmp	r3, #2
 800e01c:	d901      	bls.n	800e022 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800e01e:	2303      	movs	r3, #3
 800e020:	e070      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e022:	4b3a      	ldr	r3, [pc, #232]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d1f0      	bne.n	800e010 <HAL_RCC_OscConfig+0x7b0>
 800e02e:	e068      	b.n	800e102 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800e030:	4b36      	ldr	r3, [pc, #216]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e034:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800e036:	4b35      	ldr	r3, [pc, #212]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e03a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e040:	2b01      	cmp	r3, #1
 800e042:	d031      	beq.n	800e0a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e044:	693b      	ldr	r3, [r7, #16]
 800e046:	f003 0203 	and.w	r2, r3, #3
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e04e:	429a      	cmp	r2, r3
 800e050:	d12a      	bne.n	800e0a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e052:	693b      	ldr	r3, [r7, #16]
 800e054:	091b      	lsrs	r3, r3, #4
 800e056:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e05e:	429a      	cmp	r2, r3
 800e060:	d122      	bne.n	800e0a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e06c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e06e:	429a      	cmp	r2, r3
 800e070:	d11a      	bne.n	800e0a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	0a5b      	lsrs	r3, r3, #9
 800e076:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e07e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e080:	429a      	cmp	r2, r3
 800e082:	d111      	bne.n	800e0a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	0c1b      	lsrs	r3, r3, #16
 800e088:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e090:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e092:	429a      	cmp	r2, r3
 800e094:	d108      	bne.n	800e0a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	0e1b      	lsrs	r3, r3, #24
 800e09a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e0a4:	429a      	cmp	r2, r3
 800e0a6:	d001      	beq.n	800e0ac <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800e0a8:	2301      	movs	r3, #1
 800e0aa:	e02b      	b.n	800e104 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800e0ac:	4b17      	ldr	r3, [pc, #92]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e0ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0b0:	08db      	lsrs	r3, r3, #3
 800e0b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e0b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e0bc:	693a      	ldr	r2, [r7, #16]
 800e0be:	429a      	cmp	r2, r3
 800e0c0:	d01f      	beq.n	800e102 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e0c2:	4b12      	ldr	r3, [pc, #72]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e0c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0c6:	4a11      	ldr	r2, [pc, #68]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e0c8:	f023 0301 	bic.w	r3, r3, #1
 800e0cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e0ce:	f7f8 fb6f 	bl	80067b0 <HAL_GetTick>
 800e0d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e0d4:	bf00      	nop
 800e0d6:	f7f8 fb6b 	bl	80067b0 <HAL_GetTick>
 800e0da:	4602      	mov	r2, r0
 800e0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0de:	4293      	cmp	r3, r2
 800e0e0:	d0f9      	beq.n	800e0d6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e0e2:	4b0a      	ldr	r3, [pc, #40]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e0e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e0e6:	4b0a      	ldr	r3, [pc, #40]	@ (800e110 <HAL_RCC_OscConfig+0x8b0>)
 800e0e8:	4013      	ands	r3, r2
 800e0ea:	687a      	ldr	r2, [r7, #4]
 800e0ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e0ee:	00d2      	lsls	r2, r2, #3
 800e0f0:	4906      	ldr	r1, [pc, #24]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e0f2:	4313      	orrs	r3, r2
 800e0f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e0f6:	4b05      	ldr	r3, [pc, #20]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e0f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0fa:	4a04      	ldr	r2, [pc, #16]	@ (800e10c <HAL_RCC_OscConfig+0x8ac>)
 800e0fc:	f043 0301 	orr.w	r3, r3, #1
 800e100:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e102:	2300      	movs	r3, #0
}
 800e104:	4618      	mov	r0, r3
 800e106:	3730      	adds	r7, #48	@ 0x30
 800e108:	46bd      	mov	sp, r7
 800e10a:	bd80      	pop	{r7, pc}
 800e10c:	58024400 	.word	0x58024400
 800e110:	ffff0007 	.word	0xffff0007

0800e114 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b086      	sub	sp, #24
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d101      	bne.n	800e128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e124:	2301      	movs	r3, #1
 800e126:	e19c      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e128:	4b8a      	ldr	r3, [pc, #552]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	f003 030f 	and.w	r3, r3, #15
 800e130:	683a      	ldr	r2, [r7, #0]
 800e132:	429a      	cmp	r2, r3
 800e134:	d910      	bls.n	800e158 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e136:	4b87      	ldr	r3, [pc, #540]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	f023 020f 	bic.w	r2, r3, #15
 800e13e:	4985      	ldr	r1, [pc, #532]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	4313      	orrs	r3, r2
 800e144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e146:	4b83      	ldr	r3, [pc, #524]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f003 030f 	and.w	r3, r3, #15
 800e14e:	683a      	ldr	r2, [r7, #0]
 800e150:	429a      	cmp	r2, r3
 800e152:	d001      	beq.n	800e158 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800e154:	2301      	movs	r3, #1
 800e156:	e184      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	f003 0304 	and.w	r3, r3, #4
 800e160:	2b00      	cmp	r3, #0
 800e162:	d010      	beq.n	800e186 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	691a      	ldr	r2, [r3, #16]
 800e168:	4b7b      	ldr	r3, [pc, #492]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e16a:	699b      	ldr	r3, [r3, #24]
 800e16c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e170:	429a      	cmp	r2, r3
 800e172:	d908      	bls.n	800e186 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e174:	4b78      	ldr	r3, [pc, #480]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e176:	699b      	ldr	r3, [r3, #24]
 800e178:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	691b      	ldr	r3, [r3, #16]
 800e180:	4975      	ldr	r1, [pc, #468]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e182:	4313      	orrs	r3, r2
 800e184:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	f003 0308 	and.w	r3, r3, #8
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d010      	beq.n	800e1b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	695a      	ldr	r2, [r3, #20]
 800e196:	4b70      	ldr	r3, [pc, #448]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e198:	69db      	ldr	r3, [r3, #28]
 800e19a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e19e:	429a      	cmp	r2, r3
 800e1a0:	d908      	bls.n	800e1b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e1a2:	4b6d      	ldr	r3, [pc, #436]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e1a4:	69db      	ldr	r3, [r3, #28]
 800e1a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	695b      	ldr	r3, [r3, #20]
 800e1ae:	496a      	ldr	r1, [pc, #424]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e1b0:	4313      	orrs	r3, r2
 800e1b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	f003 0310 	and.w	r3, r3, #16
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d010      	beq.n	800e1e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	699a      	ldr	r2, [r3, #24]
 800e1c4:	4b64      	ldr	r3, [pc, #400]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e1c6:	69db      	ldr	r3, [r3, #28]
 800e1c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e1cc:	429a      	cmp	r2, r3
 800e1ce:	d908      	bls.n	800e1e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e1d0:	4b61      	ldr	r3, [pc, #388]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e1d2:	69db      	ldr	r3, [r3, #28]
 800e1d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	699b      	ldr	r3, [r3, #24]
 800e1dc:	495e      	ldr	r1, [pc, #376]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e1de:	4313      	orrs	r3, r2
 800e1e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	f003 0320 	and.w	r3, r3, #32
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d010      	beq.n	800e210 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	69da      	ldr	r2, [r3, #28]
 800e1f2:	4b59      	ldr	r3, [pc, #356]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e1f4:	6a1b      	ldr	r3, [r3, #32]
 800e1f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	d908      	bls.n	800e210 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e1fe:	4b56      	ldr	r3, [pc, #344]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e200:	6a1b      	ldr	r3, [r3, #32]
 800e202:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	69db      	ldr	r3, [r3, #28]
 800e20a:	4953      	ldr	r1, [pc, #332]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e20c:	4313      	orrs	r3, r2
 800e20e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f003 0302 	and.w	r3, r3, #2
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d010      	beq.n	800e23e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	68da      	ldr	r2, [r3, #12]
 800e220:	4b4d      	ldr	r3, [pc, #308]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e222:	699b      	ldr	r3, [r3, #24]
 800e224:	f003 030f 	and.w	r3, r3, #15
 800e228:	429a      	cmp	r2, r3
 800e22a:	d908      	bls.n	800e23e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e22c:	4b4a      	ldr	r3, [pc, #296]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e22e:	699b      	ldr	r3, [r3, #24]
 800e230:	f023 020f 	bic.w	r2, r3, #15
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	68db      	ldr	r3, [r3, #12]
 800e238:	4947      	ldr	r1, [pc, #284]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e23a:	4313      	orrs	r3, r2
 800e23c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	f003 0301 	and.w	r3, r3, #1
 800e246:	2b00      	cmp	r3, #0
 800e248:	d055      	beq.n	800e2f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800e24a:	4b43      	ldr	r3, [pc, #268]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e24c:	699b      	ldr	r3, [r3, #24]
 800e24e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	689b      	ldr	r3, [r3, #8]
 800e256:	4940      	ldr	r1, [pc, #256]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e258:	4313      	orrs	r3, r2
 800e25a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	685b      	ldr	r3, [r3, #4]
 800e260:	2b02      	cmp	r3, #2
 800e262:	d107      	bne.n	800e274 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e264:	4b3c      	ldr	r3, [pc, #240]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d121      	bne.n	800e2b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e270:	2301      	movs	r3, #1
 800e272:	e0f6      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	685b      	ldr	r3, [r3, #4]
 800e278:	2b03      	cmp	r3, #3
 800e27a:	d107      	bne.n	800e28c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e27c:	4b36      	ldr	r3, [pc, #216]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e284:	2b00      	cmp	r3, #0
 800e286:	d115      	bne.n	800e2b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e288:	2301      	movs	r3, #1
 800e28a:	e0ea      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	685b      	ldr	r3, [r3, #4]
 800e290:	2b01      	cmp	r3, #1
 800e292:	d107      	bne.n	800e2a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e294:	4b30      	ldr	r3, [pc, #192]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d109      	bne.n	800e2b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	e0de      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e2a4:	4b2c      	ldr	r3, [pc, #176]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	f003 0304 	and.w	r3, r3, #4
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d101      	bne.n	800e2b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e2b0:	2301      	movs	r3, #1
 800e2b2:	e0d6      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e2b4:	4b28      	ldr	r3, [pc, #160]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e2b6:	691b      	ldr	r3, [r3, #16]
 800e2b8:	f023 0207 	bic.w	r2, r3, #7
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	685b      	ldr	r3, [r3, #4]
 800e2c0:	4925      	ldr	r1, [pc, #148]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e2c2:	4313      	orrs	r3, r2
 800e2c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e2c6:	f7f8 fa73 	bl	80067b0 <HAL_GetTick>
 800e2ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e2cc:	e00a      	b.n	800e2e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e2ce:	f7f8 fa6f 	bl	80067b0 <HAL_GetTick>
 800e2d2:	4602      	mov	r2, r0
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	1ad3      	subs	r3, r2, r3
 800e2d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	d901      	bls.n	800e2e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800e2e0:	2303      	movs	r3, #3
 800e2e2:	e0be      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e2e4:	4b1c      	ldr	r3, [pc, #112]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e2e6:	691b      	ldr	r3, [r3, #16]
 800e2e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	685b      	ldr	r3, [r3, #4]
 800e2f0:	00db      	lsls	r3, r3, #3
 800e2f2:	429a      	cmp	r2, r3
 800e2f4:	d1eb      	bne.n	800e2ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f003 0302 	and.w	r3, r3, #2
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d010      	beq.n	800e324 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	68da      	ldr	r2, [r3, #12]
 800e306:	4b14      	ldr	r3, [pc, #80]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e308:	699b      	ldr	r3, [r3, #24]
 800e30a:	f003 030f 	and.w	r3, r3, #15
 800e30e:	429a      	cmp	r2, r3
 800e310:	d208      	bcs.n	800e324 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e312:	4b11      	ldr	r3, [pc, #68]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e314:	699b      	ldr	r3, [r3, #24]
 800e316:	f023 020f 	bic.w	r2, r3, #15
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	68db      	ldr	r3, [r3, #12]
 800e31e:	490e      	ldr	r1, [pc, #56]	@ (800e358 <HAL_RCC_ClockConfig+0x244>)
 800e320:	4313      	orrs	r3, r2
 800e322:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e324:	4b0b      	ldr	r3, [pc, #44]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	f003 030f 	and.w	r3, r3, #15
 800e32c:	683a      	ldr	r2, [r7, #0]
 800e32e:	429a      	cmp	r2, r3
 800e330:	d214      	bcs.n	800e35c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e332:	4b08      	ldr	r3, [pc, #32]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f023 020f 	bic.w	r2, r3, #15
 800e33a:	4906      	ldr	r1, [pc, #24]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	4313      	orrs	r3, r2
 800e340:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e342:	4b04      	ldr	r3, [pc, #16]	@ (800e354 <HAL_RCC_ClockConfig+0x240>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	f003 030f 	and.w	r3, r3, #15
 800e34a:	683a      	ldr	r2, [r7, #0]
 800e34c:	429a      	cmp	r2, r3
 800e34e:	d005      	beq.n	800e35c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800e350:	2301      	movs	r3, #1
 800e352:	e086      	b.n	800e462 <HAL_RCC_ClockConfig+0x34e>
 800e354:	52002000 	.word	0x52002000
 800e358:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f003 0304 	and.w	r3, r3, #4
 800e364:	2b00      	cmp	r3, #0
 800e366:	d010      	beq.n	800e38a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	691a      	ldr	r2, [r3, #16]
 800e36c:	4b3f      	ldr	r3, [pc, #252]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e36e:	699b      	ldr	r3, [r3, #24]
 800e370:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e374:	429a      	cmp	r2, r3
 800e376:	d208      	bcs.n	800e38a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e378:	4b3c      	ldr	r3, [pc, #240]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e37a:	699b      	ldr	r3, [r3, #24]
 800e37c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	691b      	ldr	r3, [r3, #16]
 800e384:	4939      	ldr	r1, [pc, #228]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e386:	4313      	orrs	r3, r2
 800e388:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	f003 0308 	and.w	r3, r3, #8
 800e392:	2b00      	cmp	r3, #0
 800e394:	d010      	beq.n	800e3b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	695a      	ldr	r2, [r3, #20]
 800e39a:	4b34      	ldr	r3, [pc, #208]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e39c:	69db      	ldr	r3, [r3, #28]
 800e39e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e3a2:	429a      	cmp	r2, r3
 800e3a4:	d208      	bcs.n	800e3b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e3a6:	4b31      	ldr	r3, [pc, #196]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e3a8:	69db      	ldr	r3, [r3, #28]
 800e3aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	695b      	ldr	r3, [r3, #20]
 800e3b2:	492e      	ldr	r1, [pc, #184]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e3b4:	4313      	orrs	r3, r2
 800e3b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	f003 0310 	and.w	r3, r3, #16
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d010      	beq.n	800e3e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	699a      	ldr	r2, [r3, #24]
 800e3c8:	4b28      	ldr	r3, [pc, #160]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e3ca:	69db      	ldr	r3, [r3, #28]
 800e3cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e3d0:	429a      	cmp	r2, r3
 800e3d2:	d208      	bcs.n	800e3e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e3d4:	4b25      	ldr	r3, [pc, #148]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e3d6:	69db      	ldr	r3, [r3, #28]
 800e3d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	699b      	ldr	r3, [r3, #24]
 800e3e0:	4922      	ldr	r1, [pc, #136]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	f003 0320 	and.w	r3, r3, #32
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d010      	beq.n	800e414 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	69da      	ldr	r2, [r3, #28]
 800e3f6:	4b1d      	ldr	r3, [pc, #116]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e3f8:	6a1b      	ldr	r3, [r3, #32]
 800e3fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e3fe:	429a      	cmp	r2, r3
 800e400:	d208      	bcs.n	800e414 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e402:	4b1a      	ldr	r3, [pc, #104]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e404:	6a1b      	ldr	r3, [r3, #32]
 800e406:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	69db      	ldr	r3, [r3, #28]
 800e40e:	4917      	ldr	r1, [pc, #92]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e410:	4313      	orrs	r3, r2
 800e412:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800e414:	f000 f834 	bl	800e480 <HAL_RCC_GetSysClockFreq>
 800e418:	4602      	mov	r2, r0
 800e41a:	4b14      	ldr	r3, [pc, #80]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e41c:	699b      	ldr	r3, [r3, #24]
 800e41e:	0a1b      	lsrs	r3, r3, #8
 800e420:	f003 030f 	and.w	r3, r3, #15
 800e424:	4912      	ldr	r1, [pc, #72]	@ (800e470 <HAL_RCC_ClockConfig+0x35c>)
 800e426:	5ccb      	ldrb	r3, [r1, r3]
 800e428:	f003 031f 	and.w	r3, r3, #31
 800e42c:	fa22 f303 	lsr.w	r3, r2, r3
 800e430:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e432:	4b0e      	ldr	r3, [pc, #56]	@ (800e46c <HAL_RCC_ClockConfig+0x358>)
 800e434:	699b      	ldr	r3, [r3, #24]
 800e436:	f003 030f 	and.w	r3, r3, #15
 800e43a:	4a0d      	ldr	r2, [pc, #52]	@ (800e470 <HAL_RCC_ClockConfig+0x35c>)
 800e43c:	5cd3      	ldrb	r3, [r2, r3]
 800e43e:	f003 031f 	and.w	r3, r3, #31
 800e442:	693a      	ldr	r2, [r7, #16]
 800e444:	fa22 f303 	lsr.w	r3, r2, r3
 800e448:	4a0a      	ldr	r2, [pc, #40]	@ (800e474 <HAL_RCC_ClockConfig+0x360>)
 800e44a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e44c:	4a0a      	ldr	r2, [pc, #40]	@ (800e478 <HAL_RCC_ClockConfig+0x364>)
 800e44e:	693b      	ldr	r3, [r7, #16]
 800e450:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800e452:	4b0a      	ldr	r3, [pc, #40]	@ (800e47c <HAL_RCC_ClockConfig+0x368>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	4618      	mov	r0, r3
 800e458:	f7f8 f960 	bl	800671c <HAL_InitTick>
 800e45c:	4603      	mov	r3, r0
 800e45e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800e460:	7bfb      	ldrb	r3, [r7, #15]
}
 800e462:	4618      	mov	r0, r3
 800e464:	3718      	adds	r7, #24
 800e466:	46bd      	mov	sp, r7
 800e468:	bd80      	pop	{r7, pc}
 800e46a:	bf00      	nop
 800e46c:	58024400 	.word	0x58024400
 800e470:	08019924 	.word	0x08019924
 800e474:	2400003c 	.word	0x2400003c
 800e478:	24000038 	.word	0x24000038
 800e47c:	24000040 	.word	0x24000040

0800e480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e480:	b480      	push	{r7}
 800e482:	b089      	sub	sp, #36	@ 0x24
 800e484:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e486:	4bb3      	ldr	r3, [pc, #716]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e488:	691b      	ldr	r3, [r3, #16]
 800e48a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e48e:	2b18      	cmp	r3, #24
 800e490:	f200 8155 	bhi.w	800e73e <HAL_RCC_GetSysClockFreq+0x2be>
 800e494:	a201      	add	r2, pc, #4	@ (adr r2, 800e49c <HAL_RCC_GetSysClockFreq+0x1c>)
 800e496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e49a:	bf00      	nop
 800e49c:	0800e501 	.word	0x0800e501
 800e4a0:	0800e73f 	.word	0x0800e73f
 800e4a4:	0800e73f 	.word	0x0800e73f
 800e4a8:	0800e73f 	.word	0x0800e73f
 800e4ac:	0800e73f 	.word	0x0800e73f
 800e4b0:	0800e73f 	.word	0x0800e73f
 800e4b4:	0800e73f 	.word	0x0800e73f
 800e4b8:	0800e73f 	.word	0x0800e73f
 800e4bc:	0800e527 	.word	0x0800e527
 800e4c0:	0800e73f 	.word	0x0800e73f
 800e4c4:	0800e73f 	.word	0x0800e73f
 800e4c8:	0800e73f 	.word	0x0800e73f
 800e4cc:	0800e73f 	.word	0x0800e73f
 800e4d0:	0800e73f 	.word	0x0800e73f
 800e4d4:	0800e73f 	.word	0x0800e73f
 800e4d8:	0800e73f 	.word	0x0800e73f
 800e4dc:	0800e52d 	.word	0x0800e52d
 800e4e0:	0800e73f 	.word	0x0800e73f
 800e4e4:	0800e73f 	.word	0x0800e73f
 800e4e8:	0800e73f 	.word	0x0800e73f
 800e4ec:	0800e73f 	.word	0x0800e73f
 800e4f0:	0800e73f 	.word	0x0800e73f
 800e4f4:	0800e73f 	.word	0x0800e73f
 800e4f8:	0800e73f 	.word	0x0800e73f
 800e4fc:	0800e533 	.word	0x0800e533
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e500:	4b94      	ldr	r3, [pc, #592]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	f003 0320 	and.w	r3, r3, #32
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d009      	beq.n	800e520 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e50c:	4b91      	ldr	r3, [pc, #580]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	08db      	lsrs	r3, r3, #3
 800e512:	f003 0303 	and.w	r3, r3, #3
 800e516:	4a90      	ldr	r2, [pc, #576]	@ (800e758 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e518:	fa22 f303 	lsr.w	r3, r2, r3
 800e51c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800e51e:	e111      	b.n	800e744 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800e520:	4b8d      	ldr	r3, [pc, #564]	@ (800e758 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e522:	61bb      	str	r3, [r7, #24]
      break;
 800e524:	e10e      	b.n	800e744 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800e526:	4b8d      	ldr	r3, [pc, #564]	@ (800e75c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e528:	61bb      	str	r3, [r7, #24]
      break;
 800e52a:	e10b      	b.n	800e744 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800e52c:	4b8c      	ldr	r3, [pc, #560]	@ (800e760 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800e52e:	61bb      	str	r3, [r7, #24]
      break;
 800e530:	e108      	b.n	800e744 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e532:	4b88      	ldr	r3, [pc, #544]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e536:	f003 0303 	and.w	r3, r3, #3
 800e53a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800e53c:	4b85      	ldr	r3, [pc, #532]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e53e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e540:	091b      	lsrs	r3, r3, #4
 800e542:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e546:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800e548:	4b82      	ldr	r3, [pc, #520]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e54a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e54c:	f003 0301 	and.w	r3, r3, #1
 800e550:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e552:	4b80      	ldr	r3, [pc, #512]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e556:	08db      	lsrs	r3, r3, #3
 800e558:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e55c:	68fa      	ldr	r2, [r7, #12]
 800e55e:	fb02 f303 	mul.w	r3, r2, r3
 800e562:	ee07 3a90 	vmov	s15, r3
 800e566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e56a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800e56e:	693b      	ldr	r3, [r7, #16]
 800e570:	2b00      	cmp	r3, #0
 800e572:	f000 80e1 	beq.w	800e738 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	2b02      	cmp	r3, #2
 800e57a:	f000 8083 	beq.w	800e684 <HAL_RCC_GetSysClockFreq+0x204>
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	2b02      	cmp	r3, #2
 800e582:	f200 80a1 	bhi.w	800e6c8 <HAL_RCC_GetSysClockFreq+0x248>
 800e586:	697b      	ldr	r3, [r7, #20]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d003      	beq.n	800e594 <HAL_RCC_GetSysClockFreq+0x114>
 800e58c:	697b      	ldr	r3, [r7, #20]
 800e58e:	2b01      	cmp	r3, #1
 800e590:	d056      	beq.n	800e640 <HAL_RCC_GetSysClockFreq+0x1c0>
 800e592:	e099      	b.n	800e6c8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e594:	4b6f      	ldr	r3, [pc, #444]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	f003 0320 	and.w	r3, r3, #32
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d02d      	beq.n	800e5fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e5a0:	4b6c      	ldr	r3, [pc, #432]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	08db      	lsrs	r3, r3, #3
 800e5a6:	f003 0303 	and.w	r3, r3, #3
 800e5aa:	4a6b      	ldr	r2, [pc, #428]	@ (800e758 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e5ac:	fa22 f303 	lsr.w	r3, r2, r3
 800e5b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	ee07 3a90 	vmov	s15, r3
 800e5b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5bc:	693b      	ldr	r3, [r7, #16]
 800e5be:	ee07 3a90 	vmov	s15, r3
 800e5c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5ca:	4b62      	ldr	r3, [pc, #392]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e5cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5d2:	ee07 3a90 	vmov	s15, r3
 800e5d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5da:	ed97 6a02 	vldr	s12, [r7, #8]
 800e5de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800e764 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e5e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800e5fa:	e087      	b.n	800e70c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5fc:	693b      	ldr	r3, [r7, #16]
 800e5fe:	ee07 3a90 	vmov	s15, r3
 800e602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e606:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800e768 <HAL_RCC_GetSysClockFreq+0x2e8>
 800e60a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e60e:	4b51      	ldr	r3, [pc, #324]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e616:	ee07 3a90 	vmov	s15, r3
 800e61a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e61e:	ed97 6a02 	vldr	s12, [r7, #8]
 800e622:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800e764 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e62a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e62e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e63a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e63e:	e065      	b.n	800e70c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e640:	693b      	ldr	r3, [r7, #16]
 800e642:	ee07 3a90 	vmov	s15, r3
 800e646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e64a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800e76c <HAL_RCC_GetSysClockFreq+0x2ec>
 800e64e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e652:	4b40      	ldr	r3, [pc, #256]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e65a:	ee07 3a90 	vmov	s15, r3
 800e65e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e662:	ed97 6a02 	vldr	s12, [r7, #8]
 800e666:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e764 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e66a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e66e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e67a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e67e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e682:	e043      	b.n	800e70c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e684:	693b      	ldr	r3, [r7, #16]
 800e686:	ee07 3a90 	vmov	s15, r3
 800e68a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e68e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800e770 <HAL_RCC_GetSysClockFreq+0x2f0>
 800e692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e696:	4b2f      	ldr	r3, [pc, #188]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e69a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e69e:	ee07 3a90 	vmov	s15, r3
 800e6a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6a6:	ed97 6a02 	vldr	s12, [r7, #8]
 800e6aa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800e764 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e6ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e6c6:	e021      	b.n	800e70c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e6c8:	693b      	ldr	r3, [r7, #16]
 800e6ca:	ee07 3a90 	vmov	s15, r3
 800e6ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6d2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e76c <HAL_RCC_GetSysClockFreq+0x2ec>
 800e6d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e6da:	4b1e      	ldr	r3, [pc, #120]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e6dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6e2:	ee07 3a90 	vmov	s15, r3
 800e6e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6ea:	ed97 6a02 	vldr	s12, [r7, #8]
 800e6ee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800e764 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e6f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e702:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e706:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e70a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800e70c:	4b11      	ldr	r3, [pc, #68]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e70e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e710:	0a5b      	lsrs	r3, r3, #9
 800e712:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e716:	3301      	adds	r3, #1
 800e718:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	ee07 3a90 	vmov	s15, r3
 800e720:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800e724:	edd7 6a07 	vldr	s13, [r7, #28]
 800e728:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e72c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e730:	ee17 3a90 	vmov	r3, s15
 800e734:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800e736:	e005      	b.n	800e744 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800e738:	2300      	movs	r3, #0
 800e73a:	61bb      	str	r3, [r7, #24]
      break;
 800e73c:	e002      	b.n	800e744 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800e73e:	4b07      	ldr	r3, [pc, #28]	@ (800e75c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e740:	61bb      	str	r3, [r7, #24]
      break;
 800e742:	bf00      	nop
  }

  return sysclockfreq;
 800e744:	69bb      	ldr	r3, [r7, #24]
}
 800e746:	4618      	mov	r0, r3
 800e748:	3724      	adds	r7, #36	@ 0x24
 800e74a:	46bd      	mov	sp, r7
 800e74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e750:	4770      	bx	lr
 800e752:	bf00      	nop
 800e754:	58024400 	.word	0x58024400
 800e758:	03d09000 	.word	0x03d09000
 800e75c:	003d0900 	.word	0x003d0900
 800e760:	017d7840 	.word	0x017d7840
 800e764:	46000000 	.word	0x46000000
 800e768:	4c742400 	.word	0x4c742400
 800e76c:	4a742400 	.word	0x4a742400
 800e770:	4bbebc20 	.word	0x4bbebc20

0800e774 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e774:	b580      	push	{r7, lr}
 800e776:	b082      	sub	sp, #8
 800e778:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800e77a:	f7ff fe81 	bl	800e480 <HAL_RCC_GetSysClockFreq>
 800e77e:	4602      	mov	r2, r0
 800e780:	4b10      	ldr	r3, [pc, #64]	@ (800e7c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800e782:	699b      	ldr	r3, [r3, #24]
 800e784:	0a1b      	lsrs	r3, r3, #8
 800e786:	f003 030f 	and.w	r3, r3, #15
 800e78a:	490f      	ldr	r1, [pc, #60]	@ (800e7c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800e78c:	5ccb      	ldrb	r3, [r1, r3]
 800e78e:	f003 031f 	and.w	r3, r3, #31
 800e792:	fa22 f303 	lsr.w	r3, r2, r3
 800e796:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e798:	4b0a      	ldr	r3, [pc, #40]	@ (800e7c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800e79a:	699b      	ldr	r3, [r3, #24]
 800e79c:	f003 030f 	and.w	r3, r3, #15
 800e7a0:	4a09      	ldr	r2, [pc, #36]	@ (800e7c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800e7a2:	5cd3      	ldrb	r3, [r2, r3]
 800e7a4:	f003 031f 	and.w	r3, r3, #31
 800e7a8:	687a      	ldr	r2, [r7, #4]
 800e7aa:	fa22 f303 	lsr.w	r3, r2, r3
 800e7ae:	4a07      	ldr	r2, [pc, #28]	@ (800e7cc <HAL_RCC_GetHCLKFreq+0x58>)
 800e7b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e7b2:	4a07      	ldr	r2, [pc, #28]	@ (800e7d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800e7b8:	4b04      	ldr	r3, [pc, #16]	@ (800e7cc <HAL_RCC_GetHCLKFreq+0x58>)
 800e7ba:	681b      	ldr	r3, [r3, #0]
}
 800e7bc:	4618      	mov	r0, r3
 800e7be:	3708      	adds	r7, #8
 800e7c0:	46bd      	mov	sp, r7
 800e7c2:	bd80      	pop	{r7, pc}
 800e7c4:	58024400 	.word	0x58024400
 800e7c8:	08019924 	.word	0x08019924
 800e7cc:	2400003c 	.word	0x2400003c
 800e7d0:	24000038 	.word	0x24000038

0800e7d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800e7d8:	f7ff ffcc 	bl	800e774 <HAL_RCC_GetHCLKFreq>
 800e7dc:	4602      	mov	r2, r0
 800e7de:	4b06      	ldr	r3, [pc, #24]	@ (800e7f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e7e0:	69db      	ldr	r3, [r3, #28]
 800e7e2:	091b      	lsrs	r3, r3, #4
 800e7e4:	f003 0307 	and.w	r3, r3, #7
 800e7e8:	4904      	ldr	r1, [pc, #16]	@ (800e7fc <HAL_RCC_GetPCLK1Freq+0x28>)
 800e7ea:	5ccb      	ldrb	r3, [r1, r3]
 800e7ec:	f003 031f 	and.w	r3, r3, #31
 800e7f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	bd80      	pop	{r7, pc}
 800e7f8:	58024400 	.word	0x58024400
 800e7fc:	08019924 	.word	0x08019924

0800e800 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800e804:	f7ff ffb6 	bl	800e774 <HAL_RCC_GetHCLKFreq>
 800e808:	4602      	mov	r2, r0
 800e80a:	4b06      	ldr	r3, [pc, #24]	@ (800e824 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e80c:	69db      	ldr	r3, [r3, #28]
 800e80e:	0a1b      	lsrs	r3, r3, #8
 800e810:	f003 0307 	and.w	r3, r3, #7
 800e814:	4904      	ldr	r1, [pc, #16]	@ (800e828 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e816:	5ccb      	ldrb	r3, [r1, r3]
 800e818:	f003 031f 	and.w	r3, r3, #31
 800e81c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e820:	4618      	mov	r0, r3
 800e822:	bd80      	pop	{r7, pc}
 800e824:	58024400 	.word	0x58024400
 800e828:	08019924 	.word	0x08019924

0800e82c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e82c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e830:	b0ca      	sub	sp, #296	@ 0x128
 800e832:	af00      	add	r7, sp, #0
 800e834:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e838:	2300      	movs	r3, #0
 800e83a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e83e:	2300      	movs	r3, #0
 800e840:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e84c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e850:	2500      	movs	r5, #0
 800e852:	ea54 0305 	orrs.w	r3, r4, r5
 800e856:	d049      	beq.n	800e8ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e85c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e85e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e862:	d02f      	beq.n	800e8c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e864:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e868:	d828      	bhi.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e86a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e86e:	d01a      	beq.n	800e8a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e870:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e874:	d822      	bhi.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e876:	2b00      	cmp	r3, #0
 800e878:	d003      	beq.n	800e882 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e87a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e87e:	d007      	beq.n	800e890 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e880:	e01c      	b.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e882:	4bb8      	ldr	r3, [pc, #736]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e886:	4ab7      	ldr	r2, [pc, #732]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e88c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e88e:	e01a      	b.n	800e8c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e894:	3308      	adds	r3, #8
 800e896:	2102      	movs	r1, #2
 800e898:	4618      	mov	r0, r3
 800e89a:	f001 fc8f 	bl	80101bc <RCCEx_PLL2_Config>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e8a4:	e00f      	b.n	800e8c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e8a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8aa:	3328      	adds	r3, #40	@ 0x28
 800e8ac:	2102      	movs	r1, #2
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f001 fd36 	bl	8010320 <RCCEx_PLL3_Config>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e8ba:	e004      	b.n	800e8c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e8bc:	2301      	movs	r3, #1
 800e8be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e8c2:	e000      	b.n	800e8c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e8c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e8c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d10a      	bne.n	800e8e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e8ce:	4ba5      	ldr	r3, [pc, #660]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e8d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e8d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e8d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e8dc:	4aa1      	ldr	r2, [pc, #644]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e8de:	430b      	orrs	r3, r1
 800e8e0:	6513      	str	r3, [r2, #80]	@ 0x50
 800e8e2:	e003      	b.n	800e8ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e8e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e8ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e8f8:	f04f 0900 	mov.w	r9, #0
 800e8fc:	ea58 0309 	orrs.w	r3, r8, r9
 800e900:	d047      	beq.n	800e992 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e908:	2b04      	cmp	r3, #4
 800e90a:	d82a      	bhi.n	800e962 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e90c:	a201      	add	r2, pc, #4	@ (adr r2, 800e914 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e90e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e912:	bf00      	nop
 800e914:	0800e929 	.word	0x0800e929
 800e918:	0800e937 	.word	0x0800e937
 800e91c:	0800e94d 	.word	0x0800e94d
 800e920:	0800e96b 	.word	0x0800e96b
 800e924:	0800e96b 	.word	0x0800e96b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e928:	4b8e      	ldr	r3, [pc, #568]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e92a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e92c:	4a8d      	ldr	r2, [pc, #564]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e92e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e932:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e934:	e01a      	b.n	800e96c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e93a:	3308      	adds	r3, #8
 800e93c:	2100      	movs	r1, #0
 800e93e:	4618      	mov	r0, r3
 800e940:	f001 fc3c 	bl	80101bc <RCCEx_PLL2_Config>
 800e944:	4603      	mov	r3, r0
 800e946:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e94a:	e00f      	b.n	800e96c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e94c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e950:	3328      	adds	r3, #40	@ 0x28
 800e952:	2100      	movs	r1, #0
 800e954:	4618      	mov	r0, r3
 800e956:	f001 fce3 	bl	8010320 <RCCEx_PLL3_Config>
 800e95a:	4603      	mov	r3, r0
 800e95c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e960:	e004      	b.n	800e96c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e962:	2301      	movs	r3, #1
 800e964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e968:	e000      	b.n	800e96c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e96a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e96c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e970:	2b00      	cmp	r3, #0
 800e972:	d10a      	bne.n	800e98a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e974:	4b7b      	ldr	r3, [pc, #492]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e978:	f023 0107 	bic.w	r1, r3, #7
 800e97c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e982:	4a78      	ldr	r2, [pc, #480]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e984:	430b      	orrs	r3, r1
 800e986:	6513      	str	r3, [r2, #80]	@ 0x50
 800e988:	e003      	b.n	800e992 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e98a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e98e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800e992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800e99e:	f04f 0b00 	mov.w	fp, #0
 800e9a2:	ea5a 030b 	orrs.w	r3, sl, fp
 800e9a6:	d04c      	beq.n	800ea42 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800e9a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e9ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e9b2:	d030      	beq.n	800ea16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800e9b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e9b8:	d829      	bhi.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e9ba:	2bc0      	cmp	r3, #192	@ 0xc0
 800e9bc:	d02d      	beq.n	800ea1a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800e9be:	2bc0      	cmp	r3, #192	@ 0xc0
 800e9c0:	d825      	bhi.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e9c2:	2b80      	cmp	r3, #128	@ 0x80
 800e9c4:	d018      	beq.n	800e9f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800e9c6:	2b80      	cmp	r3, #128	@ 0x80
 800e9c8:	d821      	bhi.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d002      	beq.n	800e9d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800e9ce:	2b40      	cmp	r3, #64	@ 0x40
 800e9d0:	d007      	beq.n	800e9e2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800e9d2:	e01c      	b.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e9d4:	4b63      	ldr	r3, [pc, #396]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9d8:	4a62      	ldr	r2, [pc, #392]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e9da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e9de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e9e0:	e01c      	b.n	800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e9e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9e6:	3308      	adds	r3, #8
 800e9e8:	2100      	movs	r1, #0
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	f001 fbe6 	bl	80101bc <RCCEx_PLL2_Config>
 800e9f0:	4603      	mov	r3, r0
 800e9f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e9f6:	e011      	b.n	800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e9f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9fc:	3328      	adds	r3, #40	@ 0x28
 800e9fe:	2100      	movs	r1, #0
 800ea00:	4618      	mov	r0, r3
 800ea02:	f001 fc8d 	bl	8010320 <RCCEx_PLL3_Config>
 800ea06:	4603      	mov	r3, r0
 800ea08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ea0c:	e006      	b.n	800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea0e:	2301      	movs	r3, #1
 800ea10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ea14:	e002      	b.n	800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ea16:	bf00      	nop
 800ea18:	e000      	b.n	800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ea1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d10a      	bne.n	800ea3a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800ea24:	4b4f      	ldr	r3, [pc, #316]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea28:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800ea2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea32:	4a4c      	ldr	r2, [pc, #304]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea34:	430b      	orrs	r3, r1
 800ea36:	6513      	str	r3, [r2, #80]	@ 0x50
 800ea38:	e003      	b.n	800ea42 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ea42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea4a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800ea4e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800ea52:	2300      	movs	r3, #0
 800ea54:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800ea58:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800ea5c:	460b      	mov	r3, r1
 800ea5e:	4313      	orrs	r3, r2
 800ea60:	d053      	beq.n	800eb0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800ea62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ea6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ea6e:	d035      	beq.n	800eadc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800ea70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ea74:	d82e      	bhi.n	800ead4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ea76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ea7a:	d031      	beq.n	800eae0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800ea7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ea80:	d828      	bhi.n	800ead4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ea82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ea86:	d01a      	beq.n	800eabe <HAL_RCCEx_PeriphCLKConfig+0x292>
 800ea88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ea8c:	d822      	bhi.n	800ead4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d003      	beq.n	800ea9a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800ea92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ea96:	d007      	beq.n	800eaa8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800ea98:	e01c      	b.n	800ead4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ea9a:	4b32      	ldr	r3, [pc, #200]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea9e:	4a31      	ldr	r2, [pc, #196]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eaa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eaa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eaa6:	e01c      	b.n	800eae2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eaa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaac:	3308      	adds	r3, #8
 800eaae:	2100      	movs	r1, #0
 800eab0:	4618      	mov	r0, r3
 800eab2:	f001 fb83 	bl	80101bc <RCCEx_PLL2_Config>
 800eab6:	4603      	mov	r3, r0
 800eab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800eabc:	e011      	b.n	800eae2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800eabe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eac2:	3328      	adds	r3, #40	@ 0x28
 800eac4:	2100      	movs	r1, #0
 800eac6:	4618      	mov	r0, r3
 800eac8:	f001 fc2a 	bl	8010320 <RCCEx_PLL3_Config>
 800eacc:	4603      	mov	r3, r0
 800eace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ead2:	e006      	b.n	800eae2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ead4:	2301      	movs	r3, #1
 800ead6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eada:	e002      	b.n	800eae2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800eadc:	bf00      	nop
 800eade:	e000      	b.n	800eae2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800eae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d10b      	bne.n	800eb02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800eaea:	4b1e      	ldr	r3, [pc, #120]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eaec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eaee:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800eaf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaf6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800eafa:	4a1a      	ldr	r2, [pc, #104]	@ (800eb64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eafc:	430b      	orrs	r3, r1
 800eafe:	6593      	str	r3, [r2, #88]	@ 0x58
 800eb00:	e003      	b.n	800eb0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800eb0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb12:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800eb16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800eb20:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800eb24:	460b      	mov	r3, r1
 800eb26:	4313      	orrs	r3, r2
 800eb28:	d056      	beq.n	800ebd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800eb2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb2e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800eb32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800eb36:	d038      	beq.n	800ebaa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800eb38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800eb3c:	d831      	bhi.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800eb42:	d034      	beq.n	800ebae <HAL_RCCEx_PeriphCLKConfig+0x382>
 800eb44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800eb48:	d82b      	bhi.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eb4e:	d01d      	beq.n	800eb8c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800eb50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eb54:	d825      	bhi.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d006      	beq.n	800eb68 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800eb5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eb5e:	d00a      	beq.n	800eb76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800eb60:	e01f      	b.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb62:	bf00      	nop
 800eb64:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eb68:	4ba2      	ldr	r3, [pc, #648]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb6c:	4aa1      	ldr	r2, [pc, #644]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eb72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eb74:	e01c      	b.n	800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eb76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb7a:	3308      	adds	r3, #8
 800eb7c:	2100      	movs	r1, #0
 800eb7e:	4618      	mov	r0, r3
 800eb80:	f001 fb1c 	bl	80101bc <RCCEx_PLL2_Config>
 800eb84:	4603      	mov	r3, r0
 800eb86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800eb8a:	e011      	b.n	800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800eb8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb90:	3328      	adds	r3, #40	@ 0x28
 800eb92:	2100      	movs	r1, #0
 800eb94:	4618      	mov	r0, r3
 800eb96:	f001 fbc3 	bl	8010320 <RCCEx_PLL3_Config>
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eba0:	e006      	b.n	800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800eba2:	2301      	movs	r3, #1
 800eba4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eba8:	e002      	b.n	800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ebaa:	bf00      	nop
 800ebac:	e000      	b.n	800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ebae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ebb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d10b      	bne.n	800ebd0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ebb8:	4b8e      	ldr	r3, [pc, #568]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ebba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebbc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800ebc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebc4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ebc8:	4a8a      	ldr	r2, [pc, #552]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ebca:	430b      	orrs	r3, r1
 800ebcc:	6593      	str	r3, [r2, #88]	@ 0x58
 800ebce:	e003      	b.n	800ebd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ebd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ebd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ebd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebe0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800ebe4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ebe8:	2300      	movs	r3, #0
 800ebea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ebee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800ebf2:	460b      	mov	r3, r1
 800ebf4:	4313      	orrs	r3, r2
 800ebf6:	d03a      	beq.n	800ec6e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800ebf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebfe:	2b30      	cmp	r3, #48	@ 0x30
 800ec00:	d01f      	beq.n	800ec42 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800ec02:	2b30      	cmp	r3, #48	@ 0x30
 800ec04:	d819      	bhi.n	800ec3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ec06:	2b20      	cmp	r3, #32
 800ec08:	d00c      	beq.n	800ec24 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800ec0a:	2b20      	cmp	r3, #32
 800ec0c:	d815      	bhi.n	800ec3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d019      	beq.n	800ec46 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800ec12:	2b10      	cmp	r3, #16
 800ec14:	d111      	bne.n	800ec3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ec16:	4b77      	ldr	r3, [pc, #476]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec1a:	4a76      	ldr	r2, [pc, #472]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ec20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ec22:	e011      	b.n	800ec48 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ec24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec28:	3308      	adds	r3, #8
 800ec2a:	2102      	movs	r1, #2
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f001 fac5 	bl	80101bc <RCCEx_PLL2_Config>
 800ec32:	4603      	mov	r3, r0
 800ec34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ec38:	e006      	b.n	800ec48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ec3a:	2301      	movs	r3, #1
 800ec3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ec40:	e002      	b.n	800ec48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ec42:	bf00      	nop
 800ec44:	e000      	b.n	800ec48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ec46:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d10a      	bne.n	800ec66 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ec50:	4b68      	ldr	r3, [pc, #416]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec54:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ec58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec5e:	4a65      	ldr	r2, [pc, #404]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec60:	430b      	orrs	r3, r1
 800ec62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ec64:	e003      	b.n	800ec6e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ec6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec76:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ec7a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800ec7e:	2300      	movs	r3, #0
 800ec80:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800ec84:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800ec88:	460b      	mov	r3, r1
 800ec8a:	4313      	orrs	r3, r2
 800ec8c:	d051      	beq.n	800ed32 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ec8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ec94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ec98:	d035      	beq.n	800ed06 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800ec9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ec9e:	d82e      	bhi.n	800ecfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800eca0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800eca4:	d031      	beq.n	800ed0a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800eca6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ecaa:	d828      	bhi.n	800ecfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ecac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecb0:	d01a      	beq.n	800ece8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800ecb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecb6:	d822      	bhi.n	800ecfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d003      	beq.n	800ecc4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800ecbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ecc0:	d007      	beq.n	800ecd2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ecc2:	e01c      	b.n	800ecfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ecc4:	4b4b      	ldr	r3, [pc, #300]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ecc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecc8:	4a4a      	ldr	r2, [pc, #296]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ecca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ecce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ecd0:	e01c      	b.n	800ed0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ecd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecd6:	3308      	adds	r3, #8
 800ecd8:	2100      	movs	r1, #0
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f001 fa6e 	bl	80101bc <RCCEx_PLL2_Config>
 800ece0:	4603      	mov	r3, r0
 800ece2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ece6:	e011      	b.n	800ed0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ece8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecec:	3328      	adds	r3, #40	@ 0x28
 800ecee:	2100      	movs	r1, #0
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f001 fb15 	bl	8010320 <RCCEx_PLL3_Config>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ecfc:	e006      	b.n	800ed0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ecfe:	2301      	movs	r3, #1
 800ed00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ed04:	e002      	b.n	800ed0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ed06:	bf00      	nop
 800ed08:	e000      	b.n	800ed0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ed0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d10a      	bne.n	800ed2a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ed14:	4b37      	ldr	r3, [pc, #220]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ed16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed18:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800ed1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed22:	4a34      	ldr	r2, [pc, #208]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ed24:	430b      	orrs	r3, r1
 800ed26:	6513      	str	r3, [r2, #80]	@ 0x50
 800ed28:	e003      	b.n	800ed32 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ed32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed3a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ed3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ed42:	2300      	movs	r3, #0
 800ed44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ed48:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800ed4c:	460b      	mov	r3, r1
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	d056      	beq.n	800ee00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ed52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ed58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ed5c:	d033      	beq.n	800edc6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800ed5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ed62:	d82c      	bhi.n	800edbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ed68:	d02f      	beq.n	800edca <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800ed6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ed6e:	d826      	bhi.n	800edbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ed74:	d02b      	beq.n	800edce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800ed76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ed7a:	d820      	bhi.n	800edbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed80:	d012      	beq.n	800eda8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800ed82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed86:	d81a      	bhi.n	800edbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d022      	beq.n	800edd2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800ed8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed90:	d115      	bne.n	800edbe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ed92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed96:	3308      	adds	r3, #8
 800ed98:	2101      	movs	r1, #1
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	f001 fa0e 	bl	80101bc <RCCEx_PLL2_Config>
 800eda0:	4603      	mov	r3, r0
 800eda2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800eda6:	e015      	b.n	800edd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eda8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edac:	3328      	adds	r3, #40	@ 0x28
 800edae:	2101      	movs	r1, #1
 800edb0:	4618      	mov	r0, r3
 800edb2:	f001 fab5 	bl	8010320 <RCCEx_PLL3_Config>
 800edb6:	4603      	mov	r3, r0
 800edb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800edbc:	e00a      	b.n	800edd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800edbe:	2301      	movs	r3, #1
 800edc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800edc4:	e006      	b.n	800edd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edc6:	bf00      	nop
 800edc8:	e004      	b.n	800edd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edca:	bf00      	nop
 800edcc:	e002      	b.n	800edd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edce:	bf00      	nop
 800edd0:	e000      	b.n	800edd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800edd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d10d      	bne.n	800edf8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800eddc:	4b05      	ldr	r3, [pc, #20]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800edde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ede0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ede4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ede8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800edea:	4a02      	ldr	r2, [pc, #8]	@ (800edf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800edec:	430b      	orrs	r3, r1
 800edee:	6513      	str	r3, [r2, #80]	@ 0x50
 800edf0:	e006      	b.n	800ee00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800edf2:	bf00      	nop
 800edf4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800edf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ee00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee08:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ee0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ee10:	2300      	movs	r3, #0
 800ee12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ee16:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800ee1a:	460b      	mov	r3, r1
 800ee1c:	4313      	orrs	r3, r2
 800ee1e:	d055      	beq.n	800eecc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ee20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee24:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ee28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee2c:	d033      	beq.n	800ee96 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800ee2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee32:	d82c      	bhi.n	800ee8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee38:	d02f      	beq.n	800ee9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800ee3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee3e:	d826      	bhi.n	800ee8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ee44:	d02b      	beq.n	800ee9e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800ee46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ee4a:	d820      	bhi.n	800ee8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee50:	d012      	beq.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800ee52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee56:	d81a      	bhi.n	800ee8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d022      	beq.n	800eea2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800ee5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ee60:	d115      	bne.n	800ee8e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ee62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee66:	3308      	adds	r3, #8
 800ee68:	2101      	movs	r1, #1
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f001 f9a6 	bl	80101bc <RCCEx_PLL2_Config>
 800ee70:	4603      	mov	r3, r0
 800ee72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ee76:	e015      	b.n	800eea4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ee78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee7c:	3328      	adds	r3, #40	@ 0x28
 800ee7e:	2101      	movs	r1, #1
 800ee80:	4618      	mov	r0, r3
 800ee82:	f001 fa4d 	bl	8010320 <RCCEx_PLL3_Config>
 800ee86:	4603      	mov	r3, r0
 800ee88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ee8c:	e00a      	b.n	800eea4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ee8e:	2301      	movs	r3, #1
 800ee90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ee94:	e006      	b.n	800eea4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ee96:	bf00      	nop
 800ee98:	e004      	b.n	800eea4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ee9a:	bf00      	nop
 800ee9c:	e002      	b.n	800eea4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ee9e:	bf00      	nop
 800eea0:	e000      	b.n	800eea4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800eea2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eea4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d10b      	bne.n	800eec4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800eeac:	4ba3      	ldr	r3, [pc, #652]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800eeae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eeb0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800eeb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eeb8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800eebc:	4a9f      	ldr	r2, [pc, #636]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800eebe:	430b      	orrs	r3, r1
 800eec0:	6593      	str	r3, [r2, #88]	@ 0x58
 800eec2:	e003      	b.n	800eecc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eec4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eec8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800eecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eed4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800eed8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800eedc:	2300      	movs	r3, #0
 800eede:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800eee2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800eee6:	460b      	mov	r3, r1
 800eee8:	4313      	orrs	r3, r2
 800eeea:	d037      	beq.n	800ef5c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800eeec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eef2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eef6:	d00e      	beq.n	800ef16 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800eef8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eefc:	d816      	bhi.n	800ef2c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d018      	beq.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800ef02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ef06:	d111      	bne.n	800ef2c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef08:	4b8c      	ldr	r3, [pc, #560]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef0c:	4a8b      	ldr	r2, [pc, #556]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ef12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ef14:	e00f      	b.n	800ef36 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ef16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef1a:	3308      	adds	r3, #8
 800ef1c:	2101      	movs	r1, #1
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f001 f94c 	bl	80101bc <RCCEx_PLL2_Config>
 800ef24:	4603      	mov	r3, r0
 800ef26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ef2a:	e004      	b.n	800ef36 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef2c:	2301      	movs	r3, #1
 800ef2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ef32:	e000      	b.n	800ef36 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800ef34:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d10a      	bne.n	800ef54 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ef3e:	4b7f      	ldr	r3, [pc, #508]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef42:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ef46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef4c:	4a7b      	ldr	r2, [pc, #492]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef4e:	430b      	orrs	r3, r1
 800ef50:	6513      	str	r3, [r2, #80]	@ 0x50
 800ef52:	e003      	b.n	800ef5c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ef5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef64:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ef68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ef72:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ef76:	460b      	mov	r3, r1
 800ef78:	4313      	orrs	r3, r2
 800ef7a:	d039      	beq.n	800eff0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ef7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef82:	2b03      	cmp	r3, #3
 800ef84:	d81c      	bhi.n	800efc0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ef86:	a201      	add	r2, pc, #4	@ (adr r2, 800ef8c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ef88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef8c:	0800efc9 	.word	0x0800efc9
 800ef90:	0800ef9d 	.word	0x0800ef9d
 800ef94:	0800efab 	.word	0x0800efab
 800ef98:	0800efc9 	.word	0x0800efc9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef9c:	4b67      	ldr	r3, [pc, #412]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efa0:	4a66      	ldr	r2, [pc, #408]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800efa6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800efa8:	e00f      	b.n	800efca <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800efaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efae:	3308      	adds	r3, #8
 800efb0:	2102      	movs	r1, #2
 800efb2:	4618      	mov	r0, r3
 800efb4:	f001 f902 	bl	80101bc <RCCEx_PLL2_Config>
 800efb8:	4603      	mov	r3, r0
 800efba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800efbe:	e004      	b.n	800efca <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800efc0:	2301      	movs	r3, #1
 800efc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800efc6:	e000      	b.n	800efca <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800efc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d10a      	bne.n	800efe8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800efd2:	4b5a      	ldr	r3, [pc, #360]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efd6:	f023 0103 	bic.w	r1, r3, #3
 800efda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800efe0:	4a56      	ldr	r2, [pc, #344]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efe2:	430b      	orrs	r3, r1
 800efe4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800efe6:	e003      	b.n	800eff0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efe8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800eff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800effc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f000:	2300      	movs	r3, #0
 800f002:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800f006:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800f00a:	460b      	mov	r3, r1
 800f00c:	4313      	orrs	r3, r2
 800f00e:	f000 809f 	beq.w	800f150 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f012:	4b4b      	ldr	r3, [pc, #300]	@ (800f140 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	4a4a      	ldr	r2, [pc, #296]	@ (800f140 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f01c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f01e:	f7f7 fbc7 	bl	80067b0 <HAL_GetTick>
 800f022:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f026:	e00b      	b.n	800f040 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f028:	f7f7 fbc2 	bl	80067b0 <HAL_GetTick>
 800f02c:	4602      	mov	r2, r0
 800f02e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f032:	1ad3      	subs	r3, r2, r3
 800f034:	2b64      	cmp	r3, #100	@ 0x64
 800f036:	d903      	bls.n	800f040 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800f038:	2303      	movs	r3, #3
 800f03a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f03e:	e005      	b.n	800f04c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f040:	4b3f      	ldr	r3, [pc, #252]	@ (800f140 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d0ed      	beq.n	800f028 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800f04c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f050:	2b00      	cmp	r3, #0
 800f052:	d179      	bne.n	800f148 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800f054:	4b39      	ldr	r3, [pc, #228]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f056:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800f058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f05c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f060:	4053      	eors	r3, r2
 800f062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f066:	2b00      	cmp	r3, #0
 800f068:	d015      	beq.n	800f096 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f06a:	4b34      	ldr	r3, [pc, #208]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f06c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f06e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f072:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800f076:	4b31      	ldr	r3, [pc, #196]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f07a:	4a30      	ldr	r2, [pc, #192]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f07c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f080:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800f082:	4b2e      	ldr	r3, [pc, #184]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f086:	4a2d      	ldr	r2, [pc, #180]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f088:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f08c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800f08e:	4a2b      	ldr	r2, [pc, #172]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f090:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800f094:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800f096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f09a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f09e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f0a2:	d118      	bne.n	800f0d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f0a4:	f7f7 fb84 	bl	80067b0 <HAL_GetTick>
 800f0a8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f0ac:	e00d      	b.n	800f0ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f0ae:	f7f7 fb7f 	bl	80067b0 <HAL_GetTick>
 800f0b2:	4602      	mov	r2, r0
 800f0b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f0b8:	1ad2      	subs	r2, r2, r3
 800f0ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 800f0be:	429a      	cmp	r2, r3
 800f0c0:	d903      	bls.n	800f0ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800f0c2:	2303      	movs	r3, #3
 800f0c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800f0c8:	e005      	b.n	800f0d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f0ca:	4b1c      	ldr	r3, [pc, #112]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f0cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f0ce:	f003 0302 	and.w	r3, r3, #2
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d0eb      	beq.n	800f0ae <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800f0d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d129      	bne.n	800f132 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f0de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f0e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f0ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f0ee:	d10e      	bne.n	800f10e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800f0f0:	4b12      	ldr	r3, [pc, #72]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f0f2:	691b      	ldr	r3, [r3, #16]
 800f0f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800f0f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f100:	091a      	lsrs	r2, r3, #4
 800f102:	4b10      	ldr	r3, [pc, #64]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800f104:	4013      	ands	r3, r2
 800f106:	4a0d      	ldr	r2, [pc, #52]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f108:	430b      	orrs	r3, r1
 800f10a:	6113      	str	r3, [r2, #16]
 800f10c:	e005      	b.n	800f11a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800f10e:	4b0b      	ldr	r3, [pc, #44]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f110:	691b      	ldr	r3, [r3, #16]
 800f112:	4a0a      	ldr	r2, [pc, #40]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f114:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f118:	6113      	str	r3, [r2, #16]
 800f11a:	4b08      	ldr	r3, [pc, #32]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f11c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800f11e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f122:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f12a:	4a04      	ldr	r2, [pc, #16]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f12c:	430b      	orrs	r3, r1
 800f12e:	6713      	str	r3, [r2, #112]	@ 0x70
 800f130:	e00e      	b.n	800f150 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f136:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800f13a:	e009      	b.n	800f150 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800f13c:	58024400 	.word	0x58024400
 800f140:	58024800 	.word	0x58024800
 800f144:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f14c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800f150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f158:	f002 0301 	and.w	r3, r2, #1
 800f15c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f160:	2300      	movs	r3, #0
 800f162:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f166:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800f16a:	460b      	mov	r3, r1
 800f16c:	4313      	orrs	r3, r2
 800f16e:	f000 8089 	beq.w	800f284 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800f172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f176:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f178:	2b28      	cmp	r3, #40	@ 0x28
 800f17a:	d86b      	bhi.n	800f254 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800f17c:	a201      	add	r2, pc, #4	@ (adr r2, 800f184 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f182:	bf00      	nop
 800f184:	0800f25d 	.word	0x0800f25d
 800f188:	0800f255 	.word	0x0800f255
 800f18c:	0800f255 	.word	0x0800f255
 800f190:	0800f255 	.word	0x0800f255
 800f194:	0800f255 	.word	0x0800f255
 800f198:	0800f255 	.word	0x0800f255
 800f19c:	0800f255 	.word	0x0800f255
 800f1a0:	0800f255 	.word	0x0800f255
 800f1a4:	0800f229 	.word	0x0800f229
 800f1a8:	0800f255 	.word	0x0800f255
 800f1ac:	0800f255 	.word	0x0800f255
 800f1b0:	0800f255 	.word	0x0800f255
 800f1b4:	0800f255 	.word	0x0800f255
 800f1b8:	0800f255 	.word	0x0800f255
 800f1bc:	0800f255 	.word	0x0800f255
 800f1c0:	0800f255 	.word	0x0800f255
 800f1c4:	0800f23f 	.word	0x0800f23f
 800f1c8:	0800f255 	.word	0x0800f255
 800f1cc:	0800f255 	.word	0x0800f255
 800f1d0:	0800f255 	.word	0x0800f255
 800f1d4:	0800f255 	.word	0x0800f255
 800f1d8:	0800f255 	.word	0x0800f255
 800f1dc:	0800f255 	.word	0x0800f255
 800f1e0:	0800f255 	.word	0x0800f255
 800f1e4:	0800f25d 	.word	0x0800f25d
 800f1e8:	0800f255 	.word	0x0800f255
 800f1ec:	0800f255 	.word	0x0800f255
 800f1f0:	0800f255 	.word	0x0800f255
 800f1f4:	0800f255 	.word	0x0800f255
 800f1f8:	0800f255 	.word	0x0800f255
 800f1fc:	0800f255 	.word	0x0800f255
 800f200:	0800f255 	.word	0x0800f255
 800f204:	0800f25d 	.word	0x0800f25d
 800f208:	0800f255 	.word	0x0800f255
 800f20c:	0800f255 	.word	0x0800f255
 800f210:	0800f255 	.word	0x0800f255
 800f214:	0800f255 	.word	0x0800f255
 800f218:	0800f255 	.word	0x0800f255
 800f21c:	0800f255 	.word	0x0800f255
 800f220:	0800f255 	.word	0x0800f255
 800f224:	0800f25d 	.word	0x0800f25d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f22c:	3308      	adds	r3, #8
 800f22e:	2101      	movs	r1, #1
 800f230:	4618      	mov	r0, r3
 800f232:	f000 ffc3 	bl	80101bc <RCCEx_PLL2_Config>
 800f236:	4603      	mov	r3, r0
 800f238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f23c:	e00f      	b.n	800f25e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f23e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f242:	3328      	adds	r3, #40	@ 0x28
 800f244:	2101      	movs	r1, #1
 800f246:	4618      	mov	r0, r3
 800f248:	f001 f86a 	bl	8010320 <RCCEx_PLL3_Config>
 800f24c:	4603      	mov	r3, r0
 800f24e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f252:	e004      	b.n	800f25e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f254:	2301      	movs	r3, #1
 800f256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f25a:	e000      	b.n	800f25e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800f25c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f25e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f262:	2b00      	cmp	r3, #0
 800f264:	d10a      	bne.n	800f27c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800f266:	4bbf      	ldr	r3, [pc, #764]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f26a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800f26e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f274:	4abb      	ldr	r2, [pc, #748]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f276:	430b      	orrs	r3, r1
 800f278:	6553      	str	r3, [r2, #84]	@ 0x54
 800f27a:	e003      	b.n	800f284 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f27c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f280:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800f284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28c:	f002 0302 	and.w	r3, r2, #2
 800f290:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f294:	2300      	movs	r3, #0
 800f296:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800f29a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800f29e:	460b      	mov	r3, r1
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	d041      	beq.n	800f328 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800f2a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f2aa:	2b05      	cmp	r3, #5
 800f2ac:	d824      	bhi.n	800f2f8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800f2ae:	a201      	add	r2, pc, #4	@ (adr r2, 800f2b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800f2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2b4:	0800f301 	.word	0x0800f301
 800f2b8:	0800f2cd 	.word	0x0800f2cd
 800f2bc:	0800f2e3 	.word	0x0800f2e3
 800f2c0:	0800f301 	.word	0x0800f301
 800f2c4:	0800f301 	.word	0x0800f301
 800f2c8:	0800f301 	.word	0x0800f301
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f2cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2d0:	3308      	adds	r3, #8
 800f2d2:	2101      	movs	r1, #1
 800f2d4:	4618      	mov	r0, r3
 800f2d6:	f000 ff71 	bl	80101bc <RCCEx_PLL2_Config>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f2e0:	e00f      	b.n	800f302 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f2e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2e6:	3328      	adds	r3, #40	@ 0x28
 800f2e8:	2101      	movs	r1, #1
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	f001 f818 	bl	8010320 <RCCEx_PLL3_Config>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f2f6:	e004      	b.n	800f302 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f2fe:	e000      	b.n	800f302 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800f300:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f306:	2b00      	cmp	r3, #0
 800f308:	d10a      	bne.n	800f320 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800f30a:	4b96      	ldr	r3, [pc, #600]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f30c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f30e:	f023 0107 	bic.w	r1, r3, #7
 800f312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f316:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f318:	4a92      	ldr	r2, [pc, #584]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f31a:	430b      	orrs	r3, r1
 800f31c:	6553      	str	r3, [r2, #84]	@ 0x54
 800f31e:	e003      	b.n	800f328 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f324:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800f328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f330:	f002 0304 	and.w	r3, r2, #4
 800f334:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f338:	2300      	movs	r3, #0
 800f33a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f33e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800f342:	460b      	mov	r3, r1
 800f344:	4313      	orrs	r3, r2
 800f346:	d044      	beq.n	800f3d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800f348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f34c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f350:	2b05      	cmp	r3, #5
 800f352:	d825      	bhi.n	800f3a0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800f354:	a201      	add	r2, pc, #4	@ (adr r2, 800f35c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800f356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f35a:	bf00      	nop
 800f35c:	0800f3a9 	.word	0x0800f3a9
 800f360:	0800f375 	.word	0x0800f375
 800f364:	0800f38b 	.word	0x0800f38b
 800f368:	0800f3a9 	.word	0x0800f3a9
 800f36c:	0800f3a9 	.word	0x0800f3a9
 800f370:	0800f3a9 	.word	0x0800f3a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f378:	3308      	adds	r3, #8
 800f37a:	2101      	movs	r1, #1
 800f37c:	4618      	mov	r0, r3
 800f37e:	f000 ff1d 	bl	80101bc <RCCEx_PLL2_Config>
 800f382:	4603      	mov	r3, r0
 800f384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f388:	e00f      	b.n	800f3aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f38a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f38e:	3328      	adds	r3, #40	@ 0x28
 800f390:	2101      	movs	r1, #1
 800f392:	4618      	mov	r0, r3
 800f394:	f000 ffc4 	bl	8010320 <RCCEx_PLL3_Config>
 800f398:	4603      	mov	r3, r0
 800f39a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f39e:	e004      	b.n	800f3aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f3a0:	2301      	movs	r3, #1
 800f3a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f3a6:	e000      	b.n	800f3aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800f3a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f3aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d10b      	bne.n	800f3ca <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800f3b2:	4b6c      	ldr	r3, [pc, #432]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f3b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3b6:	f023 0107 	bic.w	r1, r3, #7
 800f3ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f3c2:	4a68      	ldr	r2, [pc, #416]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f3c4:	430b      	orrs	r3, r1
 800f3c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800f3c8:	e003      	b.n	800f3d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800f3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3da:	f002 0320 	and.w	r3, r2, #32
 800f3de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f3e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800f3ec:	460b      	mov	r3, r1
 800f3ee:	4313      	orrs	r3, r2
 800f3f0:	d055      	beq.n	800f49e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800f3f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f3fe:	d033      	beq.n	800f468 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800f400:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f404:	d82c      	bhi.n	800f460 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f40a:	d02f      	beq.n	800f46c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800f40c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f410:	d826      	bhi.n	800f460 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f412:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f416:	d02b      	beq.n	800f470 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800f418:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f41c:	d820      	bhi.n	800f460 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f41e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f422:	d012      	beq.n	800f44a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800f424:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f428:	d81a      	bhi.n	800f460 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d022      	beq.n	800f474 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800f42e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f432:	d115      	bne.n	800f460 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f438:	3308      	adds	r3, #8
 800f43a:	2100      	movs	r1, #0
 800f43c:	4618      	mov	r0, r3
 800f43e:	f000 febd 	bl	80101bc <RCCEx_PLL2_Config>
 800f442:	4603      	mov	r3, r0
 800f444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f448:	e015      	b.n	800f476 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f44a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f44e:	3328      	adds	r3, #40	@ 0x28
 800f450:	2102      	movs	r1, #2
 800f452:	4618      	mov	r0, r3
 800f454:	f000 ff64 	bl	8010320 <RCCEx_PLL3_Config>
 800f458:	4603      	mov	r3, r0
 800f45a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f45e:	e00a      	b.n	800f476 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f460:	2301      	movs	r3, #1
 800f462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f466:	e006      	b.n	800f476 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f468:	bf00      	nop
 800f46a:	e004      	b.n	800f476 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f46c:	bf00      	nop
 800f46e:	e002      	b.n	800f476 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f470:	bf00      	nop
 800f472:	e000      	b.n	800f476 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f474:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d10b      	bne.n	800f496 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800f47e:	4b39      	ldr	r3, [pc, #228]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f482:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800f486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f48a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f48e:	4a35      	ldr	r2, [pc, #212]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f490:	430b      	orrs	r3, r1
 800f492:	6553      	str	r3, [r2, #84]	@ 0x54
 800f494:	e003      	b.n	800f49e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f49a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800f49e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800f4aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f4b4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800f4b8:	460b      	mov	r3, r1
 800f4ba:	4313      	orrs	r3, r2
 800f4bc:	d058      	beq.n	800f570 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800f4be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f4c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800f4ca:	d033      	beq.n	800f534 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800f4cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800f4d0:	d82c      	bhi.n	800f52c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f4d6:	d02f      	beq.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800f4d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f4dc:	d826      	bhi.n	800f52c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f4e2:	d02b      	beq.n	800f53c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800f4e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f4e8:	d820      	bhi.n	800f52c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f4ee:	d012      	beq.n	800f516 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800f4f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f4f4:	d81a      	bhi.n	800f52c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d022      	beq.n	800f540 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800f4fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f4fe:	d115      	bne.n	800f52c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f504:	3308      	adds	r3, #8
 800f506:	2100      	movs	r1, #0
 800f508:	4618      	mov	r0, r3
 800f50a:	f000 fe57 	bl	80101bc <RCCEx_PLL2_Config>
 800f50e:	4603      	mov	r3, r0
 800f510:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f514:	e015      	b.n	800f542 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f51a:	3328      	adds	r3, #40	@ 0x28
 800f51c:	2102      	movs	r1, #2
 800f51e:	4618      	mov	r0, r3
 800f520:	f000 fefe 	bl	8010320 <RCCEx_PLL3_Config>
 800f524:	4603      	mov	r3, r0
 800f526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f52a:	e00a      	b.n	800f542 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f52c:	2301      	movs	r3, #1
 800f52e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f532:	e006      	b.n	800f542 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f534:	bf00      	nop
 800f536:	e004      	b.n	800f542 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f538:	bf00      	nop
 800f53a:	e002      	b.n	800f542 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f53c:	bf00      	nop
 800f53e:	e000      	b.n	800f542 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f540:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f546:	2b00      	cmp	r3, #0
 800f548:	d10e      	bne.n	800f568 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800f54a:	4b06      	ldr	r3, [pc, #24]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f54c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f54e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800f552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f556:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f55a:	4a02      	ldr	r2, [pc, #8]	@ (800f564 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f55c:	430b      	orrs	r3, r1
 800f55e:	6593      	str	r3, [r2, #88]	@ 0x58
 800f560:	e006      	b.n	800f570 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800f562:	bf00      	nop
 800f564:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f568:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f56c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800f570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f578:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800f57c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f580:	2300      	movs	r3, #0
 800f582:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f586:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800f58a:	460b      	mov	r3, r1
 800f58c:	4313      	orrs	r3, r2
 800f58e:	d055      	beq.n	800f63c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800f590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f594:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f598:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800f59c:	d033      	beq.n	800f606 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800f59e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800f5a2:	d82c      	bhi.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f5a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f5a8:	d02f      	beq.n	800f60a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800f5aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f5ae:	d826      	bhi.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f5b0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800f5b4:	d02b      	beq.n	800f60e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800f5b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800f5ba:	d820      	bhi.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f5bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f5c0:	d012      	beq.n	800f5e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800f5c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f5c6:	d81a      	bhi.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d022      	beq.n	800f612 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800f5cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5d0:	d115      	bne.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f5d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5d6:	3308      	adds	r3, #8
 800f5d8:	2100      	movs	r1, #0
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f000 fdee 	bl	80101bc <RCCEx_PLL2_Config>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f5e6:	e015      	b.n	800f614 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f5e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5ec:	3328      	adds	r3, #40	@ 0x28
 800f5ee:	2102      	movs	r1, #2
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	f000 fe95 	bl	8010320 <RCCEx_PLL3_Config>
 800f5f6:	4603      	mov	r3, r0
 800f5f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f5fc:	e00a      	b.n	800f614 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f5fe:	2301      	movs	r3, #1
 800f600:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f604:	e006      	b.n	800f614 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f606:	bf00      	nop
 800f608:	e004      	b.n	800f614 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f60a:	bf00      	nop
 800f60c:	e002      	b.n	800f614 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f60e:	bf00      	nop
 800f610:	e000      	b.n	800f614 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f612:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f614:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d10b      	bne.n	800f634 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800f61c:	4ba1      	ldr	r3, [pc, #644]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f61e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f620:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800f624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f628:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f62c:	4a9d      	ldr	r2, [pc, #628]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f62e:	430b      	orrs	r3, r1
 800f630:	6593      	str	r3, [r2, #88]	@ 0x58
 800f632:	e003      	b.n	800f63c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f638:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800f63c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f644:	f002 0308 	and.w	r3, r2, #8
 800f648:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f64c:	2300      	movs	r3, #0
 800f64e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f652:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800f656:	460b      	mov	r3, r1
 800f658:	4313      	orrs	r3, r2
 800f65a:	d01e      	beq.n	800f69a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800f65c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f664:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f668:	d10c      	bne.n	800f684 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f66a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f66e:	3328      	adds	r3, #40	@ 0x28
 800f670:	2102      	movs	r1, #2
 800f672:	4618      	mov	r0, r3
 800f674:	f000 fe54 	bl	8010320 <RCCEx_PLL3_Config>
 800f678:	4603      	mov	r3, r0
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d002      	beq.n	800f684 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800f67e:	2301      	movs	r3, #1
 800f680:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800f684:	4b87      	ldr	r3, [pc, #540]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f688:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f68c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f690:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f694:	4a83      	ldr	r2, [pc, #524]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f696:	430b      	orrs	r3, r1
 800f698:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800f69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a2:	f002 0310 	and.w	r3, r2, #16
 800f6a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f6b0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800f6b4:	460b      	mov	r3, r1
 800f6b6:	4313      	orrs	r3, r2
 800f6b8:	d01e      	beq.n	800f6f8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800f6ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f6c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f6c6:	d10c      	bne.n	800f6e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f6c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6cc:	3328      	adds	r3, #40	@ 0x28
 800f6ce:	2102      	movs	r1, #2
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	f000 fe25 	bl	8010320 <RCCEx_PLL3_Config>
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d002      	beq.n	800f6e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800f6dc:	2301      	movs	r3, #1
 800f6de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800f6e2:	4b70      	ldr	r3, [pc, #448]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f6e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f6ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f6f2:	4a6c      	ldr	r2, [pc, #432]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f6f4:	430b      	orrs	r3, r1
 800f6f6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800f6f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f700:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800f704:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f708:	2300      	movs	r3, #0
 800f70a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f70e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800f712:	460b      	mov	r3, r1
 800f714:	4313      	orrs	r3, r2
 800f716:	d03e      	beq.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800f718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f71c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f720:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f724:	d022      	beq.n	800f76c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800f726:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f72a:	d81b      	bhi.n	800f764 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d003      	beq.n	800f738 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800f730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f734:	d00b      	beq.n	800f74e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800f736:	e015      	b.n	800f764 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f73c:	3308      	adds	r3, #8
 800f73e:	2100      	movs	r1, #0
 800f740:	4618      	mov	r0, r3
 800f742:	f000 fd3b 	bl	80101bc <RCCEx_PLL2_Config>
 800f746:	4603      	mov	r3, r0
 800f748:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800f74c:	e00f      	b.n	800f76e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f74e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f752:	3328      	adds	r3, #40	@ 0x28
 800f754:	2102      	movs	r1, #2
 800f756:	4618      	mov	r0, r3
 800f758:	f000 fde2 	bl	8010320 <RCCEx_PLL3_Config>
 800f75c:	4603      	mov	r3, r0
 800f75e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800f762:	e004      	b.n	800f76e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f764:	2301      	movs	r3, #1
 800f766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f76a:	e000      	b.n	800f76e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800f76c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f76e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f772:	2b00      	cmp	r3, #0
 800f774:	d10b      	bne.n	800f78e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800f776:	4b4b      	ldr	r3, [pc, #300]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f77a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800f77e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f782:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f786:	4a47      	ldr	r2, [pc, #284]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f788:	430b      	orrs	r3, r1
 800f78a:	6593      	str	r3, [r2, #88]	@ 0x58
 800f78c:	e003      	b.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f78e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800f796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800f7a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f7a8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800f7ac:	460b      	mov	r3, r1
 800f7ae:	4313      	orrs	r3, r2
 800f7b0:	d03b      	beq.n	800f82a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800f7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f7be:	d01f      	beq.n	800f800 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800f7c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f7c4:	d818      	bhi.n	800f7f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800f7c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f7ca:	d003      	beq.n	800f7d4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800f7cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f7d0:	d007      	beq.n	800f7e2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800f7d2:	e011      	b.n	800f7f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f7d4:	4b33      	ldr	r3, [pc, #204]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7d8:	4a32      	ldr	r2, [pc, #200]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f7de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800f7e0:	e00f      	b.n	800f802 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f7e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7e6:	3328      	adds	r3, #40	@ 0x28
 800f7e8:	2101      	movs	r1, #1
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	f000 fd98 	bl	8010320 <RCCEx_PLL3_Config>
 800f7f0:	4603      	mov	r3, r0
 800f7f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800f7f6:	e004      	b.n	800f802 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f7f8:	2301      	movs	r3, #1
 800f7fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f7fe:	e000      	b.n	800f802 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800f800:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f806:	2b00      	cmp	r3, #0
 800f808:	d10b      	bne.n	800f822 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f80a:	4b26      	ldr	r3, [pc, #152]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f80c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f80e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f81a:	4a22      	ldr	r2, [pc, #136]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f81c:	430b      	orrs	r3, r1
 800f81e:	6553      	str	r3, [r2, #84]	@ 0x54
 800f820:	e003      	b.n	800f82a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f826:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800f82a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f832:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800f836:	673b      	str	r3, [r7, #112]	@ 0x70
 800f838:	2300      	movs	r3, #0
 800f83a:	677b      	str	r3, [r7, #116]	@ 0x74
 800f83c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800f840:	460b      	mov	r3, r1
 800f842:	4313      	orrs	r3, r2
 800f844:	d034      	beq.n	800f8b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800f846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f84a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d003      	beq.n	800f858 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800f850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f854:	d007      	beq.n	800f866 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800f856:	e011      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f858:	4b12      	ldr	r3, [pc, #72]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f85a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f85c:	4a11      	ldr	r2, [pc, #68]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f85e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f862:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f864:	e00e      	b.n	800f884 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f86a:	3308      	adds	r3, #8
 800f86c:	2102      	movs	r1, #2
 800f86e:	4618      	mov	r0, r3
 800f870:	f000 fca4 	bl	80101bc <RCCEx_PLL2_Config>
 800f874:	4603      	mov	r3, r0
 800f876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f87a:	e003      	b.n	800f884 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800f87c:	2301      	movs	r3, #1
 800f87e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f882:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d10d      	bne.n	800f8a8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800f88c:	4b05      	ldr	r3, [pc, #20]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f88e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f890:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f89a:	4a02      	ldr	r2, [pc, #8]	@ (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f89c:	430b      	orrs	r3, r1
 800f89e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f8a0:	e006      	b.n	800f8b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800f8a2:	bf00      	nop
 800f8a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f8a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f8ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f8b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8b8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f8bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f8be:	2300      	movs	r3, #0
 800f8c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f8c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800f8c6:	460b      	mov	r3, r1
 800f8c8:	4313      	orrs	r3, r2
 800f8ca:	d00c      	beq.n	800f8e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f8cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8d0:	3328      	adds	r3, #40	@ 0x28
 800f8d2:	2102      	movs	r1, #2
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	f000 fd23 	bl	8010320 <RCCEx_PLL3_Config>
 800f8da:	4603      	mov	r3, r0
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d002      	beq.n	800f8e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f8e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ee:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f8f2:	663b      	str	r3, [r7, #96]	@ 0x60
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	667b      	str	r3, [r7, #100]	@ 0x64
 800f8f8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f8fc:	460b      	mov	r3, r1
 800f8fe:	4313      	orrs	r3, r2
 800f900:	d038      	beq.n	800f974 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f90a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f90e:	d018      	beq.n	800f942 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800f910:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f914:	d811      	bhi.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f916:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f91a:	d014      	beq.n	800f946 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800f91c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f920:	d80b      	bhi.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f922:	2b00      	cmp	r3, #0
 800f924:	d011      	beq.n	800f94a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800f926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f92a:	d106      	bne.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f92c:	4bc3      	ldr	r3, [pc, #780]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f92e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f930:	4ac2      	ldr	r2, [pc, #776]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f932:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f936:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f938:	e008      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f93a:	2301      	movs	r3, #1
 800f93c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f940:	e004      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f942:	bf00      	nop
 800f944:	e002      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f946:	bf00      	nop
 800f948:	e000      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f94a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f94c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f950:	2b00      	cmp	r3, #0
 800f952:	d10b      	bne.n	800f96c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f954:	4bb9      	ldr	r3, [pc, #740]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f958:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f95c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f964:	4ab5      	ldr	r2, [pc, #724]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f966:	430b      	orrs	r3, r1
 800f968:	6553      	str	r3, [r2, #84]	@ 0x54
 800f96a:	e003      	b.n	800f974 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f96c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f970:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f97c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f980:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f982:	2300      	movs	r3, #0
 800f984:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f986:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f98a:	460b      	mov	r3, r1
 800f98c:	4313      	orrs	r3, r2
 800f98e:	d009      	beq.n	800f9a4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f990:	4baa      	ldr	r3, [pc, #680]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f994:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f99c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f99e:	4aa7      	ldr	r2, [pc, #668]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9a0:	430b      	orrs	r3, r1
 800f9a2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800f9a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800f9b0:	653b      	str	r3, [r7, #80]	@ 0x50
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	657b      	str	r3, [r7, #84]	@ 0x54
 800f9b6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f9ba:	460b      	mov	r3, r1
 800f9bc:	4313      	orrs	r3, r2
 800f9be:	d00a      	beq.n	800f9d6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800f9c0:	4b9e      	ldr	r3, [pc, #632]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9c2:	691b      	ldr	r3, [r3, #16]
 800f9c4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800f9c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9cc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f9d0:	4a9a      	ldr	r2, [pc, #616]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9d2:	430b      	orrs	r3, r1
 800f9d4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9de:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f9e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f9e8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f9ec:	460b      	mov	r3, r1
 800f9ee:	4313      	orrs	r3, r2
 800f9f0:	d009      	beq.n	800fa06 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f9f2:	4b92      	ldr	r3, [pc, #584]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9f6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f9fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa00:	4a8e      	ldr	r2, [pc, #568]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa02:	430b      	orrs	r3, r1
 800fa04:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800fa06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800fa12:	643b      	str	r3, [r7, #64]	@ 0x40
 800fa14:	2300      	movs	r3, #0
 800fa16:	647b      	str	r3, [r7, #68]	@ 0x44
 800fa18:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800fa1c:	460b      	mov	r3, r1
 800fa1e:	4313      	orrs	r3, r2
 800fa20:	d00e      	beq.n	800fa40 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800fa22:	4b86      	ldr	r3, [pc, #536]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa24:	691b      	ldr	r3, [r3, #16]
 800fa26:	4a85      	ldr	r2, [pc, #532]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa28:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fa2c:	6113      	str	r3, [r2, #16]
 800fa2e:	4b83      	ldr	r3, [pc, #524]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa30:	6919      	ldr	r1, [r3, #16]
 800fa32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800fa3a:	4a80      	ldr	r2, [pc, #512]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa3c:	430b      	orrs	r3, r1
 800fa3e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800fa40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa48:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800fa4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fa4e:	2300      	movs	r3, #0
 800fa50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa52:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800fa56:	460b      	mov	r3, r1
 800fa58:	4313      	orrs	r3, r2
 800fa5a:	d009      	beq.n	800fa70 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800fa5c:	4b77      	ldr	r3, [pc, #476]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa60:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fa64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa6a:	4a74      	ldr	r2, [pc, #464]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa6c:	430b      	orrs	r3, r1
 800fa6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800fa70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa78:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800fa7c:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa7e:	2300      	movs	r3, #0
 800fa80:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa82:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800fa86:	460b      	mov	r3, r1
 800fa88:	4313      	orrs	r3, r2
 800fa8a:	d00a      	beq.n	800faa2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800fa8c:	4b6b      	ldr	r3, [pc, #428]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa90:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800fa94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fa9c:	4a67      	ldr	r2, [pc, #412]	@ (800fc3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa9e:	430b      	orrs	r3, r1
 800faa0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800faa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faaa:	2100      	movs	r1, #0
 800faac:	62b9      	str	r1, [r7, #40]	@ 0x28
 800faae:	f003 0301 	and.w	r3, r3, #1
 800fab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fab4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800fab8:	460b      	mov	r3, r1
 800faba:	4313      	orrs	r3, r2
 800fabc:	d011      	beq.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fabe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fac2:	3308      	adds	r3, #8
 800fac4:	2100      	movs	r1, #0
 800fac6:	4618      	mov	r0, r3
 800fac8:	f000 fb78 	bl	80101bc <RCCEx_PLL2_Config>
 800facc:	4603      	mov	r3, r0
 800face:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fad2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d003      	beq.n	800fae2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fada:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fade:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800fae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faea:	2100      	movs	r1, #0
 800faec:	6239      	str	r1, [r7, #32]
 800faee:	f003 0302 	and.w	r3, r3, #2
 800faf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800faf4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800faf8:	460b      	mov	r3, r1
 800fafa:	4313      	orrs	r3, r2
 800fafc:	d011      	beq.n	800fb22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fafe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb02:	3308      	adds	r3, #8
 800fb04:	2101      	movs	r1, #1
 800fb06:	4618      	mov	r0, r3
 800fb08:	f000 fb58 	bl	80101bc <RCCEx_PLL2_Config>
 800fb0c:	4603      	mov	r3, r0
 800fb0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fb12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d003      	beq.n	800fb22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800fb22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb2a:	2100      	movs	r1, #0
 800fb2c:	61b9      	str	r1, [r7, #24]
 800fb2e:	f003 0304 	and.w	r3, r3, #4
 800fb32:	61fb      	str	r3, [r7, #28]
 800fb34:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800fb38:	460b      	mov	r3, r1
 800fb3a:	4313      	orrs	r3, r2
 800fb3c:	d011      	beq.n	800fb62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fb3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb42:	3308      	adds	r3, #8
 800fb44:	2102      	movs	r1, #2
 800fb46:	4618      	mov	r0, r3
 800fb48:	f000 fb38 	bl	80101bc <RCCEx_PLL2_Config>
 800fb4c:	4603      	mov	r3, r0
 800fb4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fb52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d003      	beq.n	800fb62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800fb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb6a:	2100      	movs	r1, #0
 800fb6c:	6139      	str	r1, [r7, #16]
 800fb6e:	f003 0308 	and.w	r3, r3, #8
 800fb72:	617b      	str	r3, [r7, #20]
 800fb74:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800fb78:	460b      	mov	r3, r1
 800fb7a:	4313      	orrs	r3, r2
 800fb7c:	d011      	beq.n	800fba2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fb7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb82:	3328      	adds	r3, #40	@ 0x28
 800fb84:	2100      	movs	r1, #0
 800fb86:	4618      	mov	r0, r3
 800fb88:	f000 fbca 	bl	8010320 <RCCEx_PLL3_Config>
 800fb8c:	4603      	mov	r3, r0
 800fb8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800fb92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d003      	beq.n	800fba2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800fba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbaa:	2100      	movs	r1, #0
 800fbac:	60b9      	str	r1, [r7, #8]
 800fbae:	f003 0310 	and.w	r3, r3, #16
 800fbb2:	60fb      	str	r3, [r7, #12]
 800fbb4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800fbb8:	460b      	mov	r3, r1
 800fbba:	4313      	orrs	r3, r2
 800fbbc:	d011      	beq.n	800fbe2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fbbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbc2:	3328      	adds	r3, #40	@ 0x28
 800fbc4:	2101      	movs	r1, #1
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	f000 fbaa 	bl	8010320 <RCCEx_PLL3_Config>
 800fbcc:	4603      	mov	r3, r0
 800fbce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fbd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d003      	beq.n	800fbe2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fbde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800fbe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbea:	2100      	movs	r1, #0
 800fbec:	6039      	str	r1, [r7, #0]
 800fbee:	f003 0320 	and.w	r3, r3, #32
 800fbf2:	607b      	str	r3, [r7, #4]
 800fbf4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800fbf8:	460b      	mov	r3, r1
 800fbfa:	4313      	orrs	r3, r2
 800fbfc:	d011      	beq.n	800fc22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fbfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc02:	3328      	adds	r3, #40	@ 0x28
 800fc04:	2102      	movs	r1, #2
 800fc06:	4618      	mov	r0, r3
 800fc08:	f000 fb8a 	bl	8010320 <RCCEx_PLL3_Config>
 800fc0c:	4603      	mov	r3, r0
 800fc0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fc12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d003      	beq.n	800fc22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800fc22:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d101      	bne.n	800fc2e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	e000      	b.n	800fc30 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800fc2e:	2301      	movs	r3, #1
}
 800fc30:	4618      	mov	r0, r3
 800fc32:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800fc36:	46bd      	mov	sp, r7
 800fc38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fc3c:	58024400 	.word	0x58024400

0800fc40 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800fc44:	f7fe fd96 	bl	800e774 <HAL_RCC_GetHCLKFreq>
 800fc48:	4602      	mov	r2, r0
 800fc4a:	4b06      	ldr	r3, [pc, #24]	@ (800fc64 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800fc4c:	6a1b      	ldr	r3, [r3, #32]
 800fc4e:	091b      	lsrs	r3, r3, #4
 800fc50:	f003 0307 	and.w	r3, r3, #7
 800fc54:	4904      	ldr	r1, [pc, #16]	@ (800fc68 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800fc56:	5ccb      	ldrb	r3, [r1, r3]
 800fc58:	f003 031f 	and.w	r3, r3, #31
 800fc5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800fc60:	4618      	mov	r0, r3
 800fc62:	bd80      	pop	{r7, pc}
 800fc64:	58024400 	.word	0x58024400
 800fc68:	08019924 	.word	0x08019924

0800fc6c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800fc6c:	b480      	push	{r7}
 800fc6e:	b089      	sub	sp, #36	@ 0x24
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fc74:	4ba1      	ldr	r3, [pc, #644]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc78:	f003 0303 	and.w	r3, r3, #3
 800fc7c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800fc7e:	4b9f      	ldr	r3, [pc, #636]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc82:	0b1b      	lsrs	r3, r3, #12
 800fc84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fc88:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800fc8a:	4b9c      	ldr	r3, [pc, #624]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc8e:	091b      	lsrs	r3, r3, #4
 800fc90:	f003 0301 	and.w	r3, r3, #1
 800fc94:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800fc96:	4b99      	ldr	r3, [pc, #612]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc9a:	08db      	lsrs	r3, r3, #3
 800fc9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fca0:	693a      	ldr	r2, [r7, #16]
 800fca2:	fb02 f303 	mul.w	r3, r2, r3
 800fca6:	ee07 3a90 	vmov	s15, r3
 800fcaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fcae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	f000 8111 	beq.w	800fedc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800fcba:	69bb      	ldr	r3, [r7, #24]
 800fcbc:	2b02      	cmp	r3, #2
 800fcbe:	f000 8083 	beq.w	800fdc8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800fcc2:	69bb      	ldr	r3, [r7, #24]
 800fcc4:	2b02      	cmp	r3, #2
 800fcc6:	f200 80a1 	bhi.w	800fe0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800fcca:	69bb      	ldr	r3, [r7, #24]
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d003      	beq.n	800fcd8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800fcd0:	69bb      	ldr	r3, [r7, #24]
 800fcd2:	2b01      	cmp	r3, #1
 800fcd4:	d056      	beq.n	800fd84 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800fcd6:	e099      	b.n	800fe0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fcd8:	4b88      	ldr	r3, [pc, #544]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	f003 0320 	and.w	r3, r3, #32
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d02d      	beq.n	800fd40 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fce4:	4b85      	ldr	r3, [pc, #532]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	08db      	lsrs	r3, r3, #3
 800fcea:	f003 0303 	and.w	r3, r3, #3
 800fcee:	4a84      	ldr	r2, [pc, #528]	@ (800ff00 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800fcf0:	fa22 f303 	lsr.w	r3, r2, r3
 800fcf4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fcf6:	68bb      	ldr	r3, [r7, #8]
 800fcf8:	ee07 3a90 	vmov	s15, r3
 800fcfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd00:	697b      	ldr	r3, [r7, #20]
 800fd02:	ee07 3a90 	vmov	s15, r3
 800fd06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd0e:	4b7b      	ldr	r3, [pc, #492]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd16:	ee07 3a90 	vmov	s15, r3
 800fd1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800fd22:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ff04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fd26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fd2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fd3e:	e087      	b.n	800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd40:	697b      	ldr	r3, [r7, #20]
 800fd42:	ee07 3a90 	vmov	s15, r3
 800fd46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd4a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ff08 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800fd4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd52:	4b6a      	ldr	r3, [pc, #424]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd5a:	ee07 3a90 	vmov	s15, r3
 800fd5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd62:	ed97 6a03 	vldr	s12, [r7, #12]
 800fd66:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ff04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fd6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fd6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fd82:	e065      	b.n	800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd84:	697b      	ldr	r3, [r7, #20]
 800fd86:	ee07 3a90 	vmov	s15, r3
 800fd8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd8e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ff0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fd92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd96:	4b59      	ldr	r3, [pc, #356]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd9e:	ee07 3a90 	vmov	s15, r3
 800fda2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fda6:	ed97 6a03 	vldr	s12, [r7, #12]
 800fdaa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ff04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fdae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fdb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fdb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fdba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fdbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fdc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fdc6:	e043      	b.n	800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fdc8:	697b      	ldr	r3, [r7, #20]
 800fdca:	ee07 3a90 	vmov	s15, r3
 800fdce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fdd2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ff10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800fdd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fdda:	4b48      	ldr	r3, [pc, #288]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fde2:	ee07 3a90 	vmov	s15, r3
 800fde6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fdea:	ed97 6a03 	vldr	s12, [r7, #12]
 800fdee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ff04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fdf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fdf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fdfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fdfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe0a:	e021      	b.n	800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe0c:	697b      	ldr	r3, [r7, #20]
 800fe0e:	ee07 3a90 	vmov	s15, r3
 800fe12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ff0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fe1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe1e:	4b37      	ldr	r3, [pc, #220]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe26:	ee07 3a90 	vmov	s15, r3
 800fe2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe2e:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ff04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe46:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe4e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800fe50:	4b2a      	ldr	r3, [pc, #168]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe54:	0a5b      	lsrs	r3, r3, #9
 800fe56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe5a:	ee07 3a90 	vmov	s15, r3
 800fe5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fe66:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fe6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800fe6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fe72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fe76:	ee17 2a90 	vmov	r2, s15
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800fe7e:	4b1f      	ldr	r3, [pc, #124]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe82:	0c1b      	lsrs	r3, r3, #16
 800fe84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe88:	ee07 3a90 	vmov	s15, r3
 800fe8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fe94:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fe98:	edd7 6a07 	vldr	s13, [r7, #28]
 800fe9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fea0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fea4:	ee17 2a90 	vmov	r2, s15
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800feac:	4b13      	ldr	r3, [pc, #76]	@ (800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800feae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feb0:	0e1b      	lsrs	r3, r3, #24
 800feb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800feb6:	ee07 3a90 	vmov	s15, r3
 800feba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800febe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fec2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fec6:	edd7 6a07 	vldr	s13, [r7, #28]
 800feca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fed2:	ee17 2a90 	vmov	r2, s15
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800feda:	e008      	b.n	800feee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	2200      	movs	r2, #0
 800fee0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	2200      	movs	r2, #0
 800fee6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	2200      	movs	r2, #0
 800feec:	609a      	str	r2, [r3, #8]
}
 800feee:	bf00      	nop
 800fef0:	3724      	adds	r7, #36	@ 0x24
 800fef2:	46bd      	mov	sp, r7
 800fef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef8:	4770      	bx	lr
 800fefa:	bf00      	nop
 800fefc:	58024400 	.word	0x58024400
 800ff00:	03d09000 	.word	0x03d09000
 800ff04:	46000000 	.word	0x46000000
 800ff08:	4c742400 	.word	0x4c742400
 800ff0c:	4a742400 	.word	0x4a742400
 800ff10:	4bbebc20 	.word	0x4bbebc20

0800ff14 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ff14:	b480      	push	{r7}
 800ff16:	b089      	sub	sp, #36	@ 0x24
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ff1c:	4ba1      	ldr	r3, [pc, #644]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff20:	f003 0303 	and.w	r3, r3, #3
 800ff24:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ff26:	4b9f      	ldr	r3, [pc, #636]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff2a:	0d1b      	lsrs	r3, r3, #20
 800ff2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ff30:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ff32:	4b9c      	ldr	r3, [pc, #624]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff36:	0a1b      	lsrs	r3, r3, #8
 800ff38:	f003 0301 	and.w	r3, r3, #1
 800ff3c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ff3e:	4b99      	ldr	r3, [pc, #612]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff42:	08db      	lsrs	r3, r3, #3
 800ff44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ff48:	693a      	ldr	r2, [r7, #16]
 800ff4a:	fb02 f303 	mul.w	r3, r2, r3
 800ff4e:	ee07 3a90 	vmov	s15, r3
 800ff52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff56:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ff5a:	697b      	ldr	r3, [r7, #20]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	f000 8111 	beq.w	8010184 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ff62:	69bb      	ldr	r3, [r7, #24]
 800ff64:	2b02      	cmp	r3, #2
 800ff66:	f000 8083 	beq.w	8010070 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ff6a:	69bb      	ldr	r3, [r7, #24]
 800ff6c:	2b02      	cmp	r3, #2
 800ff6e:	f200 80a1 	bhi.w	80100b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ff72:	69bb      	ldr	r3, [r7, #24]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d003      	beq.n	800ff80 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ff78:	69bb      	ldr	r3, [r7, #24]
 800ff7a:	2b01      	cmp	r3, #1
 800ff7c:	d056      	beq.n	801002c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ff7e:	e099      	b.n	80100b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ff80:	4b88      	ldr	r3, [pc, #544]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	f003 0320 	and.w	r3, r3, #32
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d02d      	beq.n	800ffe8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ff8c:	4b85      	ldr	r3, [pc, #532]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	08db      	lsrs	r3, r3, #3
 800ff92:	f003 0303 	and.w	r3, r3, #3
 800ff96:	4a84      	ldr	r2, [pc, #528]	@ (80101a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ff98:	fa22 f303 	lsr.w	r3, r2, r3
 800ff9c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ff9e:	68bb      	ldr	r3, [r7, #8]
 800ffa0:	ee07 3a90 	vmov	s15, r3
 800ffa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	ee07 3a90 	vmov	s15, r3
 800ffae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ffb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ffb6:	4b7b      	ldr	r3, [pc, #492]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffbe:	ee07 3a90 	vmov	s15, r3
 800ffc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ffc6:	ed97 6a03 	vldr	s12, [r7, #12]
 800ffca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80101ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ffce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ffd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ffd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ffda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ffde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ffe2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ffe6:	e087      	b.n	80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ffe8:	697b      	ldr	r3, [r7, #20]
 800ffea:	ee07 3a90 	vmov	s15, r3
 800ffee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fff2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80101b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800fff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fffa:	4b6a      	ldr	r3, [pc, #424]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010002:	ee07 3a90 	vmov	s15, r3
 8010006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801000a:	ed97 6a03 	vldr	s12, [r7, #12]
 801000e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80101ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801001a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801001e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801002a:	e065      	b.n	80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	ee07 3a90 	vmov	s15, r3
 8010032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010036:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80101b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801003a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801003e:	4b59      	ldr	r3, [pc, #356]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010046:	ee07 3a90 	vmov	s15, r3
 801004a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801004e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010052:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80101ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801005a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801005e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010066:	ee67 7a27 	vmul.f32	s15, s14, s15
 801006a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801006e:	e043      	b.n	80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010070:	697b      	ldr	r3, [r7, #20]
 8010072:	ee07 3a90 	vmov	s15, r3
 8010076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801007a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80101b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 801007e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010082:	4b48      	ldr	r3, [pc, #288]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801008a:	ee07 3a90 	vmov	s15, r3
 801008e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010092:	ed97 6a03 	vldr	s12, [r7, #12]
 8010096:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80101ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801009a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801009e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80100b2:	e021      	b.n	80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80100b4:	697b      	ldr	r3, [r7, #20]
 80100b6:	ee07 3a90 	vmov	s15, r3
 80100ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80101b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80100c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80100c6:	4b37      	ldr	r3, [pc, #220]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100ce:	ee07 3a90 	vmov	s15, r3
 80100d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80100d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80100da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80101ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80100de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80100e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80100f6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80100f8:	4b2a      	ldr	r3, [pc, #168]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100fc:	0a5b      	lsrs	r3, r3, #9
 80100fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010102:	ee07 3a90 	vmov	s15, r3
 8010106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801010a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801010e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010112:	edd7 6a07 	vldr	s13, [r7, #28]
 8010116:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801011a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801011e:	ee17 2a90 	vmov	r2, s15
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8010126:	4b1f      	ldr	r3, [pc, #124]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801012a:	0c1b      	lsrs	r3, r3, #16
 801012c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010130:	ee07 3a90 	vmov	s15, r3
 8010134:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010138:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801013c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010140:	edd7 6a07 	vldr	s13, [r7, #28]
 8010144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801014c:	ee17 2a90 	vmov	r2, s15
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8010154:	4b13      	ldr	r3, [pc, #76]	@ (80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010158:	0e1b      	lsrs	r3, r3, #24
 801015a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801015e:	ee07 3a90 	vmov	s15, r3
 8010162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010166:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801016a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801016e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010172:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010176:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801017a:	ee17 2a90 	vmov	r2, s15
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8010182:	e008      	b.n	8010196 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2200      	movs	r2, #0
 8010188:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	2200      	movs	r2, #0
 801018e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2200      	movs	r2, #0
 8010194:	609a      	str	r2, [r3, #8]
}
 8010196:	bf00      	nop
 8010198:	3724      	adds	r7, #36	@ 0x24
 801019a:	46bd      	mov	sp, r7
 801019c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a0:	4770      	bx	lr
 80101a2:	bf00      	nop
 80101a4:	58024400 	.word	0x58024400
 80101a8:	03d09000 	.word	0x03d09000
 80101ac:	46000000 	.word	0x46000000
 80101b0:	4c742400 	.word	0x4c742400
 80101b4:	4a742400 	.word	0x4a742400
 80101b8:	4bbebc20 	.word	0x4bbebc20

080101bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b084      	sub	sp, #16
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	6078      	str	r0, [r7, #4]
 80101c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80101c6:	2300      	movs	r3, #0
 80101c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80101ca:	4b53      	ldr	r3, [pc, #332]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80101cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101ce:	f003 0303 	and.w	r3, r3, #3
 80101d2:	2b03      	cmp	r3, #3
 80101d4:	d101      	bne.n	80101da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80101d6:	2301      	movs	r3, #1
 80101d8:	e099      	b.n	801030e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80101da:	4b4f      	ldr	r3, [pc, #316]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	4a4e      	ldr	r2, [pc, #312]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80101e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80101e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80101e6:	f7f6 fae3 	bl	80067b0 <HAL_GetTick>
 80101ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80101ec:	e008      	b.n	8010200 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80101ee:	f7f6 fadf 	bl	80067b0 <HAL_GetTick>
 80101f2:	4602      	mov	r2, r0
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	1ad3      	subs	r3, r2, r3
 80101f8:	2b02      	cmp	r3, #2
 80101fa:	d901      	bls.n	8010200 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80101fc:	2303      	movs	r3, #3
 80101fe:	e086      	b.n	801030e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8010200:	4b45      	ldr	r3, [pc, #276]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010208:	2b00      	cmp	r3, #0
 801020a:	d1f0      	bne.n	80101ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 801020c:	4b42      	ldr	r3, [pc, #264]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 801020e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010210:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	031b      	lsls	r3, r3, #12
 801021a:	493f      	ldr	r1, [pc, #252]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 801021c:	4313      	orrs	r3, r2
 801021e:	628b      	str	r3, [r1, #40]	@ 0x28
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	685b      	ldr	r3, [r3, #4]
 8010224:	3b01      	subs	r3, #1
 8010226:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	689b      	ldr	r3, [r3, #8]
 801022e:	3b01      	subs	r3, #1
 8010230:	025b      	lsls	r3, r3, #9
 8010232:	b29b      	uxth	r3, r3
 8010234:	431a      	orrs	r2, r3
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	68db      	ldr	r3, [r3, #12]
 801023a:	3b01      	subs	r3, #1
 801023c:	041b      	lsls	r3, r3, #16
 801023e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8010242:	431a      	orrs	r2, r3
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	691b      	ldr	r3, [r3, #16]
 8010248:	3b01      	subs	r3, #1
 801024a:	061b      	lsls	r3, r3, #24
 801024c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8010250:	4931      	ldr	r1, [pc, #196]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010252:	4313      	orrs	r3, r2
 8010254:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8010256:	4b30      	ldr	r3, [pc, #192]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801025a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	695b      	ldr	r3, [r3, #20]
 8010262:	492d      	ldr	r1, [pc, #180]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010264:	4313      	orrs	r3, r2
 8010266:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8010268:	4b2b      	ldr	r3, [pc, #172]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 801026a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801026c:	f023 0220 	bic.w	r2, r3, #32
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	699b      	ldr	r3, [r3, #24]
 8010274:	4928      	ldr	r1, [pc, #160]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010276:	4313      	orrs	r3, r2
 8010278:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 801027a:	4b27      	ldr	r3, [pc, #156]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 801027c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801027e:	4a26      	ldr	r2, [pc, #152]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010280:	f023 0310 	bic.w	r3, r3, #16
 8010284:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8010286:	4b24      	ldr	r3, [pc, #144]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010288:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801028a:	4b24      	ldr	r3, [pc, #144]	@ (801031c <RCCEx_PLL2_Config+0x160>)
 801028c:	4013      	ands	r3, r2
 801028e:	687a      	ldr	r2, [r7, #4]
 8010290:	69d2      	ldr	r2, [r2, #28]
 8010292:	00d2      	lsls	r2, r2, #3
 8010294:	4920      	ldr	r1, [pc, #128]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010296:	4313      	orrs	r3, r2
 8010298:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 801029a:	4b1f      	ldr	r3, [pc, #124]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 801029c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801029e:	4a1e      	ldr	r2, [pc, #120]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102a0:	f043 0310 	orr.w	r3, r3, #16
 80102a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80102a6:	683b      	ldr	r3, [r7, #0]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d106      	bne.n	80102ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80102ac:	4b1a      	ldr	r3, [pc, #104]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102b0:	4a19      	ldr	r2, [pc, #100]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80102b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80102b8:	e00f      	b.n	80102da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80102ba:	683b      	ldr	r3, [r7, #0]
 80102bc:	2b01      	cmp	r3, #1
 80102be:	d106      	bne.n	80102ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80102c0:	4b15      	ldr	r3, [pc, #84]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102c4:	4a14      	ldr	r2, [pc, #80]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80102ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80102cc:	e005      	b.n	80102da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80102ce:	4b12      	ldr	r3, [pc, #72]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102d2:	4a11      	ldr	r2, [pc, #68]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80102d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80102da:	4b0f      	ldr	r3, [pc, #60]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	4a0e      	ldr	r2, [pc, #56]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 80102e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80102e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80102e6:	f7f6 fa63 	bl	80067b0 <HAL_GetTick>
 80102ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80102ec:	e008      	b.n	8010300 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80102ee:	f7f6 fa5f 	bl	80067b0 <HAL_GetTick>
 80102f2:	4602      	mov	r2, r0
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	1ad3      	subs	r3, r2, r3
 80102f8:	2b02      	cmp	r3, #2
 80102fa:	d901      	bls.n	8010300 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80102fc:	2303      	movs	r3, #3
 80102fe:	e006      	b.n	801030e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8010300:	4b05      	ldr	r3, [pc, #20]	@ (8010318 <RCCEx_PLL2_Config+0x15c>)
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010308:	2b00      	cmp	r3, #0
 801030a:	d0f0      	beq.n	80102ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 801030c:	7bfb      	ldrb	r3, [r7, #15]
}
 801030e:	4618      	mov	r0, r3
 8010310:	3710      	adds	r7, #16
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}
 8010316:	bf00      	nop
 8010318:	58024400 	.word	0x58024400
 801031c:	ffff0007 	.word	0xffff0007

08010320 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b084      	sub	sp, #16
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
 8010328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801032a:	2300      	movs	r3, #0
 801032c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801032e:	4b53      	ldr	r3, [pc, #332]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010332:	f003 0303 	and.w	r3, r3, #3
 8010336:	2b03      	cmp	r3, #3
 8010338:	d101      	bne.n	801033e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801033a:	2301      	movs	r3, #1
 801033c:	e099      	b.n	8010472 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801033e:	4b4f      	ldr	r3, [pc, #316]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	4a4e      	ldr	r2, [pc, #312]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010344:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010348:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801034a:	f7f6 fa31 	bl	80067b0 <HAL_GetTick>
 801034e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8010350:	e008      	b.n	8010364 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8010352:	f7f6 fa2d 	bl	80067b0 <HAL_GetTick>
 8010356:	4602      	mov	r2, r0
 8010358:	68bb      	ldr	r3, [r7, #8]
 801035a:	1ad3      	subs	r3, r2, r3
 801035c:	2b02      	cmp	r3, #2
 801035e:	d901      	bls.n	8010364 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010360:	2303      	movs	r3, #3
 8010362:	e086      	b.n	8010472 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8010364:	4b45      	ldr	r3, [pc, #276]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801036c:	2b00      	cmp	r3, #0
 801036e:	d1f0      	bne.n	8010352 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8010370:	4b42      	ldr	r3, [pc, #264]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010374:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	051b      	lsls	r3, r3, #20
 801037e:	493f      	ldr	r1, [pc, #252]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010380:	4313      	orrs	r3, r2
 8010382:	628b      	str	r3, [r1, #40]	@ 0x28
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	685b      	ldr	r3, [r3, #4]
 8010388:	3b01      	subs	r3, #1
 801038a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	689b      	ldr	r3, [r3, #8]
 8010392:	3b01      	subs	r3, #1
 8010394:	025b      	lsls	r3, r3, #9
 8010396:	b29b      	uxth	r3, r3
 8010398:	431a      	orrs	r2, r3
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	68db      	ldr	r3, [r3, #12]
 801039e:	3b01      	subs	r3, #1
 80103a0:	041b      	lsls	r3, r3, #16
 80103a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80103a6:	431a      	orrs	r2, r3
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	691b      	ldr	r3, [r3, #16]
 80103ac:	3b01      	subs	r3, #1
 80103ae:	061b      	lsls	r3, r3, #24
 80103b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80103b4:	4931      	ldr	r1, [pc, #196]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103b6:	4313      	orrs	r3, r2
 80103b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80103ba:	4b30      	ldr	r3, [pc, #192]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	695b      	ldr	r3, [r3, #20]
 80103c6:	492d      	ldr	r1, [pc, #180]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103c8:	4313      	orrs	r3, r2
 80103ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80103cc:	4b2b      	ldr	r3, [pc, #172]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	699b      	ldr	r3, [r3, #24]
 80103d8:	4928      	ldr	r1, [pc, #160]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103da:	4313      	orrs	r3, r2
 80103dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80103de:	4b27      	ldr	r3, [pc, #156]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103e2:	4a26      	ldr	r2, [pc, #152]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80103e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80103ea:	4b24      	ldr	r3, [pc, #144]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80103ee:	4b24      	ldr	r3, [pc, #144]	@ (8010480 <RCCEx_PLL3_Config+0x160>)
 80103f0:	4013      	ands	r3, r2
 80103f2:	687a      	ldr	r2, [r7, #4]
 80103f4:	69d2      	ldr	r2, [r2, #28]
 80103f6:	00d2      	lsls	r2, r2, #3
 80103f8:	4920      	ldr	r1, [pc, #128]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 80103fa:	4313      	orrs	r3, r2
 80103fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80103fe:	4b1f      	ldr	r3, [pc, #124]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010402:	4a1e      	ldr	r2, [pc, #120]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010408:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d106      	bne.n	801041e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8010410:	4b1a      	ldr	r3, [pc, #104]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010414:	4a19      	ldr	r2, [pc, #100]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010416:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 801041a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801041c:	e00f      	b.n	801043e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	2b01      	cmp	r3, #1
 8010422:	d106      	bne.n	8010432 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8010424:	4b15      	ldr	r3, [pc, #84]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010428:	4a14      	ldr	r2, [pc, #80]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 801042a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801042e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010430:	e005      	b.n	801043e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8010432:	4b12      	ldr	r3, [pc, #72]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010436:	4a11      	ldr	r2, [pc, #68]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010438:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801043c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801043e:	4b0f      	ldr	r3, [pc, #60]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	4a0e      	ldr	r2, [pc, #56]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010448:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801044a:	f7f6 f9b1 	bl	80067b0 <HAL_GetTick>
 801044e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8010450:	e008      	b.n	8010464 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8010452:	f7f6 f9ad 	bl	80067b0 <HAL_GetTick>
 8010456:	4602      	mov	r2, r0
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	1ad3      	subs	r3, r2, r3
 801045c:	2b02      	cmp	r3, #2
 801045e:	d901      	bls.n	8010464 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010460:	2303      	movs	r3, #3
 8010462:	e006      	b.n	8010472 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8010464:	4b05      	ldr	r3, [pc, #20]	@ (801047c <RCCEx_PLL3_Config+0x15c>)
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801046c:	2b00      	cmp	r3, #0
 801046e:	d0f0      	beq.n	8010452 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8010470:	7bfb      	ldrb	r3, [r7, #15]
}
 8010472:	4618      	mov	r0, r3
 8010474:	3710      	adds	r7, #16
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}
 801047a:	bf00      	nop
 801047c:	58024400 	.word	0x58024400
 8010480:	ffff0007 	.word	0xffff0007

08010484 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b084      	sub	sp, #16
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d101      	bne.n	8010496 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010492:	2301      	movs	r3, #1
 8010494:	e10f      	b.n	80106b6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	2200      	movs	r2, #0
 801049a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	4a87      	ldr	r2, [pc, #540]	@ (80106c0 <HAL_SPI_Init+0x23c>)
 80104a2:	4293      	cmp	r3, r2
 80104a4:	d00f      	beq.n	80104c6 <HAL_SPI_Init+0x42>
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	4a86      	ldr	r2, [pc, #536]	@ (80106c4 <HAL_SPI_Init+0x240>)
 80104ac:	4293      	cmp	r3, r2
 80104ae:	d00a      	beq.n	80104c6 <HAL_SPI_Init+0x42>
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	4a84      	ldr	r2, [pc, #528]	@ (80106c8 <HAL_SPI_Init+0x244>)
 80104b6:	4293      	cmp	r3, r2
 80104b8:	d005      	beq.n	80104c6 <HAL_SPI_Init+0x42>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	68db      	ldr	r3, [r3, #12]
 80104be:	2b0f      	cmp	r3, #15
 80104c0:	d901      	bls.n	80104c6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80104c2:	2301      	movs	r3, #1
 80104c4:	e0f7      	b.n	80106b6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80104c6:	6878      	ldr	r0, [r7, #4]
 80104c8:	f000 ff76 	bl	80113b8 <SPI_GetPacketSize>
 80104cc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	4a7b      	ldr	r2, [pc, #492]	@ (80106c0 <HAL_SPI_Init+0x23c>)
 80104d4:	4293      	cmp	r3, r2
 80104d6:	d00c      	beq.n	80104f2 <HAL_SPI_Init+0x6e>
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	4a79      	ldr	r2, [pc, #484]	@ (80106c4 <HAL_SPI_Init+0x240>)
 80104de:	4293      	cmp	r3, r2
 80104e0:	d007      	beq.n	80104f2 <HAL_SPI_Init+0x6e>
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	4a78      	ldr	r2, [pc, #480]	@ (80106c8 <HAL_SPI_Init+0x244>)
 80104e8:	4293      	cmp	r3, r2
 80104ea:	d002      	beq.n	80104f2 <HAL_SPI_Init+0x6e>
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	2b08      	cmp	r3, #8
 80104f0:	d811      	bhi.n	8010516 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80104f6:	4a72      	ldr	r2, [pc, #456]	@ (80106c0 <HAL_SPI_Init+0x23c>)
 80104f8:	4293      	cmp	r3, r2
 80104fa:	d009      	beq.n	8010510 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	4a70      	ldr	r2, [pc, #448]	@ (80106c4 <HAL_SPI_Init+0x240>)
 8010502:	4293      	cmp	r3, r2
 8010504:	d004      	beq.n	8010510 <HAL_SPI_Init+0x8c>
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	4a6f      	ldr	r2, [pc, #444]	@ (80106c8 <HAL_SPI_Init+0x244>)
 801050c:	4293      	cmp	r3, r2
 801050e:	d104      	bne.n	801051a <HAL_SPI_Init+0x96>
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	2b10      	cmp	r3, #16
 8010514:	d901      	bls.n	801051a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010516:	2301      	movs	r3, #1
 8010518:	e0cd      	b.n	80106b6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010520:	b2db      	uxtb	r3, r3
 8010522:	2b00      	cmp	r3, #0
 8010524:	d106      	bne.n	8010534 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	2200      	movs	r2, #0
 801052a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801052e:	6878      	ldr	r0, [r7, #4]
 8010530:	f7f4 fb6e 	bl	8004c10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	2202      	movs	r2, #2
 8010538:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	681a      	ldr	r2, [r3, #0]
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	f022 0201 	bic.w	r2, r2, #1
 801054a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	689b      	ldr	r3, [r3, #8]
 8010552:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8010556:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	699b      	ldr	r3, [r3, #24]
 801055c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010560:	d119      	bne.n	8010596 <HAL_SPI_Init+0x112>
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801056a:	d103      	bne.n	8010574 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010570:	2b00      	cmp	r3, #0
 8010572:	d008      	beq.n	8010586 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010578:	2b00      	cmp	r3, #0
 801057a:	d10c      	bne.n	8010596 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010580:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010584:	d107      	bne.n	8010596 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	681a      	ldr	r2, [r3, #0]
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8010594:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	685b      	ldr	r3, [r3, #4]
 801059a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d00f      	beq.n	80105c2 <HAL_SPI_Init+0x13e>
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	68db      	ldr	r3, [r3, #12]
 80105a6:	2b06      	cmp	r3, #6
 80105a8:	d90b      	bls.n	80105c2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	430a      	orrs	r2, r1
 80105be:	601a      	str	r2, [r3, #0]
 80105c0:	e007      	b.n	80105d2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	681a      	ldr	r2, [r3, #0]
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80105d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	69da      	ldr	r2, [r3, #28]
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105da:	431a      	orrs	r2, r3
 80105dc:	68bb      	ldr	r3, [r7, #8]
 80105de:	431a      	orrs	r2, r3
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105e4:	ea42 0103 	orr.w	r1, r2, r3
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	68da      	ldr	r2, [r3, #12]
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	430a      	orrs	r2, r1
 80105f2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105fc:	431a      	orrs	r2, r3
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010602:	431a      	orrs	r2, r3
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	699b      	ldr	r3, [r3, #24]
 8010608:	431a      	orrs	r2, r3
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	691b      	ldr	r3, [r3, #16]
 801060e:	431a      	orrs	r2, r3
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	695b      	ldr	r3, [r3, #20]
 8010614:	431a      	orrs	r2, r3
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	6a1b      	ldr	r3, [r3, #32]
 801061a:	431a      	orrs	r2, r3
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	685b      	ldr	r3, [r3, #4]
 8010620:	431a      	orrs	r2, r3
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010626:	431a      	orrs	r2, r3
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	689b      	ldr	r3, [r3, #8]
 801062c:	431a      	orrs	r2, r3
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010632:	ea42 0103 	orr.w	r1, r2, r3
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	430a      	orrs	r2, r1
 8010640:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	685b      	ldr	r3, [r3, #4]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d113      	bne.n	8010672 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	689b      	ldr	r3, [r3, #8]
 8010650:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801065c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	689b      	ldr	r3, [r3, #8]
 8010664:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010670:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	f022 0201 	bic.w	r2, r2, #1
 8010680:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	685b      	ldr	r3, [r3, #4]
 8010686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801068a:	2b00      	cmp	r3, #0
 801068c:	d00a      	beq.n	80106a4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	68db      	ldr	r3, [r3, #12]
 8010694:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	430a      	orrs	r2, r1
 80106a2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2200      	movs	r2, #0
 80106a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2201      	movs	r2, #1
 80106b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80106b4:	2300      	movs	r3, #0
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3710      	adds	r7, #16
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}
 80106be:	bf00      	nop
 80106c0:	40013000 	.word	0x40013000
 80106c4:	40003800 	.word	0x40003800
 80106c8:	40003c00 	.word	0x40003c00

080106cc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b088      	sub	sp, #32
 80106d0:	af02      	add	r7, sp, #8
 80106d2:	60f8      	str	r0, [r7, #12]
 80106d4:	60b9      	str	r1, [r7, #8]
 80106d6:	603b      	str	r3, [r7, #0]
 80106d8:	4613      	mov	r3, r2
 80106da:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	3320      	adds	r3, #32
 80106e2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80106e4:	f7f6 f864 	bl	80067b0 <HAL_GetTick>
 80106e8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80106f0:	b2db      	uxtb	r3, r3
 80106f2:	2b01      	cmp	r3, #1
 80106f4:	d001      	beq.n	80106fa <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80106f6:	2302      	movs	r3, #2
 80106f8:	e1d1      	b.n	8010a9e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80106fa:	68bb      	ldr	r3, [r7, #8]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d002      	beq.n	8010706 <HAL_SPI_Transmit+0x3a>
 8010700:	88fb      	ldrh	r3, [r7, #6]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d101      	bne.n	801070a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8010706:	2301      	movs	r3, #1
 8010708:	e1c9      	b.n	8010a9e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010710:	2b01      	cmp	r3, #1
 8010712:	d101      	bne.n	8010718 <HAL_SPI_Transmit+0x4c>
 8010714:	2302      	movs	r3, #2
 8010716:	e1c2      	b.n	8010a9e <HAL_SPI_Transmit+0x3d2>
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	2201      	movs	r2, #1
 801071c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	2203      	movs	r2, #3
 8010724:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	2200      	movs	r2, #0
 801072c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	68ba      	ldr	r2, [r7, #8]
 8010734:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	88fa      	ldrh	r2, [r7, #6]
 801073a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	88fa      	ldrh	r2, [r7, #6]
 8010742:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	2200      	movs	r2, #0
 801074a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	2200      	movs	r2, #0
 8010750:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	2200      	movs	r2, #0
 8010758:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	2200      	movs	r2, #0
 8010760:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	2200      	movs	r2, #0
 8010766:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	689b      	ldr	r3, [r3, #8]
 801076c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010770:	d108      	bne.n	8010784 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	681a      	ldr	r2, [r3, #0]
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010780:	601a      	str	r2, [r3, #0]
 8010782:	e009      	b.n	8010798 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	68db      	ldr	r3, [r3, #12]
 801078a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010796:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	685a      	ldr	r2, [r3, #4]
 801079e:	4b96      	ldr	r3, [pc, #600]	@ (80109f8 <HAL_SPI_Transmit+0x32c>)
 80107a0:	4013      	ands	r3, r2
 80107a2:	88f9      	ldrh	r1, [r7, #6]
 80107a4:	68fa      	ldr	r2, [r7, #12]
 80107a6:	6812      	ldr	r2, [r2, #0]
 80107a8:	430b      	orrs	r3, r1
 80107aa:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	681a      	ldr	r2, [r3, #0]
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	f042 0201 	orr.w	r2, r2, #1
 80107ba:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	685b      	ldr	r3, [r3, #4]
 80107c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80107c4:	d107      	bne.n	80107d6 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	681a      	ldr	r2, [r3, #0]
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80107d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	68db      	ldr	r3, [r3, #12]
 80107da:	2b0f      	cmp	r3, #15
 80107dc:	d947      	bls.n	801086e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80107de:	e03f      	b.n	8010860 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	695b      	ldr	r3, [r3, #20]
 80107e6:	f003 0302 	and.w	r3, r3, #2
 80107ea:	2b02      	cmp	r3, #2
 80107ec:	d114      	bne.n	8010818 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	6812      	ldr	r2, [r2, #0]
 80107f8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107fe:	1d1a      	adds	r2, r3, #4
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801080a:	b29b      	uxth	r3, r3
 801080c:	3b01      	subs	r3, #1
 801080e:	b29a      	uxth	r2, r3
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010816:	e023      	b.n	8010860 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010818:	f7f5 ffca 	bl	80067b0 <HAL_GetTick>
 801081c:	4602      	mov	r2, r0
 801081e:	693b      	ldr	r3, [r7, #16]
 8010820:	1ad3      	subs	r3, r2, r3
 8010822:	683a      	ldr	r2, [r7, #0]
 8010824:	429a      	cmp	r2, r3
 8010826:	d803      	bhi.n	8010830 <HAL_SPI_Transmit+0x164>
 8010828:	683b      	ldr	r3, [r7, #0]
 801082a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801082e:	d102      	bne.n	8010836 <HAL_SPI_Transmit+0x16a>
 8010830:	683b      	ldr	r3, [r7, #0]
 8010832:	2b00      	cmp	r3, #0
 8010834:	d114      	bne.n	8010860 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010836:	68f8      	ldr	r0, [r7, #12]
 8010838:	f000 fcf0 	bl	801121c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010842:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2201      	movs	r2, #1
 8010850:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	2200      	movs	r2, #0
 8010858:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 801085c:	2303      	movs	r3, #3
 801085e:	e11e      	b.n	8010a9e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010866:	b29b      	uxth	r3, r3
 8010868:	2b00      	cmp	r3, #0
 801086a:	d1b9      	bne.n	80107e0 <HAL_SPI_Transmit+0x114>
 801086c:	e0f1      	b.n	8010a52 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	68db      	ldr	r3, [r3, #12]
 8010872:	2b07      	cmp	r3, #7
 8010874:	f240 80e6 	bls.w	8010a44 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010878:	e05d      	b.n	8010936 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	695b      	ldr	r3, [r3, #20]
 8010880:	f003 0302 	and.w	r3, r3, #2
 8010884:	2b02      	cmp	r3, #2
 8010886:	d132      	bne.n	80108ee <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801088e:	b29b      	uxth	r3, r3
 8010890:	2b01      	cmp	r3, #1
 8010892:	d918      	bls.n	80108c6 <HAL_SPI_Transmit+0x1fa>
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010898:	2b00      	cmp	r3, #0
 801089a:	d014      	beq.n	80108c6 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	6812      	ldr	r2, [r2, #0]
 80108a6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108ac:	1d1a      	adds	r2, r3, #4
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80108b8:	b29b      	uxth	r3, r3
 80108ba:	3b02      	subs	r3, #2
 80108bc:	b29a      	uxth	r2, r3
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80108c4:	e037      	b.n	8010936 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108ca:	881a      	ldrh	r2, [r3, #0]
 80108cc:	697b      	ldr	r3, [r7, #20]
 80108ce:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108d4:	1c9a      	adds	r2, r3, #2
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80108e0:	b29b      	uxth	r3, r3
 80108e2:	3b01      	subs	r3, #1
 80108e4:	b29a      	uxth	r2, r3
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80108ec:	e023      	b.n	8010936 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80108ee:	f7f5 ff5f 	bl	80067b0 <HAL_GetTick>
 80108f2:	4602      	mov	r2, r0
 80108f4:	693b      	ldr	r3, [r7, #16]
 80108f6:	1ad3      	subs	r3, r2, r3
 80108f8:	683a      	ldr	r2, [r7, #0]
 80108fa:	429a      	cmp	r2, r3
 80108fc:	d803      	bhi.n	8010906 <HAL_SPI_Transmit+0x23a>
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010904:	d102      	bne.n	801090c <HAL_SPI_Transmit+0x240>
 8010906:	683b      	ldr	r3, [r7, #0]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d114      	bne.n	8010936 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801090c:	68f8      	ldr	r0, [r7, #12]
 801090e:	f000 fc85 	bl	801121c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010918:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	2201      	movs	r2, #1
 8010926:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	2200      	movs	r2, #0
 801092e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010932:	2303      	movs	r3, #3
 8010934:	e0b3      	b.n	8010a9e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801093c:	b29b      	uxth	r3, r3
 801093e:	2b00      	cmp	r3, #0
 8010940:	d19b      	bne.n	801087a <HAL_SPI_Transmit+0x1ae>
 8010942:	e086      	b.n	8010a52 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	695b      	ldr	r3, [r3, #20]
 801094a:	f003 0302 	and.w	r3, r3, #2
 801094e:	2b02      	cmp	r3, #2
 8010950:	d154      	bne.n	80109fc <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010958:	b29b      	uxth	r3, r3
 801095a:	2b03      	cmp	r3, #3
 801095c:	d918      	bls.n	8010990 <HAL_SPI_Transmit+0x2c4>
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010962:	2b40      	cmp	r3, #64	@ 0x40
 8010964:	d914      	bls.n	8010990 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	6812      	ldr	r2, [r2, #0]
 8010970:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010976:	1d1a      	adds	r2, r3, #4
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010982:	b29b      	uxth	r3, r3
 8010984:	3b04      	subs	r3, #4
 8010986:	b29a      	uxth	r2, r3
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801098e:	e059      	b.n	8010a44 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010996:	b29b      	uxth	r3, r3
 8010998:	2b01      	cmp	r3, #1
 801099a:	d917      	bls.n	80109cc <HAL_SPI_Transmit+0x300>
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d013      	beq.n	80109cc <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109a8:	881a      	ldrh	r2, [r3, #0]
 80109aa:	697b      	ldr	r3, [r7, #20]
 80109ac:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109b2:	1c9a      	adds	r2, r3, #2
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80109be:	b29b      	uxth	r3, r3
 80109c0:	3b02      	subs	r3, #2
 80109c2:	b29a      	uxth	r2, r3
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80109ca:	e03b      	b.n	8010a44 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	3320      	adds	r3, #32
 80109d6:	7812      	ldrb	r2, [r2, #0]
 80109d8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109de:	1c5a      	adds	r2, r3, #1
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80109ea:	b29b      	uxth	r3, r3
 80109ec:	3b01      	subs	r3, #1
 80109ee:	b29a      	uxth	r2, r3
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80109f6:	e025      	b.n	8010a44 <HAL_SPI_Transmit+0x378>
 80109f8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80109fc:	f7f5 fed8 	bl	80067b0 <HAL_GetTick>
 8010a00:	4602      	mov	r2, r0
 8010a02:	693b      	ldr	r3, [r7, #16]
 8010a04:	1ad3      	subs	r3, r2, r3
 8010a06:	683a      	ldr	r2, [r7, #0]
 8010a08:	429a      	cmp	r2, r3
 8010a0a:	d803      	bhi.n	8010a14 <HAL_SPI_Transmit+0x348>
 8010a0c:	683b      	ldr	r3, [r7, #0]
 8010a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a12:	d102      	bne.n	8010a1a <HAL_SPI_Transmit+0x34e>
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d114      	bne.n	8010a44 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010a1a:	68f8      	ldr	r0, [r7, #12]
 8010a1c:	f000 fbfe 	bl	801121c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a26:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	2201      	movs	r2, #1
 8010a34:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010a40:	2303      	movs	r3, #3
 8010a42:	e02c      	b.n	8010a9e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010a4a:	b29b      	uxth	r3, r3
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	f47f af79 	bne.w	8010944 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8010a52:	693b      	ldr	r3, [r7, #16]
 8010a54:	9300      	str	r3, [sp, #0]
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	2200      	movs	r2, #0
 8010a5a:	2108      	movs	r1, #8
 8010a5c:	68f8      	ldr	r0, [r7, #12]
 8010a5e:	f000 fc7d 	bl	801135c <SPI_WaitOnFlagUntilTimeout>
 8010a62:	4603      	mov	r3, r0
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d007      	beq.n	8010a78 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a6e:	f043 0220 	orr.w	r2, r3, #32
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010a78:	68f8      	ldr	r0, [r7, #12]
 8010a7a:	f000 fbcf 	bl	801121c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	2201      	movs	r2, #1
 8010a82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	2200      	movs	r2, #0
 8010a8a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d001      	beq.n	8010a9c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010a98:	2301      	movs	r3, #1
 8010a9a:	e000      	b.n	8010a9e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8010a9c:	2300      	movs	r3, #0
  }
}
 8010a9e:	4618      	mov	r0, r3
 8010aa0:	3718      	adds	r7, #24
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	bd80      	pop	{r7, pc}
 8010aa6:	bf00      	nop

08010aa8 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b084      	sub	sp, #16
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	60f8      	str	r0, [r7, #12]
 8010ab0:	60b9      	str	r1, [r7, #8]
 8010ab2:	4613      	mov	r3, r2
 8010ab4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010abc:	b2db      	uxtb	r3, r3
 8010abe:	2b01      	cmp	r3, #1
 8010ac0:	d001      	beq.n	8010ac6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8010ac2:	2302      	movs	r3, #2
 8010ac4:	e126      	b.n	8010d14 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010ac6:	68bb      	ldr	r3, [r7, #8]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d002      	beq.n	8010ad2 <HAL_SPI_Transmit_DMA+0x2a>
 8010acc:	88fb      	ldrh	r3, [r7, #6]
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d101      	bne.n	8010ad6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8010ad2:	2301      	movs	r3, #1
 8010ad4:	e11e      	b.n	8010d14 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010adc:	2b01      	cmp	r3, #1
 8010ade:	d101      	bne.n	8010ae4 <HAL_SPI_Transmit_DMA+0x3c>
 8010ae0:	2302      	movs	r3, #2
 8010ae2:	e117      	b.n	8010d14 <HAL_SPI_Transmit_DMA+0x26c>
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	2201      	movs	r2, #1
 8010ae8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	2203      	movs	r2, #3
 8010af0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	2200      	movs	r2, #0
 8010af8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	68ba      	ldr	r2, [r7, #8]
 8010b00:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	88fa      	ldrh	r2, [r7, #6]
 8010b06:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	88fa      	ldrh	r2, [r7, #6]
 8010b0e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	2200      	movs	r2, #0
 8010b16:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	2200      	movs	r2, #0
 8010b1c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	2200      	movs	r2, #0
 8010b22:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	2200      	movs	r2, #0
 8010b28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	2200      	movs	r2, #0
 8010b30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010b34:	68fb      	ldr	r3, [r7, #12]
 8010b36:	689b      	ldr	r3, [r3, #8]
 8010b38:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010b3c:	d108      	bne.n	8010b50 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	681a      	ldr	r2, [r3, #0]
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010b4c:	601a      	str	r2, [r3, #0]
 8010b4e:	e009      	b.n	8010b64 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	68db      	ldr	r3, [r3, #12]
 8010b56:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010b62:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	68db      	ldr	r3, [r3, #12]
 8010b68:	2b0f      	cmp	r3, #15
 8010b6a:	d905      	bls.n	8010b78 <HAL_SPI_Transmit_DMA+0xd0>
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b70:	699b      	ldr	r3, [r3, #24]
 8010b72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b76:	d10f      	bne.n	8010b98 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010b7c:	2b07      	cmp	r3, #7
 8010b7e:	d911      	bls.n	8010ba4 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b84:	699b      	ldr	r3, [r3, #24]
 8010b86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010b8a:	d00b      	beq.n	8010ba4 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b90:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010b92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b96:	d005      	beq.n	8010ba4 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	e0b7      	b.n	8010d14 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	68db      	ldr	r3, [r3, #12]
 8010ba8:	2b07      	cmp	r3, #7
 8010baa:	d820      	bhi.n	8010bee <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010bb0:	699b      	ldr	r3, [r3, #24]
 8010bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010bb6:	d109      	bne.n	8010bcc <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bbe:	b29b      	uxth	r3, r3
 8010bc0:	3301      	adds	r3, #1
 8010bc2:	105b      	asrs	r3, r3, #1
 8010bc4:	b29a      	uxth	r2, r3
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010bd0:	699b      	ldr	r3, [r3, #24]
 8010bd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010bd6:	d11e      	bne.n	8010c16 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	3303      	adds	r3, #3
 8010be2:	109b      	asrs	r3, r3, #2
 8010be4:	b29a      	uxth	r2, r3
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010bec:	e013      	b.n	8010c16 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	68db      	ldr	r3, [r3, #12]
 8010bf2:	2b0f      	cmp	r3, #15
 8010bf4:	d80f      	bhi.n	8010c16 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010bfa:	699b      	ldr	r3, [r3, #24]
 8010bfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010c00:	d109      	bne.n	8010c16 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c08:	b29b      	uxth	r3, r3
 8010c0a:	3301      	adds	r3, #1
 8010c0c:	105b      	asrs	r3, r3, #1
 8010c0e:	b29a      	uxth	r2, r3
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c1a:	4a40      	ldr	r2, [pc, #256]	@ (8010d1c <HAL_SPI_Transmit_DMA+0x274>)
 8010c1c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c22:	4a3f      	ldr	r2, [pc, #252]	@ (8010d20 <HAL_SPI_Transmit_DMA+0x278>)
 8010c24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c2a:	4a3e      	ldr	r2, [pc, #248]	@ (8010d24 <HAL_SPI_Transmit_DMA+0x27c>)
 8010c2c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c32:	2200      	movs	r2, #0
 8010c34:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	689a      	ldr	r2, [r3, #8]
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010c44:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c4e:	4619      	mov	r1, r3
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	3320      	adds	r3, #32
 8010c56:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c5e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010c60:	f7f6 fac6 	bl	80071f0 <HAL_DMA_Start_IT>
 8010c64:	4603      	mov	r3, r0
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d011      	beq.n	8010c8e <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010c70:	f043 0210 	orr.w	r2, r3, #16
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	2201      	movs	r2, #1
 8010c7e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	2200      	movs	r2, #0
 8010c86:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8010c8a:	2301      	movs	r3, #1
 8010c8c:	e042      	b.n	8010d14 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c92:	69db      	ldr	r3, [r3, #28]
 8010c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010c98:	d108      	bne.n	8010cac <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	6859      	ldr	r1, [r3, #4]
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	681a      	ldr	r2, [r3, #0]
 8010ca4:	4b20      	ldr	r3, [pc, #128]	@ (8010d28 <HAL_SPI_Transmit_DMA+0x280>)
 8010ca6:	400b      	ands	r3, r1
 8010ca8:	6053      	str	r3, [r2, #4]
 8010caa:	e009      	b.n	8010cc0 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	685a      	ldr	r2, [r3, #4]
 8010cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8010d28 <HAL_SPI_Transmit_DMA+0x280>)
 8010cb4:	4013      	ands	r3, r2
 8010cb6:	88f9      	ldrh	r1, [r7, #6]
 8010cb8:	68fa      	ldr	r2, [r7, #12]
 8010cba:	6812      	ldr	r2, [r2, #0]
 8010cbc:	430b      	orrs	r3, r1
 8010cbe:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	689a      	ldr	r2, [r3, #8]
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010cce:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	691a      	ldr	r2, [r3, #16]
 8010cd6:	68fb      	ldr	r3, [r7, #12]
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 8010cde:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	681a      	ldr	r2, [r3, #0]
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	f042 0201 	orr.w	r2, r2, #1
 8010cee:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	685b      	ldr	r3, [r3, #4]
 8010cf4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010cf8:	d107      	bne.n	8010d0a <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	681a      	ldr	r2, [r3, #0]
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010d08:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010d12:	2300      	movs	r3, #0
}
 8010d14:	4618      	mov	r0, r3
 8010d16:	3710      	adds	r7, #16
 8010d18:	46bd      	mov	sp, r7
 8010d1a:	bd80      	pop	{r7, pc}
 8010d1c:	08011187 	.word	0x08011187
 8010d20:	08011141 	.word	0x08011141
 8010d24:	080111a3 	.word	0x080111a3
 8010d28:	ffff0000 	.word	0xffff0000

08010d2c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b08a      	sub	sp, #40	@ 0x28
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	691b      	ldr	r3, [r3, #16]
 8010d3a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	695b      	ldr	r3, [r3, #20]
 8010d42:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8010d44:	6a3a      	ldr	r2, [r7, #32]
 8010d46:	69fb      	ldr	r3, [r7, #28]
 8010d48:	4013      	ands	r3, r2
 8010d4a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	689b      	ldr	r3, [r3, #8]
 8010d52:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8010d54:	2300      	movs	r3, #0
 8010d56:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010d5e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	3330      	adds	r3, #48	@ 0x30
 8010d66:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8010d68:	69fb      	ldr	r3, [r7, #28]
 8010d6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d010      	beq.n	8010d94 <HAL_SPI_IRQHandler+0x68>
 8010d72:	6a3b      	ldr	r3, [r7, #32]
 8010d74:	f003 0308 	and.w	r3, r3, #8
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d00b      	beq.n	8010d94 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	699a      	ldr	r2, [r3, #24]
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010d8a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f000 f9cd 	bl	801112c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8010d92:	e192      	b.n	80110ba <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010d94:	69bb      	ldr	r3, [r7, #24]
 8010d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d113      	bne.n	8010dc6 <HAL_SPI_IRQHandler+0x9a>
 8010d9e:	69bb      	ldr	r3, [r7, #24]
 8010da0:	f003 0320 	and.w	r3, r3, #32
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d10e      	bne.n	8010dc6 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8010da8:	69bb      	ldr	r3, [r7, #24]
 8010daa:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d009      	beq.n	8010dc6 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010db6:	6878      	ldr	r0, [r7, #4]
 8010db8:	4798      	blx	r3
    hspi->RxISR(hspi);
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010dbe:	6878      	ldr	r0, [r7, #4]
 8010dc0:	4798      	blx	r3
    handled = 1UL;
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010dc6:	69bb      	ldr	r3, [r7, #24]
 8010dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d10f      	bne.n	8010df0 <HAL_SPI_IRQHandler+0xc4>
 8010dd0:	69bb      	ldr	r3, [r7, #24]
 8010dd2:	f003 0301 	and.w	r3, r3, #1
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d00a      	beq.n	8010df0 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010dda:	69bb      	ldr	r3, [r7, #24]
 8010ddc:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d105      	bne.n	8010df0 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010de8:	6878      	ldr	r0, [r7, #4]
 8010dea:	4798      	blx	r3
    handled = 1UL;
 8010dec:	2301      	movs	r3, #1
 8010dee:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010df0:	69bb      	ldr	r3, [r7, #24]
 8010df2:	f003 0320 	and.w	r3, r3, #32
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d10f      	bne.n	8010e1a <HAL_SPI_IRQHandler+0xee>
 8010dfa:	69bb      	ldr	r3, [r7, #24]
 8010dfc:	f003 0302 	and.w	r3, r3, #2
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d00a      	beq.n	8010e1a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010e04:	69bb      	ldr	r3, [r7, #24]
 8010e06:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d105      	bne.n	8010e1a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	4798      	blx	r3
    handled = 1UL;
 8010e16:	2301      	movs	r3, #1
 8010e18:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8010e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	f040 8147 	bne.w	80110b0 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8010e22:	69bb      	ldr	r3, [r7, #24]
 8010e24:	f003 0308 	and.w	r3, r3, #8
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	f000 808b 	beq.w	8010f44 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	699a      	ldr	r2, [r3, #24]
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	f042 0208 	orr.w	r2, r2, #8
 8010e3c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	699a      	ldr	r2, [r3, #24]
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	f042 0210 	orr.w	r2, r2, #16
 8010e4c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	699a      	ldr	r2, [r3, #24]
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010e5c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	691a      	ldr	r2, [r3, #16]
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	f022 0208 	bic.w	r2, r2, #8
 8010e6c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	689b      	ldr	r3, [r3, #8]
 8010e74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d13d      	bne.n	8010ef8 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8010e7c:	e036      	b.n	8010eec <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	68db      	ldr	r3, [r3, #12]
 8010e82:	2b0f      	cmp	r3, #15
 8010e84:	d90b      	bls.n	8010e9e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	681a      	ldr	r2, [r3, #0]
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e8e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010e90:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e96:	1d1a      	adds	r2, r3, #4
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	665a      	str	r2, [r3, #100]	@ 0x64
 8010e9c:	e01d      	b.n	8010eda <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	68db      	ldr	r3, [r3, #12]
 8010ea2:	2b07      	cmp	r3, #7
 8010ea4:	d90b      	bls.n	8010ebe <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010eaa:	68fa      	ldr	r2, [r7, #12]
 8010eac:	8812      	ldrh	r2, [r2, #0]
 8010eae:	b292      	uxth	r2, r2
 8010eb0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010eb6:	1c9a      	adds	r2, r3, #2
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	665a      	str	r2, [r3, #100]	@ 0x64
 8010ebc:	e00d      	b.n	8010eda <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010eca:	7812      	ldrb	r2, [r2, #0]
 8010ecc:	b2d2      	uxtb	r2, r2
 8010ece:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ed4:	1c5a      	adds	r2, r3, #1
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010ee0:	b29b      	uxth	r3, r3
 8010ee2:	3b01      	subs	r3, #1
 8010ee4:	b29a      	uxth	r2, r3
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010ef2:	b29b      	uxth	r3, r3
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d1c2      	bne.n	8010e7e <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010ef8:	6878      	ldr	r0, [r7, #4]
 8010efa:	f000 f98f 	bl	801121c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	2201      	movs	r2, #1
 8010f02:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d003      	beq.n	8010f18 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8010f10:	6878      	ldr	r0, [r7, #4]
 8010f12:	f000 f901 	bl	8011118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8010f16:	e0d0      	b.n	80110ba <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8010f18:	7cfb      	ldrb	r3, [r7, #19]
 8010f1a:	2b05      	cmp	r3, #5
 8010f1c:	d103      	bne.n	8010f26 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8010f1e:	6878      	ldr	r0, [r7, #4]
 8010f20:	f000 f8e6 	bl	80110f0 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8010f24:	e0c6      	b.n	80110b4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8010f26:	7cfb      	ldrb	r3, [r7, #19]
 8010f28:	2b04      	cmp	r3, #4
 8010f2a:	d103      	bne.n	8010f34 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8010f2c:	6878      	ldr	r0, [r7, #4]
 8010f2e:	f000 f8d5 	bl	80110dc <HAL_SPI_RxCpltCallback>
    return;
 8010f32:	e0bf      	b.n	80110b4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8010f34:	7cfb      	ldrb	r3, [r7, #19]
 8010f36:	2b03      	cmp	r3, #3
 8010f38:	f040 80bc 	bne.w	80110b4 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8010f3c:	6878      	ldr	r0, [r7, #4]
 8010f3e:	f000 f8c3 	bl	80110c8 <HAL_SPI_TxCpltCallback>
    return;
 8010f42:	e0b7      	b.n	80110b4 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8010f44:	69bb      	ldr	r3, [r7, #24]
 8010f46:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	f000 80b5 	beq.w	80110ba <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8010f50:	69bb      	ldr	r3, [r7, #24]
 8010f52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d00f      	beq.n	8010f7a <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f60:	f043 0204 	orr.w	r2, r3, #4
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	699a      	ldr	r2, [r3, #24]
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010f78:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8010f7a:	69bb      	ldr	r3, [r7, #24]
 8010f7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d00f      	beq.n	8010fa4 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f8a:	f043 0201 	orr.w	r2, r3, #1
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	699a      	ldr	r2, [r3, #24]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010fa2:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8010fa4:	69bb      	ldr	r3, [r7, #24]
 8010fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d00f      	beq.n	8010fce <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010fb4:	f043 0208 	orr.w	r2, r3, #8
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	699a      	ldr	r2, [r3, #24]
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010fcc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8010fce:	69bb      	ldr	r3, [r7, #24]
 8010fd0:	f003 0320 	and.w	r3, r3, #32
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d00f      	beq.n	8010ff8 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010fde:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	699a      	ldr	r2, [r3, #24]
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	f042 0220 	orr.w	r2, r2, #32
 8010ff6:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d05a      	beq.n	80110b8 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	681a      	ldr	r2, [r3, #0]
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	f022 0201 	bic.w	r2, r2, #1
 8011010:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	6919      	ldr	r1, [r3, #16]
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	681a      	ldr	r2, [r3, #0]
 801101c:	4b28      	ldr	r3, [pc, #160]	@ (80110c0 <HAL_SPI_IRQHandler+0x394>)
 801101e:	400b      	ands	r3, r1
 8011020:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8011022:	697b      	ldr	r3, [r7, #20]
 8011024:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8011028:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801102c:	d138      	bne.n	80110a0 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	689a      	ldr	r2, [r3, #8]
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	681b      	ldr	r3, [r3, #0]
 8011038:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 801103c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011042:	2b00      	cmp	r3, #0
 8011044:	d013      	beq.n	801106e <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801104a:	4a1e      	ldr	r2, [pc, #120]	@ (80110c4 <HAL_SPI_IRQHandler+0x398>)
 801104c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011052:	4618      	mov	r0, r3
 8011054:	f7f6 fe54 	bl	8007d00 <HAL_DMA_Abort_IT>
 8011058:	4603      	mov	r3, r0
 801105a:	2b00      	cmp	r3, #0
 801105c:	d007      	beq.n	801106e <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011064:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011072:	2b00      	cmp	r3, #0
 8011074:	d020      	beq.n	80110b8 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801107a:	4a12      	ldr	r2, [pc, #72]	@ (80110c4 <HAL_SPI_IRQHandler+0x398>)
 801107c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011082:	4618      	mov	r0, r3
 8011084:	f7f6 fe3c 	bl	8007d00 <HAL_DMA_Abort_IT>
 8011088:	4603      	mov	r3, r0
 801108a:	2b00      	cmp	r3, #0
 801108c:	d014      	beq.n	80110b8 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011094:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801109e:	e00b      	b.n	80110b8 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	2201      	movs	r2, #1
 80110a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80110a8:	6878      	ldr	r0, [r7, #4]
 80110aa:	f000 f835 	bl	8011118 <HAL_SPI_ErrorCallback>
    return;
 80110ae:	e003      	b.n	80110b8 <HAL_SPI_IRQHandler+0x38c>
    return;
 80110b0:	bf00      	nop
 80110b2:	e002      	b.n	80110ba <HAL_SPI_IRQHandler+0x38e>
    return;
 80110b4:	bf00      	nop
 80110b6:	e000      	b.n	80110ba <HAL_SPI_IRQHandler+0x38e>
    return;
 80110b8:	bf00      	nop
  }
}
 80110ba:	3728      	adds	r7, #40	@ 0x28
 80110bc:	46bd      	mov	sp, r7
 80110be:	bd80      	pop	{r7, pc}
 80110c0:	fffffc94 	.word	0xfffffc94
 80110c4:	080111e9 	.word	0x080111e9

080110c8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110c8:	b480      	push	{r7}
 80110ca:	b083      	sub	sp, #12
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80110d0:	bf00      	nop
 80110d2:	370c      	adds	r7, #12
 80110d4:	46bd      	mov	sp, r7
 80110d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110da:	4770      	bx	lr

080110dc <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110dc:	b480      	push	{r7}
 80110de:	b083      	sub	sp, #12
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80110e4:	bf00      	nop
 80110e6:	370c      	adds	r7, #12
 80110e8:	46bd      	mov	sp, r7
 80110ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ee:	4770      	bx	lr

080110f0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110f0:	b480      	push	{r7}
 80110f2:	b083      	sub	sp, #12
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80110f8:	bf00      	nop
 80110fa:	370c      	adds	r7, #12
 80110fc:	46bd      	mov	sp, r7
 80110fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011102:	4770      	bx	lr

08011104 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011104:	b480      	push	{r7}
 8011106:	b083      	sub	sp, #12
 8011108:	af00      	add	r7, sp, #0
 801110a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 801110c:	bf00      	nop
 801110e:	370c      	adds	r7, #12
 8011110:	46bd      	mov	sp, r7
 8011112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011116:	4770      	bx	lr

08011118 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011118:	b480      	push	{r7}
 801111a:	b083      	sub	sp, #12
 801111c:	af00      	add	r7, sp, #0
 801111e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8011120:	bf00      	nop
 8011122:	370c      	adds	r7, #12
 8011124:	46bd      	mov	sp, r7
 8011126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112a:	4770      	bx	lr

0801112c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801112c:	b480      	push	{r7}
 801112e:	b083      	sub	sp, #12
 8011130:	af00      	add	r7, sp, #0
 8011132:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8011134:	bf00      	nop
 8011136:	370c      	adds	r7, #12
 8011138:	46bd      	mov	sp, r7
 801113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113e:	4770      	bx	lr

08011140 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b084      	sub	sp, #16
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801114c:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011154:	b2db      	uxtb	r3, r3
 8011156:	2b07      	cmp	r3, #7
 8011158:	d011      	beq.n	801117e <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801115e:	69db      	ldr	r3, [r3, #28]
 8011160:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011164:	d103      	bne.n	801116e <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8011166:	68f8      	ldr	r0, [r7, #12]
 8011168:	f7ff ffae 	bl	80110c8 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 801116c:	e007      	b.n	801117e <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	691a      	ldr	r2, [r3, #16]
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	f042 0208 	orr.w	r2, r2, #8
 801117c:	611a      	str	r2, [r3, #16]
}
 801117e:	bf00      	nop
 8011180:	3710      	adds	r7, #16
 8011182:	46bd      	mov	sp, r7
 8011184:	bd80      	pop	{r7, pc}

08011186 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011186:	b580      	push	{r7, lr}
 8011188:	b084      	sub	sp, #16
 801118a:	af00      	add	r7, sp, #0
 801118c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011192:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8011194:	68f8      	ldr	r0, [r7, #12]
 8011196:	f7ff ffb5 	bl	8011104 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801119a:	bf00      	nop
 801119c:	3710      	adds	r7, #16
 801119e:	46bd      	mov	sp, r7
 80111a0:	bd80      	pop	{r7, pc}

080111a2 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80111a2:	b580      	push	{r7, lr}
 80111a4:	b084      	sub	sp, #16
 80111a6:	af00      	add	r7, sp, #0
 80111a8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111ae:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80111b0:	6878      	ldr	r0, [r7, #4]
 80111b2:	f7f7 ff23 	bl	8008ffc <HAL_DMA_GetError>
 80111b6:	4603      	mov	r3, r0
 80111b8:	2b02      	cmp	r3, #2
 80111ba:	d011      	beq.n	80111e0 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 80111bc:	68f8      	ldr	r0, [r7, #12]
 80111be:	f000 f82d 	bl	801121c <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80111c8:	f043 0210 	orr.w	r2, r3, #16
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	2201      	movs	r2, #1
 80111d6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80111da:	68f8      	ldr	r0, [r7, #12]
 80111dc:	f7ff ff9c 	bl	8011118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80111e0:	bf00      	nop
 80111e2:	3710      	adds	r7, #16
 80111e4:	46bd      	mov	sp, r7
 80111e6:	bd80      	pop	{r7, pc}

080111e8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80111e8:	b580      	push	{r7, lr}
 80111ea:	b084      	sub	sp, #16
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111f4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	2200      	movs	r2, #0
 80111fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	2200      	movs	r2, #0
 8011202:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	2201      	movs	r2, #1
 801120a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801120e:	68f8      	ldr	r0, [r7, #12]
 8011210:	f7ff ff82 	bl	8011118 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011214:	bf00      	nop
 8011216:	3710      	adds	r7, #16
 8011218:	46bd      	mov	sp, r7
 801121a:	bd80      	pop	{r7, pc}

0801121c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 801121c:	b480      	push	{r7}
 801121e:	b085      	sub	sp, #20
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	695b      	ldr	r3, [r3, #20]
 801122a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	699a      	ldr	r2, [r3, #24]
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	f042 0208 	orr.w	r2, r2, #8
 801123a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	699a      	ldr	r2, [r3, #24]
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	f042 0210 	orr.w	r2, r2, #16
 801124a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	681a      	ldr	r2, [r3, #0]
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	f022 0201 	bic.w	r2, r2, #1
 801125a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	6919      	ldr	r1, [r3, #16]
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	681a      	ldr	r2, [r3, #0]
 8011266:	4b3c      	ldr	r3, [pc, #240]	@ (8011358 <SPI_CloseTransfer+0x13c>)
 8011268:	400b      	ands	r3, r1
 801126a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	689a      	ldr	r2, [r3, #8]
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 801127a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011282:	b2db      	uxtb	r3, r3
 8011284:	2b04      	cmp	r3, #4
 8011286:	d014      	beq.n	80112b2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	f003 0320 	and.w	r3, r3, #32
 801128e:	2b00      	cmp	r3, #0
 8011290:	d00f      	beq.n	80112b2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011298:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	699a      	ldr	r2, [r3, #24]
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	f042 0220 	orr.w	r2, r2, #32
 80112b0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80112b8:	b2db      	uxtb	r3, r3
 80112ba:	2b03      	cmp	r3, #3
 80112bc:	d014      	beq.n	80112e8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d00f      	beq.n	80112e8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80112ce:	f043 0204 	orr.w	r2, r3, #4
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	699a      	ldr	r2, [r3, #24]
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80112e6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d00f      	beq.n	8011312 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80112f8:	f043 0201 	orr.w	r2, r3, #1
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	699a      	ldr	r2, [r3, #24]
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011310:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011318:	2b00      	cmp	r3, #0
 801131a:	d00f      	beq.n	801133c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011322:	f043 0208 	orr.w	r2, r3, #8
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	699a      	ldr	r2, [r3, #24]
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801133a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2200      	movs	r2, #0
 8011340:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	2200      	movs	r2, #0
 8011348:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 801134c:	bf00      	nop
 801134e:	3714      	adds	r7, #20
 8011350:	46bd      	mov	sp, r7
 8011352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011356:	4770      	bx	lr
 8011358:	fffffc90 	.word	0xfffffc90

0801135c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801135c:	b580      	push	{r7, lr}
 801135e:	b084      	sub	sp, #16
 8011360:	af00      	add	r7, sp, #0
 8011362:	60f8      	str	r0, [r7, #12]
 8011364:	60b9      	str	r1, [r7, #8]
 8011366:	603b      	str	r3, [r7, #0]
 8011368:	4613      	mov	r3, r2
 801136a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801136c:	e010      	b.n	8011390 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801136e:	f7f5 fa1f 	bl	80067b0 <HAL_GetTick>
 8011372:	4602      	mov	r2, r0
 8011374:	69bb      	ldr	r3, [r7, #24]
 8011376:	1ad3      	subs	r3, r2, r3
 8011378:	683a      	ldr	r2, [r7, #0]
 801137a:	429a      	cmp	r2, r3
 801137c:	d803      	bhi.n	8011386 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011384:	d102      	bne.n	801138c <SPI_WaitOnFlagUntilTimeout+0x30>
 8011386:	683b      	ldr	r3, [r7, #0]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d101      	bne.n	8011390 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 801138c:	2303      	movs	r3, #3
 801138e:	e00f      	b.n	80113b0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	695a      	ldr	r2, [r3, #20]
 8011396:	68bb      	ldr	r3, [r7, #8]
 8011398:	4013      	ands	r3, r2
 801139a:	68ba      	ldr	r2, [r7, #8]
 801139c:	429a      	cmp	r2, r3
 801139e:	bf0c      	ite	eq
 80113a0:	2301      	moveq	r3, #1
 80113a2:	2300      	movne	r3, #0
 80113a4:	b2db      	uxtb	r3, r3
 80113a6:	461a      	mov	r2, r3
 80113a8:	79fb      	ldrb	r3, [r7, #7]
 80113aa:	429a      	cmp	r2, r3
 80113ac:	d0df      	beq.n	801136e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80113ae:	2300      	movs	r3, #0
}
 80113b0:	4618      	mov	r0, r3
 80113b2:	3710      	adds	r7, #16
 80113b4:	46bd      	mov	sp, r7
 80113b6:	bd80      	pop	{r7, pc}

080113b8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80113b8:	b480      	push	{r7}
 80113ba:	b085      	sub	sp, #20
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113c4:	095b      	lsrs	r3, r3, #5
 80113c6:	3301      	adds	r3, #1
 80113c8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	68db      	ldr	r3, [r3, #12]
 80113ce:	3301      	adds	r3, #1
 80113d0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	3307      	adds	r3, #7
 80113d6:	08db      	lsrs	r3, r3, #3
 80113d8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80113da:	68bb      	ldr	r3, [r7, #8]
 80113dc:	68fa      	ldr	r2, [r7, #12]
 80113de:	fb02 f303 	mul.w	r3, r2, r3
}
 80113e2:	4618      	mov	r0, r3
 80113e4:	3714      	adds	r7, #20
 80113e6:	46bd      	mov	sp, r7
 80113e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ec:	4770      	bx	lr

080113ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80113ee:	b580      	push	{r7, lr}
 80113f0:	b082      	sub	sp, #8
 80113f2:	af00      	add	r7, sp, #0
 80113f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d101      	bne.n	8011400 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80113fc:	2301      	movs	r3, #1
 80113fe:	e049      	b.n	8011494 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011406:	b2db      	uxtb	r3, r3
 8011408:	2b00      	cmp	r3, #0
 801140a:	d106      	bne.n	801141a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	2200      	movs	r2, #0
 8011410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011414:	6878      	ldr	r0, [r7, #4]
 8011416:	f7f3 fc9d 	bl	8004d54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	2202      	movs	r2, #2
 801141e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	681a      	ldr	r2, [r3, #0]
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	3304      	adds	r3, #4
 801142a:	4619      	mov	r1, r3
 801142c:	4610      	mov	r0, r2
 801142e:	f000 fad5 	bl	80119dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	2201      	movs	r2, #1
 8011436:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	2201      	movs	r2, #1
 801143e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	2201      	movs	r2, #1
 8011446:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	2201      	movs	r2, #1
 801144e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	2201      	movs	r2, #1
 8011456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2201      	movs	r2, #1
 801145e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	2201      	movs	r2, #1
 8011466:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	2201      	movs	r2, #1
 801146e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	2201      	movs	r2, #1
 8011476:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	2201      	movs	r2, #1
 801147e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	2201      	movs	r2, #1
 8011486:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2201      	movs	r2, #1
 801148e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011492:	2300      	movs	r3, #0
}
 8011494:	4618      	mov	r0, r3
 8011496:	3708      	adds	r7, #8
 8011498:	46bd      	mov	sp, r7
 801149a:	bd80      	pop	{r7, pc}

0801149c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801149c:	b480      	push	{r7}
 801149e:	b085      	sub	sp, #20
 80114a0:	af00      	add	r7, sp, #0
 80114a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80114aa:	b2db      	uxtb	r3, r3
 80114ac:	2b01      	cmp	r3, #1
 80114ae:	d001      	beq.n	80114b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80114b0:	2301      	movs	r3, #1
 80114b2:	e054      	b.n	801155e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	2202      	movs	r2, #2
 80114b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	68da      	ldr	r2, [r3, #12]
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	f042 0201 	orr.w	r2, r2, #1
 80114ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4a26      	ldr	r2, [pc, #152]	@ (801156c <HAL_TIM_Base_Start_IT+0xd0>)
 80114d2:	4293      	cmp	r3, r2
 80114d4:	d022      	beq.n	801151c <HAL_TIM_Base_Start_IT+0x80>
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80114de:	d01d      	beq.n	801151c <HAL_TIM_Base_Start_IT+0x80>
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	4a22      	ldr	r2, [pc, #136]	@ (8011570 <HAL_TIM_Base_Start_IT+0xd4>)
 80114e6:	4293      	cmp	r3, r2
 80114e8:	d018      	beq.n	801151c <HAL_TIM_Base_Start_IT+0x80>
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	4a21      	ldr	r2, [pc, #132]	@ (8011574 <HAL_TIM_Base_Start_IT+0xd8>)
 80114f0:	4293      	cmp	r3, r2
 80114f2:	d013      	beq.n	801151c <HAL_TIM_Base_Start_IT+0x80>
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	4a1f      	ldr	r2, [pc, #124]	@ (8011578 <HAL_TIM_Base_Start_IT+0xdc>)
 80114fa:	4293      	cmp	r3, r2
 80114fc:	d00e      	beq.n	801151c <HAL_TIM_Base_Start_IT+0x80>
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	4a1e      	ldr	r2, [pc, #120]	@ (801157c <HAL_TIM_Base_Start_IT+0xe0>)
 8011504:	4293      	cmp	r3, r2
 8011506:	d009      	beq.n	801151c <HAL_TIM_Base_Start_IT+0x80>
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	4a1c      	ldr	r2, [pc, #112]	@ (8011580 <HAL_TIM_Base_Start_IT+0xe4>)
 801150e:	4293      	cmp	r3, r2
 8011510:	d004      	beq.n	801151c <HAL_TIM_Base_Start_IT+0x80>
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	4a1b      	ldr	r2, [pc, #108]	@ (8011584 <HAL_TIM_Base_Start_IT+0xe8>)
 8011518:	4293      	cmp	r3, r2
 801151a:	d115      	bne.n	8011548 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	689a      	ldr	r2, [r3, #8]
 8011522:	4b19      	ldr	r3, [pc, #100]	@ (8011588 <HAL_TIM_Base_Start_IT+0xec>)
 8011524:	4013      	ands	r3, r2
 8011526:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	2b06      	cmp	r3, #6
 801152c:	d015      	beq.n	801155a <HAL_TIM_Base_Start_IT+0xbe>
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011534:	d011      	beq.n	801155a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	681a      	ldr	r2, [r3, #0]
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	f042 0201 	orr.w	r2, r2, #1
 8011544:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011546:	e008      	b.n	801155a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	681a      	ldr	r2, [r3, #0]
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	f042 0201 	orr.w	r2, r2, #1
 8011556:	601a      	str	r2, [r3, #0]
 8011558:	e000      	b.n	801155c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801155a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801155c:	2300      	movs	r3, #0
}
 801155e:	4618      	mov	r0, r3
 8011560:	3714      	adds	r7, #20
 8011562:	46bd      	mov	sp, r7
 8011564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011568:	4770      	bx	lr
 801156a:	bf00      	nop
 801156c:	40010000 	.word	0x40010000
 8011570:	40000400 	.word	0x40000400
 8011574:	40000800 	.word	0x40000800
 8011578:	40000c00 	.word	0x40000c00
 801157c:	40010400 	.word	0x40010400
 8011580:	40001800 	.word	0x40001800
 8011584:	40014000 	.word	0x40014000
 8011588:	00010007 	.word	0x00010007

0801158c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b084      	sub	sp, #16
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	68db      	ldr	r3, [r3, #12]
 801159a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	691b      	ldr	r3, [r3, #16]
 80115a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80115a4:	68bb      	ldr	r3, [r7, #8]
 80115a6:	f003 0302 	and.w	r3, r3, #2
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d020      	beq.n	80115f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	f003 0302 	and.w	r3, r3, #2
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d01b      	beq.n	80115f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	f06f 0202 	mvn.w	r2, #2
 80115c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	2201      	movs	r2, #1
 80115c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	699b      	ldr	r3, [r3, #24]
 80115ce:	f003 0303 	and.w	r3, r3, #3
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d003      	beq.n	80115de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80115d6:	6878      	ldr	r0, [r7, #4]
 80115d8:	f000 f9e2 	bl	80119a0 <HAL_TIM_IC_CaptureCallback>
 80115dc:	e005      	b.n	80115ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80115de:	6878      	ldr	r0, [r7, #4]
 80115e0:	f000 f9d4 	bl	801198c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80115e4:	6878      	ldr	r0, [r7, #4]
 80115e6:	f000 f9e5 	bl	80119b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	2200      	movs	r2, #0
 80115ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80115f0:	68bb      	ldr	r3, [r7, #8]
 80115f2:	f003 0304 	and.w	r3, r3, #4
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d020      	beq.n	801163c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	f003 0304 	and.w	r3, r3, #4
 8011600:	2b00      	cmp	r3, #0
 8011602:	d01b      	beq.n	801163c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	f06f 0204 	mvn.w	r2, #4
 801160c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	2202      	movs	r2, #2
 8011612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	699b      	ldr	r3, [r3, #24]
 801161a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801161e:	2b00      	cmp	r3, #0
 8011620:	d003      	beq.n	801162a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011622:	6878      	ldr	r0, [r7, #4]
 8011624:	f000 f9bc 	bl	80119a0 <HAL_TIM_IC_CaptureCallback>
 8011628:	e005      	b.n	8011636 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801162a:	6878      	ldr	r0, [r7, #4]
 801162c:	f000 f9ae 	bl	801198c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011630:	6878      	ldr	r0, [r7, #4]
 8011632:	f000 f9bf 	bl	80119b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	2200      	movs	r2, #0
 801163a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801163c:	68bb      	ldr	r3, [r7, #8]
 801163e:	f003 0308 	and.w	r3, r3, #8
 8011642:	2b00      	cmp	r3, #0
 8011644:	d020      	beq.n	8011688 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	f003 0308 	and.w	r3, r3, #8
 801164c:	2b00      	cmp	r3, #0
 801164e:	d01b      	beq.n	8011688 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	f06f 0208 	mvn.w	r2, #8
 8011658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	2204      	movs	r2, #4
 801165e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	69db      	ldr	r3, [r3, #28]
 8011666:	f003 0303 	and.w	r3, r3, #3
 801166a:	2b00      	cmp	r3, #0
 801166c:	d003      	beq.n	8011676 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801166e:	6878      	ldr	r0, [r7, #4]
 8011670:	f000 f996 	bl	80119a0 <HAL_TIM_IC_CaptureCallback>
 8011674:	e005      	b.n	8011682 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011676:	6878      	ldr	r0, [r7, #4]
 8011678:	f000 f988 	bl	801198c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801167c:	6878      	ldr	r0, [r7, #4]
 801167e:	f000 f999 	bl	80119b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	2200      	movs	r2, #0
 8011686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8011688:	68bb      	ldr	r3, [r7, #8]
 801168a:	f003 0310 	and.w	r3, r3, #16
 801168e:	2b00      	cmp	r3, #0
 8011690:	d020      	beq.n	80116d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	f003 0310 	and.w	r3, r3, #16
 8011698:	2b00      	cmp	r3, #0
 801169a:	d01b      	beq.n	80116d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	f06f 0210 	mvn.w	r2, #16
 80116a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	2208      	movs	r2, #8
 80116aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	69db      	ldr	r3, [r3, #28]
 80116b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d003      	beq.n	80116c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80116ba:	6878      	ldr	r0, [r7, #4]
 80116bc:	f000 f970 	bl	80119a0 <HAL_TIM_IC_CaptureCallback>
 80116c0:	e005      	b.n	80116ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80116c2:	6878      	ldr	r0, [r7, #4]
 80116c4:	f000 f962 	bl	801198c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80116c8:	6878      	ldr	r0, [r7, #4]
 80116ca:	f000 f973 	bl	80119b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	2200      	movs	r2, #0
 80116d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80116d4:	68bb      	ldr	r3, [r7, #8]
 80116d6:	f003 0301 	and.w	r3, r3, #1
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d00c      	beq.n	80116f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	f003 0301 	and.w	r3, r3, #1
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d007      	beq.n	80116f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	f06f 0201 	mvn.w	r2, #1
 80116f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80116f2:	6878      	ldr	r0, [r7, #4]
 80116f4:	f7f0 f906 	bl	8001904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80116f8:	68bb      	ldr	r3, [r7, #8]
 80116fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d104      	bne.n	801170c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8011702:	68bb      	ldr	r3, [r7, #8]
 8011704:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8011708:	2b00      	cmp	r3, #0
 801170a:	d00c      	beq.n	8011726 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011712:	2b00      	cmp	r3, #0
 8011714:	d007      	beq.n	8011726 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801171e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8011720:	6878      	ldr	r0, [r7, #4]
 8011722:	f000 fb31 	bl	8011d88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8011726:	68bb      	ldr	r3, [r7, #8]
 8011728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801172c:	2b00      	cmp	r3, #0
 801172e:	d00c      	beq.n	801174a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011736:	2b00      	cmp	r3, #0
 8011738:	d007      	beq.n	801174a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8011742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8011744:	6878      	ldr	r0, [r7, #4]
 8011746:	f000 fb29 	bl	8011d9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801174a:	68bb      	ldr	r3, [r7, #8]
 801174c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011750:	2b00      	cmp	r3, #0
 8011752:	d00c      	beq.n	801176e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801175a:	2b00      	cmp	r3, #0
 801175c:	d007      	beq.n	801176e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8011766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8011768:	6878      	ldr	r0, [r7, #4]
 801176a:	f000 f92d 	bl	80119c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801176e:	68bb      	ldr	r3, [r7, #8]
 8011770:	f003 0320 	and.w	r3, r3, #32
 8011774:	2b00      	cmp	r3, #0
 8011776:	d00c      	beq.n	8011792 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	f003 0320 	and.w	r3, r3, #32
 801177e:	2b00      	cmp	r3, #0
 8011780:	d007      	beq.n	8011792 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	f06f 0220 	mvn.w	r2, #32
 801178a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801178c:	6878      	ldr	r0, [r7, #4]
 801178e:	f000 faf1 	bl	8011d74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8011792:	bf00      	nop
 8011794:	3710      	adds	r7, #16
 8011796:	46bd      	mov	sp, r7
 8011798:	bd80      	pop	{r7, pc}
	...

0801179c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801179c:	b580      	push	{r7, lr}
 801179e:	b084      	sub	sp, #16
 80117a0:	af00      	add	r7, sp, #0
 80117a2:	6078      	str	r0, [r7, #4]
 80117a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80117a6:	2300      	movs	r3, #0
 80117a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80117b0:	2b01      	cmp	r3, #1
 80117b2:	d101      	bne.n	80117b8 <HAL_TIM_ConfigClockSource+0x1c>
 80117b4:	2302      	movs	r3, #2
 80117b6:	e0dc      	b.n	8011972 <HAL_TIM_ConfigClockSource+0x1d6>
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	2201      	movs	r2, #1
 80117bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	2202      	movs	r2, #2
 80117c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	689b      	ldr	r3, [r3, #8]
 80117ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80117d0:	68ba      	ldr	r2, [r7, #8]
 80117d2:	4b6a      	ldr	r3, [pc, #424]	@ (801197c <HAL_TIM_ConfigClockSource+0x1e0>)
 80117d4:	4013      	ands	r3, r2
 80117d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80117d8:	68bb      	ldr	r3, [r7, #8]
 80117da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80117de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	68ba      	ldr	r2, [r7, #8]
 80117e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80117e8:	683b      	ldr	r3, [r7, #0]
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	4a64      	ldr	r2, [pc, #400]	@ (8011980 <HAL_TIM_ConfigClockSource+0x1e4>)
 80117ee:	4293      	cmp	r3, r2
 80117f0:	f000 80a9 	beq.w	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 80117f4:	4a62      	ldr	r2, [pc, #392]	@ (8011980 <HAL_TIM_ConfigClockSource+0x1e4>)
 80117f6:	4293      	cmp	r3, r2
 80117f8:	f200 80ae 	bhi.w	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 80117fc:	4a61      	ldr	r2, [pc, #388]	@ (8011984 <HAL_TIM_ConfigClockSource+0x1e8>)
 80117fe:	4293      	cmp	r3, r2
 8011800:	f000 80a1 	beq.w	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 8011804:	4a5f      	ldr	r2, [pc, #380]	@ (8011984 <HAL_TIM_ConfigClockSource+0x1e8>)
 8011806:	4293      	cmp	r3, r2
 8011808:	f200 80a6 	bhi.w	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 801180c:	4a5e      	ldr	r2, [pc, #376]	@ (8011988 <HAL_TIM_ConfigClockSource+0x1ec>)
 801180e:	4293      	cmp	r3, r2
 8011810:	f000 8099 	beq.w	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 8011814:	4a5c      	ldr	r2, [pc, #368]	@ (8011988 <HAL_TIM_ConfigClockSource+0x1ec>)
 8011816:	4293      	cmp	r3, r2
 8011818:	f200 809e 	bhi.w	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 801181c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011820:	f000 8091 	beq.w	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 8011824:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011828:	f200 8096 	bhi.w	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 801182c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011830:	f000 8089 	beq.w	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 8011834:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011838:	f200 808e 	bhi.w	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 801183c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011840:	d03e      	beq.n	80118c0 <HAL_TIM_ConfigClockSource+0x124>
 8011842:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011846:	f200 8087 	bhi.w	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 801184a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801184e:	f000 8086 	beq.w	801195e <HAL_TIM_ConfigClockSource+0x1c2>
 8011852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011856:	d87f      	bhi.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 8011858:	2b70      	cmp	r3, #112	@ 0x70
 801185a:	d01a      	beq.n	8011892 <HAL_TIM_ConfigClockSource+0xf6>
 801185c:	2b70      	cmp	r3, #112	@ 0x70
 801185e:	d87b      	bhi.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 8011860:	2b60      	cmp	r3, #96	@ 0x60
 8011862:	d050      	beq.n	8011906 <HAL_TIM_ConfigClockSource+0x16a>
 8011864:	2b60      	cmp	r3, #96	@ 0x60
 8011866:	d877      	bhi.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 8011868:	2b50      	cmp	r3, #80	@ 0x50
 801186a:	d03c      	beq.n	80118e6 <HAL_TIM_ConfigClockSource+0x14a>
 801186c:	2b50      	cmp	r3, #80	@ 0x50
 801186e:	d873      	bhi.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 8011870:	2b40      	cmp	r3, #64	@ 0x40
 8011872:	d058      	beq.n	8011926 <HAL_TIM_ConfigClockSource+0x18a>
 8011874:	2b40      	cmp	r3, #64	@ 0x40
 8011876:	d86f      	bhi.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 8011878:	2b30      	cmp	r3, #48	@ 0x30
 801187a:	d064      	beq.n	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 801187c:	2b30      	cmp	r3, #48	@ 0x30
 801187e:	d86b      	bhi.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 8011880:	2b20      	cmp	r3, #32
 8011882:	d060      	beq.n	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 8011884:	2b20      	cmp	r3, #32
 8011886:	d867      	bhi.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
 8011888:	2b00      	cmp	r3, #0
 801188a:	d05c      	beq.n	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 801188c:	2b10      	cmp	r3, #16
 801188e:	d05a      	beq.n	8011946 <HAL_TIM_ConfigClockSource+0x1aa>
 8011890:	e062      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801189a:	683b      	ldr	r3, [r7, #0]
 801189c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80118a2:	f000 f9b9 	bl	8011c18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	689b      	ldr	r3, [r3, #8]
 80118ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80118ae:	68bb      	ldr	r3, [r7, #8]
 80118b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80118b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	68ba      	ldr	r2, [r7, #8]
 80118bc:	609a      	str	r2, [r3, #8]
      break;
 80118be:	e04f      	b.n	8011960 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80118c8:	683b      	ldr	r3, [r7, #0]
 80118ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80118cc:	683b      	ldr	r3, [r7, #0]
 80118ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80118d0:	f000 f9a2 	bl	8011c18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	689a      	ldr	r2, [r3, #8]
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80118e2:	609a      	str	r2, [r3, #8]
      break;
 80118e4:	e03c      	b.n	8011960 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80118ea:	683b      	ldr	r3, [r7, #0]
 80118ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80118ee:	683b      	ldr	r3, [r7, #0]
 80118f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80118f2:	461a      	mov	r2, r3
 80118f4:	f000 f912 	bl	8011b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	2150      	movs	r1, #80	@ 0x50
 80118fe:	4618      	mov	r0, r3
 8011900:	f000 f96c 	bl	8011bdc <TIM_ITRx_SetConfig>
      break;
 8011904:	e02c      	b.n	8011960 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801190e:	683b      	ldr	r3, [r7, #0]
 8011910:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8011912:	461a      	mov	r2, r3
 8011914:	f000 f931 	bl	8011b7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	2160      	movs	r1, #96	@ 0x60
 801191e:	4618      	mov	r0, r3
 8011920:	f000 f95c 	bl	8011bdc <TIM_ITRx_SetConfig>
      break;
 8011924:	e01c      	b.n	8011960 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801192a:	683b      	ldr	r3, [r7, #0]
 801192c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8011932:	461a      	mov	r2, r3
 8011934:	f000 f8f2 	bl	8011b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	2140      	movs	r1, #64	@ 0x40
 801193e:	4618      	mov	r0, r3
 8011940:	f000 f94c 	bl	8011bdc <TIM_ITRx_SetConfig>
      break;
 8011944:	e00c      	b.n	8011960 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	681a      	ldr	r2, [r3, #0]
 801194a:	683b      	ldr	r3, [r7, #0]
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	4619      	mov	r1, r3
 8011950:	4610      	mov	r0, r2
 8011952:	f000 f943 	bl	8011bdc <TIM_ITRx_SetConfig>
      break;
 8011956:	e003      	b.n	8011960 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8011958:	2301      	movs	r3, #1
 801195a:	73fb      	strb	r3, [r7, #15]
      break;
 801195c:	e000      	b.n	8011960 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801195e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2201      	movs	r2, #1
 8011964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	2200      	movs	r2, #0
 801196c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8011970:	7bfb      	ldrb	r3, [r7, #15]
}
 8011972:	4618      	mov	r0, r3
 8011974:	3710      	adds	r7, #16
 8011976:	46bd      	mov	sp, r7
 8011978:	bd80      	pop	{r7, pc}
 801197a:	bf00      	nop
 801197c:	ffceff88 	.word	0xffceff88
 8011980:	00100040 	.word	0x00100040
 8011984:	00100030 	.word	0x00100030
 8011988:	00100020 	.word	0x00100020

0801198c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801198c:	b480      	push	{r7}
 801198e:	b083      	sub	sp, #12
 8011990:	af00      	add	r7, sp, #0
 8011992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8011994:	bf00      	nop
 8011996:	370c      	adds	r7, #12
 8011998:	46bd      	mov	sp, r7
 801199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199e:	4770      	bx	lr

080119a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80119a0:	b480      	push	{r7}
 80119a2:	b083      	sub	sp, #12
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80119a8:	bf00      	nop
 80119aa:	370c      	adds	r7, #12
 80119ac:	46bd      	mov	sp, r7
 80119ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b2:	4770      	bx	lr

080119b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80119b4:	b480      	push	{r7}
 80119b6:	b083      	sub	sp, #12
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80119bc:	bf00      	nop
 80119be:	370c      	adds	r7, #12
 80119c0:	46bd      	mov	sp, r7
 80119c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c6:	4770      	bx	lr

080119c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80119c8:	b480      	push	{r7}
 80119ca:	b083      	sub	sp, #12
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80119d0:	bf00      	nop
 80119d2:	370c      	adds	r7, #12
 80119d4:	46bd      	mov	sp, r7
 80119d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119da:	4770      	bx	lr

080119dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80119dc:	b480      	push	{r7}
 80119de:	b085      	sub	sp, #20
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
 80119e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	4a43      	ldr	r2, [pc, #268]	@ (8011afc <TIM_Base_SetConfig+0x120>)
 80119f0:	4293      	cmp	r3, r2
 80119f2:	d013      	beq.n	8011a1c <TIM_Base_SetConfig+0x40>
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80119fa:	d00f      	beq.n	8011a1c <TIM_Base_SetConfig+0x40>
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	4a40      	ldr	r2, [pc, #256]	@ (8011b00 <TIM_Base_SetConfig+0x124>)
 8011a00:	4293      	cmp	r3, r2
 8011a02:	d00b      	beq.n	8011a1c <TIM_Base_SetConfig+0x40>
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	4a3f      	ldr	r2, [pc, #252]	@ (8011b04 <TIM_Base_SetConfig+0x128>)
 8011a08:	4293      	cmp	r3, r2
 8011a0a:	d007      	beq.n	8011a1c <TIM_Base_SetConfig+0x40>
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8011b08 <TIM_Base_SetConfig+0x12c>)
 8011a10:	4293      	cmp	r3, r2
 8011a12:	d003      	beq.n	8011a1c <TIM_Base_SetConfig+0x40>
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	4a3d      	ldr	r2, [pc, #244]	@ (8011b0c <TIM_Base_SetConfig+0x130>)
 8011a18:	4293      	cmp	r3, r2
 8011a1a:	d108      	bne.n	8011a2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8011a24:	683b      	ldr	r3, [r7, #0]
 8011a26:	685b      	ldr	r3, [r3, #4]
 8011a28:	68fa      	ldr	r2, [r7, #12]
 8011a2a:	4313      	orrs	r3, r2
 8011a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	4a32      	ldr	r2, [pc, #200]	@ (8011afc <TIM_Base_SetConfig+0x120>)
 8011a32:	4293      	cmp	r3, r2
 8011a34:	d01f      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011a3c:	d01b      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	4a2f      	ldr	r2, [pc, #188]	@ (8011b00 <TIM_Base_SetConfig+0x124>)
 8011a42:	4293      	cmp	r3, r2
 8011a44:	d017      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	4a2e      	ldr	r2, [pc, #184]	@ (8011b04 <TIM_Base_SetConfig+0x128>)
 8011a4a:	4293      	cmp	r3, r2
 8011a4c:	d013      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	4a2d      	ldr	r2, [pc, #180]	@ (8011b08 <TIM_Base_SetConfig+0x12c>)
 8011a52:	4293      	cmp	r3, r2
 8011a54:	d00f      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	4a2c      	ldr	r2, [pc, #176]	@ (8011b0c <TIM_Base_SetConfig+0x130>)
 8011a5a:	4293      	cmp	r3, r2
 8011a5c:	d00b      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	4a2b      	ldr	r2, [pc, #172]	@ (8011b10 <TIM_Base_SetConfig+0x134>)
 8011a62:	4293      	cmp	r3, r2
 8011a64:	d007      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	4a2a      	ldr	r2, [pc, #168]	@ (8011b14 <TIM_Base_SetConfig+0x138>)
 8011a6a:	4293      	cmp	r3, r2
 8011a6c:	d003      	beq.n	8011a76 <TIM_Base_SetConfig+0x9a>
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	4a29      	ldr	r2, [pc, #164]	@ (8011b18 <TIM_Base_SetConfig+0x13c>)
 8011a72:	4293      	cmp	r3, r2
 8011a74:	d108      	bne.n	8011a88 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011a7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011a7e:	683b      	ldr	r3, [r7, #0]
 8011a80:	68db      	ldr	r3, [r3, #12]
 8011a82:	68fa      	ldr	r2, [r7, #12]
 8011a84:	4313      	orrs	r3, r2
 8011a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	695b      	ldr	r3, [r3, #20]
 8011a92:	4313      	orrs	r3, r2
 8011a94:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011a96:	683b      	ldr	r3, [r7, #0]
 8011a98:	689a      	ldr	r2, [r3, #8]
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011a9e:	683b      	ldr	r3, [r7, #0]
 8011aa0:	681a      	ldr	r2, [r3, #0]
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	4a14      	ldr	r2, [pc, #80]	@ (8011afc <TIM_Base_SetConfig+0x120>)
 8011aaa:	4293      	cmp	r3, r2
 8011aac:	d00f      	beq.n	8011ace <TIM_Base_SetConfig+0xf2>
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	4a16      	ldr	r2, [pc, #88]	@ (8011b0c <TIM_Base_SetConfig+0x130>)
 8011ab2:	4293      	cmp	r3, r2
 8011ab4:	d00b      	beq.n	8011ace <TIM_Base_SetConfig+0xf2>
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	4a15      	ldr	r2, [pc, #84]	@ (8011b10 <TIM_Base_SetConfig+0x134>)
 8011aba:	4293      	cmp	r3, r2
 8011abc:	d007      	beq.n	8011ace <TIM_Base_SetConfig+0xf2>
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	4a14      	ldr	r2, [pc, #80]	@ (8011b14 <TIM_Base_SetConfig+0x138>)
 8011ac2:	4293      	cmp	r3, r2
 8011ac4:	d003      	beq.n	8011ace <TIM_Base_SetConfig+0xf2>
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	4a13      	ldr	r2, [pc, #76]	@ (8011b18 <TIM_Base_SetConfig+0x13c>)
 8011aca:	4293      	cmp	r3, r2
 8011acc:	d103      	bne.n	8011ad6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	691a      	ldr	r2, [r3, #16]
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	f043 0204 	orr.w	r2, r3, #4
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	2201      	movs	r2, #1
 8011ae6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	68fa      	ldr	r2, [r7, #12]
 8011aec:	601a      	str	r2, [r3, #0]
}
 8011aee:	bf00      	nop
 8011af0:	3714      	adds	r7, #20
 8011af2:	46bd      	mov	sp, r7
 8011af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af8:	4770      	bx	lr
 8011afa:	bf00      	nop
 8011afc:	40010000 	.word	0x40010000
 8011b00:	40000400 	.word	0x40000400
 8011b04:	40000800 	.word	0x40000800
 8011b08:	40000c00 	.word	0x40000c00
 8011b0c:	40010400 	.word	0x40010400
 8011b10:	40014000 	.word	0x40014000
 8011b14:	40014400 	.word	0x40014400
 8011b18:	40014800 	.word	0x40014800

08011b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011b1c:	b480      	push	{r7}
 8011b1e:	b087      	sub	sp, #28
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	60f8      	str	r0, [r7, #12]
 8011b24:	60b9      	str	r1, [r7, #8]
 8011b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	6a1b      	ldr	r3, [r3, #32]
 8011b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	6a1b      	ldr	r3, [r3, #32]
 8011b32:	f023 0201 	bic.w	r2, r3, #1
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	699b      	ldr	r3, [r3, #24]
 8011b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011b40:	693b      	ldr	r3, [r7, #16]
 8011b42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8011b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	011b      	lsls	r3, r3, #4
 8011b4c:	693a      	ldr	r2, [r7, #16]
 8011b4e:	4313      	orrs	r3, r2
 8011b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8011b52:	697b      	ldr	r3, [r7, #20]
 8011b54:	f023 030a 	bic.w	r3, r3, #10
 8011b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011b5a:	697a      	ldr	r2, [r7, #20]
 8011b5c:	68bb      	ldr	r3, [r7, #8]
 8011b5e:	4313      	orrs	r3, r2
 8011b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	693a      	ldr	r2, [r7, #16]
 8011b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	697a      	ldr	r2, [r7, #20]
 8011b6c:	621a      	str	r2, [r3, #32]
}
 8011b6e:	bf00      	nop
 8011b70:	371c      	adds	r7, #28
 8011b72:	46bd      	mov	sp, r7
 8011b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b78:	4770      	bx	lr

08011b7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011b7a:	b480      	push	{r7}
 8011b7c:	b087      	sub	sp, #28
 8011b7e:	af00      	add	r7, sp, #0
 8011b80:	60f8      	str	r0, [r7, #12]
 8011b82:	60b9      	str	r1, [r7, #8]
 8011b84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	6a1b      	ldr	r3, [r3, #32]
 8011b8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	6a1b      	ldr	r3, [r3, #32]
 8011b90:	f023 0210 	bic.w	r2, r3, #16
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	699b      	ldr	r3, [r3, #24]
 8011b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011b9e:	693b      	ldr	r3, [r7, #16]
 8011ba0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011ba4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	031b      	lsls	r3, r3, #12
 8011baa:	693a      	ldr	r2, [r7, #16]
 8011bac:	4313      	orrs	r3, r2
 8011bae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011bb0:	697b      	ldr	r3, [r7, #20]
 8011bb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011bb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011bb8:	68bb      	ldr	r3, [r7, #8]
 8011bba:	011b      	lsls	r3, r3, #4
 8011bbc:	697a      	ldr	r2, [r7, #20]
 8011bbe:	4313      	orrs	r3, r2
 8011bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	693a      	ldr	r2, [r7, #16]
 8011bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	697a      	ldr	r2, [r7, #20]
 8011bcc:	621a      	str	r2, [r3, #32]
}
 8011bce:	bf00      	nop
 8011bd0:	371c      	adds	r7, #28
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd8:	4770      	bx	lr
	...

08011bdc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011bdc:	b480      	push	{r7}
 8011bde:	b085      	sub	sp, #20
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	6078      	str	r0, [r7, #4]
 8011be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	689b      	ldr	r3, [r3, #8]
 8011bea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011bec:	68fa      	ldr	r2, [r7, #12]
 8011bee:	4b09      	ldr	r3, [pc, #36]	@ (8011c14 <TIM_ITRx_SetConfig+0x38>)
 8011bf0:	4013      	ands	r3, r2
 8011bf2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011bf4:	683a      	ldr	r2, [r7, #0]
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	4313      	orrs	r3, r2
 8011bfa:	f043 0307 	orr.w	r3, r3, #7
 8011bfe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	68fa      	ldr	r2, [r7, #12]
 8011c04:	609a      	str	r2, [r3, #8]
}
 8011c06:	bf00      	nop
 8011c08:	3714      	adds	r7, #20
 8011c0a:	46bd      	mov	sp, r7
 8011c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c10:	4770      	bx	lr
 8011c12:	bf00      	nop
 8011c14:	ffcfff8f 	.word	0xffcfff8f

08011c18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011c18:	b480      	push	{r7}
 8011c1a:	b087      	sub	sp, #28
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	60f8      	str	r0, [r7, #12]
 8011c20:	60b9      	str	r1, [r7, #8]
 8011c22:	607a      	str	r2, [r7, #4]
 8011c24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	689b      	ldr	r3, [r3, #8]
 8011c2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011c2c:	697b      	ldr	r3, [r7, #20]
 8011c2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011c32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011c34:	683b      	ldr	r3, [r7, #0]
 8011c36:	021a      	lsls	r2, r3, #8
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	431a      	orrs	r2, r3
 8011c3c:	68bb      	ldr	r3, [r7, #8]
 8011c3e:	4313      	orrs	r3, r2
 8011c40:	697a      	ldr	r2, [r7, #20]
 8011c42:	4313      	orrs	r3, r2
 8011c44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	697a      	ldr	r2, [r7, #20]
 8011c4a:	609a      	str	r2, [r3, #8]
}
 8011c4c:	bf00      	nop
 8011c4e:	371c      	adds	r7, #28
 8011c50:	46bd      	mov	sp, r7
 8011c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c56:	4770      	bx	lr

08011c58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011c58:	b480      	push	{r7}
 8011c5a:	b085      	sub	sp, #20
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	6078      	str	r0, [r7, #4]
 8011c60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011c68:	2b01      	cmp	r3, #1
 8011c6a:	d101      	bne.n	8011c70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011c6c:	2302      	movs	r3, #2
 8011c6e:	e06d      	b.n	8011d4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	2201      	movs	r2, #1
 8011c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	2202      	movs	r2, #2
 8011c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	685b      	ldr	r3, [r3, #4]
 8011c86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	689b      	ldr	r3, [r3, #8]
 8011c8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	4a30      	ldr	r2, [pc, #192]	@ (8011d58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011c96:	4293      	cmp	r3, r2
 8011c98:	d004      	beq.n	8011ca4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	4a2f      	ldr	r2, [pc, #188]	@ (8011d5c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011ca0:	4293      	cmp	r3, r2
 8011ca2:	d108      	bne.n	8011cb6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8011caa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011cac:	683b      	ldr	r3, [r7, #0]
 8011cae:	685b      	ldr	r3, [r3, #4]
 8011cb0:	68fa      	ldr	r2, [r7, #12]
 8011cb2:	4313      	orrs	r3, r2
 8011cb4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cbc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011cbe:	683b      	ldr	r3, [r7, #0]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	68fa      	ldr	r2, [r7, #12]
 8011cc4:	4313      	orrs	r3, r2
 8011cc6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	68fa      	ldr	r2, [r7, #12]
 8011cce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	4a20      	ldr	r2, [pc, #128]	@ (8011d58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011cd6:	4293      	cmp	r3, r2
 8011cd8:	d022      	beq.n	8011d20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011ce2:	d01d      	beq.n	8011d20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8011d60 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011cea:	4293      	cmp	r3, r2
 8011cec:	d018      	beq.n	8011d20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8011d64 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011cf4:	4293      	cmp	r3, r2
 8011cf6:	d013      	beq.n	8011d20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	4a1a      	ldr	r2, [pc, #104]	@ (8011d68 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011cfe:	4293      	cmp	r3, r2
 8011d00:	d00e      	beq.n	8011d20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	4a15      	ldr	r2, [pc, #84]	@ (8011d5c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011d08:	4293      	cmp	r3, r2
 8011d0a:	d009      	beq.n	8011d20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	4a16      	ldr	r2, [pc, #88]	@ (8011d6c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011d12:	4293      	cmp	r3, r2
 8011d14:	d004      	beq.n	8011d20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	4a15      	ldr	r2, [pc, #84]	@ (8011d70 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011d1c:	4293      	cmp	r3, r2
 8011d1e:	d10c      	bne.n	8011d3a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011d20:	68bb      	ldr	r3, [r7, #8]
 8011d22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011d26:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011d28:	683b      	ldr	r3, [r7, #0]
 8011d2a:	689b      	ldr	r3, [r3, #8]
 8011d2c:	68ba      	ldr	r2, [r7, #8]
 8011d2e:	4313      	orrs	r3, r2
 8011d30:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	681b      	ldr	r3, [r3, #0]
 8011d36:	68ba      	ldr	r2, [r7, #8]
 8011d38:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	2201      	movs	r2, #1
 8011d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	2200      	movs	r2, #0
 8011d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011d4a:	2300      	movs	r3, #0
}
 8011d4c:	4618      	mov	r0, r3
 8011d4e:	3714      	adds	r7, #20
 8011d50:	46bd      	mov	sp, r7
 8011d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d56:	4770      	bx	lr
 8011d58:	40010000 	.word	0x40010000
 8011d5c:	40010400 	.word	0x40010400
 8011d60:	40000400 	.word	0x40000400
 8011d64:	40000800 	.word	0x40000800
 8011d68:	40000c00 	.word	0x40000c00
 8011d6c:	40001800 	.word	0x40001800
 8011d70:	40014000 	.word	0x40014000

08011d74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011d74:	b480      	push	{r7}
 8011d76:	b083      	sub	sp, #12
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011d7c:	bf00      	nop
 8011d7e:	370c      	adds	r7, #12
 8011d80:	46bd      	mov	sp, r7
 8011d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d86:	4770      	bx	lr

08011d88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011d88:	b480      	push	{r7}
 8011d8a:	b083      	sub	sp, #12
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011d90:	bf00      	nop
 8011d92:	370c      	adds	r7, #12
 8011d94:	46bd      	mov	sp, r7
 8011d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d9a:	4770      	bx	lr

08011d9c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011d9c:	b480      	push	{r7}
 8011d9e:	b083      	sub	sp, #12
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011da4:	bf00      	nop
 8011da6:	370c      	adds	r7, #12
 8011da8:	46bd      	mov	sp, r7
 8011daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dae:	4770      	bx	lr

08011db0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011db0:	b580      	push	{r7, lr}
 8011db2:	b082      	sub	sp, #8
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d101      	bne.n	8011dc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011dbe:	2301      	movs	r3, #1
 8011dc0:	e042      	b.n	8011e48 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d106      	bne.n	8011dda <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	2200      	movs	r2, #0
 8011dd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011dd4:	6878      	ldr	r0, [r7, #4]
 8011dd6:	f7f3 f803 	bl	8004de0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	2224      	movs	r2, #36	@ 0x24
 8011dde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	681a      	ldr	r2, [r3, #0]
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	681b      	ldr	r3, [r3, #0]
 8011dec:	f022 0201 	bic.w	r2, r2, #1
 8011df0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d002      	beq.n	8011e00 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011dfa:	6878      	ldr	r0, [r7, #4]
 8011dfc:	f001 fb20 	bl	8013440 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011e00:	6878      	ldr	r0, [r7, #4]
 8011e02:	f000 fdb5 	bl	8012970 <UART_SetConfig>
 8011e06:	4603      	mov	r3, r0
 8011e08:	2b01      	cmp	r3, #1
 8011e0a:	d101      	bne.n	8011e10 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011e0c:	2301      	movs	r3, #1
 8011e0e:	e01b      	b.n	8011e48 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	685a      	ldr	r2, [r3, #4]
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011e1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	689a      	ldr	r2, [r3, #8]
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011e2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	681a      	ldr	r2, [r3, #0]
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	f042 0201 	orr.w	r2, r2, #1
 8011e3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011e40:	6878      	ldr	r0, [r7, #4]
 8011e42:	f001 fb9f 	bl	8013584 <UART_CheckIdleState>
 8011e46:	4603      	mov	r3, r0
}
 8011e48:	4618      	mov	r0, r3
 8011e4a:	3708      	adds	r7, #8
 8011e4c:	46bd      	mov	sp, r7
 8011e4e:	bd80      	pop	{r7, pc}

08011e50 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011e50:	b580      	push	{r7, lr}
 8011e52:	b08a      	sub	sp, #40	@ 0x28
 8011e54:	af00      	add	r7, sp, #0
 8011e56:	60f8      	str	r0, [r7, #12]
 8011e58:	60b9      	str	r1, [r7, #8]
 8011e5a:	4613      	mov	r3, r2
 8011e5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011e64:	2b20      	cmp	r3, #32
 8011e66:	d137      	bne.n	8011ed8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8011e68:	68bb      	ldr	r3, [r7, #8]
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d002      	beq.n	8011e74 <HAL_UART_Receive_IT+0x24>
 8011e6e:	88fb      	ldrh	r3, [r7, #6]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d101      	bne.n	8011e78 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8011e74:	2301      	movs	r3, #1
 8011e76:	e030      	b.n	8011eda <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	4a18      	ldr	r2, [pc, #96]	@ (8011ee4 <HAL_UART_Receive_IT+0x94>)
 8011e84:	4293      	cmp	r3, r2
 8011e86:	d01f      	beq.n	8011ec8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	685b      	ldr	r3, [r3, #4]
 8011e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d018      	beq.n	8011ec8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e9c:	697b      	ldr	r3, [r7, #20]
 8011e9e:	e853 3f00 	ldrex	r3, [r3]
 8011ea2:	613b      	str	r3, [r7, #16]
   return(result);
 8011ea4:	693b      	ldr	r3, [r7, #16]
 8011ea6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	461a      	mov	r2, r3
 8011eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eb4:	623b      	str	r3, [r7, #32]
 8011eb6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011eb8:	69f9      	ldr	r1, [r7, #28]
 8011eba:	6a3a      	ldr	r2, [r7, #32]
 8011ebc:	e841 2300 	strex	r3, r2, [r1]
 8011ec0:	61bb      	str	r3, [r7, #24]
   return(result);
 8011ec2:	69bb      	ldr	r3, [r7, #24]
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d1e6      	bne.n	8011e96 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011ec8:	88fb      	ldrh	r3, [r7, #6]
 8011eca:	461a      	mov	r2, r3
 8011ecc:	68b9      	ldr	r1, [r7, #8]
 8011ece:	68f8      	ldr	r0, [r7, #12]
 8011ed0:	f001 fc70 	bl	80137b4 <UART_Start_Receive_IT>
 8011ed4:	4603      	mov	r3, r0
 8011ed6:	e000      	b.n	8011eda <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011ed8:	2302      	movs	r3, #2
  }
}
 8011eda:	4618      	mov	r0, r3
 8011edc:	3728      	adds	r7, #40	@ 0x28
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	bd80      	pop	{r7, pc}
 8011ee2:	bf00      	nop
 8011ee4:	58000c00 	.word	0x58000c00

08011ee8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011ee8:	b580      	push	{r7, lr}
 8011eea:	b08a      	sub	sp, #40	@ 0x28
 8011eec:	af00      	add	r7, sp, #0
 8011eee:	60f8      	str	r0, [r7, #12]
 8011ef0:	60b9      	str	r1, [r7, #8]
 8011ef2:	4613      	mov	r3, r2
 8011ef4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011efc:	2b20      	cmp	r3, #32
 8011efe:	d167      	bne.n	8011fd0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8011f00:	68bb      	ldr	r3, [r7, #8]
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d002      	beq.n	8011f0c <HAL_UART_Transmit_DMA+0x24>
 8011f06:	88fb      	ldrh	r3, [r7, #6]
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d101      	bne.n	8011f10 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8011f0c:	2301      	movs	r3, #1
 8011f0e:	e060      	b.n	8011fd2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	68ba      	ldr	r2, [r7, #8]
 8011f14:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	88fa      	ldrh	r2, [r7, #6]
 8011f1a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	88fa      	ldrh	r2, [r7, #6]
 8011f22:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	2221      	movs	r2, #33	@ 0x21
 8011f32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d028      	beq.n	8011f90 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f42:	4a26      	ldr	r2, [pc, #152]	@ (8011fdc <HAL_UART_Transmit_DMA+0xf4>)
 8011f44:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f4a:	4a25      	ldr	r2, [pc, #148]	@ (8011fe0 <HAL_UART_Transmit_DMA+0xf8>)
 8011f4c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f52:	4a24      	ldr	r2, [pc, #144]	@ (8011fe4 <HAL_UART_Transmit_DMA+0xfc>)
 8011f54:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f5a:	2200      	movs	r2, #0
 8011f5c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011f66:	4619      	mov	r1, r3
 8011f68:	68fb      	ldr	r3, [r7, #12]
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	3328      	adds	r3, #40	@ 0x28
 8011f6e:	461a      	mov	r2, r3
 8011f70:	88fb      	ldrh	r3, [r7, #6]
 8011f72:	f7f5 f93d 	bl	80071f0 <HAL_DMA_Start_IT>
 8011f76:	4603      	mov	r3, r0
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d009      	beq.n	8011f90 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	2210      	movs	r2, #16
 8011f80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	2220      	movs	r2, #32
 8011f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8011f8c:	2301      	movs	r3, #1
 8011f8e:	e020      	b.n	8011fd2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	2240      	movs	r2, #64	@ 0x40
 8011f96:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	3308      	adds	r3, #8
 8011f9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fa0:	697b      	ldr	r3, [r7, #20]
 8011fa2:	e853 3f00 	ldrex	r3, [r3]
 8011fa6:	613b      	str	r3, [r7, #16]
   return(result);
 8011fa8:	693b      	ldr	r3, [r7, #16]
 8011faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fae:	627b      	str	r3, [r7, #36]	@ 0x24
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	3308      	adds	r3, #8
 8011fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fb8:	623a      	str	r2, [r7, #32]
 8011fba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fbc:	69f9      	ldr	r1, [r7, #28]
 8011fbe:	6a3a      	ldr	r2, [r7, #32]
 8011fc0:	e841 2300 	strex	r3, r2, [r1]
 8011fc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8011fc6:	69bb      	ldr	r3, [r7, #24]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d1e5      	bne.n	8011f98 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011fcc:	2300      	movs	r3, #0
 8011fce:	e000      	b.n	8011fd2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011fd0:	2302      	movs	r3, #2
  }
}
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	3728      	adds	r7, #40	@ 0x28
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	bd80      	pop	{r7, pc}
 8011fda:	bf00      	nop
 8011fdc:	08013b49 	.word	0x08013b49
 8011fe0:	08013bdf 	.word	0x08013bdf
 8011fe4:	08013bfb 	.word	0x08013bfb

08011fe8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	b09a      	sub	sp, #104	@ 0x68
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ff8:	e853 3f00 	ldrex	r3, [r3]
 8011ffc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012004:	667b      	str	r3, [r7, #100]	@ 0x64
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	461a      	mov	r2, r3
 801200c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801200e:	657b      	str	r3, [r7, #84]	@ 0x54
 8012010:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012012:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012014:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012016:	e841 2300 	strex	r3, r2, [r1]
 801201a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801201c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801201e:	2b00      	cmp	r3, #0
 8012020:	d1e6      	bne.n	8011ff0 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	3308      	adds	r3, #8
 8012028:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801202a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801202c:	e853 3f00 	ldrex	r3, [r3]
 8012030:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012032:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012034:	4b51      	ldr	r3, [pc, #324]	@ (801217c <HAL_UART_AbortReceive_IT+0x194>)
 8012036:	4013      	ands	r3, r2
 8012038:	663b      	str	r3, [r7, #96]	@ 0x60
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	3308      	adds	r3, #8
 8012040:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012042:	643a      	str	r2, [r7, #64]	@ 0x40
 8012044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012046:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012048:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801204a:	e841 2300 	strex	r3, r2, [r1]
 801204e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012052:	2b00      	cmp	r3, #0
 8012054:	d1e5      	bne.n	8012022 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801205a:	2b01      	cmp	r3, #1
 801205c:	d118      	bne.n	8012090 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012064:	6a3b      	ldr	r3, [r7, #32]
 8012066:	e853 3f00 	ldrex	r3, [r3]
 801206a:	61fb      	str	r3, [r7, #28]
   return(result);
 801206c:	69fb      	ldr	r3, [r7, #28]
 801206e:	f023 0310 	bic.w	r3, r3, #16
 8012072:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	681b      	ldr	r3, [r3, #0]
 8012078:	461a      	mov	r2, r3
 801207a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801207c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801207e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012080:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012084:	e841 2300 	strex	r3, r2, [r1]
 8012088:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801208c:	2b00      	cmp	r3, #0
 801208e:	d1e6      	bne.n	801205e <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	689b      	ldr	r3, [r3, #8]
 8012096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801209a:	2b40      	cmp	r3, #64	@ 0x40
 801209c:	d154      	bne.n	8012148 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	3308      	adds	r3, #8
 80120a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	e853 3f00 	ldrex	r3, [r3]
 80120ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80120ae:	68bb      	ldr	r3, [r7, #8]
 80120b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80120b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	3308      	adds	r3, #8
 80120bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80120be:	61ba      	str	r2, [r7, #24]
 80120c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120c2:	6979      	ldr	r1, [r7, #20]
 80120c4:	69ba      	ldr	r2, [r7, #24]
 80120c6:	e841 2300 	strex	r3, r2, [r1]
 80120ca:	613b      	str	r3, [r7, #16]
   return(result);
 80120cc:	693b      	ldr	r3, [r7, #16]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d1e5      	bne.n	801209e <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d017      	beq.n	801210c <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120e2:	4a27      	ldr	r2, [pc, #156]	@ (8012180 <HAL_UART_AbortReceive_IT+0x198>)
 80120e4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120ec:	4618      	mov	r0, r3
 80120ee:	f7f5 fe07 	bl	8007d00 <HAL_DMA_Abort_IT>
 80120f2:	4603      	mov	r3, r0
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d03c      	beq.n	8012172 <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012100:	687a      	ldr	r2, [r7, #4]
 8012102:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8012106:	4610      	mov	r0, r2
 8012108:	4798      	blx	r3
 801210a:	e032      	b.n	8012172 <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	2200      	movs	r2, #0
 8012110:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	2200      	movs	r2, #0
 8012118:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	220f      	movs	r2, #15
 8012120:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	699a      	ldr	r2, [r3, #24]
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	f042 0208 	orr.w	r2, r2, #8
 8012130:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	2220      	movs	r2, #32
 8012136:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	2200      	movs	r2, #0
 801213e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8012140:	6878      	ldr	r0, [r7, #4]
 8012142:	f000 fbff 	bl	8012944 <HAL_UART_AbortReceiveCpltCallback>
 8012146:	e014      	b.n	8012172 <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	2200      	movs	r2, #0
 801214c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	2200      	movs	r2, #0
 8012154:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	220f      	movs	r2, #15
 801215c:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	2220      	movs	r2, #32
 8012162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	2200      	movs	r2, #0
 801216a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 801216c:	6878      	ldr	r0, [r7, #4]
 801216e:	f000 fbe9 	bl	8012944 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8012172:	2300      	movs	r3, #0
}
 8012174:	4618      	mov	r0, r3
 8012176:	3768      	adds	r7, #104	@ 0x68
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}
 801217c:	effffffe 	.word	0xeffffffe
 8012180:	08013c9f 	.word	0x08013c9f

08012184 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8012184:	b580      	push	{r7, lr}
 8012186:	b0ba      	sub	sp, #232	@ 0xe8
 8012188:	af00      	add	r7, sp, #0
 801218a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	69db      	ldr	r3, [r3, #28]
 8012192:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	689b      	ldr	r3, [r3, #8]
 80121a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80121aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80121ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80121b2:	4013      	ands	r3, r2
 80121b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80121b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d11b      	bne.n	80121f8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80121c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80121c4:	f003 0320 	and.w	r3, r3, #32
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d015      	beq.n	80121f8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80121cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80121d0:	f003 0320 	and.w	r3, r3, #32
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d105      	bne.n	80121e4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80121d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80121dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d009      	beq.n	80121f8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	f000 8393 	beq.w	8012914 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80121f2:	6878      	ldr	r0, [r7, #4]
 80121f4:	4798      	blx	r3
      }
      return;
 80121f6:	e38d      	b.n	8012914 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80121f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	f000 8123 	beq.w	8012448 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8012202:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8012206:	4b8d      	ldr	r3, [pc, #564]	@ (801243c <HAL_UART_IRQHandler+0x2b8>)
 8012208:	4013      	ands	r3, r2
 801220a:	2b00      	cmp	r3, #0
 801220c:	d106      	bne.n	801221c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801220e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8012212:	4b8b      	ldr	r3, [pc, #556]	@ (8012440 <HAL_UART_IRQHandler+0x2bc>)
 8012214:	4013      	ands	r3, r2
 8012216:	2b00      	cmp	r3, #0
 8012218:	f000 8116 	beq.w	8012448 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801221c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012220:	f003 0301 	and.w	r3, r3, #1
 8012224:	2b00      	cmp	r3, #0
 8012226:	d011      	beq.n	801224c <HAL_UART_IRQHandler+0xc8>
 8012228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801222c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012230:	2b00      	cmp	r3, #0
 8012232:	d00b      	beq.n	801224c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	2201      	movs	r2, #1
 801223a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012242:	f043 0201 	orr.w	r2, r3, #1
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801224c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012250:	f003 0302 	and.w	r3, r3, #2
 8012254:	2b00      	cmp	r3, #0
 8012256:	d011      	beq.n	801227c <HAL_UART_IRQHandler+0xf8>
 8012258:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801225c:	f003 0301 	and.w	r3, r3, #1
 8012260:	2b00      	cmp	r3, #0
 8012262:	d00b      	beq.n	801227c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	2202      	movs	r2, #2
 801226a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012272:	f043 0204 	orr.w	r2, r3, #4
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801227c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012280:	f003 0304 	and.w	r3, r3, #4
 8012284:	2b00      	cmp	r3, #0
 8012286:	d011      	beq.n	80122ac <HAL_UART_IRQHandler+0x128>
 8012288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801228c:	f003 0301 	and.w	r3, r3, #1
 8012290:	2b00      	cmp	r3, #0
 8012292:	d00b      	beq.n	80122ac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	2204      	movs	r2, #4
 801229a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80122a2:	f043 0202 	orr.w	r2, r3, #2
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80122ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80122b0:	f003 0308 	and.w	r3, r3, #8
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d017      	beq.n	80122e8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80122b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80122bc:	f003 0320 	and.w	r3, r3, #32
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d105      	bne.n	80122d0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80122c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80122c8:	4b5c      	ldr	r3, [pc, #368]	@ (801243c <HAL_UART_IRQHandler+0x2b8>)
 80122ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d00b      	beq.n	80122e8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	2208      	movs	r2, #8
 80122d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80122de:	f043 0208 	orr.w	r2, r3, #8
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80122e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80122ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d012      	beq.n	801231a <HAL_UART_IRQHandler+0x196>
 80122f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80122f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d00c      	beq.n	801231a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012308:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012310:	f043 0220 	orr.w	r2, r3, #32
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012320:	2b00      	cmp	r3, #0
 8012322:	f000 82f9 	beq.w	8012918 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8012326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801232a:	f003 0320 	and.w	r3, r3, #32
 801232e:	2b00      	cmp	r3, #0
 8012330:	d013      	beq.n	801235a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8012332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012336:	f003 0320 	and.w	r3, r3, #32
 801233a:	2b00      	cmp	r3, #0
 801233c:	d105      	bne.n	801234a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801233e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012346:	2b00      	cmp	r3, #0
 8012348:	d007      	beq.n	801235a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801234e:	2b00      	cmp	r3, #0
 8012350:	d003      	beq.n	801235a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012356:	6878      	ldr	r0, [r7, #4]
 8012358:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012360:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	689b      	ldr	r3, [r3, #8]
 801236a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801236e:	2b40      	cmp	r3, #64	@ 0x40
 8012370:	d005      	beq.n	801237e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8012372:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012376:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801237a:	2b00      	cmp	r3, #0
 801237c:	d054      	beq.n	8012428 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801237e:	6878      	ldr	r0, [r7, #4]
 8012380:	f001 fb7c 	bl	8013a7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	689b      	ldr	r3, [r3, #8]
 801238a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801238e:	2b40      	cmp	r3, #64	@ 0x40
 8012390:	d146      	bne.n	8012420 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	3308      	adds	r3, #8
 8012398:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801239c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80123a0:	e853 3f00 	ldrex	r3, [r3]
 80123a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80123a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80123ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80123b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	3308      	adds	r3, #8
 80123ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80123be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80123c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80123ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80123ce:	e841 2300 	strex	r3, r2, [r1]
 80123d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80123d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d1d9      	bne.n	8012392 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d017      	beq.n	8012418 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123ee:	4a15      	ldr	r2, [pc, #84]	@ (8012444 <HAL_UART_IRQHandler+0x2c0>)
 80123f0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123f8:	4618      	mov	r0, r3
 80123fa:	f7f5 fc81 	bl	8007d00 <HAL_DMA_Abort_IT>
 80123fe:	4603      	mov	r3, r0
 8012400:	2b00      	cmp	r3, #0
 8012402:	d019      	beq.n	8012438 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801240a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801240c:	687a      	ldr	r2, [r7, #4]
 801240e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8012412:	4610      	mov	r0, r2
 8012414:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012416:	e00f      	b.n	8012438 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8012418:	6878      	ldr	r0, [r7, #4]
 801241a:	f7ef faa6 	bl	800196a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801241e:	e00b      	b.n	8012438 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012420:	6878      	ldr	r0, [r7, #4]
 8012422:	f7ef faa2 	bl	800196a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012426:	e007      	b.n	8012438 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8012428:	6878      	ldr	r0, [r7, #4]
 801242a:	f7ef fa9e 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	2200      	movs	r2, #0
 8012432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8012436:	e26f      	b.n	8012918 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012438:	bf00      	nop
    return;
 801243a:	e26d      	b.n	8012918 <HAL_UART_IRQHandler+0x794>
 801243c:	10000001 	.word	0x10000001
 8012440:	04000120 	.word	0x04000120
 8012444:	08013c7b 	.word	0x08013c7b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801244c:	2b01      	cmp	r3, #1
 801244e:	f040 8203 	bne.w	8012858 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8012452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012456:	f003 0310 	and.w	r3, r3, #16
 801245a:	2b00      	cmp	r3, #0
 801245c:	f000 81fc 	beq.w	8012858 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8012460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012464:	f003 0310 	and.w	r3, r3, #16
 8012468:	2b00      	cmp	r3, #0
 801246a:	f000 81f5 	beq.w	8012858 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	2210      	movs	r2, #16
 8012474:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	689b      	ldr	r3, [r3, #8]
 801247c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012480:	2b40      	cmp	r3, #64	@ 0x40
 8012482:	f040 816d 	bne.w	8012760 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	4aa4      	ldr	r2, [pc, #656]	@ (8012720 <HAL_UART_IRQHandler+0x59c>)
 8012490:	4293      	cmp	r3, r2
 8012492:	d068      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	4aa1      	ldr	r2, [pc, #644]	@ (8012724 <HAL_UART_IRQHandler+0x5a0>)
 801249e:	4293      	cmp	r3, r2
 80124a0:	d061      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	4a9f      	ldr	r2, [pc, #636]	@ (8012728 <HAL_UART_IRQHandler+0x5a4>)
 80124ac:	4293      	cmp	r3, r2
 80124ae:	d05a      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	4a9c      	ldr	r2, [pc, #624]	@ (801272c <HAL_UART_IRQHandler+0x5a8>)
 80124ba:	4293      	cmp	r3, r2
 80124bc:	d053      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	4a9a      	ldr	r2, [pc, #616]	@ (8012730 <HAL_UART_IRQHandler+0x5ac>)
 80124c8:	4293      	cmp	r3, r2
 80124ca:	d04c      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	4a97      	ldr	r2, [pc, #604]	@ (8012734 <HAL_UART_IRQHandler+0x5b0>)
 80124d6:	4293      	cmp	r3, r2
 80124d8:	d045      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	4a95      	ldr	r2, [pc, #596]	@ (8012738 <HAL_UART_IRQHandler+0x5b4>)
 80124e4:	4293      	cmp	r3, r2
 80124e6:	d03e      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	4a92      	ldr	r2, [pc, #584]	@ (801273c <HAL_UART_IRQHandler+0x5b8>)
 80124f2:	4293      	cmp	r3, r2
 80124f4:	d037      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	4a90      	ldr	r2, [pc, #576]	@ (8012740 <HAL_UART_IRQHandler+0x5bc>)
 8012500:	4293      	cmp	r3, r2
 8012502:	d030      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	4a8d      	ldr	r2, [pc, #564]	@ (8012744 <HAL_UART_IRQHandler+0x5c0>)
 801250e:	4293      	cmp	r3, r2
 8012510:	d029      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	4a8b      	ldr	r2, [pc, #556]	@ (8012748 <HAL_UART_IRQHandler+0x5c4>)
 801251c:	4293      	cmp	r3, r2
 801251e:	d022      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	4a88      	ldr	r2, [pc, #544]	@ (801274c <HAL_UART_IRQHandler+0x5c8>)
 801252a:	4293      	cmp	r3, r2
 801252c:	d01b      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	4a86      	ldr	r2, [pc, #536]	@ (8012750 <HAL_UART_IRQHandler+0x5cc>)
 8012538:	4293      	cmp	r3, r2
 801253a:	d014      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	4a83      	ldr	r2, [pc, #524]	@ (8012754 <HAL_UART_IRQHandler+0x5d0>)
 8012546:	4293      	cmp	r3, r2
 8012548:	d00d      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	4a81      	ldr	r2, [pc, #516]	@ (8012758 <HAL_UART_IRQHandler+0x5d4>)
 8012554:	4293      	cmp	r3, r2
 8012556:	d006      	beq.n	8012566 <HAL_UART_IRQHandler+0x3e2>
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	4a7e      	ldr	r2, [pc, #504]	@ (801275c <HAL_UART_IRQHandler+0x5d8>)
 8012562:	4293      	cmp	r3, r2
 8012564:	d106      	bne.n	8012574 <HAL_UART_IRQHandler+0x3f0>
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	685b      	ldr	r3, [r3, #4]
 8012570:	b29b      	uxth	r3, r3
 8012572:	e005      	b.n	8012580 <HAL_UART_IRQHandler+0x3fc>
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	685b      	ldr	r3, [r3, #4]
 801257e:	b29b      	uxth	r3, r3
 8012580:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8012584:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8012588:	2b00      	cmp	r3, #0
 801258a:	f000 80ad 	beq.w	80126e8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012594:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012598:	429a      	cmp	r2, r3
 801259a:	f080 80a5 	bcs.w	80126e8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80125a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80125ae:	69db      	ldr	r3, [r3, #28]
 80125b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80125b4:	f000 8087 	beq.w	80126c6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80125c4:	e853 3f00 	ldrex	r3, [r3]
 80125c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80125cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80125d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80125d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	461a      	mov	r2, r3
 80125de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80125e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80125e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80125ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80125f2:	e841 2300 	strex	r3, r2, [r1]
 80125f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80125fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d1da      	bne.n	80125b8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	3308      	adds	r3, #8
 8012608:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801260a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801260c:	e853 3f00 	ldrex	r3, [r3]
 8012610:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8012612:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012614:	f023 0301 	bic.w	r3, r3, #1
 8012618:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	3308      	adds	r3, #8
 8012622:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8012626:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801262a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801262c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801262e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8012632:	e841 2300 	strex	r3, r2, [r1]
 8012636:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8012638:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801263a:	2b00      	cmp	r3, #0
 801263c:	d1e1      	bne.n	8012602 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	3308      	adds	r3, #8
 8012644:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012646:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012648:	e853 3f00 	ldrex	r3, [r3]
 801264c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801264e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012650:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012654:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	3308      	adds	r3, #8
 801265e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8012662:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8012664:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012666:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8012668:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801266a:	e841 2300 	strex	r3, r2, [r1]
 801266e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8012670:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012672:	2b00      	cmp	r3, #0
 8012674:	d1e3      	bne.n	801263e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	2220      	movs	r2, #32
 801267a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	2200      	movs	r2, #0
 8012682:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801268a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801268c:	e853 3f00 	ldrex	r3, [r3]
 8012690:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8012692:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012694:	f023 0310 	bic.w	r3, r3, #16
 8012698:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	461a      	mov	r2, r3
 80126a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80126a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80126ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80126ae:	e841 2300 	strex	r3, r2, [r1]
 80126b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80126b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d1e4      	bne.n	8012684 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80126c0:	4618      	mov	r0, r3
 80126c2:	f7f4 ffff 	bl	80076c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	2202      	movs	r2, #2
 80126ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80126d8:	b29b      	uxth	r3, r3
 80126da:	1ad3      	subs	r3, r2, r3
 80126dc:	b29b      	uxth	r3, r3
 80126de:	4619      	mov	r1, r3
 80126e0:	6878      	ldr	r0, [r7, #4]
 80126e2:	f000 f939 	bl	8012958 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80126e6:	e119      	b.n	801291c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80126ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80126f2:	429a      	cmp	r2, r3
 80126f4:	f040 8112 	bne.w	801291c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80126fe:	69db      	ldr	r3, [r3, #28]
 8012700:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012704:	f040 810a 	bne.w	801291c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	2202      	movs	r2, #2
 801270c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012714:	4619      	mov	r1, r3
 8012716:	6878      	ldr	r0, [r7, #4]
 8012718:	f000 f91e 	bl	8012958 <HAL_UARTEx_RxEventCallback>
      return;
 801271c:	e0fe      	b.n	801291c <HAL_UART_IRQHandler+0x798>
 801271e:	bf00      	nop
 8012720:	40020010 	.word	0x40020010
 8012724:	40020028 	.word	0x40020028
 8012728:	40020040 	.word	0x40020040
 801272c:	40020058 	.word	0x40020058
 8012730:	40020070 	.word	0x40020070
 8012734:	40020088 	.word	0x40020088
 8012738:	400200a0 	.word	0x400200a0
 801273c:	400200b8 	.word	0x400200b8
 8012740:	40020410 	.word	0x40020410
 8012744:	40020428 	.word	0x40020428
 8012748:	40020440 	.word	0x40020440
 801274c:	40020458 	.word	0x40020458
 8012750:	40020470 	.word	0x40020470
 8012754:	40020488 	.word	0x40020488
 8012758:	400204a0 	.word	0x400204a0
 801275c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801276c:	b29b      	uxth	r3, r3
 801276e:	1ad3      	subs	r3, r2, r3
 8012770:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801277a:	b29b      	uxth	r3, r3
 801277c:	2b00      	cmp	r3, #0
 801277e:	f000 80cf 	beq.w	8012920 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8012782:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8012786:	2b00      	cmp	r3, #0
 8012788:	f000 80ca 	beq.w	8012920 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012794:	e853 3f00 	ldrex	r3, [r3]
 8012798:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801279a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801279c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80127a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	461a      	mov	r2, r3
 80127aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80127ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80127b0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80127b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80127b6:	e841 2300 	strex	r3, r2, [r1]
 80127ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80127bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d1e4      	bne.n	801278c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	3308      	adds	r3, #8
 80127c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127cc:	e853 3f00 	ldrex	r3, [r3]
 80127d0:	623b      	str	r3, [r7, #32]
   return(result);
 80127d2:	6a3a      	ldr	r2, [r7, #32]
 80127d4:	4b55      	ldr	r3, [pc, #340]	@ (801292c <HAL_UART_IRQHandler+0x7a8>)
 80127d6:	4013      	ands	r3, r2
 80127d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	3308      	adds	r3, #8
 80127e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80127e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80127e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80127ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127ee:	e841 2300 	strex	r3, r2, [r1]
 80127f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80127f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d1e3      	bne.n	80127c2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	2220      	movs	r2, #32
 80127fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2200      	movs	r2, #0
 8012806:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	2200      	movs	r2, #0
 801280c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012814:	693b      	ldr	r3, [r7, #16]
 8012816:	e853 3f00 	ldrex	r3, [r3]
 801281a:	60fb      	str	r3, [r7, #12]
   return(result);
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	f023 0310 	bic.w	r3, r3, #16
 8012822:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	461a      	mov	r2, r3
 801282c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8012830:	61fb      	str	r3, [r7, #28]
 8012832:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012834:	69b9      	ldr	r1, [r7, #24]
 8012836:	69fa      	ldr	r2, [r7, #28]
 8012838:	e841 2300 	strex	r3, r2, [r1]
 801283c:	617b      	str	r3, [r7, #20]
   return(result);
 801283e:	697b      	ldr	r3, [r7, #20]
 8012840:	2b00      	cmp	r3, #0
 8012842:	d1e4      	bne.n	801280e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	2202      	movs	r2, #2
 8012848:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801284a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801284e:	4619      	mov	r1, r3
 8012850:	6878      	ldr	r0, [r7, #4]
 8012852:	f000 f881 	bl	8012958 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8012856:	e063      	b.n	8012920 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8012858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801285c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012860:	2b00      	cmp	r3, #0
 8012862:	d00e      	beq.n	8012882 <HAL_UART_IRQHandler+0x6fe>
 8012864:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012868:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801286c:	2b00      	cmp	r3, #0
 801286e:	d008      	beq.n	8012882 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8012878:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801287a:	6878      	ldr	r0, [r7, #4]
 801287c:	f001 ff80 	bl	8014780 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012880:	e051      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8012882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801288a:	2b00      	cmp	r3, #0
 801288c:	d014      	beq.n	80128b8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801288e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012896:	2b00      	cmp	r3, #0
 8012898:	d105      	bne.n	80128a6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801289a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801289e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d008      	beq.n	80128b8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d03a      	beq.n	8012924 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80128b2:	6878      	ldr	r0, [r7, #4]
 80128b4:	4798      	blx	r3
    }
    return;
 80128b6:	e035      	b.n	8012924 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80128b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d009      	beq.n	80128d8 <HAL_UART_IRQHandler+0x754>
 80128c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80128c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d003      	beq.n	80128d8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80128d0:	6878      	ldr	r0, [r7, #4]
 80128d2:	f001 fa09 	bl	8013ce8 <UART_EndTransmit_IT>
    return;
 80128d6:	e026      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80128d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d009      	beq.n	80128f8 <HAL_UART_IRQHandler+0x774>
 80128e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80128e8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d003      	beq.n	80128f8 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80128f0:	6878      	ldr	r0, [r7, #4]
 80128f2:	f001 ff59 	bl	80147a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80128f6:	e016      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80128f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8012900:	2b00      	cmp	r3, #0
 8012902:	d010      	beq.n	8012926 <HAL_UART_IRQHandler+0x7a2>
 8012904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012908:	2b00      	cmp	r3, #0
 801290a:	da0c      	bge.n	8012926 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801290c:	6878      	ldr	r0, [r7, #4]
 801290e:	f001 ff41 	bl	8014794 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012912:	e008      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
      return;
 8012914:	bf00      	nop
 8012916:	e006      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
    return;
 8012918:	bf00      	nop
 801291a:	e004      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
      return;
 801291c:	bf00      	nop
 801291e:	e002      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
      return;
 8012920:	bf00      	nop
 8012922:	e000      	b.n	8012926 <HAL_UART_IRQHandler+0x7a2>
    return;
 8012924:	bf00      	nop
  }
}
 8012926:	37e8      	adds	r7, #232	@ 0xe8
 8012928:	46bd      	mov	sp, r7
 801292a:	bd80      	pop	{r7, pc}
 801292c:	effffffe 	.word	0xeffffffe

08012930 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012930:	b480      	push	{r7}
 8012932:	b083      	sub	sp, #12
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8012938:	bf00      	nop
 801293a:	370c      	adds	r7, #12
 801293c:	46bd      	mov	sp, r7
 801293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012942:	4770      	bx	lr

08012944 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8012944:	b480      	push	{r7}
 8012946:	b083      	sub	sp, #12
 8012948:	af00      	add	r7, sp, #0
 801294a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 801294c:	bf00      	nop
 801294e:	370c      	adds	r7, #12
 8012950:	46bd      	mov	sp, r7
 8012952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012956:	4770      	bx	lr

08012958 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8012958:	b480      	push	{r7}
 801295a:	b083      	sub	sp, #12
 801295c:	af00      	add	r7, sp, #0
 801295e:	6078      	str	r0, [r7, #4]
 8012960:	460b      	mov	r3, r1
 8012962:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8012964:	bf00      	nop
 8012966:	370c      	adds	r7, #12
 8012968:	46bd      	mov	sp, r7
 801296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801296e:	4770      	bx	lr

08012970 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012970:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012974:	b092      	sub	sp, #72	@ 0x48
 8012976:	af00      	add	r7, sp, #0
 8012978:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801297a:	2300      	movs	r3, #0
 801297c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012980:	697b      	ldr	r3, [r7, #20]
 8012982:	689a      	ldr	r2, [r3, #8]
 8012984:	697b      	ldr	r3, [r7, #20]
 8012986:	691b      	ldr	r3, [r3, #16]
 8012988:	431a      	orrs	r2, r3
 801298a:	697b      	ldr	r3, [r7, #20]
 801298c:	695b      	ldr	r3, [r3, #20]
 801298e:	431a      	orrs	r2, r3
 8012990:	697b      	ldr	r3, [r7, #20]
 8012992:	69db      	ldr	r3, [r3, #28]
 8012994:	4313      	orrs	r3, r2
 8012996:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012998:	697b      	ldr	r3, [r7, #20]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	681a      	ldr	r2, [r3, #0]
 801299e:	4bbe      	ldr	r3, [pc, #760]	@ (8012c98 <UART_SetConfig+0x328>)
 80129a0:	4013      	ands	r3, r2
 80129a2:	697a      	ldr	r2, [r7, #20]
 80129a4:	6812      	ldr	r2, [r2, #0]
 80129a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80129a8:	430b      	orrs	r3, r1
 80129aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80129ac:	697b      	ldr	r3, [r7, #20]
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	685b      	ldr	r3, [r3, #4]
 80129b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80129b6:	697b      	ldr	r3, [r7, #20]
 80129b8:	68da      	ldr	r2, [r3, #12]
 80129ba:	697b      	ldr	r3, [r7, #20]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	430a      	orrs	r2, r1
 80129c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80129c2:	697b      	ldr	r3, [r7, #20]
 80129c4:	699b      	ldr	r3, [r3, #24]
 80129c6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80129c8:	697b      	ldr	r3, [r7, #20]
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	4ab3      	ldr	r2, [pc, #716]	@ (8012c9c <UART_SetConfig+0x32c>)
 80129ce:	4293      	cmp	r3, r2
 80129d0:	d004      	beq.n	80129dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80129d2:	697b      	ldr	r3, [r7, #20]
 80129d4:	6a1b      	ldr	r3, [r3, #32]
 80129d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80129d8:	4313      	orrs	r3, r2
 80129da:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80129dc:	697b      	ldr	r3, [r7, #20]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	689a      	ldr	r2, [r3, #8]
 80129e2:	4baf      	ldr	r3, [pc, #700]	@ (8012ca0 <UART_SetConfig+0x330>)
 80129e4:	4013      	ands	r3, r2
 80129e6:	697a      	ldr	r2, [r7, #20]
 80129e8:	6812      	ldr	r2, [r2, #0]
 80129ea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80129ec:	430b      	orrs	r3, r1
 80129ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80129f0:	697b      	ldr	r3, [r7, #20]
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129f6:	f023 010f 	bic.w	r1, r3, #15
 80129fa:	697b      	ldr	r3, [r7, #20]
 80129fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80129fe:	697b      	ldr	r3, [r7, #20]
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	430a      	orrs	r2, r1
 8012a04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012a06:	697b      	ldr	r3, [r7, #20]
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	4aa6      	ldr	r2, [pc, #664]	@ (8012ca4 <UART_SetConfig+0x334>)
 8012a0c:	4293      	cmp	r3, r2
 8012a0e:	d177      	bne.n	8012b00 <UART_SetConfig+0x190>
 8012a10:	4ba5      	ldr	r3, [pc, #660]	@ (8012ca8 <UART_SetConfig+0x338>)
 8012a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012a18:	2b28      	cmp	r3, #40	@ 0x28
 8012a1a:	d86d      	bhi.n	8012af8 <UART_SetConfig+0x188>
 8012a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8012a24 <UART_SetConfig+0xb4>)
 8012a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a22:	bf00      	nop
 8012a24:	08012ac9 	.word	0x08012ac9
 8012a28:	08012af9 	.word	0x08012af9
 8012a2c:	08012af9 	.word	0x08012af9
 8012a30:	08012af9 	.word	0x08012af9
 8012a34:	08012af9 	.word	0x08012af9
 8012a38:	08012af9 	.word	0x08012af9
 8012a3c:	08012af9 	.word	0x08012af9
 8012a40:	08012af9 	.word	0x08012af9
 8012a44:	08012ad1 	.word	0x08012ad1
 8012a48:	08012af9 	.word	0x08012af9
 8012a4c:	08012af9 	.word	0x08012af9
 8012a50:	08012af9 	.word	0x08012af9
 8012a54:	08012af9 	.word	0x08012af9
 8012a58:	08012af9 	.word	0x08012af9
 8012a5c:	08012af9 	.word	0x08012af9
 8012a60:	08012af9 	.word	0x08012af9
 8012a64:	08012ad9 	.word	0x08012ad9
 8012a68:	08012af9 	.word	0x08012af9
 8012a6c:	08012af9 	.word	0x08012af9
 8012a70:	08012af9 	.word	0x08012af9
 8012a74:	08012af9 	.word	0x08012af9
 8012a78:	08012af9 	.word	0x08012af9
 8012a7c:	08012af9 	.word	0x08012af9
 8012a80:	08012af9 	.word	0x08012af9
 8012a84:	08012ae1 	.word	0x08012ae1
 8012a88:	08012af9 	.word	0x08012af9
 8012a8c:	08012af9 	.word	0x08012af9
 8012a90:	08012af9 	.word	0x08012af9
 8012a94:	08012af9 	.word	0x08012af9
 8012a98:	08012af9 	.word	0x08012af9
 8012a9c:	08012af9 	.word	0x08012af9
 8012aa0:	08012af9 	.word	0x08012af9
 8012aa4:	08012ae9 	.word	0x08012ae9
 8012aa8:	08012af9 	.word	0x08012af9
 8012aac:	08012af9 	.word	0x08012af9
 8012ab0:	08012af9 	.word	0x08012af9
 8012ab4:	08012af9 	.word	0x08012af9
 8012ab8:	08012af9 	.word	0x08012af9
 8012abc:	08012af9 	.word	0x08012af9
 8012ac0:	08012af9 	.word	0x08012af9
 8012ac4:	08012af1 	.word	0x08012af1
 8012ac8:	2301      	movs	r3, #1
 8012aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ace:	e222      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ad0:	2304      	movs	r3, #4
 8012ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ad6:	e21e      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ad8:	2308      	movs	r3, #8
 8012ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ade:	e21a      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ae0:	2310      	movs	r3, #16
 8012ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ae6:	e216      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ae8:	2320      	movs	r3, #32
 8012aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012aee:	e212      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012af0:	2340      	movs	r3, #64	@ 0x40
 8012af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012af6:	e20e      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012af8:	2380      	movs	r3, #128	@ 0x80
 8012afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012afe:	e20a      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b00:	697b      	ldr	r3, [r7, #20]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	4a69      	ldr	r2, [pc, #420]	@ (8012cac <UART_SetConfig+0x33c>)
 8012b06:	4293      	cmp	r3, r2
 8012b08:	d130      	bne.n	8012b6c <UART_SetConfig+0x1fc>
 8012b0a:	4b67      	ldr	r3, [pc, #412]	@ (8012ca8 <UART_SetConfig+0x338>)
 8012b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b0e:	f003 0307 	and.w	r3, r3, #7
 8012b12:	2b05      	cmp	r3, #5
 8012b14:	d826      	bhi.n	8012b64 <UART_SetConfig+0x1f4>
 8012b16:	a201      	add	r2, pc, #4	@ (adr r2, 8012b1c <UART_SetConfig+0x1ac>)
 8012b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b1c:	08012b35 	.word	0x08012b35
 8012b20:	08012b3d 	.word	0x08012b3d
 8012b24:	08012b45 	.word	0x08012b45
 8012b28:	08012b4d 	.word	0x08012b4d
 8012b2c:	08012b55 	.word	0x08012b55
 8012b30:	08012b5d 	.word	0x08012b5d
 8012b34:	2300      	movs	r3, #0
 8012b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b3a:	e1ec      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b3c:	2304      	movs	r3, #4
 8012b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b42:	e1e8      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b44:	2308      	movs	r3, #8
 8012b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b4a:	e1e4      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b4c:	2310      	movs	r3, #16
 8012b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b52:	e1e0      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b54:	2320      	movs	r3, #32
 8012b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b5a:	e1dc      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b5c:	2340      	movs	r3, #64	@ 0x40
 8012b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b62:	e1d8      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b64:	2380      	movs	r3, #128	@ 0x80
 8012b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b6a:	e1d4      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012b6c:	697b      	ldr	r3, [r7, #20]
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	4a4f      	ldr	r2, [pc, #316]	@ (8012cb0 <UART_SetConfig+0x340>)
 8012b72:	4293      	cmp	r3, r2
 8012b74:	d130      	bne.n	8012bd8 <UART_SetConfig+0x268>
 8012b76:	4b4c      	ldr	r3, [pc, #304]	@ (8012ca8 <UART_SetConfig+0x338>)
 8012b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b7a:	f003 0307 	and.w	r3, r3, #7
 8012b7e:	2b05      	cmp	r3, #5
 8012b80:	d826      	bhi.n	8012bd0 <UART_SetConfig+0x260>
 8012b82:	a201      	add	r2, pc, #4	@ (adr r2, 8012b88 <UART_SetConfig+0x218>)
 8012b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b88:	08012ba1 	.word	0x08012ba1
 8012b8c:	08012ba9 	.word	0x08012ba9
 8012b90:	08012bb1 	.word	0x08012bb1
 8012b94:	08012bb9 	.word	0x08012bb9
 8012b98:	08012bc1 	.word	0x08012bc1
 8012b9c:	08012bc9 	.word	0x08012bc9
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ba6:	e1b6      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ba8:	2304      	movs	r3, #4
 8012baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bae:	e1b2      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012bb0:	2308      	movs	r3, #8
 8012bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bb6:	e1ae      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012bb8:	2310      	movs	r3, #16
 8012bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bbe:	e1aa      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012bc0:	2320      	movs	r3, #32
 8012bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bc6:	e1a6      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012bc8:	2340      	movs	r3, #64	@ 0x40
 8012bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bce:	e1a2      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012bd0:	2380      	movs	r3, #128	@ 0x80
 8012bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bd6:	e19e      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012bd8:	697b      	ldr	r3, [r7, #20]
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	4a35      	ldr	r2, [pc, #212]	@ (8012cb4 <UART_SetConfig+0x344>)
 8012bde:	4293      	cmp	r3, r2
 8012be0:	d130      	bne.n	8012c44 <UART_SetConfig+0x2d4>
 8012be2:	4b31      	ldr	r3, [pc, #196]	@ (8012ca8 <UART_SetConfig+0x338>)
 8012be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012be6:	f003 0307 	and.w	r3, r3, #7
 8012bea:	2b05      	cmp	r3, #5
 8012bec:	d826      	bhi.n	8012c3c <UART_SetConfig+0x2cc>
 8012bee:	a201      	add	r2, pc, #4	@ (adr r2, 8012bf4 <UART_SetConfig+0x284>)
 8012bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bf4:	08012c0d 	.word	0x08012c0d
 8012bf8:	08012c15 	.word	0x08012c15
 8012bfc:	08012c1d 	.word	0x08012c1d
 8012c00:	08012c25 	.word	0x08012c25
 8012c04:	08012c2d 	.word	0x08012c2d
 8012c08:	08012c35 	.word	0x08012c35
 8012c0c:	2300      	movs	r3, #0
 8012c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c12:	e180      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c14:	2304      	movs	r3, #4
 8012c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c1a:	e17c      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c1c:	2308      	movs	r3, #8
 8012c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c22:	e178      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c24:	2310      	movs	r3, #16
 8012c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c2a:	e174      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c2c:	2320      	movs	r3, #32
 8012c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c32:	e170      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c34:	2340      	movs	r3, #64	@ 0x40
 8012c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c3a:	e16c      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c3c:	2380      	movs	r3, #128	@ 0x80
 8012c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c42:	e168      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c44:	697b      	ldr	r3, [r7, #20]
 8012c46:	681b      	ldr	r3, [r3, #0]
 8012c48:	4a1b      	ldr	r2, [pc, #108]	@ (8012cb8 <UART_SetConfig+0x348>)
 8012c4a:	4293      	cmp	r3, r2
 8012c4c:	d142      	bne.n	8012cd4 <UART_SetConfig+0x364>
 8012c4e:	4b16      	ldr	r3, [pc, #88]	@ (8012ca8 <UART_SetConfig+0x338>)
 8012c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c52:	f003 0307 	and.w	r3, r3, #7
 8012c56:	2b05      	cmp	r3, #5
 8012c58:	d838      	bhi.n	8012ccc <UART_SetConfig+0x35c>
 8012c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8012c60 <UART_SetConfig+0x2f0>)
 8012c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c60:	08012c79 	.word	0x08012c79
 8012c64:	08012c81 	.word	0x08012c81
 8012c68:	08012c89 	.word	0x08012c89
 8012c6c:	08012c91 	.word	0x08012c91
 8012c70:	08012cbd 	.word	0x08012cbd
 8012c74:	08012cc5 	.word	0x08012cc5
 8012c78:	2300      	movs	r3, #0
 8012c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c7e:	e14a      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c80:	2304      	movs	r3, #4
 8012c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c86:	e146      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c88:	2308      	movs	r3, #8
 8012c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c8e:	e142      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c90:	2310      	movs	r3, #16
 8012c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c96:	e13e      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012c98:	cfff69f3 	.word	0xcfff69f3
 8012c9c:	58000c00 	.word	0x58000c00
 8012ca0:	11fff4ff 	.word	0x11fff4ff
 8012ca4:	40011000 	.word	0x40011000
 8012ca8:	58024400 	.word	0x58024400
 8012cac:	40004400 	.word	0x40004400
 8012cb0:	40004800 	.word	0x40004800
 8012cb4:	40004c00 	.word	0x40004c00
 8012cb8:	40005000 	.word	0x40005000
 8012cbc:	2320      	movs	r3, #32
 8012cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cc2:	e128      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012cc4:	2340      	movs	r3, #64	@ 0x40
 8012cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cca:	e124      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ccc:	2380      	movs	r3, #128	@ 0x80
 8012cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cd2:	e120      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012cd4:	697b      	ldr	r3, [r7, #20]
 8012cd6:	681b      	ldr	r3, [r3, #0]
 8012cd8:	4acb      	ldr	r2, [pc, #812]	@ (8013008 <UART_SetConfig+0x698>)
 8012cda:	4293      	cmp	r3, r2
 8012cdc:	d176      	bne.n	8012dcc <UART_SetConfig+0x45c>
 8012cde:	4bcb      	ldr	r3, [pc, #812]	@ (801300c <UART_SetConfig+0x69c>)
 8012ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012ce2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012ce6:	2b28      	cmp	r3, #40	@ 0x28
 8012ce8:	d86c      	bhi.n	8012dc4 <UART_SetConfig+0x454>
 8012cea:	a201      	add	r2, pc, #4	@ (adr r2, 8012cf0 <UART_SetConfig+0x380>)
 8012cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012cf0:	08012d95 	.word	0x08012d95
 8012cf4:	08012dc5 	.word	0x08012dc5
 8012cf8:	08012dc5 	.word	0x08012dc5
 8012cfc:	08012dc5 	.word	0x08012dc5
 8012d00:	08012dc5 	.word	0x08012dc5
 8012d04:	08012dc5 	.word	0x08012dc5
 8012d08:	08012dc5 	.word	0x08012dc5
 8012d0c:	08012dc5 	.word	0x08012dc5
 8012d10:	08012d9d 	.word	0x08012d9d
 8012d14:	08012dc5 	.word	0x08012dc5
 8012d18:	08012dc5 	.word	0x08012dc5
 8012d1c:	08012dc5 	.word	0x08012dc5
 8012d20:	08012dc5 	.word	0x08012dc5
 8012d24:	08012dc5 	.word	0x08012dc5
 8012d28:	08012dc5 	.word	0x08012dc5
 8012d2c:	08012dc5 	.word	0x08012dc5
 8012d30:	08012da5 	.word	0x08012da5
 8012d34:	08012dc5 	.word	0x08012dc5
 8012d38:	08012dc5 	.word	0x08012dc5
 8012d3c:	08012dc5 	.word	0x08012dc5
 8012d40:	08012dc5 	.word	0x08012dc5
 8012d44:	08012dc5 	.word	0x08012dc5
 8012d48:	08012dc5 	.word	0x08012dc5
 8012d4c:	08012dc5 	.word	0x08012dc5
 8012d50:	08012dad 	.word	0x08012dad
 8012d54:	08012dc5 	.word	0x08012dc5
 8012d58:	08012dc5 	.word	0x08012dc5
 8012d5c:	08012dc5 	.word	0x08012dc5
 8012d60:	08012dc5 	.word	0x08012dc5
 8012d64:	08012dc5 	.word	0x08012dc5
 8012d68:	08012dc5 	.word	0x08012dc5
 8012d6c:	08012dc5 	.word	0x08012dc5
 8012d70:	08012db5 	.word	0x08012db5
 8012d74:	08012dc5 	.word	0x08012dc5
 8012d78:	08012dc5 	.word	0x08012dc5
 8012d7c:	08012dc5 	.word	0x08012dc5
 8012d80:	08012dc5 	.word	0x08012dc5
 8012d84:	08012dc5 	.word	0x08012dc5
 8012d88:	08012dc5 	.word	0x08012dc5
 8012d8c:	08012dc5 	.word	0x08012dc5
 8012d90:	08012dbd 	.word	0x08012dbd
 8012d94:	2301      	movs	r3, #1
 8012d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d9a:	e0bc      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012d9c:	2304      	movs	r3, #4
 8012d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012da2:	e0b8      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012da4:	2308      	movs	r3, #8
 8012da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012daa:	e0b4      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012dac:	2310      	movs	r3, #16
 8012dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012db2:	e0b0      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012db4:	2320      	movs	r3, #32
 8012db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dba:	e0ac      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012dbc:	2340      	movs	r3, #64	@ 0x40
 8012dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dc2:	e0a8      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012dc4:	2380      	movs	r3, #128	@ 0x80
 8012dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dca:	e0a4      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012dcc:	697b      	ldr	r3, [r7, #20]
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	4a8f      	ldr	r2, [pc, #572]	@ (8013010 <UART_SetConfig+0x6a0>)
 8012dd2:	4293      	cmp	r3, r2
 8012dd4:	d130      	bne.n	8012e38 <UART_SetConfig+0x4c8>
 8012dd6:	4b8d      	ldr	r3, [pc, #564]	@ (801300c <UART_SetConfig+0x69c>)
 8012dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012dda:	f003 0307 	and.w	r3, r3, #7
 8012dde:	2b05      	cmp	r3, #5
 8012de0:	d826      	bhi.n	8012e30 <UART_SetConfig+0x4c0>
 8012de2:	a201      	add	r2, pc, #4	@ (adr r2, 8012de8 <UART_SetConfig+0x478>)
 8012de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012de8:	08012e01 	.word	0x08012e01
 8012dec:	08012e09 	.word	0x08012e09
 8012df0:	08012e11 	.word	0x08012e11
 8012df4:	08012e19 	.word	0x08012e19
 8012df8:	08012e21 	.word	0x08012e21
 8012dfc:	08012e29 	.word	0x08012e29
 8012e00:	2300      	movs	r3, #0
 8012e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e06:	e086      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e08:	2304      	movs	r3, #4
 8012e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e0e:	e082      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e10:	2308      	movs	r3, #8
 8012e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e16:	e07e      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e18:	2310      	movs	r3, #16
 8012e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e1e:	e07a      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e20:	2320      	movs	r3, #32
 8012e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e26:	e076      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e28:	2340      	movs	r3, #64	@ 0x40
 8012e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e2e:	e072      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e30:	2380      	movs	r3, #128	@ 0x80
 8012e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e36:	e06e      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e38:	697b      	ldr	r3, [r7, #20]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	4a75      	ldr	r2, [pc, #468]	@ (8013014 <UART_SetConfig+0x6a4>)
 8012e3e:	4293      	cmp	r3, r2
 8012e40:	d130      	bne.n	8012ea4 <UART_SetConfig+0x534>
 8012e42:	4b72      	ldr	r3, [pc, #456]	@ (801300c <UART_SetConfig+0x69c>)
 8012e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e46:	f003 0307 	and.w	r3, r3, #7
 8012e4a:	2b05      	cmp	r3, #5
 8012e4c:	d826      	bhi.n	8012e9c <UART_SetConfig+0x52c>
 8012e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8012e54 <UART_SetConfig+0x4e4>)
 8012e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e54:	08012e6d 	.word	0x08012e6d
 8012e58:	08012e75 	.word	0x08012e75
 8012e5c:	08012e7d 	.word	0x08012e7d
 8012e60:	08012e85 	.word	0x08012e85
 8012e64:	08012e8d 	.word	0x08012e8d
 8012e68:	08012e95 	.word	0x08012e95
 8012e6c:	2300      	movs	r3, #0
 8012e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e72:	e050      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e74:	2304      	movs	r3, #4
 8012e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e7a:	e04c      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e7c:	2308      	movs	r3, #8
 8012e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e82:	e048      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e84:	2310      	movs	r3, #16
 8012e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e8a:	e044      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e8c:	2320      	movs	r3, #32
 8012e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e92:	e040      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e94:	2340      	movs	r3, #64	@ 0x40
 8012e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e9a:	e03c      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012e9c:	2380      	movs	r3, #128	@ 0x80
 8012e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ea2:	e038      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ea4:	697b      	ldr	r3, [r7, #20]
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	4a5b      	ldr	r2, [pc, #364]	@ (8013018 <UART_SetConfig+0x6a8>)
 8012eaa:	4293      	cmp	r3, r2
 8012eac:	d130      	bne.n	8012f10 <UART_SetConfig+0x5a0>
 8012eae:	4b57      	ldr	r3, [pc, #348]	@ (801300c <UART_SetConfig+0x69c>)
 8012eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012eb2:	f003 0307 	and.w	r3, r3, #7
 8012eb6:	2b05      	cmp	r3, #5
 8012eb8:	d826      	bhi.n	8012f08 <UART_SetConfig+0x598>
 8012eba:	a201      	add	r2, pc, #4	@ (adr r2, 8012ec0 <UART_SetConfig+0x550>)
 8012ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ec0:	08012ed9 	.word	0x08012ed9
 8012ec4:	08012ee1 	.word	0x08012ee1
 8012ec8:	08012ee9 	.word	0x08012ee9
 8012ecc:	08012ef1 	.word	0x08012ef1
 8012ed0:	08012ef9 	.word	0x08012ef9
 8012ed4:	08012f01 	.word	0x08012f01
 8012ed8:	2302      	movs	r3, #2
 8012eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ede:	e01a      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ee0:	2304      	movs	r3, #4
 8012ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ee6:	e016      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ee8:	2308      	movs	r3, #8
 8012eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012eee:	e012      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ef0:	2310      	movs	r3, #16
 8012ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ef6:	e00e      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012ef8:	2320      	movs	r3, #32
 8012efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012efe:	e00a      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012f00:	2340      	movs	r3, #64	@ 0x40
 8012f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f06:	e006      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012f08:	2380      	movs	r3, #128	@ 0x80
 8012f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f0e:	e002      	b.n	8012f16 <UART_SetConfig+0x5a6>
 8012f10:	2380      	movs	r3, #128	@ 0x80
 8012f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012f16:	697b      	ldr	r3, [r7, #20]
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	4a3f      	ldr	r2, [pc, #252]	@ (8013018 <UART_SetConfig+0x6a8>)
 8012f1c:	4293      	cmp	r3, r2
 8012f1e:	f040 80f8 	bne.w	8013112 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012f22:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012f26:	2b20      	cmp	r3, #32
 8012f28:	dc46      	bgt.n	8012fb8 <UART_SetConfig+0x648>
 8012f2a:	2b02      	cmp	r3, #2
 8012f2c:	f2c0 8082 	blt.w	8013034 <UART_SetConfig+0x6c4>
 8012f30:	3b02      	subs	r3, #2
 8012f32:	2b1e      	cmp	r3, #30
 8012f34:	d87e      	bhi.n	8013034 <UART_SetConfig+0x6c4>
 8012f36:	a201      	add	r2, pc, #4	@ (adr r2, 8012f3c <UART_SetConfig+0x5cc>)
 8012f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f3c:	08012fbf 	.word	0x08012fbf
 8012f40:	08013035 	.word	0x08013035
 8012f44:	08012fc7 	.word	0x08012fc7
 8012f48:	08013035 	.word	0x08013035
 8012f4c:	08013035 	.word	0x08013035
 8012f50:	08013035 	.word	0x08013035
 8012f54:	08012fd7 	.word	0x08012fd7
 8012f58:	08013035 	.word	0x08013035
 8012f5c:	08013035 	.word	0x08013035
 8012f60:	08013035 	.word	0x08013035
 8012f64:	08013035 	.word	0x08013035
 8012f68:	08013035 	.word	0x08013035
 8012f6c:	08013035 	.word	0x08013035
 8012f70:	08013035 	.word	0x08013035
 8012f74:	08012fe7 	.word	0x08012fe7
 8012f78:	08013035 	.word	0x08013035
 8012f7c:	08013035 	.word	0x08013035
 8012f80:	08013035 	.word	0x08013035
 8012f84:	08013035 	.word	0x08013035
 8012f88:	08013035 	.word	0x08013035
 8012f8c:	08013035 	.word	0x08013035
 8012f90:	08013035 	.word	0x08013035
 8012f94:	08013035 	.word	0x08013035
 8012f98:	08013035 	.word	0x08013035
 8012f9c:	08013035 	.word	0x08013035
 8012fa0:	08013035 	.word	0x08013035
 8012fa4:	08013035 	.word	0x08013035
 8012fa8:	08013035 	.word	0x08013035
 8012fac:	08013035 	.word	0x08013035
 8012fb0:	08013035 	.word	0x08013035
 8012fb4:	08013027 	.word	0x08013027
 8012fb8:	2b40      	cmp	r3, #64	@ 0x40
 8012fba:	d037      	beq.n	801302c <UART_SetConfig+0x6bc>
 8012fbc:	e03a      	b.n	8013034 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012fbe:	f7fc fe3f 	bl	800fc40 <HAL_RCCEx_GetD3PCLK1Freq>
 8012fc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012fc4:	e03c      	b.n	8013040 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012fca:	4618      	mov	r0, r3
 8012fcc:	f7fc fe4e 	bl	800fc6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012fd4:	e034      	b.n	8013040 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012fd6:	f107 0318 	add.w	r3, r7, #24
 8012fda:	4618      	mov	r0, r3
 8012fdc:	f7fc ff9a 	bl	800ff14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012fe0:	69fb      	ldr	r3, [r7, #28]
 8012fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012fe4:	e02c      	b.n	8013040 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012fe6:	4b09      	ldr	r3, [pc, #36]	@ (801300c <UART_SetConfig+0x69c>)
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	f003 0320 	and.w	r3, r3, #32
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d016      	beq.n	8013020 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012ff2:	4b06      	ldr	r3, [pc, #24]	@ (801300c <UART_SetConfig+0x69c>)
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	08db      	lsrs	r3, r3, #3
 8012ff8:	f003 0303 	and.w	r3, r3, #3
 8012ffc:	4a07      	ldr	r2, [pc, #28]	@ (801301c <UART_SetConfig+0x6ac>)
 8012ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8013002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013004:	e01c      	b.n	8013040 <UART_SetConfig+0x6d0>
 8013006:	bf00      	nop
 8013008:	40011400 	.word	0x40011400
 801300c:	58024400 	.word	0x58024400
 8013010:	40007800 	.word	0x40007800
 8013014:	40007c00 	.word	0x40007c00
 8013018:	58000c00 	.word	0x58000c00
 801301c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8013020:	4b9d      	ldr	r3, [pc, #628]	@ (8013298 <UART_SetConfig+0x928>)
 8013022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013024:	e00c      	b.n	8013040 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013026:	4b9d      	ldr	r3, [pc, #628]	@ (801329c <UART_SetConfig+0x92c>)
 8013028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801302a:	e009      	b.n	8013040 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801302c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013032:	e005      	b.n	8013040 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8013034:	2300      	movs	r3, #0
 8013036:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013038:	2301      	movs	r3, #1
 801303a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801303e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013042:	2b00      	cmp	r3, #0
 8013044:	f000 81de 	beq.w	8013404 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8013048:	697b      	ldr	r3, [r7, #20]
 801304a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801304c:	4a94      	ldr	r2, [pc, #592]	@ (80132a0 <UART_SetConfig+0x930>)
 801304e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013052:	461a      	mov	r2, r3
 8013054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013056:	fbb3 f3f2 	udiv	r3, r3, r2
 801305a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801305c:	697b      	ldr	r3, [r7, #20]
 801305e:	685a      	ldr	r2, [r3, #4]
 8013060:	4613      	mov	r3, r2
 8013062:	005b      	lsls	r3, r3, #1
 8013064:	4413      	add	r3, r2
 8013066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013068:	429a      	cmp	r2, r3
 801306a:	d305      	bcc.n	8013078 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801306c:	697b      	ldr	r3, [r7, #20]
 801306e:	685b      	ldr	r3, [r3, #4]
 8013070:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013074:	429a      	cmp	r2, r3
 8013076:	d903      	bls.n	8013080 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8013078:	2301      	movs	r3, #1
 801307a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801307e:	e1c1      	b.n	8013404 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013082:	2200      	movs	r2, #0
 8013084:	60bb      	str	r3, [r7, #8]
 8013086:	60fa      	str	r2, [r7, #12]
 8013088:	697b      	ldr	r3, [r7, #20]
 801308a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801308c:	4a84      	ldr	r2, [pc, #528]	@ (80132a0 <UART_SetConfig+0x930>)
 801308e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013092:	b29b      	uxth	r3, r3
 8013094:	2200      	movs	r2, #0
 8013096:	603b      	str	r3, [r7, #0]
 8013098:	607a      	str	r2, [r7, #4]
 801309a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801309e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80130a2:	f7ed f985 	bl	80003b0 <__aeabi_uldivmod>
 80130a6:	4602      	mov	r2, r0
 80130a8:	460b      	mov	r3, r1
 80130aa:	4610      	mov	r0, r2
 80130ac:	4619      	mov	r1, r3
 80130ae:	f04f 0200 	mov.w	r2, #0
 80130b2:	f04f 0300 	mov.w	r3, #0
 80130b6:	020b      	lsls	r3, r1, #8
 80130b8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80130bc:	0202      	lsls	r2, r0, #8
 80130be:	6979      	ldr	r1, [r7, #20]
 80130c0:	6849      	ldr	r1, [r1, #4]
 80130c2:	0849      	lsrs	r1, r1, #1
 80130c4:	2000      	movs	r0, #0
 80130c6:	460c      	mov	r4, r1
 80130c8:	4605      	mov	r5, r0
 80130ca:	eb12 0804 	adds.w	r8, r2, r4
 80130ce:	eb43 0905 	adc.w	r9, r3, r5
 80130d2:	697b      	ldr	r3, [r7, #20]
 80130d4:	685b      	ldr	r3, [r3, #4]
 80130d6:	2200      	movs	r2, #0
 80130d8:	469a      	mov	sl, r3
 80130da:	4693      	mov	fp, r2
 80130dc:	4652      	mov	r2, sl
 80130de:	465b      	mov	r3, fp
 80130e0:	4640      	mov	r0, r8
 80130e2:	4649      	mov	r1, r9
 80130e4:	f7ed f964 	bl	80003b0 <__aeabi_uldivmod>
 80130e8:	4602      	mov	r2, r0
 80130ea:	460b      	mov	r3, r1
 80130ec:	4613      	mov	r3, r2
 80130ee:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80130f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80130f6:	d308      	bcc.n	801310a <UART_SetConfig+0x79a>
 80130f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80130fe:	d204      	bcs.n	801310a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8013100:	697b      	ldr	r3, [r7, #20]
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013106:	60da      	str	r2, [r3, #12]
 8013108:	e17c      	b.n	8013404 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801310a:	2301      	movs	r3, #1
 801310c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013110:	e178      	b.n	8013404 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013112:	697b      	ldr	r3, [r7, #20]
 8013114:	69db      	ldr	r3, [r3, #28]
 8013116:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801311a:	f040 80c5 	bne.w	80132a8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801311e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013122:	2b20      	cmp	r3, #32
 8013124:	dc48      	bgt.n	80131b8 <UART_SetConfig+0x848>
 8013126:	2b00      	cmp	r3, #0
 8013128:	db7b      	blt.n	8013222 <UART_SetConfig+0x8b2>
 801312a:	2b20      	cmp	r3, #32
 801312c:	d879      	bhi.n	8013222 <UART_SetConfig+0x8b2>
 801312e:	a201      	add	r2, pc, #4	@ (adr r2, 8013134 <UART_SetConfig+0x7c4>)
 8013130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013134:	080131bf 	.word	0x080131bf
 8013138:	080131c7 	.word	0x080131c7
 801313c:	08013223 	.word	0x08013223
 8013140:	08013223 	.word	0x08013223
 8013144:	080131cf 	.word	0x080131cf
 8013148:	08013223 	.word	0x08013223
 801314c:	08013223 	.word	0x08013223
 8013150:	08013223 	.word	0x08013223
 8013154:	080131df 	.word	0x080131df
 8013158:	08013223 	.word	0x08013223
 801315c:	08013223 	.word	0x08013223
 8013160:	08013223 	.word	0x08013223
 8013164:	08013223 	.word	0x08013223
 8013168:	08013223 	.word	0x08013223
 801316c:	08013223 	.word	0x08013223
 8013170:	08013223 	.word	0x08013223
 8013174:	080131ef 	.word	0x080131ef
 8013178:	08013223 	.word	0x08013223
 801317c:	08013223 	.word	0x08013223
 8013180:	08013223 	.word	0x08013223
 8013184:	08013223 	.word	0x08013223
 8013188:	08013223 	.word	0x08013223
 801318c:	08013223 	.word	0x08013223
 8013190:	08013223 	.word	0x08013223
 8013194:	08013223 	.word	0x08013223
 8013198:	08013223 	.word	0x08013223
 801319c:	08013223 	.word	0x08013223
 80131a0:	08013223 	.word	0x08013223
 80131a4:	08013223 	.word	0x08013223
 80131a8:	08013223 	.word	0x08013223
 80131ac:	08013223 	.word	0x08013223
 80131b0:	08013223 	.word	0x08013223
 80131b4:	08013215 	.word	0x08013215
 80131b8:	2b40      	cmp	r3, #64	@ 0x40
 80131ba:	d02e      	beq.n	801321a <UART_SetConfig+0x8aa>
 80131bc:	e031      	b.n	8013222 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80131be:	f7fb fb09 	bl	800e7d4 <HAL_RCC_GetPCLK1Freq>
 80131c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80131c4:	e033      	b.n	801322e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80131c6:	f7fb fb1b 	bl	800e800 <HAL_RCC_GetPCLK2Freq>
 80131ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80131cc:	e02f      	b.n	801322e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80131ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80131d2:	4618      	mov	r0, r3
 80131d4:	f7fc fd4a 	bl	800fc6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80131d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80131dc:	e027      	b.n	801322e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80131de:	f107 0318 	add.w	r3, r7, #24
 80131e2:	4618      	mov	r0, r3
 80131e4:	f7fc fe96 	bl	800ff14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80131e8:	69fb      	ldr	r3, [r7, #28]
 80131ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80131ec:	e01f      	b.n	801322e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80131ee:	4b2d      	ldr	r3, [pc, #180]	@ (80132a4 <UART_SetConfig+0x934>)
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	f003 0320 	and.w	r3, r3, #32
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d009      	beq.n	801320e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80131fa:	4b2a      	ldr	r3, [pc, #168]	@ (80132a4 <UART_SetConfig+0x934>)
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	08db      	lsrs	r3, r3, #3
 8013200:	f003 0303 	and.w	r3, r3, #3
 8013204:	4a24      	ldr	r2, [pc, #144]	@ (8013298 <UART_SetConfig+0x928>)
 8013206:	fa22 f303 	lsr.w	r3, r2, r3
 801320a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801320c:	e00f      	b.n	801322e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801320e:	4b22      	ldr	r3, [pc, #136]	@ (8013298 <UART_SetConfig+0x928>)
 8013210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013212:	e00c      	b.n	801322e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013214:	4b21      	ldr	r3, [pc, #132]	@ (801329c <UART_SetConfig+0x92c>)
 8013216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013218:	e009      	b.n	801322e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801321a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801321e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013220:	e005      	b.n	801322e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8013222:	2300      	movs	r3, #0
 8013224:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013226:	2301      	movs	r3, #1
 8013228:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801322c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801322e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013230:	2b00      	cmp	r3, #0
 8013232:	f000 80e7 	beq.w	8013404 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013236:	697b      	ldr	r3, [r7, #20]
 8013238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801323a:	4a19      	ldr	r2, [pc, #100]	@ (80132a0 <UART_SetConfig+0x930>)
 801323c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013240:	461a      	mov	r2, r3
 8013242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013244:	fbb3 f3f2 	udiv	r3, r3, r2
 8013248:	005a      	lsls	r2, r3, #1
 801324a:	697b      	ldr	r3, [r7, #20]
 801324c:	685b      	ldr	r3, [r3, #4]
 801324e:	085b      	lsrs	r3, r3, #1
 8013250:	441a      	add	r2, r3
 8013252:	697b      	ldr	r3, [r7, #20]
 8013254:	685b      	ldr	r3, [r3, #4]
 8013256:	fbb2 f3f3 	udiv	r3, r2, r3
 801325a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801325c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801325e:	2b0f      	cmp	r3, #15
 8013260:	d916      	bls.n	8013290 <UART_SetConfig+0x920>
 8013262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013268:	d212      	bcs.n	8013290 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801326a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801326c:	b29b      	uxth	r3, r3
 801326e:	f023 030f 	bic.w	r3, r3, #15
 8013272:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013276:	085b      	lsrs	r3, r3, #1
 8013278:	b29b      	uxth	r3, r3
 801327a:	f003 0307 	and.w	r3, r3, #7
 801327e:	b29a      	uxth	r2, r3
 8013280:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8013282:	4313      	orrs	r3, r2
 8013284:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8013286:	697b      	ldr	r3, [r7, #20]
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801328c:	60da      	str	r2, [r3, #12]
 801328e:	e0b9      	b.n	8013404 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8013290:	2301      	movs	r3, #1
 8013292:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013296:	e0b5      	b.n	8013404 <UART_SetConfig+0xa94>
 8013298:	03d09000 	.word	0x03d09000
 801329c:	003d0900 	.word	0x003d0900
 80132a0:	0801993c 	.word	0x0801993c
 80132a4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80132a8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80132ac:	2b20      	cmp	r3, #32
 80132ae:	dc49      	bgt.n	8013344 <UART_SetConfig+0x9d4>
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	db7c      	blt.n	80133ae <UART_SetConfig+0xa3e>
 80132b4:	2b20      	cmp	r3, #32
 80132b6:	d87a      	bhi.n	80133ae <UART_SetConfig+0xa3e>
 80132b8:	a201      	add	r2, pc, #4	@ (adr r2, 80132c0 <UART_SetConfig+0x950>)
 80132ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132be:	bf00      	nop
 80132c0:	0801334b 	.word	0x0801334b
 80132c4:	08013353 	.word	0x08013353
 80132c8:	080133af 	.word	0x080133af
 80132cc:	080133af 	.word	0x080133af
 80132d0:	0801335b 	.word	0x0801335b
 80132d4:	080133af 	.word	0x080133af
 80132d8:	080133af 	.word	0x080133af
 80132dc:	080133af 	.word	0x080133af
 80132e0:	0801336b 	.word	0x0801336b
 80132e4:	080133af 	.word	0x080133af
 80132e8:	080133af 	.word	0x080133af
 80132ec:	080133af 	.word	0x080133af
 80132f0:	080133af 	.word	0x080133af
 80132f4:	080133af 	.word	0x080133af
 80132f8:	080133af 	.word	0x080133af
 80132fc:	080133af 	.word	0x080133af
 8013300:	0801337b 	.word	0x0801337b
 8013304:	080133af 	.word	0x080133af
 8013308:	080133af 	.word	0x080133af
 801330c:	080133af 	.word	0x080133af
 8013310:	080133af 	.word	0x080133af
 8013314:	080133af 	.word	0x080133af
 8013318:	080133af 	.word	0x080133af
 801331c:	080133af 	.word	0x080133af
 8013320:	080133af 	.word	0x080133af
 8013324:	080133af 	.word	0x080133af
 8013328:	080133af 	.word	0x080133af
 801332c:	080133af 	.word	0x080133af
 8013330:	080133af 	.word	0x080133af
 8013334:	080133af 	.word	0x080133af
 8013338:	080133af 	.word	0x080133af
 801333c:	080133af 	.word	0x080133af
 8013340:	080133a1 	.word	0x080133a1
 8013344:	2b40      	cmp	r3, #64	@ 0x40
 8013346:	d02e      	beq.n	80133a6 <UART_SetConfig+0xa36>
 8013348:	e031      	b.n	80133ae <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801334a:	f7fb fa43 	bl	800e7d4 <HAL_RCC_GetPCLK1Freq>
 801334e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013350:	e033      	b.n	80133ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013352:	f7fb fa55 	bl	800e800 <HAL_RCC_GetPCLK2Freq>
 8013356:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013358:	e02f      	b.n	80133ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801335a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801335e:	4618      	mov	r0, r3
 8013360:	f7fc fc84 	bl	800fc6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013368:	e027      	b.n	80133ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801336a:	f107 0318 	add.w	r3, r7, #24
 801336e:	4618      	mov	r0, r3
 8013370:	f7fc fdd0 	bl	800ff14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013374:	69fb      	ldr	r3, [r7, #28]
 8013376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013378:	e01f      	b.n	80133ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801337a:	4b2d      	ldr	r3, [pc, #180]	@ (8013430 <UART_SetConfig+0xac0>)
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	f003 0320 	and.w	r3, r3, #32
 8013382:	2b00      	cmp	r3, #0
 8013384:	d009      	beq.n	801339a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013386:	4b2a      	ldr	r3, [pc, #168]	@ (8013430 <UART_SetConfig+0xac0>)
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	08db      	lsrs	r3, r3, #3
 801338c:	f003 0303 	and.w	r3, r3, #3
 8013390:	4a28      	ldr	r2, [pc, #160]	@ (8013434 <UART_SetConfig+0xac4>)
 8013392:	fa22 f303 	lsr.w	r3, r2, r3
 8013396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013398:	e00f      	b.n	80133ba <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801339a:	4b26      	ldr	r3, [pc, #152]	@ (8013434 <UART_SetConfig+0xac4>)
 801339c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801339e:	e00c      	b.n	80133ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80133a0:	4b25      	ldr	r3, [pc, #148]	@ (8013438 <UART_SetConfig+0xac8>)
 80133a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80133a4:	e009      	b.n	80133ba <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80133a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80133aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80133ac:	e005      	b.n	80133ba <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80133ae:	2300      	movs	r3, #0
 80133b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80133b2:	2301      	movs	r3, #1
 80133b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80133b8:	bf00      	nop
    }

    if (pclk != 0U)
 80133ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d021      	beq.n	8013404 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80133c0:	697b      	ldr	r3, [r7, #20]
 80133c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133c4:	4a1d      	ldr	r2, [pc, #116]	@ (801343c <UART_SetConfig+0xacc>)
 80133c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80133ca:	461a      	mov	r2, r3
 80133cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80133d2:	697b      	ldr	r3, [r7, #20]
 80133d4:	685b      	ldr	r3, [r3, #4]
 80133d6:	085b      	lsrs	r3, r3, #1
 80133d8:	441a      	add	r2, r3
 80133da:	697b      	ldr	r3, [r7, #20]
 80133dc:	685b      	ldr	r3, [r3, #4]
 80133de:	fbb2 f3f3 	udiv	r3, r2, r3
 80133e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80133e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133e6:	2b0f      	cmp	r3, #15
 80133e8:	d909      	bls.n	80133fe <UART_SetConfig+0xa8e>
 80133ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80133f0:	d205      	bcs.n	80133fe <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80133f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133f4:	b29a      	uxth	r2, r3
 80133f6:	697b      	ldr	r3, [r7, #20]
 80133f8:	681b      	ldr	r3, [r3, #0]
 80133fa:	60da      	str	r2, [r3, #12]
 80133fc:	e002      	b.n	8013404 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80133fe:	2301      	movs	r3, #1
 8013400:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8013404:	697b      	ldr	r3, [r7, #20]
 8013406:	2201      	movs	r2, #1
 8013408:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801340c:	697b      	ldr	r3, [r7, #20]
 801340e:	2201      	movs	r2, #1
 8013410:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013414:	697b      	ldr	r3, [r7, #20]
 8013416:	2200      	movs	r2, #0
 8013418:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	2200      	movs	r2, #0
 801341e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8013420:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8013424:	4618      	mov	r0, r3
 8013426:	3748      	adds	r7, #72	@ 0x48
 8013428:	46bd      	mov	sp, r7
 801342a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801342e:	bf00      	nop
 8013430:	58024400 	.word	0x58024400
 8013434:	03d09000 	.word	0x03d09000
 8013438:	003d0900 	.word	0x003d0900
 801343c:	0801993c 	.word	0x0801993c

08013440 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013440:	b480      	push	{r7}
 8013442:	b083      	sub	sp, #12
 8013444:	af00      	add	r7, sp, #0
 8013446:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801344c:	f003 0308 	and.w	r3, r3, #8
 8013450:	2b00      	cmp	r3, #0
 8013452:	d00a      	beq.n	801346a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	685b      	ldr	r3, [r3, #4]
 801345a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	430a      	orrs	r2, r1
 8013468:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801346e:	f003 0301 	and.w	r3, r3, #1
 8013472:	2b00      	cmp	r3, #0
 8013474:	d00a      	beq.n	801348c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	685b      	ldr	r3, [r3, #4]
 801347c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	681b      	ldr	r3, [r3, #0]
 8013488:	430a      	orrs	r2, r1
 801348a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013490:	f003 0302 	and.w	r3, r3, #2
 8013494:	2b00      	cmp	r3, #0
 8013496:	d00a      	beq.n	80134ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	681b      	ldr	r3, [r3, #0]
 801349c:	685b      	ldr	r3, [r3, #4]
 801349e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	430a      	orrs	r2, r1
 80134ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134b2:	f003 0304 	and.w	r3, r3, #4
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d00a      	beq.n	80134d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	685b      	ldr	r3, [r3, #4]
 80134c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	430a      	orrs	r2, r1
 80134ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134d4:	f003 0310 	and.w	r3, r3, #16
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d00a      	beq.n	80134f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	689b      	ldr	r3, [r3, #8]
 80134e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	430a      	orrs	r2, r1
 80134f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134f6:	f003 0320 	and.w	r3, r3, #32
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d00a      	beq.n	8013514 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	681b      	ldr	r3, [r3, #0]
 8013502:	689b      	ldr	r3, [r3, #8]
 8013504:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	430a      	orrs	r2, r1
 8013512:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801351c:	2b00      	cmp	r3, #0
 801351e:	d01a      	beq.n	8013556 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	685b      	ldr	r3, [r3, #4]
 8013526:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	430a      	orrs	r2, r1
 8013534:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801353a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801353e:	d10a      	bne.n	8013556 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	685b      	ldr	r3, [r3, #4]
 8013546:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	430a      	orrs	r2, r1
 8013554:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801355a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801355e:	2b00      	cmp	r3, #0
 8013560:	d00a      	beq.n	8013578 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	685b      	ldr	r3, [r3, #4]
 8013568:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	681b      	ldr	r3, [r3, #0]
 8013574:	430a      	orrs	r2, r1
 8013576:	605a      	str	r2, [r3, #4]
  }
}
 8013578:	bf00      	nop
 801357a:	370c      	adds	r7, #12
 801357c:	46bd      	mov	sp, r7
 801357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013582:	4770      	bx	lr

08013584 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8013584:	b580      	push	{r7, lr}
 8013586:	b098      	sub	sp, #96	@ 0x60
 8013588:	af02      	add	r7, sp, #8
 801358a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	2200      	movs	r2, #0
 8013590:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8013594:	f7f3 f90c 	bl	80067b0 <HAL_GetTick>
 8013598:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	f003 0308 	and.w	r3, r3, #8
 80135a4:	2b08      	cmp	r3, #8
 80135a6:	d12f      	bne.n	8013608 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80135a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80135ac:	9300      	str	r3, [sp, #0]
 80135ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80135b0:	2200      	movs	r2, #0
 80135b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80135b6:	6878      	ldr	r0, [r7, #4]
 80135b8:	f000 f88e 	bl	80136d8 <UART_WaitOnFlagUntilTimeout>
 80135bc:	4603      	mov	r3, r0
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d022      	beq.n	8013608 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	681b      	ldr	r3, [r3, #0]
 80135c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135ca:	e853 3f00 	ldrex	r3, [r3]
 80135ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80135d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80135d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80135d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	681b      	ldr	r3, [r3, #0]
 80135dc:	461a      	mov	r2, r3
 80135de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80135e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80135e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80135e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80135e8:	e841 2300 	strex	r3, r2, [r1]
 80135ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80135ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d1e6      	bne.n	80135c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	2220      	movs	r2, #32
 80135f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	2200      	movs	r2, #0
 8013600:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013604:	2303      	movs	r3, #3
 8013606:	e063      	b.n	80136d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	681b      	ldr	r3, [r3, #0]
 801360e:	f003 0304 	and.w	r3, r3, #4
 8013612:	2b04      	cmp	r3, #4
 8013614:	d149      	bne.n	80136aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8013616:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801361a:	9300      	str	r3, [sp, #0]
 801361c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801361e:	2200      	movs	r2, #0
 8013620:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8013624:	6878      	ldr	r0, [r7, #4]
 8013626:	f000 f857 	bl	80136d8 <UART_WaitOnFlagUntilTimeout>
 801362a:	4603      	mov	r3, r0
 801362c:	2b00      	cmp	r3, #0
 801362e:	d03c      	beq.n	80136aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013638:	e853 3f00 	ldrex	r3, [r3]
 801363c:	623b      	str	r3, [r7, #32]
   return(result);
 801363e:	6a3b      	ldr	r3, [r7, #32]
 8013640:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013644:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	681b      	ldr	r3, [r3, #0]
 801364a:	461a      	mov	r2, r3
 801364c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801364e:	633b      	str	r3, [r7, #48]	@ 0x30
 8013650:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013652:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013656:	e841 2300 	strex	r3, r2, [r1]
 801365a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801365c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801365e:	2b00      	cmp	r3, #0
 8013660:	d1e6      	bne.n	8013630 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	3308      	adds	r3, #8
 8013668:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801366a:	693b      	ldr	r3, [r7, #16]
 801366c:	e853 3f00 	ldrex	r3, [r3]
 8013670:	60fb      	str	r3, [r7, #12]
   return(result);
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	f023 0301 	bic.w	r3, r3, #1
 8013678:	64bb      	str	r3, [r7, #72]	@ 0x48
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	3308      	adds	r3, #8
 8013680:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013682:	61fa      	str	r2, [r7, #28]
 8013684:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013686:	69b9      	ldr	r1, [r7, #24]
 8013688:	69fa      	ldr	r2, [r7, #28]
 801368a:	e841 2300 	strex	r3, r2, [r1]
 801368e:	617b      	str	r3, [r7, #20]
   return(result);
 8013690:	697b      	ldr	r3, [r7, #20]
 8013692:	2b00      	cmp	r3, #0
 8013694:	d1e5      	bne.n	8013662 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	2220      	movs	r2, #32
 801369a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	2200      	movs	r2, #0
 80136a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80136a6:	2303      	movs	r3, #3
 80136a8:	e012      	b.n	80136d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	2220      	movs	r2, #32
 80136ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	2220      	movs	r2, #32
 80136b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	2200      	movs	r2, #0
 80136be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	2200      	movs	r2, #0
 80136c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	2200      	movs	r2, #0
 80136ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80136ce:	2300      	movs	r3, #0
}
 80136d0:	4618      	mov	r0, r3
 80136d2:	3758      	adds	r7, #88	@ 0x58
 80136d4:	46bd      	mov	sp, r7
 80136d6:	bd80      	pop	{r7, pc}

080136d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80136d8:	b580      	push	{r7, lr}
 80136da:	b084      	sub	sp, #16
 80136dc:	af00      	add	r7, sp, #0
 80136de:	60f8      	str	r0, [r7, #12]
 80136e0:	60b9      	str	r1, [r7, #8]
 80136e2:	603b      	str	r3, [r7, #0]
 80136e4:	4613      	mov	r3, r2
 80136e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80136e8:	e04f      	b.n	801378a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80136ea:	69bb      	ldr	r3, [r7, #24]
 80136ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136f0:	d04b      	beq.n	801378a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80136f2:	f7f3 f85d 	bl	80067b0 <HAL_GetTick>
 80136f6:	4602      	mov	r2, r0
 80136f8:	683b      	ldr	r3, [r7, #0]
 80136fa:	1ad3      	subs	r3, r2, r3
 80136fc:	69ba      	ldr	r2, [r7, #24]
 80136fe:	429a      	cmp	r2, r3
 8013700:	d302      	bcc.n	8013708 <UART_WaitOnFlagUntilTimeout+0x30>
 8013702:	69bb      	ldr	r3, [r7, #24]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d101      	bne.n	801370c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8013708:	2303      	movs	r3, #3
 801370a:	e04e      	b.n	80137aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	f003 0304 	and.w	r3, r3, #4
 8013716:	2b00      	cmp	r3, #0
 8013718:	d037      	beq.n	801378a <UART_WaitOnFlagUntilTimeout+0xb2>
 801371a:	68bb      	ldr	r3, [r7, #8]
 801371c:	2b80      	cmp	r3, #128	@ 0x80
 801371e:	d034      	beq.n	801378a <UART_WaitOnFlagUntilTimeout+0xb2>
 8013720:	68bb      	ldr	r3, [r7, #8]
 8013722:	2b40      	cmp	r3, #64	@ 0x40
 8013724:	d031      	beq.n	801378a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	69db      	ldr	r3, [r3, #28]
 801372c:	f003 0308 	and.w	r3, r3, #8
 8013730:	2b08      	cmp	r3, #8
 8013732:	d110      	bne.n	8013756 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	2208      	movs	r2, #8
 801373a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801373c:	68f8      	ldr	r0, [r7, #12]
 801373e:	f000 f99d 	bl	8013a7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	2208      	movs	r2, #8
 8013746:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	2200      	movs	r2, #0
 801374e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8013752:	2301      	movs	r3, #1
 8013754:	e029      	b.n	80137aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	69db      	ldr	r3, [r3, #28]
 801375c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013760:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8013764:	d111      	bne.n	801378a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801376e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013770:	68f8      	ldr	r0, [r7, #12]
 8013772:	f000 f983 	bl	8013a7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	2220      	movs	r2, #32
 801377a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	2200      	movs	r2, #0
 8013782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8013786:	2303      	movs	r3, #3
 8013788:	e00f      	b.n	80137aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801378a:	68fb      	ldr	r3, [r7, #12]
 801378c:	681b      	ldr	r3, [r3, #0]
 801378e:	69da      	ldr	r2, [r3, #28]
 8013790:	68bb      	ldr	r3, [r7, #8]
 8013792:	4013      	ands	r3, r2
 8013794:	68ba      	ldr	r2, [r7, #8]
 8013796:	429a      	cmp	r2, r3
 8013798:	bf0c      	ite	eq
 801379a:	2301      	moveq	r3, #1
 801379c:	2300      	movne	r3, #0
 801379e:	b2db      	uxtb	r3, r3
 80137a0:	461a      	mov	r2, r3
 80137a2:	79fb      	ldrb	r3, [r7, #7]
 80137a4:	429a      	cmp	r2, r3
 80137a6:	d0a0      	beq.n	80136ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80137a8:	2300      	movs	r3, #0
}
 80137aa:	4618      	mov	r0, r3
 80137ac:	3710      	adds	r7, #16
 80137ae:	46bd      	mov	sp, r7
 80137b0:	bd80      	pop	{r7, pc}
	...

080137b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80137b4:	b480      	push	{r7}
 80137b6:	b0a3      	sub	sp, #140	@ 0x8c
 80137b8:	af00      	add	r7, sp, #0
 80137ba:	60f8      	str	r0, [r7, #12]
 80137bc:	60b9      	str	r1, [r7, #8]
 80137be:	4613      	mov	r3, r2
 80137c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80137c2:	68fb      	ldr	r3, [r7, #12]
 80137c4:	68ba      	ldr	r2, [r7, #8]
 80137c6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	88fa      	ldrh	r2, [r7, #6]
 80137cc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	88fa      	ldrh	r2, [r7, #6]
 80137d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	2200      	movs	r2, #0
 80137dc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	689b      	ldr	r3, [r3, #8]
 80137e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80137e6:	d10e      	bne.n	8013806 <UART_Start_Receive_IT+0x52>
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	691b      	ldr	r3, [r3, #16]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d105      	bne.n	80137fc <UART_Start_Receive_IT+0x48>
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80137f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80137fa:	e02d      	b.n	8013858 <UART_Start_Receive_IT+0xa4>
 80137fc:	68fb      	ldr	r3, [r7, #12]
 80137fe:	22ff      	movs	r2, #255	@ 0xff
 8013800:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013804:	e028      	b.n	8013858 <UART_Start_Receive_IT+0xa4>
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	689b      	ldr	r3, [r3, #8]
 801380a:	2b00      	cmp	r3, #0
 801380c:	d10d      	bne.n	801382a <UART_Start_Receive_IT+0x76>
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	691b      	ldr	r3, [r3, #16]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d104      	bne.n	8013820 <UART_Start_Receive_IT+0x6c>
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	22ff      	movs	r2, #255	@ 0xff
 801381a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801381e:	e01b      	b.n	8013858 <UART_Start_Receive_IT+0xa4>
 8013820:	68fb      	ldr	r3, [r7, #12]
 8013822:	227f      	movs	r2, #127	@ 0x7f
 8013824:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013828:	e016      	b.n	8013858 <UART_Start_Receive_IT+0xa4>
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	689b      	ldr	r3, [r3, #8]
 801382e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013832:	d10d      	bne.n	8013850 <UART_Start_Receive_IT+0x9c>
 8013834:	68fb      	ldr	r3, [r7, #12]
 8013836:	691b      	ldr	r3, [r3, #16]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d104      	bne.n	8013846 <UART_Start_Receive_IT+0x92>
 801383c:	68fb      	ldr	r3, [r7, #12]
 801383e:	227f      	movs	r2, #127	@ 0x7f
 8013840:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013844:	e008      	b.n	8013858 <UART_Start_Receive_IT+0xa4>
 8013846:	68fb      	ldr	r3, [r7, #12]
 8013848:	223f      	movs	r2, #63	@ 0x3f
 801384a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801384e:	e003      	b.n	8013858 <UART_Start_Receive_IT+0xa4>
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	2200      	movs	r2, #0
 8013854:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	2200      	movs	r2, #0
 801385c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	2222      	movs	r2, #34	@ 0x22
 8013864:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	3308      	adds	r3, #8
 801386e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013872:	e853 3f00 	ldrex	r3, [r3]
 8013876:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8013878:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801387a:	f043 0301 	orr.w	r3, r3, #1
 801387e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	681b      	ldr	r3, [r3, #0]
 8013886:	3308      	adds	r3, #8
 8013888:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801388c:	673a      	str	r2, [r7, #112]	@ 0x70
 801388e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013890:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8013892:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8013894:	e841 2300 	strex	r3, r2, [r1]
 8013898:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 801389a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801389c:	2b00      	cmp	r3, #0
 801389e:	d1e3      	bne.n	8013868 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80138a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80138a8:	d14f      	bne.n	801394a <UART_Start_Receive_IT+0x196>
 80138aa:	68fb      	ldr	r3, [r7, #12]
 80138ac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80138b0:	88fa      	ldrh	r2, [r7, #6]
 80138b2:	429a      	cmp	r2, r3
 80138b4:	d349      	bcc.n	801394a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	689b      	ldr	r3, [r3, #8]
 80138ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80138be:	d107      	bne.n	80138d0 <UART_Start_Receive_IT+0x11c>
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	691b      	ldr	r3, [r3, #16]
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d103      	bne.n	80138d0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	4a47      	ldr	r2, [pc, #284]	@ (80139e8 <UART_Start_Receive_IT+0x234>)
 80138cc:	675a      	str	r2, [r3, #116]	@ 0x74
 80138ce:	e002      	b.n	80138d6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	4a46      	ldr	r2, [pc, #280]	@ (80139ec <UART_Start_Receive_IT+0x238>)
 80138d4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	691b      	ldr	r3, [r3, #16]
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d01a      	beq.n	8013914 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80138e6:	e853 3f00 	ldrex	r3, [r3]
 80138ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80138ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80138f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	461a      	mov	r2, r3
 80138fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013900:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013902:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013904:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013906:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013908:	e841 2300 	strex	r3, r2, [r1]
 801390c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801390e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013910:	2b00      	cmp	r3, #0
 8013912:	d1e4      	bne.n	80138de <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013914:	68fb      	ldr	r3, [r7, #12]
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	3308      	adds	r3, #8
 801391a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801391c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801391e:	e853 3f00 	ldrex	r3, [r3]
 8013922:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013926:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801392a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801392c:	68fb      	ldr	r3, [r7, #12]
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	3308      	adds	r3, #8
 8013932:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013934:	64ba      	str	r2, [r7, #72]	@ 0x48
 8013936:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013938:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801393a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801393c:	e841 2300 	strex	r3, r2, [r1]
 8013940:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8013942:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013944:	2b00      	cmp	r3, #0
 8013946:	d1e5      	bne.n	8013914 <UART_Start_Receive_IT+0x160>
 8013948:	e046      	b.n	80139d8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	689b      	ldr	r3, [r3, #8]
 801394e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013952:	d107      	bne.n	8013964 <UART_Start_Receive_IT+0x1b0>
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	691b      	ldr	r3, [r3, #16]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d103      	bne.n	8013964 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	4a24      	ldr	r2, [pc, #144]	@ (80139f0 <UART_Start_Receive_IT+0x23c>)
 8013960:	675a      	str	r2, [r3, #116]	@ 0x74
 8013962:	e002      	b.n	801396a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	4a23      	ldr	r2, [pc, #140]	@ (80139f4 <UART_Start_Receive_IT+0x240>)
 8013968:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	691b      	ldr	r3, [r3, #16]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d019      	beq.n	80139a6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801397a:	e853 3f00 	ldrex	r3, [r3]
 801397e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013982:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8013986:	677b      	str	r3, [r7, #116]	@ 0x74
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	461a      	mov	r2, r3
 801398e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013990:	637b      	str	r3, [r7, #52]	@ 0x34
 8013992:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013994:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013996:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013998:	e841 2300 	strex	r3, r2, [r1]
 801399c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801399e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d1e6      	bne.n	8013972 <UART_Start_Receive_IT+0x1be>
 80139a4:	e018      	b.n	80139d8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139ac:	697b      	ldr	r3, [r7, #20]
 80139ae:	e853 3f00 	ldrex	r3, [r3]
 80139b2:	613b      	str	r3, [r7, #16]
   return(result);
 80139b4:	693b      	ldr	r3, [r7, #16]
 80139b6:	f043 0320 	orr.w	r3, r3, #32
 80139ba:	67bb      	str	r3, [r7, #120]	@ 0x78
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	461a      	mov	r2, r3
 80139c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80139c4:	623b      	str	r3, [r7, #32]
 80139c6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80139c8:	69f9      	ldr	r1, [r7, #28]
 80139ca:	6a3a      	ldr	r2, [r7, #32]
 80139cc:	e841 2300 	strex	r3, r2, [r1]
 80139d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80139d2:	69bb      	ldr	r3, [r7, #24]
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d1e6      	bne.n	80139a6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80139d8:	2300      	movs	r3, #0
}
 80139da:	4618      	mov	r0, r3
 80139dc:	378c      	adds	r7, #140	@ 0x8c
 80139de:	46bd      	mov	sp, r7
 80139e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139e4:	4770      	bx	lr
 80139e6:	bf00      	nop
 80139e8:	08014415 	.word	0x08014415
 80139ec:	080140b1 	.word	0x080140b1
 80139f0:	08013ef9 	.word	0x08013ef9
 80139f4:	08013d41 	.word	0x08013d41

080139f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80139f8:	b480      	push	{r7}
 80139fa:	b08f      	sub	sp, #60	@ 0x3c
 80139fc:	af00      	add	r7, sp, #0
 80139fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a06:	6a3b      	ldr	r3, [r7, #32]
 8013a08:	e853 3f00 	ldrex	r3, [r3]
 8013a0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8013a0e:	69fb      	ldr	r3, [r7, #28]
 8013a10:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8013a14:	637b      	str	r3, [r7, #52]	@ 0x34
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	461a      	mov	r2, r3
 8013a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013a20:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013a24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a26:	e841 2300 	strex	r3, r2, [r1]
 8013a2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d1e6      	bne.n	8013a00 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	3308      	adds	r3, #8
 8013a38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a3a:	68fb      	ldr	r3, [r7, #12]
 8013a3c:	e853 3f00 	ldrex	r3, [r3]
 8013a40:	60bb      	str	r3, [r7, #8]
   return(result);
 8013a42:	68bb      	ldr	r3, [r7, #8]
 8013a44:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8013a48:	633b      	str	r3, [r7, #48]	@ 0x30
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	3308      	adds	r3, #8
 8013a50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013a52:	61ba      	str	r2, [r7, #24]
 8013a54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a56:	6979      	ldr	r1, [r7, #20]
 8013a58:	69ba      	ldr	r2, [r7, #24]
 8013a5a:	e841 2300 	strex	r3, r2, [r1]
 8013a5e:	613b      	str	r3, [r7, #16]
   return(result);
 8013a60:	693b      	ldr	r3, [r7, #16]
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d1e5      	bne.n	8013a32 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	2220      	movs	r2, #32
 8013a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8013a6e:	bf00      	nop
 8013a70:	373c      	adds	r7, #60	@ 0x3c
 8013a72:	46bd      	mov	sp, r7
 8013a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a78:	4770      	bx	lr
	...

08013a7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013a7c:	b480      	push	{r7}
 8013a7e:	b095      	sub	sp, #84	@ 0x54
 8013a80:	af00      	add	r7, sp, #0
 8013a82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a8c:	e853 3f00 	ldrex	r3, [r3]
 8013a90:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	461a      	mov	r2, r3
 8013aa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013aa2:	643b      	str	r3, [r7, #64]	@ 0x40
 8013aa4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013aa6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013aa8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013aaa:	e841 2300 	strex	r3, r2, [r1]
 8013aae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d1e6      	bne.n	8013a84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	681b      	ldr	r3, [r3, #0]
 8013aba:	3308      	adds	r3, #8
 8013abc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013abe:	6a3b      	ldr	r3, [r7, #32]
 8013ac0:	e853 3f00 	ldrex	r3, [r3]
 8013ac4:	61fb      	str	r3, [r7, #28]
   return(result);
 8013ac6:	69fa      	ldr	r2, [r7, #28]
 8013ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8013b44 <UART_EndRxTransfer+0xc8>)
 8013aca:	4013      	ands	r3, r2
 8013acc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	681b      	ldr	r3, [r3, #0]
 8013ad2:	3308      	adds	r3, #8
 8013ad4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013ad6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ada:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013adc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013ade:	e841 2300 	strex	r3, r2, [r1]
 8013ae2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d1e5      	bne.n	8013ab6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013aee:	2b01      	cmp	r3, #1
 8013af0:	d118      	bne.n	8013b24 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	e853 3f00 	ldrex	r3, [r3]
 8013afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8013b00:	68bb      	ldr	r3, [r7, #8]
 8013b02:	f023 0310 	bic.w	r3, r3, #16
 8013b06:	647b      	str	r3, [r7, #68]	@ 0x44
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	461a      	mov	r2, r3
 8013b0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013b10:	61bb      	str	r3, [r7, #24]
 8013b12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b14:	6979      	ldr	r1, [r7, #20]
 8013b16:	69ba      	ldr	r2, [r7, #24]
 8013b18:	e841 2300 	strex	r3, r2, [r1]
 8013b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8013b1e:	693b      	ldr	r3, [r7, #16]
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d1e6      	bne.n	8013af2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	2220      	movs	r2, #32
 8013b28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	2200      	movs	r2, #0
 8013b30:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	2200      	movs	r2, #0
 8013b36:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8013b38:	bf00      	nop
 8013b3a:	3754      	adds	r7, #84	@ 0x54
 8013b3c:	46bd      	mov	sp, r7
 8013b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b42:	4770      	bx	lr
 8013b44:	effffffe 	.word	0xeffffffe

08013b48 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013b48:	b580      	push	{r7, lr}
 8013b4a:	b090      	sub	sp, #64	@ 0x40
 8013b4c:	af00      	add	r7, sp, #0
 8013b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b54:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	69db      	ldr	r3, [r3, #28]
 8013b5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013b5e:	d037      	beq.n	8013bd0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8013b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b62:	2200      	movs	r2, #0
 8013b64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	3308      	adds	r3, #8
 8013b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b72:	e853 3f00 	ldrex	r3, [r3]
 8013b76:	623b      	str	r3, [r7, #32]
   return(result);
 8013b78:	6a3b      	ldr	r3, [r7, #32]
 8013b7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	3308      	adds	r3, #8
 8013b86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013b88:	633a      	str	r2, [r7, #48]	@ 0x30
 8013b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013b90:	e841 2300 	strex	r3, r2, [r1]
 8013b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d1e5      	bne.n	8013b68 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b9e:	681b      	ldr	r3, [r3, #0]
 8013ba0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ba2:	693b      	ldr	r3, [r7, #16]
 8013ba4:	e853 3f00 	ldrex	r3, [r3]
 8013ba8:	60fb      	str	r3, [r7, #12]
   return(result);
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8013bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013bb4:	681b      	ldr	r3, [r3, #0]
 8013bb6:	461a      	mov	r2, r3
 8013bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bba:	61fb      	str	r3, [r7, #28]
 8013bbc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bbe:	69b9      	ldr	r1, [r7, #24]
 8013bc0:	69fa      	ldr	r2, [r7, #28]
 8013bc2:	e841 2300 	strex	r3, r2, [r1]
 8013bc6:	617b      	str	r3, [r7, #20]
   return(result);
 8013bc8:	697b      	ldr	r3, [r7, #20]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d1e6      	bne.n	8013b9c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013bce:	e002      	b.n	8013bd6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8013bd0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8013bd2:	f7ed feb4 	bl	800193e <HAL_UART_TxCpltCallback>
}
 8013bd6:	bf00      	nop
 8013bd8:	3740      	adds	r7, #64	@ 0x40
 8013bda:	46bd      	mov	sp, r7
 8013bdc:	bd80      	pop	{r7, pc}

08013bde <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013bde:	b580      	push	{r7, lr}
 8013be0:	b084      	sub	sp, #16
 8013be2:	af00      	add	r7, sp, #0
 8013be4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013bec:	68f8      	ldr	r0, [r7, #12]
 8013bee:	f7fe fe9f 	bl	8012930 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013bf2:	bf00      	nop
 8013bf4:	3710      	adds	r7, #16
 8013bf6:	46bd      	mov	sp, r7
 8013bf8:	bd80      	pop	{r7, pc}

08013bfa <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013bfa:	b580      	push	{r7, lr}
 8013bfc:	b086      	sub	sp, #24
 8013bfe:	af00      	add	r7, sp, #0
 8013c00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c06:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013c08:	697b      	ldr	r3, [r7, #20]
 8013c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013c0e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013c10:	697b      	ldr	r3, [r7, #20]
 8013c12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013c16:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013c18:	697b      	ldr	r3, [r7, #20]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	689b      	ldr	r3, [r3, #8]
 8013c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013c22:	2b80      	cmp	r3, #128	@ 0x80
 8013c24:	d109      	bne.n	8013c3a <UART_DMAError+0x40>
 8013c26:	693b      	ldr	r3, [r7, #16]
 8013c28:	2b21      	cmp	r3, #33	@ 0x21
 8013c2a:	d106      	bne.n	8013c3a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8013c2c:	697b      	ldr	r3, [r7, #20]
 8013c2e:	2200      	movs	r2, #0
 8013c30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8013c34:	6978      	ldr	r0, [r7, #20]
 8013c36:	f7ff fedf 	bl	80139f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013c3a:	697b      	ldr	r3, [r7, #20]
 8013c3c:	681b      	ldr	r3, [r3, #0]
 8013c3e:	689b      	ldr	r3, [r3, #8]
 8013c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c44:	2b40      	cmp	r3, #64	@ 0x40
 8013c46:	d109      	bne.n	8013c5c <UART_DMAError+0x62>
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	2b22      	cmp	r3, #34	@ 0x22
 8013c4c:	d106      	bne.n	8013c5c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8013c4e:	697b      	ldr	r3, [r7, #20]
 8013c50:	2200      	movs	r2, #0
 8013c52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8013c56:	6978      	ldr	r0, [r7, #20]
 8013c58:	f7ff ff10 	bl	8013a7c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013c5c:	697b      	ldr	r3, [r7, #20]
 8013c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013c62:	f043 0210 	orr.w	r2, r3, #16
 8013c66:	697b      	ldr	r3, [r7, #20]
 8013c68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013c6c:	6978      	ldr	r0, [r7, #20]
 8013c6e:	f7ed fe7c 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013c72:	bf00      	nop
 8013c74:	3718      	adds	r7, #24
 8013c76:	46bd      	mov	sp, r7
 8013c78:	bd80      	pop	{r7, pc}

08013c7a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013c7a:	b580      	push	{r7, lr}
 8013c7c:	b084      	sub	sp, #16
 8013c7e:	af00      	add	r7, sp, #0
 8013c80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	2200      	movs	r2, #0
 8013c8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013c90:	68f8      	ldr	r0, [r7, #12]
 8013c92:	f7ed fe6a 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013c96:	bf00      	nop
 8013c98:	3710      	adds	r7, #16
 8013c9a:	46bd      	mov	sp, r7
 8013c9c:	bd80      	pop	{r7, pc}

08013c9e <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8013c9e:	b580      	push	{r7, lr}
 8013ca0:	b084      	sub	sp, #16
 8013ca2:	af00      	add	r7, sp, #0
 8013ca4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013caa:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	2200      	movs	r2, #0
 8013cb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	220f      	movs	r2, #15
 8013cba:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013cbc:	68fb      	ldr	r3, [r7, #12]
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	699a      	ldr	r2, [r3, #24]
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	f042 0208 	orr.w	r2, r2, #8
 8013cca:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013ccc:	68fb      	ldr	r3, [r7, #12]
 8013cce:	2220      	movs	r2, #32
 8013cd0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	2200      	movs	r2, #0
 8013cd8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013cda:	68f8      	ldr	r0, [r7, #12]
 8013cdc:	f7fe fe32 	bl	8012944 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013ce0:	bf00      	nop
 8013ce2:	3710      	adds	r7, #16
 8013ce4:	46bd      	mov	sp, r7
 8013ce6:	bd80      	pop	{r7, pc}

08013ce8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013ce8:	b580      	push	{r7, lr}
 8013cea:	b088      	sub	sp, #32
 8013cec:	af00      	add	r7, sp, #0
 8013cee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	681b      	ldr	r3, [r3, #0]
 8013cf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cf6:	68fb      	ldr	r3, [r7, #12]
 8013cf8:	e853 3f00 	ldrex	r3, [r3]
 8013cfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8013cfe:	68bb      	ldr	r3, [r7, #8]
 8013d00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013d04:	61fb      	str	r3, [r7, #28]
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	681b      	ldr	r3, [r3, #0]
 8013d0a:	461a      	mov	r2, r3
 8013d0c:	69fb      	ldr	r3, [r7, #28]
 8013d0e:	61bb      	str	r3, [r7, #24]
 8013d10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d12:	6979      	ldr	r1, [r7, #20]
 8013d14:	69ba      	ldr	r2, [r7, #24]
 8013d16:	e841 2300 	strex	r3, r2, [r1]
 8013d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8013d1c:	693b      	ldr	r3, [r7, #16]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d1e6      	bne.n	8013cf0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	2220      	movs	r2, #32
 8013d26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	2200      	movs	r2, #0
 8013d2e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8013d30:	6878      	ldr	r0, [r7, #4]
 8013d32:	f7ed fe04 	bl	800193e <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013d36:	bf00      	nop
 8013d38:	3720      	adds	r7, #32
 8013d3a:	46bd      	mov	sp, r7
 8013d3c:	bd80      	pop	{r7, pc}
	...

08013d40 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8013d40:	b580      	push	{r7, lr}
 8013d42:	b09c      	sub	sp, #112	@ 0x70
 8013d44:	af00      	add	r7, sp, #0
 8013d46:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013d4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013d58:	2b22      	cmp	r3, #34	@ 0x22
 8013d5a:	f040 80be 	bne.w	8013eda <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	681b      	ldr	r3, [r3, #0]
 8013d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8013d68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8013d6c:	b2d9      	uxtb	r1, r3
 8013d6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8013d72:	b2da      	uxtb	r2, r3
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013d78:	400a      	ands	r2, r1
 8013d7a:	b2d2      	uxtb	r2, r2
 8013d7c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013d82:	1c5a      	adds	r2, r3, #1
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d8e:	b29b      	uxth	r3, r3
 8013d90:	3b01      	subs	r3, #1
 8013d92:	b29a      	uxth	r2, r3
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013da0:	b29b      	uxth	r3, r3
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	f040 80a1 	bne.w	8013eea <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013dae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013db0:	e853 3f00 	ldrex	r3, [r3]
 8013db4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013db6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	461a      	mov	r2, r3
 8013dc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013dc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013dc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013dca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013dcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013dce:	e841 2300 	strex	r3, r2, [r1]
 8013dd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013dd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d1e6      	bne.n	8013da8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	3308      	adds	r3, #8
 8013de0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013de4:	e853 3f00 	ldrex	r3, [r3]
 8013de8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013dec:	f023 0301 	bic.w	r3, r3, #1
 8013df0:	667b      	str	r3, [r7, #100]	@ 0x64
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	3308      	adds	r3, #8
 8013df8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013dfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8013dfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013dfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013e00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013e02:	e841 2300 	strex	r3, r2, [r1]
 8013e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d1e5      	bne.n	8013dda <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	2220      	movs	r2, #32
 8013e12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	2200      	movs	r2, #0
 8013e1a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	2200      	movs	r2, #0
 8013e20:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	4a33      	ldr	r2, [pc, #204]	@ (8013ef4 <UART_RxISR_8BIT+0x1b4>)
 8013e28:	4293      	cmp	r3, r2
 8013e2a:	d01f      	beq.n	8013e6c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	685b      	ldr	r3, [r3, #4]
 8013e32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e36:	2b00      	cmp	r3, #0
 8013e38:	d018      	beq.n	8013e6c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e42:	e853 3f00 	ldrex	r3, [r3]
 8013e46:	623b      	str	r3, [r7, #32]
   return(result);
 8013e48:	6a3b      	ldr	r3, [r7, #32]
 8013e4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013e4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	461a      	mov	r2, r3
 8013e56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013e58:	633b      	str	r3, [r7, #48]	@ 0x30
 8013e5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013e5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e60:	e841 2300 	strex	r3, r2, [r1]
 8013e64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d1e6      	bne.n	8013e3a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013e70:	2b01      	cmp	r3, #1
 8013e72:	d12e      	bne.n	8013ed2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	2200      	movs	r2, #0
 8013e78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e80:	693b      	ldr	r3, [r7, #16]
 8013e82:	e853 3f00 	ldrex	r3, [r3]
 8013e86:	60fb      	str	r3, [r7, #12]
   return(result);
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	f023 0310 	bic.w	r3, r3, #16
 8013e8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	681b      	ldr	r3, [r3, #0]
 8013e94:	461a      	mov	r2, r3
 8013e96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013e98:	61fb      	str	r3, [r7, #28]
 8013e9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e9c:	69b9      	ldr	r1, [r7, #24]
 8013e9e:	69fa      	ldr	r2, [r7, #28]
 8013ea0:	e841 2300 	strex	r3, r2, [r1]
 8013ea4:	617b      	str	r3, [r7, #20]
   return(result);
 8013ea6:	697b      	ldr	r3, [r7, #20]
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d1e6      	bne.n	8013e7a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	69db      	ldr	r3, [r3, #28]
 8013eb2:	f003 0310 	and.w	r3, r3, #16
 8013eb6:	2b10      	cmp	r3, #16
 8013eb8:	d103      	bne.n	8013ec2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	2210      	movs	r2, #16
 8013ec0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013ec8:	4619      	mov	r1, r3
 8013eca:	6878      	ldr	r0, [r7, #4]
 8013ecc:	f7fe fd44 	bl	8012958 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013ed0:	e00b      	b.n	8013eea <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013ed2:	6878      	ldr	r0, [r7, #4]
 8013ed4:	f7ed fd3e 	bl	8001954 <HAL_UART_RxCpltCallback>
}
 8013ed8:	e007      	b.n	8013eea <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	681b      	ldr	r3, [r3, #0]
 8013ede:	699a      	ldr	r2, [r3, #24]
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	681b      	ldr	r3, [r3, #0]
 8013ee4:	f042 0208 	orr.w	r2, r2, #8
 8013ee8:	619a      	str	r2, [r3, #24]
}
 8013eea:	bf00      	nop
 8013eec:	3770      	adds	r7, #112	@ 0x70
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	bd80      	pop	{r7, pc}
 8013ef2:	bf00      	nop
 8013ef4:	58000c00 	.word	0x58000c00

08013ef8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013ef8:	b580      	push	{r7, lr}
 8013efa:	b09c      	sub	sp, #112	@ 0x70
 8013efc:	af00      	add	r7, sp, #0
 8013efe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013f06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013f10:	2b22      	cmp	r3, #34	@ 0x22
 8013f12:	f040 80be 	bne.w	8014092 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	681b      	ldr	r3, [r3, #0]
 8013f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013f24:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8013f26:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8013f2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8013f2e:	4013      	ands	r3, r2
 8013f30:	b29a      	uxth	r2, r3
 8013f32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013f34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013f3a:	1c9a      	adds	r2, r3, #2
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013f46:	b29b      	uxth	r3, r3
 8013f48:	3b01      	subs	r3, #1
 8013f4a:	b29a      	uxth	r2, r3
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013f58:	b29b      	uxth	r3, r3
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	f040 80a1 	bne.w	80140a2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	681b      	ldr	r3, [r3, #0]
 8013f64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013f68:	e853 3f00 	ldrex	r3, [r3]
 8013f6c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013f6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013f74:	667b      	str	r3, [r7, #100]	@ 0x64
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	461a      	mov	r2, r3
 8013f7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013f7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8013f80:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013f84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013f86:	e841 2300 	strex	r3, r2, [r1]
 8013f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d1e6      	bne.n	8013f60 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	681b      	ldr	r3, [r3, #0]
 8013f96:	3308      	adds	r3, #8
 8013f98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f9c:	e853 3f00 	ldrex	r3, [r3]
 8013fa0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013fa4:	f023 0301 	bic.w	r3, r3, #1
 8013fa8:	663b      	str	r3, [r7, #96]	@ 0x60
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	681b      	ldr	r3, [r3, #0]
 8013fae:	3308      	adds	r3, #8
 8013fb0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013fb2:	643a      	str	r2, [r7, #64]	@ 0x40
 8013fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013fb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013fba:	e841 2300 	strex	r3, r2, [r1]
 8013fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d1e5      	bne.n	8013f92 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	2220      	movs	r2, #32
 8013fca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	2200      	movs	r2, #0
 8013fd2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	2200      	movs	r2, #0
 8013fd8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	4a33      	ldr	r2, [pc, #204]	@ (80140ac <UART_RxISR_16BIT+0x1b4>)
 8013fe0:	4293      	cmp	r3, r2
 8013fe2:	d01f      	beq.n	8014024 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	685b      	ldr	r3, [r3, #4]
 8013fea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d018      	beq.n	8014024 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ff8:	6a3b      	ldr	r3, [r7, #32]
 8013ffa:	e853 3f00 	ldrex	r3, [r3]
 8013ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8014000:	69fb      	ldr	r3, [r7, #28]
 8014002:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014006:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	461a      	mov	r2, r3
 801400e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014010:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014012:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014014:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014018:	e841 2300 	strex	r3, r2, [r1]
 801401c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801401e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014020:	2b00      	cmp	r3, #0
 8014022:	d1e6      	bne.n	8013ff2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014028:	2b01      	cmp	r3, #1
 801402a:	d12e      	bne.n	801408a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	2200      	movs	r2, #0
 8014030:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	681b      	ldr	r3, [r3, #0]
 8014036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	e853 3f00 	ldrex	r3, [r3]
 801403e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014040:	68bb      	ldr	r3, [r7, #8]
 8014042:	f023 0310 	bic.w	r3, r3, #16
 8014046:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	681b      	ldr	r3, [r3, #0]
 801404c:	461a      	mov	r2, r3
 801404e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014050:	61bb      	str	r3, [r7, #24]
 8014052:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014054:	6979      	ldr	r1, [r7, #20]
 8014056:	69ba      	ldr	r2, [r7, #24]
 8014058:	e841 2300 	strex	r3, r2, [r1]
 801405c:	613b      	str	r3, [r7, #16]
   return(result);
 801405e:	693b      	ldr	r3, [r7, #16]
 8014060:	2b00      	cmp	r3, #0
 8014062:	d1e6      	bne.n	8014032 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	69db      	ldr	r3, [r3, #28]
 801406a:	f003 0310 	and.w	r3, r3, #16
 801406e:	2b10      	cmp	r3, #16
 8014070:	d103      	bne.n	801407a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	2210      	movs	r2, #16
 8014078:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014080:	4619      	mov	r1, r3
 8014082:	6878      	ldr	r0, [r7, #4]
 8014084:	f7fe fc68 	bl	8012958 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014088:	e00b      	b.n	80140a2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801408a:	6878      	ldr	r0, [r7, #4]
 801408c:	f7ed fc62 	bl	8001954 <HAL_UART_RxCpltCallback>
}
 8014090:	e007      	b.n	80140a2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	699a      	ldr	r2, [r3, #24]
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	681b      	ldr	r3, [r3, #0]
 801409c:	f042 0208 	orr.w	r2, r2, #8
 80140a0:	619a      	str	r2, [r3, #24]
}
 80140a2:	bf00      	nop
 80140a4:	3770      	adds	r7, #112	@ 0x70
 80140a6:	46bd      	mov	sp, r7
 80140a8:	bd80      	pop	{r7, pc}
 80140aa:	bf00      	nop
 80140ac:	58000c00 	.word	0x58000c00

080140b0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b0ac      	sub	sp, #176	@ 0xb0
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80140be:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	69db      	ldr	r3, [r3, #28]
 80140c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	681b      	ldr	r3, [r3, #0]
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	689b      	ldr	r3, [r3, #8]
 80140dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80140e6:	2b22      	cmp	r3, #34	@ 0x22
 80140e8:	f040 8181 	bne.w	80143ee <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80140f2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80140f6:	e124      	b.n	8014342 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	681b      	ldr	r3, [r3, #0]
 80140fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80140fe:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8014102:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8014106:	b2d9      	uxtb	r1, r3
 8014108:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 801410c:	b2da      	uxtb	r2, r3
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014112:	400a      	ands	r2, r1
 8014114:	b2d2      	uxtb	r2, r2
 8014116:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801411c:	1c5a      	adds	r2, r3, #1
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014128:	b29b      	uxth	r3, r3
 801412a:	3b01      	subs	r3, #1
 801412c:	b29a      	uxth	r2, r3
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	69db      	ldr	r3, [r3, #28]
 801413a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801413e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014142:	f003 0307 	and.w	r3, r3, #7
 8014146:	2b00      	cmp	r3, #0
 8014148:	d053      	beq.n	80141f2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801414a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801414e:	f003 0301 	and.w	r3, r3, #1
 8014152:	2b00      	cmp	r3, #0
 8014154:	d011      	beq.n	801417a <UART_RxISR_8BIT_FIFOEN+0xca>
 8014156:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801415a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801415e:	2b00      	cmp	r3, #0
 8014160:	d00b      	beq.n	801417a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	2201      	movs	r2, #1
 8014168:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014170:	f043 0201 	orr.w	r2, r3, #1
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801417a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801417e:	f003 0302 	and.w	r3, r3, #2
 8014182:	2b00      	cmp	r3, #0
 8014184:	d011      	beq.n	80141aa <UART_RxISR_8BIT_FIFOEN+0xfa>
 8014186:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801418a:	f003 0301 	and.w	r3, r3, #1
 801418e:	2b00      	cmp	r3, #0
 8014190:	d00b      	beq.n	80141aa <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	2202      	movs	r2, #2
 8014198:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80141a0:	f043 0204 	orr.w	r2, r3, #4
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80141aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80141ae:	f003 0304 	and.w	r3, r3, #4
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d011      	beq.n	80141da <UART_RxISR_8BIT_FIFOEN+0x12a>
 80141b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80141ba:	f003 0301 	and.w	r3, r3, #1
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d00b      	beq.n	80141da <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	2204      	movs	r2, #4
 80141c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80141d0:	f043 0202 	orr.w	r2, r3, #2
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	d006      	beq.n	80141f2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80141e4:	6878      	ldr	r0, [r7, #4]
 80141e6:	f7ed fbc0 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	2200      	movs	r2, #0
 80141ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80141f8:	b29b      	uxth	r3, r3
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	f040 80a1 	bne.w	8014342 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014206:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014208:	e853 3f00 	ldrex	r3, [r3]
 801420c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 801420e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014210:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014214:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	461a      	mov	r2, r3
 801421e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8014222:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8014224:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014226:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8014228:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801422a:	e841 2300 	strex	r3, r2, [r1]
 801422e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8014230:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014232:	2b00      	cmp	r3, #0
 8014234:	d1e4      	bne.n	8014200 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	3308      	adds	r3, #8
 801423c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801423e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014240:	e853 3f00 	ldrex	r3, [r3]
 8014244:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8014246:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014248:	4b6f      	ldr	r3, [pc, #444]	@ (8014408 <UART_RxISR_8BIT_FIFOEN+0x358>)
 801424a:	4013      	ands	r3, r2
 801424c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	3308      	adds	r3, #8
 8014256:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801425a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801425c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801425e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8014260:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014262:	e841 2300 	strex	r3, r2, [r1]
 8014266:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8014268:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801426a:	2b00      	cmp	r3, #0
 801426c:	d1e3      	bne.n	8014236 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	2220      	movs	r2, #32
 8014272:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8014276:	687b      	ldr	r3, [r7, #4]
 8014278:	2200      	movs	r2, #0
 801427a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	2200      	movs	r2, #0
 8014280:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	4a61      	ldr	r2, [pc, #388]	@ (801440c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8014288:	4293      	cmp	r3, r2
 801428a:	d021      	beq.n	80142d0 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	681b      	ldr	r3, [r3, #0]
 8014290:	685b      	ldr	r3, [r3, #4]
 8014292:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014296:	2b00      	cmp	r3, #0
 8014298:	d01a      	beq.n	80142d0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	681b      	ldr	r3, [r3, #0]
 801429e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80142a2:	e853 3f00 	ldrex	r3, [r3]
 80142a6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80142a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80142aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80142ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	461a      	mov	r2, r3
 80142b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80142bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80142be:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80142c0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80142c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80142c4:	e841 2300 	strex	r3, r2, [r1]
 80142c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80142ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d1e4      	bne.n	801429a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80142d4:	2b01      	cmp	r3, #1
 80142d6:	d130      	bne.n	801433a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	2200      	movs	r2, #0
 80142dc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	681b      	ldr	r3, [r3, #0]
 80142e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142e6:	e853 3f00 	ldrex	r3, [r3]
 80142ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80142ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142ee:	f023 0310 	bic.w	r3, r3, #16
 80142f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	461a      	mov	r2, r3
 80142fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014300:	643b      	str	r3, [r7, #64]	@ 0x40
 8014302:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014304:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014306:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014308:	e841 2300 	strex	r3, r2, [r1]
 801430c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801430e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014310:	2b00      	cmp	r3, #0
 8014312:	d1e4      	bne.n	80142de <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	681b      	ldr	r3, [r3, #0]
 8014318:	69db      	ldr	r3, [r3, #28]
 801431a:	f003 0310 	and.w	r3, r3, #16
 801431e:	2b10      	cmp	r3, #16
 8014320:	d103      	bne.n	801432a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	2210      	movs	r2, #16
 8014328:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014330:	4619      	mov	r1, r3
 8014332:	6878      	ldr	r0, [r7, #4]
 8014334:	f7fe fb10 	bl	8012958 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8014338:	e00e      	b.n	8014358 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801433a:	6878      	ldr	r0, [r7, #4]
 801433c:	f7ed fb0a 	bl	8001954 <HAL_UART_RxCpltCallback>
        break;
 8014340:	e00a      	b.n	8014358 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014342:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8014346:	2b00      	cmp	r3, #0
 8014348:	d006      	beq.n	8014358 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801434a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801434e:	f003 0320 	and.w	r3, r3, #32
 8014352:	2b00      	cmp	r3, #0
 8014354:	f47f aed0 	bne.w	80140f8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801435e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8014362:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8014366:	2b00      	cmp	r3, #0
 8014368:	d049      	beq.n	80143fe <UART_RxISR_8BIT_FIFOEN+0x34e>
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014370:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8014374:	429a      	cmp	r2, r3
 8014376:	d242      	bcs.n	80143fe <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	3308      	adds	r3, #8
 801437e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014380:	6a3b      	ldr	r3, [r7, #32]
 8014382:	e853 3f00 	ldrex	r3, [r3]
 8014386:	61fb      	str	r3, [r7, #28]
   return(result);
 8014388:	69fb      	ldr	r3, [r7, #28]
 801438a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801438e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	3308      	adds	r3, #8
 8014398:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801439c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801439e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80143a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80143a4:	e841 2300 	strex	r3, r2, [r1]
 80143a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80143aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d1e3      	bne.n	8014378 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	4a17      	ldr	r2, [pc, #92]	@ (8014410 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80143b4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143bc:	68fb      	ldr	r3, [r7, #12]
 80143be:	e853 3f00 	ldrex	r3, [r3]
 80143c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80143c4:	68bb      	ldr	r3, [r7, #8]
 80143c6:	f043 0320 	orr.w	r3, r3, #32
 80143ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	681b      	ldr	r3, [r3, #0]
 80143d2:	461a      	mov	r2, r3
 80143d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80143d8:	61bb      	str	r3, [r7, #24]
 80143da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143dc:	6979      	ldr	r1, [r7, #20]
 80143de:	69ba      	ldr	r2, [r7, #24]
 80143e0:	e841 2300 	strex	r3, r2, [r1]
 80143e4:	613b      	str	r3, [r7, #16]
   return(result);
 80143e6:	693b      	ldr	r3, [r7, #16]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d1e4      	bne.n	80143b6 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80143ec:	e007      	b.n	80143fe <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	681b      	ldr	r3, [r3, #0]
 80143f2:	699a      	ldr	r2, [r3, #24]
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	681b      	ldr	r3, [r3, #0]
 80143f8:	f042 0208 	orr.w	r2, r2, #8
 80143fc:	619a      	str	r2, [r3, #24]
}
 80143fe:	bf00      	nop
 8014400:	37b0      	adds	r7, #176	@ 0xb0
 8014402:	46bd      	mov	sp, r7
 8014404:	bd80      	pop	{r7, pc}
 8014406:	bf00      	nop
 8014408:	effffffe 	.word	0xeffffffe
 801440c:	58000c00 	.word	0x58000c00
 8014410:	08013d41 	.word	0x08013d41

08014414 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8014414:	b580      	push	{r7, lr}
 8014416:	b0ae      	sub	sp, #184	@ 0xb8
 8014418:	af00      	add	r7, sp, #0
 801441a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014422:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	69db      	ldr	r3, [r3, #28]
 801442c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	689b      	ldr	r3, [r3, #8]
 8014440:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801444a:	2b22      	cmp	r3, #34	@ 0x22
 801444c:	f040 8185 	bne.w	801475a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014456:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801445a:	e128      	b.n	80146ae <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	681b      	ldr	r3, [r3, #0]
 8014460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014462:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801446a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801446e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8014472:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8014476:	4013      	ands	r3, r2
 8014478:	b29a      	uxth	r2, r3
 801447a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801447e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014484:	1c9a      	adds	r2, r3, #2
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014490:	b29b      	uxth	r3, r3
 8014492:	3b01      	subs	r3, #1
 8014494:	b29a      	uxth	r2, r3
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	681b      	ldr	r3, [r3, #0]
 80144a0:	69db      	ldr	r3, [r3, #28]
 80144a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80144a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80144aa:	f003 0307 	and.w	r3, r3, #7
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d053      	beq.n	801455a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80144b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80144b6:	f003 0301 	and.w	r3, r3, #1
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d011      	beq.n	80144e2 <UART_RxISR_16BIT_FIFOEN+0xce>
 80144be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80144c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d00b      	beq.n	80144e2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	681b      	ldr	r3, [r3, #0]
 80144ce:	2201      	movs	r2, #1
 80144d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80144d8:	f043 0201 	orr.w	r2, r3, #1
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80144e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80144e6:	f003 0302 	and.w	r3, r3, #2
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d011      	beq.n	8014512 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80144ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80144f2:	f003 0301 	and.w	r3, r3, #1
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d00b      	beq.n	8014512 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	681b      	ldr	r3, [r3, #0]
 80144fe:	2202      	movs	r2, #2
 8014500:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014508:	f043 0204 	orr.w	r2, r3, #4
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014512:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014516:	f003 0304 	and.w	r3, r3, #4
 801451a:	2b00      	cmp	r3, #0
 801451c:	d011      	beq.n	8014542 <UART_RxISR_16BIT_FIFOEN+0x12e>
 801451e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8014522:	f003 0301 	and.w	r3, r3, #1
 8014526:	2b00      	cmp	r3, #0
 8014528:	d00b      	beq.n	8014542 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	2204      	movs	r2, #4
 8014530:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014538:	f043 0202 	orr.w	r2, r3, #2
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014548:	2b00      	cmp	r3, #0
 801454a:	d006      	beq.n	801455a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801454c:	6878      	ldr	r0, [r7, #4]
 801454e:	f7ed fa0c 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	2200      	movs	r2, #0
 8014556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014560:	b29b      	uxth	r3, r3
 8014562:	2b00      	cmp	r3, #0
 8014564:	f040 80a3 	bne.w	80146ae <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	681b      	ldr	r3, [r3, #0]
 801456c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801456e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014570:	e853 3f00 	ldrex	r3, [r3]
 8014574:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8014576:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801457c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	461a      	mov	r2, r3
 8014586:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801458a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801458e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014590:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8014592:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8014596:	e841 2300 	strex	r3, r2, [r1]
 801459a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801459c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d1e2      	bne.n	8014568 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	3308      	adds	r3, #8
 80145a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80145aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80145ac:	e853 3f00 	ldrex	r3, [r3]
 80145b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80145b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80145b4:	4b6f      	ldr	r3, [pc, #444]	@ (8014774 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80145b6:	4013      	ands	r3, r2
 80145b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	3308      	adds	r3, #8
 80145c2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80145c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80145c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80145ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80145cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80145ce:	e841 2300 	strex	r3, r2, [r1]
 80145d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80145d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d1e3      	bne.n	80145a2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	2220      	movs	r2, #32
 80145de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	2200      	movs	r2, #0
 80145e6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	2200      	movs	r2, #0
 80145ec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	4a61      	ldr	r2, [pc, #388]	@ (8014778 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80145f4:	4293      	cmp	r3, r2
 80145f6:	d021      	beq.n	801463c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	685b      	ldr	r3, [r3, #4]
 80145fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014602:	2b00      	cmp	r3, #0
 8014604:	d01a      	beq.n	801463c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	681b      	ldr	r3, [r3, #0]
 801460a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801460c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801460e:	e853 3f00 	ldrex	r3, [r3]
 8014612:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014614:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014616:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801461a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	461a      	mov	r2, r3
 8014624:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8014628:	65bb      	str	r3, [r7, #88]	@ 0x58
 801462a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801462c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801462e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014630:	e841 2300 	strex	r3, r2, [r1]
 8014634:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014638:	2b00      	cmp	r3, #0
 801463a:	d1e4      	bne.n	8014606 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014640:	2b01      	cmp	r3, #1
 8014642:	d130      	bne.n	80146a6 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	2200      	movs	r2, #0
 8014648:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014652:	e853 3f00 	ldrex	r3, [r3]
 8014656:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801465a:	f023 0310 	bic.w	r3, r3, #16
 801465e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	461a      	mov	r2, r3
 8014668:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801466c:	647b      	str	r3, [r7, #68]	@ 0x44
 801466e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014670:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014672:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014674:	e841 2300 	strex	r3, r2, [r1]
 8014678:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801467a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801467c:	2b00      	cmp	r3, #0
 801467e:	d1e4      	bne.n	801464a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	69db      	ldr	r3, [r3, #28]
 8014686:	f003 0310 	and.w	r3, r3, #16
 801468a:	2b10      	cmp	r3, #16
 801468c:	d103      	bne.n	8014696 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	681b      	ldr	r3, [r3, #0]
 8014692:	2210      	movs	r2, #16
 8014694:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801469c:	4619      	mov	r1, r3
 801469e:	6878      	ldr	r0, [r7, #4]
 80146a0:	f7fe f95a 	bl	8012958 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80146a4:	e00e      	b.n	80146c4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80146a6:	6878      	ldr	r0, [r7, #4]
 80146a8:	f7ed f954 	bl	8001954 <HAL_UART_RxCpltCallback>
        break;
 80146ac:	e00a      	b.n	80146c4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80146ae:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d006      	beq.n	80146c4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80146b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80146ba:	f003 0320 	and.w	r3, r3, #32
 80146be:	2b00      	cmp	r3, #0
 80146c0:	f47f aecc 	bne.w	801445c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80146ca:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80146ce:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d049      	beq.n	801476a <UART_RxISR_16BIT_FIFOEN+0x356>
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80146dc:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80146e0:	429a      	cmp	r2, r3
 80146e2:	d242      	bcs.n	801476a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	3308      	adds	r3, #8
 80146ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146ee:	e853 3f00 	ldrex	r3, [r3]
 80146f2:	623b      	str	r3, [r7, #32]
   return(result);
 80146f4:	6a3b      	ldr	r3, [r7, #32]
 80146f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80146fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	681b      	ldr	r3, [r3, #0]
 8014702:	3308      	adds	r3, #8
 8014704:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8014708:	633a      	str	r2, [r7, #48]	@ 0x30
 801470a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801470c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801470e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014710:	e841 2300 	strex	r3, r2, [r1]
 8014714:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014718:	2b00      	cmp	r3, #0
 801471a:	d1e3      	bne.n	80146e4 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	4a17      	ldr	r2, [pc, #92]	@ (801477c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8014720:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	681b      	ldr	r3, [r3, #0]
 8014726:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014728:	693b      	ldr	r3, [r7, #16]
 801472a:	e853 3f00 	ldrex	r3, [r3]
 801472e:	60fb      	str	r3, [r7, #12]
   return(result);
 8014730:	68fb      	ldr	r3, [r7, #12]
 8014732:	f043 0320 	orr.w	r3, r3, #32
 8014736:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	681b      	ldr	r3, [r3, #0]
 801473e:	461a      	mov	r2, r3
 8014740:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014744:	61fb      	str	r3, [r7, #28]
 8014746:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014748:	69b9      	ldr	r1, [r7, #24]
 801474a:	69fa      	ldr	r2, [r7, #28]
 801474c:	e841 2300 	strex	r3, r2, [r1]
 8014750:	617b      	str	r3, [r7, #20]
   return(result);
 8014752:	697b      	ldr	r3, [r7, #20]
 8014754:	2b00      	cmp	r3, #0
 8014756:	d1e4      	bne.n	8014722 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014758:	e007      	b.n	801476a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	699a      	ldr	r2, [r3, #24]
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	f042 0208 	orr.w	r2, r2, #8
 8014768:	619a      	str	r2, [r3, #24]
}
 801476a:	bf00      	nop
 801476c:	37b8      	adds	r7, #184	@ 0xb8
 801476e:	46bd      	mov	sp, r7
 8014770:	bd80      	pop	{r7, pc}
 8014772:	bf00      	nop
 8014774:	effffffe 	.word	0xeffffffe
 8014778:	58000c00 	.word	0x58000c00
 801477c:	08013ef9 	.word	0x08013ef9

08014780 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8014780:	b480      	push	{r7}
 8014782:	b083      	sub	sp, #12
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8014788:	bf00      	nop
 801478a:	370c      	adds	r7, #12
 801478c:	46bd      	mov	sp, r7
 801478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014792:	4770      	bx	lr

08014794 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8014794:	b480      	push	{r7}
 8014796:	b083      	sub	sp, #12
 8014798:	af00      	add	r7, sp, #0
 801479a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801479c:	bf00      	nop
 801479e:	370c      	adds	r7, #12
 80147a0:	46bd      	mov	sp, r7
 80147a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a6:	4770      	bx	lr

080147a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80147a8:	b480      	push	{r7}
 80147aa:	b083      	sub	sp, #12
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80147b0:	bf00      	nop
 80147b2:	370c      	adds	r7, #12
 80147b4:	46bd      	mov	sp, r7
 80147b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ba:	4770      	bx	lr

080147bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80147bc:	b084      	sub	sp, #16
 80147be:	b580      	push	{r7, lr}
 80147c0:	b084      	sub	sp, #16
 80147c2:	af00      	add	r7, sp, #0
 80147c4:	6078      	str	r0, [r7, #4]
 80147c6:	f107 001c 	add.w	r0, r7, #28
 80147ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80147ce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80147d2:	2b01      	cmp	r3, #1
 80147d4:	d121      	bne.n	801481a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	68da      	ldr	r2, [r3, #12]
 80147e6:	4b2c      	ldr	r3, [pc, #176]	@ (8014898 <USB_CoreInit+0xdc>)
 80147e8:	4013      	ands	r3, r2
 80147ea:	687a      	ldr	r2, [r7, #4]
 80147ec:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	68db      	ldr	r3, [r3, #12]
 80147f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80147fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80147fe:	2b01      	cmp	r3, #1
 8014800:	d105      	bne.n	801480e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	68db      	ldr	r3, [r3, #12]
 8014806:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801480e:	6878      	ldr	r0, [r7, #4]
 8014810:	f001 fafa 	bl	8015e08 <USB_CoreReset>
 8014814:	4603      	mov	r3, r0
 8014816:	73fb      	strb	r3, [r7, #15]
 8014818:	e01b      	b.n	8014852 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	68db      	ldr	r3, [r3, #12]
 801481e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8014826:	6878      	ldr	r0, [r7, #4]
 8014828:	f001 faee 	bl	8015e08 <USB_CoreReset>
 801482c:	4603      	mov	r3, r0
 801482e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8014830:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014834:	2b00      	cmp	r3, #0
 8014836:	d106      	bne.n	8014846 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801483c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	639a      	str	r2, [r3, #56]	@ 0x38
 8014844:	e005      	b.n	8014852 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801484a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8014852:	7fbb      	ldrb	r3, [r7, #30]
 8014854:	2b01      	cmp	r3, #1
 8014856:	d116      	bne.n	8014886 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801485c:	b29a      	uxth	r2, r3
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8014866:	4b0d      	ldr	r3, [pc, #52]	@ (801489c <USB_CoreInit+0xe0>)
 8014868:	4313      	orrs	r3, r2
 801486a:	687a      	ldr	r2, [r7, #4]
 801486c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	689b      	ldr	r3, [r3, #8]
 8014872:	f043 0206 	orr.w	r2, r3, #6
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	689b      	ldr	r3, [r3, #8]
 801487e:	f043 0220 	orr.w	r2, r3, #32
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8014886:	7bfb      	ldrb	r3, [r7, #15]
}
 8014888:	4618      	mov	r0, r3
 801488a:	3710      	adds	r7, #16
 801488c:	46bd      	mov	sp, r7
 801488e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014892:	b004      	add	sp, #16
 8014894:	4770      	bx	lr
 8014896:	bf00      	nop
 8014898:	ffbdffbf 	.word	0xffbdffbf
 801489c:	03ee0000 	.word	0x03ee0000

080148a0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80148a0:	b480      	push	{r7}
 80148a2:	b087      	sub	sp, #28
 80148a4:	af00      	add	r7, sp, #0
 80148a6:	60f8      	str	r0, [r7, #12]
 80148a8:	60b9      	str	r1, [r7, #8]
 80148aa:	4613      	mov	r3, r2
 80148ac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80148ae:	79fb      	ldrb	r3, [r7, #7]
 80148b0:	2b02      	cmp	r3, #2
 80148b2:	d165      	bne.n	8014980 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80148b4:	68bb      	ldr	r3, [r7, #8]
 80148b6:	4a41      	ldr	r2, [pc, #260]	@ (80149bc <USB_SetTurnaroundTime+0x11c>)
 80148b8:	4293      	cmp	r3, r2
 80148ba:	d906      	bls.n	80148ca <USB_SetTurnaroundTime+0x2a>
 80148bc:	68bb      	ldr	r3, [r7, #8]
 80148be:	4a40      	ldr	r2, [pc, #256]	@ (80149c0 <USB_SetTurnaroundTime+0x120>)
 80148c0:	4293      	cmp	r3, r2
 80148c2:	d202      	bcs.n	80148ca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80148c4:	230f      	movs	r3, #15
 80148c6:	617b      	str	r3, [r7, #20]
 80148c8:	e062      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80148ca:	68bb      	ldr	r3, [r7, #8]
 80148cc:	4a3c      	ldr	r2, [pc, #240]	@ (80149c0 <USB_SetTurnaroundTime+0x120>)
 80148ce:	4293      	cmp	r3, r2
 80148d0:	d306      	bcc.n	80148e0 <USB_SetTurnaroundTime+0x40>
 80148d2:	68bb      	ldr	r3, [r7, #8]
 80148d4:	4a3b      	ldr	r2, [pc, #236]	@ (80149c4 <USB_SetTurnaroundTime+0x124>)
 80148d6:	4293      	cmp	r3, r2
 80148d8:	d202      	bcs.n	80148e0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80148da:	230e      	movs	r3, #14
 80148dc:	617b      	str	r3, [r7, #20]
 80148de:	e057      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80148e0:	68bb      	ldr	r3, [r7, #8]
 80148e2:	4a38      	ldr	r2, [pc, #224]	@ (80149c4 <USB_SetTurnaroundTime+0x124>)
 80148e4:	4293      	cmp	r3, r2
 80148e6:	d306      	bcc.n	80148f6 <USB_SetTurnaroundTime+0x56>
 80148e8:	68bb      	ldr	r3, [r7, #8]
 80148ea:	4a37      	ldr	r2, [pc, #220]	@ (80149c8 <USB_SetTurnaroundTime+0x128>)
 80148ec:	4293      	cmp	r3, r2
 80148ee:	d202      	bcs.n	80148f6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80148f0:	230d      	movs	r3, #13
 80148f2:	617b      	str	r3, [r7, #20]
 80148f4:	e04c      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80148f6:	68bb      	ldr	r3, [r7, #8]
 80148f8:	4a33      	ldr	r2, [pc, #204]	@ (80149c8 <USB_SetTurnaroundTime+0x128>)
 80148fa:	4293      	cmp	r3, r2
 80148fc:	d306      	bcc.n	801490c <USB_SetTurnaroundTime+0x6c>
 80148fe:	68bb      	ldr	r3, [r7, #8]
 8014900:	4a32      	ldr	r2, [pc, #200]	@ (80149cc <USB_SetTurnaroundTime+0x12c>)
 8014902:	4293      	cmp	r3, r2
 8014904:	d802      	bhi.n	801490c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8014906:	230c      	movs	r3, #12
 8014908:	617b      	str	r3, [r7, #20]
 801490a:	e041      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801490c:	68bb      	ldr	r3, [r7, #8]
 801490e:	4a2f      	ldr	r2, [pc, #188]	@ (80149cc <USB_SetTurnaroundTime+0x12c>)
 8014910:	4293      	cmp	r3, r2
 8014912:	d906      	bls.n	8014922 <USB_SetTurnaroundTime+0x82>
 8014914:	68bb      	ldr	r3, [r7, #8]
 8014916:	4a2e      	ldr	r2, [pc, #184]	@ (80149d0 <USB_SetTurnaroundTime+0x130>)
 8014918:	4293      	cmp	r3, r2
 801491a:	d802      	bhi.n	8014922 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801491c:	230b      	movs	r3, #11
 801491e:	617b      	str	r3, [r7, #20]
 8014920:	e036      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8014922:	68bb      	ldr	r3, [r7, #8]
 8014924:	4a2a      	ldr	r2, [pc, #168]	@ (80149d0 <USB_SetTurnaroundTime+0x130>)
 8014926:	4293      	cmp	r3, r2
 8014928:	d906      	bls.n	8014938 <USB_SetTurnaroundTime+0x98>
 801492a:	68bb      	ldr	r3, [r7, #8]
 801492c:	4a29      	ldr	r2, [pc, #164]	@ (80149d4 <USB_SetTurnaroundTime+0x134>)
 801492e:	4293      	cmp	r3, r2
 8014930:	d802      	bhi.n	8014938 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8014932:	230a      	movs	r3, #10
 8014934:	617b      	str	r3, [r7, #20]
 8014936:	e02b      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8014938:	68bb      	ldr	r3, [r7, #8]
 801493a:	4a26      	ldr	r2, [pc, #152]	@ (80149d4 <USB_SetTurnaroundTime+0x134>)
 801493c:	4293      	cmp	r3, r2
 801493e:	d906      	bls.n	801494e <USB_SetTurnaroundTime+0xae>
 8014940:	68bb      	ldr	r3, [r7, #8]
 8014942:	4a25      	ldr	r2, [pc, #148]	@ (80149d8 <USB_SetTurnaroundTime+0x138>)
 8014944:	4293      	cmp	r3, r2
 8014946:	d202      	bcs.n	801494e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8014948:	2309      	movs	r3, #9
 801494a:	617b      	str	r3, [r7, #20]
 801494c:	e020      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801494e:	68bb      	ldr	r3, [r7, #8]
 8014950:	4a21      	ldr	r2, [pc, #132]	@ (80149d8 <USB_SetTurnaroundTime+0x138>)
 8014952:	4293      	cmp	r3, r2
 8014954:	d306      	bcc.n	8014964 <USB_SetTurnaroundTime+0xc4>
 8014956:	68bb      	ldr	r3, [r7, #8]
 8014958:	4a20      	ldr	r2, [pc, #128]	@ (80149dc <USB_SetTurnaroundTime+0x13c>)
 801495a:	4293      	cmp	r3, r2
 801495c:	d802      	bhi.n	8014964 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801495e:	2308      	movs	r3, #8
 8014960:	617b      	str	r3, [r7, #20]
 8014962:	e015      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8014964:	68bb      	ldr	r3, [r7, #8]
 8014966:	4a1d      	ldr	r2, [pc, #116]	@ (80149dc <USB_SetTurnaroundTime+0x13c>)
 8014968:	4293      	cmp	r3, r2
 801496a:	d906      	bls.n	801497a <USB_SetTurnaroundTime+0xda>
 801496c:	68bb      	ldr	r3, [r7, #8]
 801496e:	4a1c      	ldr	r2, [pc, #112]	@ (80149e0 <USB_SetTurnaroundTime+0x140>)
 8014970:	4293      	cmp	r3, r2
 8014972:	d202      	bcs.n	801497a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8014974:	2307      	movs	r3, #7
 8014976:	617b      	str	r3, [r7, #20]
 8014978:	e00a      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801497a:	2306      	movs	r3, #6
 801497c:	617b      	str	r3, [r7, #20]
 801497e:	e007      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8014980:	79fb      	ldrb	r3, [r7, #7]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d102      	bne.n	801498c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8014986:	2309      	movs	r3, #9
 8014988:	617b      	str	r3, [r7, #20]
 801498a:	e001      	b.n	8014990 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801498c:	2309      	movs	r3, #9
 801498e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014990:	68fb      	ldr	r3, [r7, #12]
 8014992:	68db      	ldr	r3, [r3, #12]
 8014994:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	68da      	ldr	r2, [r3, #12]
 80149a0:	697b      	ldr	r3, [r7, #20]
 80149a2:	029b      	lsls	r3, r3, #10
 80149a4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80149a8:	431a      	orrs	r2, r3
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80149ae:	2300      	movs	r3, #0
}
 80149b0:	4618      	mov	r0, r3
 80149b2:	371c      	adds	r7, #28
 80149b4:	46bd      	mov	sp, r7
 80149b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ba:	4770      	bx	lr
 80149bc:	00d8acbf 	.word	0x00d8acbf
 80149c0:	00e4e1c0 	.word	0x00e4e1c0
 80149c4:	00f42400 	.word	0x00f42400
 80149c8:	01067380 	.word	0x01067380
 80149cc:	011a499f 	.word	0x011a499f
 80149d0:	01312cff 	.word	0x01312cff
 80149d4:	014ca43f 	.word	0x014ca43f
 80149d8:	016e3600 	.word	0x016e3600
 80149dc:	01a6ab1f 	.word	0x01a6ab1f
 80149e0:	01e84800 	.word	0x01e84800

080149e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80149e4:	b480      	push	{r7}
 80149e6:	b083      	sub	sp, #12
 80149e8:	af00      	add	r7, sp, #0
 80149ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	689b      	ldr	r3, [r3, #8]
 80149f0:	f043 0201 	orr.w	r2, r3, #1
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80149f8:	2300      	movs	r3, #0
}
 80149fa:	4618      	mov	r0, r3
 80149fc:	370c      	adds	r7, #12
 80149fe:	46bd      	mov	sp, r7
 8014a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a04:	4770      	bx	lr

08014a06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014a06:	b480      	push	{r7}
 8014a08:	b083      	sub	sp, #12
 8014a0a:	af00      	add	r7, sp, #0
 8014a0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	689b      	ldr	r3, [r3, #8]
 8014a12:	f023 0201 	bic.w	r2, r3, #1
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014a1a:	2300      	movs	r3, #0
}
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	370c      	adds	r7, #12
 8014a20:	46bd      	mov	sp, r7
 8014a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a26:	4770      	bx	lr

08014a28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8014a28:	b580      	push	{r7, lr}
 8014a2a:	b084      	sub	sp, #16
 8014a2c:	af00      	add	r7, sp, #0
 8014a2e:	6078      	str	r0, [r7, #4]
 8014a30:	460b      	mov	r3, r1
 8014a32:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014a34:	2300      	movs	r3, #0
 8014a36:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	68db      	ldr	r3, [r3, #12]
 8014a3c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8014a44:	78fb      	ldrb	r3, [r7, #3]
 8014a46:	2b01      	cmp	r3, #1
 8014a48:	d115      	bne.n	8014a76 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	68db      	ldr	r3, [r3, #12]
 8014a4e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a56:	200a      	movs	r0, #10
 8014a58:	f7f1 feb6 	bl	80067c8 <HAL_Delay>
      ms += 10U;
 8014a5c:	68fb      	ldr	r3, [r7, #12]
 8014a5e:	330a      	adds	r3, #10
 8014a60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a62:	6878      	ldr	r0, [r7, #4]
 8014a64:	f001 f93f 	bl	8015ce6 <USB_GetMode>
 8014a68:	4603      	mov	r3, r0
 8014a6a:	2b01      	cmp	r3, #1
 8014a6c:	d01e      	beq.n	8014aac <USB_SetCurrentMode+0x84>
 8014a6e:	68fb      	ldr	r3, [r7, #12]
 8014a70:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a72:	d9f0      	bls.n	8014a56 <USB_SetCurrentMode+0x2e>
 8014a74:	e01a      	b.n	8014aac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014a76:	78fb      	ldrb	r3, [r7, #3]
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	d115      	bne.n	8014aa8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	68db      	ldr	r3, [r3, #12]
 8014a80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a88:	200a      	movs	r0, #10
 8014a8a:	f7f1 fe9d 	bl	80067c8 <HAL_Delay>
      ms += 10U;
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	330a      	adds	r3, #10
 8014a92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a94:	6878      	ldr	r0, [r7, #4]
 8014a96:	f001 f926 	bl	8015ce6 <USB_GetMode>
 8014a9a:	4603      	mov	r3, r0
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	d005      	beq.n	8014aac <USB_SetCurrentMode+0x84>
 8014aa0:	68fb      	ldr	r3, [r7, #12]
 8014aa2:	2bc7      	cmp	r3, #199	@ 0xc7
 8014aa4:	d9f0      	bls.n	8014a88 <USB_SetCurrentMode+0x60>
 8014aa6:	e001      	b.n	8014aac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014aa8:	2301      	movs	r3, #1
 8014aaa:	e005      	b.n	8014ab8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014aac:	68fb      	ldr	r3, [r7, #12]
 8014aae:	2bc8      	cmp	r3, #200	@ 0xc8
 8014ab0:	d101      	bne.n	8014ab6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014ab2:	2301      	movs	r3, #1
 8014ab4:	e000      	b.n	8014ab8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014ab6:	2300      	movs	r3, #0
}
 8014ab8:	4618      	mov	r0, r3
 8014aba:	3710      	adds	r7, #16
 8014abc:	46bd      	mov	sp, r7
 8014abe:	bd80      	pop	{r7, pc}

08014ac0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014ac0:	b084      	sub	sp, #16
 8014ac2:	b580      	push	{r7, lr}
 8014ac4:	b086      	sub	sp, #24
 8014ac6:	af00      	add	r7, sp, #0
 8014ac8:	6078      	str	r0, [r7, #4]
 8014aca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014ace:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014ad2:	2300      	movs	r3, #0
 8014ad4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014ada:	2300      	movs	r3, #0
 8014adc:	613b      	str	r3, [r7, #16]
 8014ade:	e009      	b.n	8014af4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014ae0:	687a      	ldr	r2, [r7, #4]
 8014ae2:	693b      	ldr	r3, [r7, #16]
 8014ae4:	3340      	adds	r3, #64	@ 0x40
 8014ae6:	009b      	lsls	r3, r3, #2
 8014ae8:	4413      	add	r3, r2
 8014aea:	2200      	movs	r2, #0
 8014aec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014aee:	693b      	ldr	r3, [r7, #16]
 8014af0:	3301      	adds	r3, #1
 8014af2:	613b      	str	r3, [r7, #16]
 8014af4:	693b      	ldr	r3, [r7, #16]
 8014af6:	2b0e      	cmp	r3, #14
 8014af8:	d9f2      	bls.n	8014ae0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014afa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d11c      	bne.n	8014b3c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014b02:	68fb      	ldr	r3, [r7, #12]
 8014b04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b08:	685b      	ldr	r3, [r3, #4]
 8014b0a:	68fa      	ldr	r2, [r7, #12]
 8014b0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014b10:	f043 0302 	orr.w	r3, r3, #2
 8014b14:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b1a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	681b      	ldr	r3, [r3, #0]
 8014b32:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	601a      	str	r2, [r3, #0]
 8014b3a:	e005      	b.n	8014b48 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b40:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014b48:	68fb      	ldr	r3, [r7, #12]
 8014b4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014b4e:	461a      	mov	r2, r3
 8014b50:	2300      	movs	r3, #0
 8014b52:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014b54:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014b58:	2b01      	cmp	r3, #1
 8014b5a:	d10d      	bne.n	8014b78 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014b5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d104      	bne.n	8014b6e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014b64:	2100      	movs	r1, #0
 8014b66:	6878      	ldr	r0, [r7, #4]
 8014b68:	f000 f968 	bl	8014e3c <USB_SetDevSpeed>
 8014b6c:	e008      	b.n	8014b80 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014b6e:	2101      	movs	r1, #1
 8014b70:	6878      	ldr	r0, [r7, #4]
 8014b72:	f000 f963 	bl	8014e3c <USB_SetDevSpeed>
 8014b76:	e003      	b.n	8014b80 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014b78:	2103      	movs	r1, #3
 8014b7a:	6878      	ldr	r0, [r7, #4]
 8014b7c:	f000 f95e 	bl	8014e3c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014b80:	2110      	movs	r1, #16
 8014b82:	6878      	ldr	r0, [r7, #4]
 8014b84:	f000 f8fa 	bl	8014d7c <USB_FlushTxFifo>
 8014b88:	4603      	mov	r3, r0
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d001      	beq.n	8014b92 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014b8e:	2301      	movs	r3, #1
 8014b90:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014b92:	6878      	ldr	r0, [r7, #4]
 8014b94:	f000 f924 	bl	8014de0 <USB_FlushRxFifo>
 8014b98:	4603      	mov	r3, r0
 8014b9a:	2b00      	cmp	r3, #0
 8014b9c:	d001      	beq.n	8014ba2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014b9e:	2301      	movs	r3, #1
 8014ba0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014ba2:	68fb      	ldr	r3, [r7, #12]
 8014ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ba8:	461a      	mov	r2, r3
 8014baa:	2300      	movs	r3, #0
 8014bac:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014bae:	68fb      	ldr	r3, [r7, #12]
 8014bb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bb4:	461a      	mov	r2, r3
 8014bb6:	2300      	movs	r3, #0
 8014bb8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014bba:	68fb      	ldr	r3, [r7, #12]
 8014bbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bc0:	461a      	mov	r2, r3
 8014bc2:	2300      	movs	r3, #0
 8014bc4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	613b      	str	r3, [r7, #16]
 8014bca:	e043      	b.n	8014c54 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014bcc:	693b      	ldr	r3, [r7, #16]
 8014bce:	015a      	lsls	r2, r3, #5
 8014bd0:	68fb      	ldr	r3, [r7, #12]
 8014bd2:	4413      	add	r3, r2
 8014bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bd8:	681b      	ldr	r3, [r3, #0]
 8014bda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014bde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014be2:	d118      	bne.n	8014c16 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014be4:	693b      	ldr	r3, [r7, #16]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d10a      	bne.n	8014c00 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014bea:	693b      	ldr	r3, [r7, #16]
 8014bec:	015a      	lsls	r2, r3, #5
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	4413      	add	r3, r2
 8014bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bf6:	461a      	mov	r2, r3
 8014bf8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014bfc:	6013      	str	r3, [r2, #0]
 8014bfe:	e013      	b.n	8014c28 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014c00:	693b      	ldr	r3, [r7, #16]
 8014c02:	015a      	lsls	r2, r3, #5
 8014c04:	68fb      	ldr	r3, [r7, #12]
 8014c06:	4413      	add	r3, r2
 8014c08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c0c:	461a      	mov	r2, r3
 8014c0e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014c12:	6013      	str	r3, [r2, #0]
 8014c14:	e008      	b.n	8014c28 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014c16:	693b      	ldr	r3, [r7, #16]
 8014c18:	015a      	lsls	r2, r3, #5
 8014c1a:	68fb      	ldr	r3, [r7, #12]
 8014c1c:	4413      	add	r3, r2
 8014c1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c22:	461a      	mov	r2, r3
 8014c24:	2300      	movs	r3, #0
 8014c26:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014c28:	693b      	ldr	r3, [r7, #16]
 8014c2a:	015a      	lsls	r2, r3, #5
 8014c2c:	68fb      	ldr	r3, [r7, #12]
 8014c2e:	4413      	add	r3, r2
 8014c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c34:	461a      	mov	r2, r3
 8014c36:	2300      	movs	r3, #0
 8014c38:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014c3a:	693b      	ldr	r3, [r7, #16]
 8014c3c:	015a      	lsls	r2, r3, #5
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	4413      	add	r3, r2
 8014c42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c46:	461a      	mov	r2, r3
 8014c48:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014c4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c4e:	693b      	ldr	r3, [r7, #16]
 8014c50:	3301      	adds	r3, #1
 8014c52:	613b      	str	r3, [r7, #16]
 8014c54:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014c58:	461a      	mov	r2, r3
 8014c5a:	693b      	ldr	r3, [r7, #16]
 8014c5c:	4293      	cmp	r3, r2
 8014c5e:	d3b5      	bcc.n	8014bcc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c60:	2300      	movs	r3, #0
 8014c62:	613b      	str	r3, [r7, #16]
 8014c64:	e043      	b.n	8014cee <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014c66:	693b      	ldr	r3, [r7, #16]
 8014c68:	015a      	lsls	r2, r3, #5
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	4413      	add	r3, r2
 8014c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c7c:	d118      	bne.n	8014cb0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014c7e:	693b      	ldr	r3, [r7, #16]
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d10a      	bne.n	8014c9a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014c84:	693b      	ldr	r3, [r7, #16]
 8014c86:	015a      	lsls	r2, r3, #5
 8014c88:	68fb      	ldr	r3, [r7, #12]
 8014c8a:	4413      	add	r3, r2
 8014c8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c90:	461a      	mov	r2, r3
 8014c92:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014c96:	6013      	str	r3, [r2, #0]
 8014c98:	e013      	b.n	8014cc2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014c9a:	693b      	ldr	r3, [r7, #16]
 8014c9c:	015a      	lsls	r2, r3, #5
 8014c9e:	68fb      	ldr	r3, [r7, #12]
 8014ca0:	4413      	add	r3, r2
 8014ca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ca6:	461a      	mov	r2, r3
 8014ca8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014cac:	6013      	str	r3, [r2, #0]
 8014cae:	e008      	b.n	8014cc2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014cb0:	693b      	ldr	r3, [r7, #16]
 8014cb2:	015a      	lsls	r2, r3, #5
 8014cb4:	68fb      	ldr	r3, [r7, #12]
 8014cb6:	4413      	add	r3, r2
 8014cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cbc:	461a      	mov	r2, r3
 8014cbe:	2300      	movs	r3, #0
 8014cc0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014cc2:	693b      	ldr	r3, [r7, #16]
 8014cc4:	015a      	lsls	r2, r3, #5
 8014cc6:	68fb      	ldr	r3, [r7, #12]
 8014cc8:	4413      	add	r3, r2
 8014cca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cce:	461a      	mov	r2, r3
 8014cd0:	2300      	movs	r3, #0
 8014cd2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014cd4:	693b      	ldr	r3, [r7, #16]
 8014cd6:	015a      	lsls	r2, r3, #5
 8014cd8:	68fb      	ldr	r3, [r7, #12]
 8014cda:	4413      	add	r3, r2
 8014cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ce0:	461a      	mov	r2, r3
 8014ce2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014ce6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014ce8:	693b      	ldr	r3, [r7, #16]
 8014cea:	3301      	adds	r3, #1
 8014cec:	613b      	str	r3, [r7, #16]
 8014cee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014cf2:	461a      	mov	r2, r3
 8014cf4:	693b      	ldr	r3, [r7, #16]
 8014cf6:	4293      	cmp	r3, r2
 8014cf8:	d3b5      	bcc.n	8014c66 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014cfa:	68fb      	ldr	r3, [r7, #12]
 8014cfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d00:	691b      	ldr	r3, [r3, #16]
 8014d02:	68fa      	ldr	r2, [r7, #12]
 8014d04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014d0c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	2200      	movs	r2, #0
 8014d12:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014d1a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014d1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d105      	bne.n	8014d30 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	699b      	ldr	r3, [r3, #24]
 8014d28:	f043 0210 	orr.w	r2, r3, #16
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	699a      	ldr	r2, [r3, #24]
 8014d34:	4b0f      	ldr	r3, [pc, #60]	@ (8014d74 <USB_DevInit+0x2b4>)
 8014d36:	4313      	orrs	r3, r2
 8014d38:	687a      	ldr	r2, [r7, #4]
 8014d3a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014d3c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d005      	beq.n	8014d50 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	699b      	ldr	r3, [r3, #24]
 8014d48:	f043 0208 	orr.w	r2, r3, #8
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014d50:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014d54:	2b01      	cmp	r3, #1
 8014d56:	d105      	bne.n	8014d64 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	699a      	ldr	r2, [r3, #24]
 8014d5c:	4b06      	ldr	r3, [pc, #24]	@ (8014d78 <USB_DevInit+0x2b8>)
 8014d5e:	4313      	orrs	r3, r2
 8014d60:	687a      	ldr	r2, [r7, #4]
 8014d62:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d66:	4618      	mov	r0, r3
 8014d68:	3718      	adds	r7, #24
 8014d6a:	46bd      	mov	sp, r7
 8014d6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014d70:	b004      	add	sp, #16
 8014d72:	4770      	bx	lr
 8014d74:	803c3800 	.word	0x803c3800
 8014d78:	40000004 	.word	0x40000004

08014d7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014d7c:	b480      	push	{r7}
 8014d7e:	b085      	sub	sp, #20
 8014d80:	af00      	add	r7, sp, #0
 8014d82:	6078      	str	r0, [r7, #4]
 8014d84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014d86:	2300      	movs	r3, #0
 8014d88:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d8a:	68fb      	ldr	r3, [r7, #12]
 8014d8c:	3301      	adds	r3, #1
 8014d8e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d90:	68fb      	ldr	r3, [r7, #12]
 8014d92:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d96:	d901      	bls.n	8014d9c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014d98:	2303      	movs	r3, #3
 8014d9a:	e01b      	b.n	8014dd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	691b      	ldr	r3, [r3, #16]
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	daf2      	bge.n	8014d8a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014da4:	2300      	movs	r3, #0
 8014da6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014da8:	683b      	ldr	r3, [r7, #0]
 8014daa:	019b      	lsls	r3, r3, #6
 8014dac:	f043 0220 	orr.w	r2, r3, #32
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	3301      	adds	r3, #1
 8014db8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014dc0:	d901      	bls.n	8014dc6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014dc2:	2303      	movs	r3, #3
 8014dc4:	e006      	b.n	8014dd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	691b      	ldr	r3, [r3, #16]
 8014dca:	f003 0320 	and.w	r3, r3, #32
 8014dce:	2b20      	cmp	r3, #32
 8014dd0:	d0f0      	beq.n	8014db4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014dd2:	2300      	movs	r3, #0
}
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	3714      	adds	r7, #20
 8014dd8:	46bd      	mov	sp, r7
 8014dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dde:	4770      	bx	lr

08014de0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014de0:	b480      	push	{r7}
 8014de2:	b085      	sub	sp, #20
 8014de4:	af00      	add	r7, sp, #0
 8014de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014de8:	2300      	movs	r3, #0
 8014dea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014dec:	68fb      	ldr	r3, [r7, #12]
 8014dee:	3301      	adds	r3, #1
 8014df0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014df8:	d901      	bls.n	8014dfe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014dfa:	2303      	movs	r3, #3
 8014dfc:	e018      	b.n	8014e30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	691b      	ldr	r3, [r3, #16]
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	daf2      	bge.n	8014dec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014e06:	2300      	movs	r3, #0
 8014e08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	2210      	movs	r2, #16
 8014e0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014e10:	68fb      	ldr	r3, [r7, #12]
 8014e12:	3301      	adds	r3, #1
 8014e14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014e1c:	d901      	bls.n	8014e22 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014e1e:	2303      	movs	r3, #3
 8014e20:	e006      	b.n	8014e30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	691b      	ldr	r3, [r3, #16]
 8014e26:	f003 0310 	and.w	r3, r3, #16
 8014e2a:	2b10      	cmp	r3, #16
 8014e2c:	d0f0      	beq.n	8014e10 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014e2e:	2300      	movs	r3, #0
}
 8014e30:	4618      	mov	r0, r3
 8014e32:	3714      	adds	r7, #20
 8014e34:	46bd      	mov	sp, r7
 8014e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e3a:	4770      	bx	lr

08014e3c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014e3c:	b480      	push	{r7}
 8014e3e:	b085      	sub	sp, #20
 8014e40:	af00      	add	r7, sp, #0
 8014e42:	6078      	str	r0, [r7, #4]
 8014e44:	460b      	mov	r3, r1
 8014e46:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014e4c:	68fb      	ldr	r3, [r7, #12]
 8014e4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e52:	681a      	ldr	r2, [r3, #0]
 8014e54:	78fb      	ldrb	r3, [r7, #3]
 8014e56:	68f9      	ldr	r1, [r7, #12]
 8014e58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014e5c:	4313      	orrs	r3, r2
 8014e5e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014e60:	2300      	movs	r3, #0
}
 8014e62:	4618      	mov	r0, r3
 8014e64:	3714      	adds	r7, #20
 8014e66:	46bd      	mov	sp, r7
 8014e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e6c:	4770      	bx	lr

08014e6e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e6e:	b480      	push	{r7}
 8014e70:	b087      	sub	sp, #28
 8014e72:	af00      	add	r7, sp, #0
 8014e74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014e7a:	693b      	ldr	r3, [r7, #16]
 8014e7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e80:	689b      	ldr	r3, [r3, #8]
 8014e82:	f003 0306 	and.w	r3, r3, #6
 8014e86:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d102      	bne.n	8014e94 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014e8e:	2300      	movs	r3, #0
 8014e90:	75fb      	strb	r3, [r7, #23]
 8014e92:	e00a      	b.n	8014eaa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	2b02      	cmp	r3, #2
 8014e98:	d002      	beq.n	8014ea0 <USB_GetDevSpeed+0x32>
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	2b06      	cmp	r3, #6
 8014e9e:	d102      	bne.n	8014ea6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014ea0:	2302      	movs	r3, #2
 8014ea2:	75fb      	strb	r3, [r7, #23]
 8014ea4:	e001      	b.n	8014eaa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014ea6:	230f      	movs	r3, #15
 8014ea8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8014eac:	4618      	mov	r0, r3
 8014eae:	371c      	adds	r7, #28
 8014eb0:	46bd      	mov	sp, r7
 8014eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eb6:	4770      	bx	lr

08014eb8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014eb8:	b480      	push	{r7}
 8014eba:	b085      	sub	sp, #20
 8014ebc:	af00      	add	r7, sp, #0
 8014ebe:	6078      	str	r0, [r7, #4]
 8014ec0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014ec6:	683b      	ldr	r3, [r7, #0]
 8014ec8:	781b      	ldrb	r3, [r3, #0]
 8014eca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ecc:	683b      	ldr	r3, [r7, #0]
 8014ece:	785b      	ldrb	r3, [r3, #1]
 8014ed0:	2b01      	cmp	r3, #1
 8014ed2:	d139      	bne.n	8014f48 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014eda:	69da      	ldr	r2, [r3, #28]
 8014edc:	683b      	ldr	r3, [r7, #0]
 8014ede:	781b      	ldrb	r3, [r3, #0]
 8014ee0:	f003 030f 	and.w	r3, r3, #15
 8014ee4:	2101      	movs	r1, #1
 8014ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8014eea:	b29b      	uxth	r3, r3
 8014eec:	68f9      	ldr	r1, [r7, #12]
 8014eee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014ef2:	4313      	orrs	r3, r2
 8014ef4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014ef6:	68bb      	ldr	r3, [r7, #8]
 8014ef8:	015a      	lsls	r2, r3, #5
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	4413      	add	r3, r2
 8014efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f02:	681b      	ldr	r3, [r3, #0]
 8014f04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	d153      	bne.n	8014fb4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f0c:	68bb      	ldr	r3, [r7, #8]
 8014f0e:	015a      	lsls	r2, r3, #5
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	4413      	add	r3, r2
 8014f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f18:	681a      	ldr	r2, [r3, #0]
 8014f1a:	683b      	ldr	r3, [r7, #0]
 8014f1c:	689b      	ldr	r3, [r3, #8]
 8014f1e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f22:	683b      	ldr	r3, [r7, #0]
 8014f24:	791b      	ldrb	r3, [r3, #4]
 8014f26:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f28:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f2a:	68bb      	ldr	r3, [r7, #8]
 8014f2c:	059b      	lsls	r3, r3, #22
 8014f2e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f30:	431a      	orrs	r2, r3
 8014f32:	68bb      	ldr	r3, [r7, #8]
 8014f34:	0159      	lsls	r1, r3, #5
 8014f36:	68fb      	ldr	r3, [r7, #12]
 8014f38:	440b      	add	r3, r1
 8014f3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f3e:	4619      	mov	r1, r3
 8014f40:	4b20      	ldr	r3, [pc, #128]	@ (8014fc4 <USB_ActivateEndpoint+0x10c>)
 8014f42:	4313      	orrs	r3, r2
 8014f44:	600b      	str	r3, [r1, #0]
 8014f46:	e035      	b.n	8014fb4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f4e:	69da      	ldr	r2, [r3, #28]
 8014f50:	683b      	ldr	r3, [r7, #0]
 8014f52:	781b      	ldrb	r3, [r3, #0]
 8014f54:	f003 030f 	and.w	r3, r3, #15
 8014f58:	2101      	movs	r1, #1
 8014f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8014f5e:	041b      	lsls	r3, r3, #16
 8014f60:	68f9      	ldr	r1, [r7, #12]
 8014f62:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014f66:	4313      	orrs	r3, r2
 8014f68:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014f6a:	68bb      	ldr	r3, [r7, #8]
 8014f6c:	015a      	lsls	r2, r3, #5
 8014f6e:	68fb      	ldr	r3, [r7, #12]
 8014f70:	4413      	add	r3, r2
 8014f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f76:	681b      	ldr	r3, [r3, #0]
 8014f78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d119      	bne.n	8014fb4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f80:	68bb      	ldr	r3, [r7, #8]
 8014f82:	015a      	lsls	r2, r3, #5
 8014f84:	68fb      	ldr	r3, [r7, #12]
 8014f86:	4413      	add	r3, r2
 8014f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f8c:	681a      	ldr	r2, [r3, #0]
 8014f8e:	683b      	ldr	r3, [r7, #0]
 8014f90:	689b      	ldr	r3, [r3, #8]
 8014f92:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014f96:	683b      	ldr	r3, [r7, #0]
 8014f98:	791b      	ldrb	r3, [r3, #4]
 8014f9a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f9c:	430b      	orrs	r3, r1
 8014f9e:	431a      	orrs	r2, r3
 8014fa0:	68bb      	ldr	r3, [r7, #8]
 8014fa2:	0159      	lsls	r1, r3, #5
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	440b      	add	r3, r1
 8014fa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014fac:	4619      	mov	r1, r3
 8014fae:	4b05      	ldr	r3, [pc, #20]	@ (8014fc4 <USB_ActivateEndpoint+0x10c>)
 8014fb0:	4313      	orrs	r3, r2
 8014fb2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014fb4:	2300      	movs	r3, #0
}
 8014fb6:	4618      	mov	r0, r3
 8014fb8:	3714      	adds	r7, #20
 8014fba:	46bd      	mov	sp, r7
 8014fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc0:	4770      	bx	lr
 8014fc2:	bf00      	nop
 8014fc4:	10008000 	.word	0x10008000

08014fc8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014fc8:	b480      	push	{r7}
 8014fca:	b085      	sub	sp, #20
 8014fcc:	af00      	add	r7, sp, #0
 8014fce:	6078      	str	r0, [r7, #4]
 8014fd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014fd6:	683b      	ldr	r3, [r7, #0]
 8014fd8:	781b      	ldrb	r3, [r3, #0]
 8014fda:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014fdc:	683b      	ldr	r3, [r7, #0]
 8014fde:	785b      	ldrb	r3, [r3, #1]
 8014fe0:	2b01      	cmp	r3, #1
 8014fe2:	d161      	bne.n	80150a8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014fe4:	68bb      	ldr	r3, [r7, #8]
 8014fe6:	015a      	lsls	r2, r3, #5
 8014fe8:	68fb      	ldr	r3, [r7, #12]
 8014fea:	4413      	add	r3, r2
 8014fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ff0:	681b      	ldr	r3, [r3, #0]
 8014ff2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014ff6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ffa:	d11f      	bne.n	801503c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014ffc:	68bb      	ldr	r3, [r7, #8]
 8014ffe:	015a      	lsls	r2, r3, #5
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	4413      	add	r3, r2
 8015004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	68ba      	ldr	r2, [r7, #8]
 801500c:	0151      	lsls	r1, r2, #5
 801500e:	68fa      	ldr	r2, [r7, #12]
 8015010:	440a      	add	r2, r1
 8015012:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015016:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801501a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801501c:	68bb      	ldr	r3, [r7, #8]
 801501e:	015a      	lsls	r2, r3, #5
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	4413      	add	r3, r2
 8015024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015028:	681b      	ldr	r3, [r3, #0]
 801502a:	68ba      	ldr	r2, [r7, #8]
 801502c:	0151      	lsls	r1, r2, #5
 801502e:	68fa      	ldr	r2, [r7, #12]
 8015030:	440a      	add	r2, r1
 8015032:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015036:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801503a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015042:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015044:	683b      	ldr	r3, [r7, #0]
 8015046:	781b      	ldrb	r3, [r3, #0]
 8015048:	f003 030f 	and.w	r3, r3, #15
 801504c:	2101      	movs	r1, #1
 801504e:	fa01 f303 	lsl.w	r3, r1, r3
 8015052:	b29b      	uxth	r3, r3
 8015054:	43db      	mvns	r3, r3
 8015056:	68f9      	ldr	r1, [r7, #12]
 8015058:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801505c:	4013      	ands	r3, r2
 801505e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015060:	68fb      	ldr	r3, [r7, #12]
 8015062:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015066:	69da      	ldr	r2, [r3, #28]
 8015068:	683b      	ldr	r3, [r7, #0]
 801506a:	781b      	ldrb	r3, [r3, #0]
 801506c:	f003 030f 	and.w	r3, r3, #15
 8015070:	2101      	movs	r1, #1
 8015072:	fa01 f303 	lsl.w	r3, r1, r3
 8015076:	b29b      	uxth	r3, r3
 8015078:	43db      	mvns	r3, r3
 801507a:	68f9      	ldr	r1, [r7, #12]
 801507c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015080:	4013      	ands	r3, r2
 8015082:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8015084:	68bb      	ldr	r3, [r7, #8]
 8015086:	015a      	lsls	r2, r3, #5
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	4413      	add	r3, r2
 801508c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015090:	681a      	ldr	r2, [r3, #0]
 8015092:	68bb      	ldr	r3, [r7, #8]
 8015094:	0159      	lsls	r1, r3, #5
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	440b      	add	r3, r1
 801509a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801509e:	4619      	mov	r1, r3
 80150a0:	4b35      	ldr	r3, [pc, #212]	@ (8015178 <USB_DeactivateEndpoint+0x1b0>)
 80150a2:	4013      	ands	r3, r2
 80150a4:	600b      	str	r3, [r1, #0]
 80150a6:	e060      	b.n	801516a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80150a8:	68bb      	ldr	r3, [r7, #8]
 80150aa:	015a      	lsls	r2, r3, #5
 80150ac:	68fb      	ldr	r3, [r7, #12]
 80150ae:	4413      	add	r3, r2
 80150b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80150ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80150be:	d11f      	bne.n	8015100 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80150c0:	68bb      	ldr	r3, [r7, #8]
 80150c2:	015a      	lsls	r2, r3, #5
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	4413      	add	r3, r2
 80150c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150cc:	681b      	ldr	r3, [r3, #0]
 80150ce:	68ba      	ldr	r2, [r7, #8]
 80150d0:	0151      	lsls	r1, r2, #5
 80150d2:	68fa      	ldr	r2, [r7, #12]
 80150d4:	440a      	add	r2, r1
 80150d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80150de:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80150e0:	68bb      	ldr	r3, [r7, #8]
 80150e2:	015a      	lsls	r2, r3, #5
 80150e4:	68fb      	ldr	r3, [r7, #12]
 80150e6:	4413      	add	r3, r2
 80150e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	68ba      	ldr	r2, [r7, #8]
 80150f0:	0151      	lsls	r1, r2, #5
 80150f2:	68fa      	ldr	r2, [r7, #12]
 80150f4:	440a      	add	r2, r1
 80150f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80150fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015106:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015108:	683b      	ldr	r3, [r7, #0]
 801510a:	781b      	ldrb	r3, [r3, #0]
 801510c:	f003 030f 	and.w	r3, r3, #15
 8015110:	2101      	movs	r1, #1
 8015112:	fa01 f303 	lsl.w	r3, r1, r3
 8015116:	041b      	lsls	r3, r3, #16
 8015118:	43db      	mvns	r3, r3
 801511a:	68f9      	ldr	r1, [r7, #12]
 801511c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015120:	4013      	ands	r3, r2
 8015122:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801512a:	69da      	ldr	r2, [r3, #28]
 801512c:	683b      	ldr	r3, [r7, #0]
 801512e:	781b      	ldrb	r3, [r3, #0]
 8015130:	f003 030f 	and.w	r3, r3, #15
 8015134:	2101      	movs	r1, #1
 8015136:	fa01 f303 	lsl.w	r3, r1, r3
 801513a:	041b      	lsls	r3, r3, #16
 801513c:	43db      	mvns	r3, r3
 801513e:	68f9      	ldr	r1, [r7, #12]
 8015140:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015144:	4013      	ands	r3, r2
 8015146:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8015148:	68bb      	ldr	r3, [r7, #8]
 801514a:	015a      	lsls	r2, r3, #5
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	4413      	add	r3, r2
 8015150:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015154:	681a      	ldr	r2, [r3, #0]
 8015156:	68bb      	ldr	r3, [r7, #8]
 8015158:	0159      	lsls	r1, r3, #5
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	440b      	add	r3, r1
 801515e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015162:	4619      	mov	r1, r3
 8015164:	4b05      	ldr	r3, [pc, #20]	@ (801517c <USB_DeactivateEndpoint+0x1b4>)
 8015166:	4013      	ands	r3, r2
 8015168:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801516a:	2300      	movs	r3, #0
}
 801516c:	4618      	mov	r0, r3
 801516e:	3714      	adds	r7, #20
 8015170:	46bd      	mov	sp, r7
 8015172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015176:	4770      	bx	lr
 8015178:	ec337800 	.word	0xec337800
 801517c:	eff37800 	.word	0xeff37800

08015180 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015180:	b580      	push	{r7, lr}
 8015182:	b08a      	sub	sp, #40	@ 0x28
 8015184:	af02      	add	r7, sp, #8
 8015186:	60f8      	str	r0, [r7, #12]
 8015188:	60b9      	str	r1, [r7, #8]
 801518a:	4613      	mov	r3, r2
 801518c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801518e:	68fb      	ldr	r3, [r7, #12]
 8015190:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015192:	68bb      	ldr	r3, [r7, #8]
 8015194:	781b      	ldrb	r3, [r3, #0]
 8015196:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015198:	68bb      	ldr	r3, [r7, #8]
 801519a:	785b      	ldrb	r3, [r3, #1]
 801519c:	2b01      	cmp	r3, #1
 801519e:	f040 8185 	bne.w	80154ac <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80151a2:	68bb      	ldr	r3, [r7, #8]
 80151a4:	691b      	ldr	r3, [r3, #16]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d132      	bne.n	8015210 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80151aa:	69bb      	ldr	r3, [r7, #24]
 80151ac:	015a      	lsls	r2, r3, #5
 80151ae:	69fb      	ldr	r3, [r7, #28]
 80151b0:	4413      	add	r3, r2
 80151b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151b6:	691a      	ldr	r2, [r3, #16]
 80151b8:	69bb      	ldr	r3, [r7, #24]
 80151ba:	0159      	lsls	r1, r3, #5
 80151bc:	69fb      	ldr	r3, [r7, #28]
 80151be:	440b      	add	r3, r1
 80151c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151c4:	4619      	mov	r1, r3
 80151c6:	4ba7      	ldr	r3, [pc, #668]	@ (8015464 <USB_EPStartXfer+0x2e4>)
 80151c8:	4013      	ands	r3, r2
 80151ca:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80151cc:	69bb      	ldr	r3, [r7, #24]
 80151ce:	015a      	lsls	r2, r3, #5
 80151d0:	69fb      	ldr	r3, [r7, #28]
 80151d2:	4413      	add	r3, r2
 80151d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151d8:	691b      	ldr	r3, [r3, #16]
 80151da:	69ba      	ldr	r2, [r7, #24]
 80151dc:	0151      	lsls	r1, r2, #5
 80151de:	69fa      	ldr	r2, [r7, #28]
 80151e0:	440a      	add	r2, r1
 80151e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80151e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80151ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80151ec:	69bb      	ldr	r3, [r7, #24]
 80151ee:	015a      	lsls	r2, r3, #5
 80151f0:	69fb      	ldr	r3, [r7, #28]
 80151f2:	4413      	add	r3, r2
 80151f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151f8:	691a      	ldr	r2, [r3, #16]
 80151fa:	69bb      	ldr	r3, [r7, #24]
 80151fc:	0159      	lsls	r1, r3, #5
 80151fe:	69fb      	ldr	r3, [r7, #28]
 8015200:	440b      	add	r3, r1
 8015202:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015206:	4619      	mov	r1, r3
 8015208:	4b97      	ldr	r3, [pc, #604]	@ (8015468 <USB_EPStartXfer+0x2e8>)
 801520a:	4013      	ands	r3, r2
 801520c:	610b      	str	r3, [r1, #16]
 801520e:	e097      	b.n	8015340 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015210:	69bb      	ldr	r3, [r7, #24]
 8015212:	015a      	lsls	r2, r3, #5
 8015214:	69fb      	ldr	r3, [r7, #28]
 8015216:	4413      	add	r3, r2
 8015218:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801521c:	691a      	ldr	r2, [r3, #16]
 801521e:	69bb      	ldr	r3, [r7, #24]
 8015220:	0159      	lsls	r1, r3, #5
 8015222:	69fb      	ldr	r3, [r7, #28]
 8015224:	440b      	add	r3, r1
 8015226:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801522a:	4619      	mov	r1, r3
 801522c:	4b8e      	ldr	r3, [pc, #568]	@ (8015468 <USB_EPStartXfer+0x2e8>)
 801522e:	4013      	ands	r3, r2
 8015230:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015232:	69bb      	ldr	r3, [r7, #24]
 8015234:	015a      	lsls	r2, r3, #5
 8015236:	69fb      	ldr	r3, [r7, #28]
 8015238:	4413      	add	r3, r2
 801523a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801523e:	691a      	ldr	r2, [r3, #16]
 8015240:	69bb      	ldr	r3, [r7, #24]
 8015242:	0159      	lsls	r1, r3, #5
 8015244:	69fb      	ldr	r3, [r7, #28]
 8015246:	440b      	add	r3, r1
 8015248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801524c:	4619      	mov	r1, r3
 801524e:	4b85      	ldr	r3, [pc, #532]	@ (8015464 <USB_EPStartXfer+0x2e4>)
 8015250:	4013      	ands	r3, r2
 8015252:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8015254:	69bb      	ldr	r3, [r7, #24]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d11a      	bne.n	8015290 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801525a:	68bb      	ldr	r3, [r7, #8]
 801525c:	691a      	ldr	r2, [r3, #16]
 801525e:	68bb      	ldr	r3, [r7, #8]
 8015260:	689b      	ldr	r3, [r3, #8]
 8015262:	429a      	cmp	r2, r3
 8015264:	d903      	bls.n	801526e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8015266:	68bb      	ldr	r3, [r7, #8]
 8015268:	689a      	ldr	r2, [r3, #8]
 801526a:	68bb      	ldr	r3, [r7, #8]
 801526c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801526e:	69bb      	ldr	r3, [r7, #24]
 8015270:	015a      	lsls	r2, r3, #5
 8015272:	69fb      	ldr	r3, [r7, #28]
 8015274:	4413      	add	r3, r2
 8015276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801527a:	691b      	ldr	r3, [r3, #16]
 801527c:	69ba      	ldr	r2, [r7, #24]
 801527e:	0151      	lsls	r1, r2, #5
 8015280:	69fa      	ldr	r2, [r7, #28]
 8015282:	440a      	add	r2, r1
 8015284:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015288:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801528c:	6113      	str	r3, [r2, #16]
 801528e:	e044      	b.n	801531a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015290:	68bb      	ldr	r3, [r7, #8]
 8015292:	691a      	ldr	r2, [r3, #16]
 8015294:	68bb      	ldr	r3, [r7, #8]
 8015296:	689b      	ldr	r3, [r3, #8]
 8015298:	4413      	add	r3, r2
 801529a:	1e5a      	subs	r2, r3, #1
 801529c:	68bb      	ldr	r3, [r7, #8]
 801529e:	689b      	ldr	r3, [r3, #8]
 80152a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80152a4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80152a6:	69bb      	ldr	r3, [r7, #24]
 80152a8:	015a      	lsls	r2, r3, #5
 80152aa:	69fb      	ldr	r3, [r7, #28]
 80152ac:	4413      	add	r3, r2
 80152ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152b2:	691a      	ldr	r2, [r3, #16]
 80152b4:	8afb      	ldrh	r3, [r7, #22]
 80152b6:	04d9      	lsls	r1, r3, #19
 80152b8:	4b6c      	ldr	r3, [pc, #432]	@ (801546c <USB_EPStartXfer+0x2ec>)
 80152ba:	400b      	ands	r3, r1
 80152bc:	69b9      	ldr	r1, [r7, #24]
 80152be:	0148      	lsls	r0, r1, #5
 80152c0:	69f9      	ldr	r1, [r7, #28]
 80152c2:	4401      	add	r1, r0
 80152c4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80152c8:	4313      	orrs	r3, r2
 80152ca:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80152cc:	68bb      	ldr	r3, [r7, #8]
 80152ce:	791b      	ldrb	r3, [r3, #4]
 80152d0:	2b01      	cmp	r3, #1
 80152d2:	d122      	bne.n	801531a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80152d4:	69bb      	ldr	r3, [r7, #24]
 80152d6:	015a      	lsls	r2, r3, #5
 80152d8:	69fb      	ldr	r3, [r7, #28]
 80152da:	4413      	add	r3, r2
 80152dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152e0:	691b      	ldr	r3, [r3, #16]
 80152e2:	69ba      	ldr	r2, [r7, #24]
 80152e4:	0151      	lsls	r1, r2, #5
 80152e6:	69fa      	ldr	r2, [r7, #28]
 80152e8:	440a      	add	r2, r1
 80152ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152ee:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80152f2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80152f4:	69bb      	ldr	r3, [r7, #24]
 80152f6:	015a      	lsls	r2, r3, #5
 80152f8:	69fb      	ldr	r3, [r7, #28]
 80152fa:	4413      	add	r3, r2
 80152fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015300:	691a      	ldr	r2, [r3, #16]
 8015302:	8afb      	ldrh	r3, [r7, #22]
 8015304:	075b      	lsls	r3, r3, #29
 8015306:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801530a:	69b9      	ldr	r1, [r7, #24]
 801530c:	0148      	lsls	r0, r1, #5
 801530e:	69f9      	ldr	r1, [r7, #28]
 8015310:	4401      	add	r1, r0
 8015312:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015316:	4313      	orrs	r3, r2
 8015318:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801531a:	69bb      	ldr	r3, [r7, #24]
 801531c:	015a      	lsls	r2, r3, #5
 801531e:	69fb      	ldr	r3, [r7, #28]
 8015320:	4413      	add	r3, r2
 8015322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015326:	691a      	ldr	r2, [r3, #16]
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	691b      	ldr	r3, [r3, #16]
 801532c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015330:	69b9      	ldr	r1, [r7, #24]
 8015332:	0148      	lsls	r0, r1, #5
 8015334:	69f9      	ldr	r1, [r7, #28]
 8015336:	4401      	add	r1, r0
 8015338:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801533c:	4313      	orrs	r3, r2
 801533e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8015340:	79fb      	ldrb	r3, [r7, #7]
 8015342:	2b01      	cmp	r3, #1
 8015344:	d14b      	bne.n	80153de <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8015346:	68bb      	ldr	r3, [r7, #8]
 8015348:	69db      	ldr	r3, [r3, #28]
 801534a:	2b00      	cmp	r3, #0
 801534c:	d009      	beq.n	8015362 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801534e:	69bb      	ldr	r3, [r7, #24]
 8015350:	015a      	lsls	r2, r3, #5
 8015352:	69fb      	ldr	r3, [r7, #28]
 8015354:	4413      	add	r3, r2
 8015356:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801535a:	461a      	mov	r2, r3
 801535c:	68bb      	ldr	r3, [r7, #8]
 801535e:	69db      	ldr	r3, [r3, #28]
 8015360:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8015362:	68bb      	ldr	r3, [r7, #8]
 8015364:	791b      	ldrb	r3, [r3, #4]
 8015366:	2b01      	cmp	r3, #1
 8015368:	d128      	bne.n	80153bc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801536a:	69fb      	ldr	r3, [r7, #28]
 801536c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015370:	689b      	ldr	r3, [r3, #8]
 8015372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015376:	2b00      	cmp	r3, #0
 8015378:	d110      	bne.n	801539c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801537a:	69bb      	ldr	r3, [r7, #24]
 801537c:	015a      	lsls	r2, r3, #5
 801537e:	69fb      	ldr	r3, [r7, #28]
 8015380:	4413      	add	r3, r2
 8015382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015386:	681b      	ldr	r3, [r3, #0]
 8015388:	69ba      	ldr	r2, [r7, #24]
 801538a:	0151      	lsls	r1, r2, #5
 801538c:	69fa      	ldr	r2, [r7, #28]
 801538e:	440a      	add	r2, r1
 8015390:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015394:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015398:	6013      	str	r3, [r2, #0]
 801539a:	e00f      	b.n	80153bc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801539c:	69bb      	ldr	r3, [r7, #24]
 801539e:	015a      	lsls	r2, r3, #5
 80153a0:	69fb      	ldr	r3, [r7, #28]
 80153a2:	4413      	add	r3, r2
 80153a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153a8:	681b      	ldr	r3, [r3, #0]
 80153aa:	69ba      	ldr	r2, [r7, #24]
 80153ac:	0151      	lsls	r1, r2, #5
 80153ae:	69fa      	ldr	r2, [r7, #28]
 80153b0:	440a      	add	r2, r1
 80153b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80153ba:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80153bc:	69bb      	ldr	r3, [r7, #24]
 80153be:	015a      	lsls	r2, r3, #5
 80153c0:	69fb      	ldr	r3, [r7, #28]
 80153c2:	4413      	add	r3, r2
 80153c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153c8:	681b      	ldr	r3, [r3, #0]
 80153ca:	69ba      	ldr	r2, [r7, #24]
 80153cc:	0151      	lsls	r1, r2, #5
 80153ce:	69fa      	ldr	r2, [r7, #28]
 80153d0:	440a      	add	r2, r1
 80153d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153d6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153da:	6013      	str	r3, [r2, #0]
 80153dc:	e169      	b.n	80156b2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80153de:	69bb      	ldr	r3, [r7, #24]
 80153e0:	015a      	lsls	r2, r3, #5
 80153e2:	69fb      	ldr	r3, [r7, #28]
 80153e4:	4413      	add	r3, r2
 80153e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153ea:	681b      	ldr	r3, [r3, #0]
 80153ec:	69ba      	ldr	r2, [r7, #24]
 80153ee:	0151      	lsls	r1, r2, #5
 80153f0:	69fa      	ldr	r2, [r7, #28]
 80153f2:	440a      	add	r2, r1
 80153f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153f8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153fc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80153fe:	68bb      	ldr	r3, [r7, #8]
 8015400:	791b      	ldrb	r3, [r3, #4]
 8015402:	2b01      	cmp	r3, #1
 8015404:	d015      	beq.n	8015432 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8015406:	68bb      	ldr	r3, [r7, #8]
 8015408:	691b      	ldr	r3, [r3, #16]
 801540a:	2b00      	cmp	r3, #0
 801540c:	f000 8151 	beq.w	80156b2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8015410:	69fb      	ldr	r3, [r7, #28]
 8015412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015418:	68bb      	ldr	r3, [r7, #8]
 801541a:	781b      	ldrb	r3, [r3, #0]
 801541c:	f003 030f 	and.w	r3, r3, #15
 8015420:	2101      	movs	r1, #1
 8015422:	fa01 f303 	lsl.w	r3, r1, r3
 8015426:	69f9      	ldr	r1, [r7, #28]
 8015428:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801542c:	4313      	orrs	r3, r2
 801542e:	634b      	str	r3, [r1, #52]	@ 0x34
 8015430:	e13f      	b.n	80156b2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015432:	69fb      	ldr	r3, [r7, #28]
 8015434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015438:	689b      	ldr	r3, [r3, #8]
 801543a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801543e:	2b00      	cmp	r3, #0
 8015440:	d116      	bne.n	8015470 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015442:	69bb      	ldr	r3, [r7, #24]
 8015444:	015a      	lsls	r2, r3, #5
 8015446:	69fb      	ldr	r3, [r7, #28]
 8015448:	4413      	add	r3, r2
 801544a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801544e:	681b      	ldr	r3, [r3, #0]
 8015450:	69ba      	ldr	r2, [r7, #24]
 8015452:	0151      	lsls	r1, r2, #5
 8015454:	69fa      	ldr	r2, [r7, #28]
 8015456:	440a      	add	r2, r1
 8015458:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801545c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015460:	6013      	str	r3, [r2, #0]
 8015462:	e015      	b.n	8015490 <USB_EPStartXfer+0x310>
 8015464:	e007ffff 	.word	0xe007ffff
 8015468:	fff80000 	.word	0xfff80000
 801546c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015470:	69bb      	ldr	r3, [r7, #24]
 8015472:	015a      	lsls	r2, r3, #5
 8015474:	69fb      	ldr	r3, [r7, #28]
 8015476:	4413      	add	r3, r2
 8015478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801547c:	681b      	ldr	r3, [r3, #0]
 801547e:	69ba      	ldr	r2, [r7, #24]
 8015480:	0151      	lsls	r1, r2, #5
 8015482:	69fa      	ldr	r2, [r7, #28]
 8015484:	440a      	add	r2, r1
 8015486:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801548a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801548e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8015490:	68bb      	ldr	r3, [r7, #8]
 8015492:	68d9      	ldr	r1, [r3, #12]
 8015494:	68bb      	ldr	r3, [r7, #8]
 8015496:	781a      	ldrb	r2, [r3, #0]
 8015498:	68bb      	ldr	r3, [r7, #8]
 801549a:	691b      	ldr	r3, [r3, #16]
 801549c:	b298      	uxth	r0, r3
 801549e:	79fb      	ldrb	r3, [r7, #7]
 80154a0:	9300      	str	r3, [sp, #0]
 80154a2:	4603      	mov	r3, r0
 80154a4:	68f8      	ldr	r0, [r7, #12]
 80154a6:	f000 f9b9 	bl	801581c <USB_WritePacket>
 80154aa:	e102      	b.n	80156b2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80154ac:	69bb      	ldr	r3, [r7, #24]
 80154ae:	015a      	lsls	r2, r3, #5
 80154b0:	69fb      	ldr	r3, [r7, #28]
 80154b2:	4413      	add	r3, r2
 80154b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154b8:	691a      	ldr	r2, [r3, #16]
 80154ba:	69bb      	ldr	r3, [r7, #24]
 80154bc:	0159      	lsls	r1, r3, #5
 80154be:	69fb      	ldr	r3, [r7, #28]
 80154c0:	440b      	add	r3, r1
 80154c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154c6:	4619      	mov	r1, r3
 80154c8:	4b7c      	ldr	r3, [pc, #496]	@ (80156bc <USB_EPStartXfer+0x53c>)
 80154ca:	4013      	ands	r3, r2
 80154cc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80154ce:	69bb      	ldr	r3, [r7, #24]
 80154d0:	015a      	lsls	r2, r3, #5
 80154d2:	69fb      	ldr	r3, [r7, #28]
 80154d4:	4413      	add	r3, r2
 80154d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154da:	691a      	ldr	r2, [r3, #16]
 80154dc:	69bb      	ldr	r3, [r7, #24]
 80154de:	0159      	lsls	r1, r3, #5
 80154e0:	69fb      	ldr	r3, [r7, #28]
 80154e2:	440b      	add	r3, r1
 80154e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154e8:	4619      	mov	r1, r3
 80154ea:	4b75      	ldr	r3, [pc, #468]	@ (80156c0 <USB_EPStartXfer+0x540>)
 80154ec:	4013      	ands	r3, r2
 80154ee:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80154f0:	69bb      	ldr	r3, [r7, #24]
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d12f      	bne.n	8015556 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80154f6:	68bb      	ldr	r3, [r7, #8]
 80154f8:	691b      	ldr	r3, [r3, #16]
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	d003      	beq.n	8015506 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80154fe:	68bb      	ldr	r3, [r7, #8]
 8015500:	689a      	ldr	r2, [r3, #8]
 8015502:	68bb      	ldr	r3, [r7, #8]
 8015504:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8015506:	68bb      	ldr	r3, [r7, #8]
 8015508:	689a      	ldr	r2, [r3, #8]
 801550a:	68bb      	ldr	r3, [r7, #8]
 801550c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801550e:	69bb      	ldr	r3, [r7, #24]
 8015510:	015a      	lsls	r2, r3, #5
 8015512:	69fb      	ldr	r3, [r7, #28]
 8015514:	4413      	add	r3, r2
 8015516:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801551a:	691a      	ldr	r2, [r3, #16]
 801551c:	68bb      	ldr	r3, [r7, #8]
 801551e:	6a1b      	ldr	r3, [r3, #32]
 8015520:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015524:	69b9      	ldr	r1, [r7, #24]
 8015526:	0148      	lsls	r0, r1, #5
 8015528:	69f9      	ldr	r1, [r7, #28]
 801552a:	4401      	add	r1, r0
 801552c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015530:	4313      	orrs	r3, r2
 8015532:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015534:	69bb      	ldr	r3, [r7, #24]
 8015536:	015a      	lsls	r2, r3, #5
 8015538:	69fb      	ldr	r3, [r7, #28]
 801553a:	4413      	add	r3, r2
 801553c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015540:	691b      	ldr	r3, [r3, #16]
 8015542:	69ba      	ldr	r2, [r7, #24]
 8015544:	0151      	lsls	r1, r2, #5
 8015546:	69fa      	ldr	r2, [r7, #28]
 8015548:	440a      	add	r2, r1
 801554a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801554e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015552:	6113      	str	r3, [r2, #16]
 8015554:	e05f      	b.n	8015616 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8015556:	68bb      	ldr	r3, [r7, #8]
 8015558:	691b      	ldr	r3, [r3, #16]
 801555a:	2b00      	cmp	r3, #0
 801555c:	d123      	bne.n	80155a6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801555e:	69bb      	ldr	r3, [r7, #24]
 8015560:	015a      	lsls	r2, r3, #5
 8015562:	69fb      	ldr	r3, [r7, #28]
 8015564:	4413      	add	r3, r2
 8015566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801556a:	691a      	ldr	r2, [r3, #16]
 801556c:	68bb      	ldr	r3, [r7, #8]
 801556e:	689b      	ldr	r3, [r3, #8]
 8015570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015574:	69b9      	ldr	r1, [r7, #24]
 8015576:	0148      	lsls	r0, r1, #5
 8015578:	69f9      	ldr	r1, [r7, #28]
 801557a:	4401      	add	r1, r0
 801557c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015580:	4313      	orrs	r3, r2
 8015582:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015584:	69bb      	ldr	r3, [r7, #24]
 8015586:	015a      	lsls	r2, r3, #5
 8015588:	69fb      	ldr	r3, [r7, #28]
 801558a:	4413      	add	r3, r2
 801558c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015590:	691b      	ldr	r3, [r3, #16]
 8015592:	69ba      	ldr	r2, [r7, #24]
 8015594:	0151      	lsls	r1, r2, #5
 8015596:	69fa      	ldr	r2, [r7, #28]
 8015598:	440a      	add	r2, r1
 801559a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801559e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80155a2:	6113      	str	r3, [r2, #16]
 80155a4:	e037      	b.n	8015616 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80155a6:	68bb      	ldr	r3, [r7, #8]
 80155a8:	691a      	ldr	r2, [r3, #16]
 80155aa:	68bb      	ldr	r3, [r7, #8]
 80155ac:	689b      	ldr	r3, [r3, #8]
 80155ae:	4413      	add	r3, r2
 80155b0:	1e5a      	subs	r2, r3, #1
 80155b2:	68bb      	ldr	r3, [r7, #8]
 80155b4:	689b      	ldr	r3, [r3, #8]
 80155b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80155ba:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80155bc:	68bb      	ldr	r3, [r7, #8]
 80155be:	689b      	ldr	r3, [r3, #8]
 80155c0:	8afa      	ldrh	r2, [r7, #22]
 80155c2:	fb03 f202 	mul.w	r2, r3, r2
 80155c6:	68bb      	ldr	r3, [r7, #8]
 80155c8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80155ca:	69bb      	ldr	r3, [r7, #24]
 80155cc:	015a      	lsls	r2, r3, #5
 80155ce:	69fb      	ldr	r3, [r7, #28]
 80155d0:	4413      	add	r3, r2
 80155d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155d6:	691a      	ldr	r2, [r3, #16]
 80155d8:	8afb      	ldrh	r3, [r7, #22]
 80155da:	04d9      	lsls	r1, r3, #19
 80155dc:	4b39      	ldr	r3, [pc, #228]	@ (80156c4 <USB_EPStartXfer+0x544>)
 80155de:	400b      	ands	r3, r1
 80155e0:	69b9      	ldr	r1, [r7, #24]
 80155e2:	0148      	lsls	r0, r1, #5
 80155e4:	69f9      	ldr	r1, [r7, #28]
 80155e6:	4401      	add	r1, r0
 80155e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80155ec:	4313      	orrs	r3, r2
 80155ee:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80155f0:	69bb      	ldr	r3, [r7, #24]
 80155f2:	015a      	lsls	r2, r3, #5
 80155f4:	69fb      	ldr	r3, [r7, #28]
 80155f6:	4413      	add	r3, r2
 80155f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155fc:	691a      	ldr	r2, [r3, #16]
 80155fe:	68bb      	ldr	r3, [r7, #8]
 8015600:	6a1b      	ldr	r3, [r3, #32]
 8015602:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015606:	69b9      	ldr	r1, [r7, #24]
 8015608:	0148      	lsls	r0, r1, #5
 801560a:	69f9      	ldr	r1, [r7, #28]
 801560c:	4401      	add	r1, r0
 801560e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015612:	4313      	orrs	r3, r2
 8015614:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8015616:	79fb      	ldrb	r3, [r7, #7]
 8015618:	2b01      	cmp	r3, #1
 801561a:	d10d      	bne.n	8015638 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801561c:	68bb      	ldr	r3, [r7, #8]
 801561e:	68db      	ldr	r3, [r3, #12]
 8015620:	2b00      	cmp	r3, #0
 8015622:	d009      	beq.n	8015638 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8015624:	68bb      	ldr	r3, [r7, #8]
 8015626:	68d9      	ldr	r1, [r3, #12]
 8015628:	69bb      	ldr	r3, [r7, #24]
 801562a:	015a      	lsls	r2, r3, #5
 801562c:	69fb      	ldr	r3, [r7, #28]
 801562e:	4413      	add	r3, r2
 8015630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015634:	460a      	mov	r2, r1
 8015636:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8015638:	68bb      	ldr	r3, [r7, #8]
 801563a:	791b      	ldrb	r3, [r3, #4]
 801563c:	2b01      	cmp	r3, #1
 801563e:	d128      	bne.n	8015692 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015640:	69fb      	ldr	r3, [r7, #28]
 8015642:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015646:	689b      	ldr	r3, [r3, #8]
 8015648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801564c:	2b00      	cmp	r3, #0
 801564e:	d110      	bne.n	8015672 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8015650:	69bb      	ldr	r3, [r7, #24]
 8015652:	015a      	lsls	r2, r3, #5
 8015654:	69fb      	ldr	r3, [r7, #28]
 8015656:	4413      	add	r3, r2
 8015658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	69ba      	ldr	r2, [r7, #24]
 8015660:	0151      	lsls	r1, r2, #5
 8015662:	69fa      	ldr	r2, [r7, #28]
 8015664:	440a      	add	r2, r1
 8015666:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801566a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801566e:	6013      	str	r3, [r2, #0]
 8015670:	e00f      	b.n	8015692 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8015672:	69bb      	ldr	r3, [r7, #24]
 8015674:	015a      	lsls	r2, r3, #5
 8015676:	69fb      	ldr	r3, [r7, #28]
 8015678:	4413      	add	r3, r2
 801567a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801567e:	681b      	ldr	r3, [r3, #0]
 8015680:	69ba      	ldr	r2, [r7, #24]
 8015682:	0151      	lsls	r1, r2, #5
 8015684:	69fa      	ldr	r2, [r7, #28]
 8015686:	440a      	add	r2, r1
 8015688:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801568c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015690:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8015692:	69bb      	ldr	r3, [r7, #24]
 8015694:	015a      	lsls	r2, r3, #5
 8015696:	69fb      	ldr	r3, [r7, #28]
 8015698:	4413      	add	r3, r2
 801569a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801569e:	681b      	ldr	r3, [r3, #0]
 80156a0:	69ba      	ldr	r2, [r7, #24]
 80156a2:	0151      	lsls	r1, r2, #5
 80156a4:	69fa      	ldr	r2, [r7, #28]
 80156a6:	440a      	add	r2, r1
 80156a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80156ac:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80156b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80156b2:	2300      	movs	r3, #0
}
 80156b4:	4618      	mov	r0, r3
 80156b6:	3720      	adds	r7, #32
 80156b8:	46bd      	mov	sp, r7
 80156ba:	bd80      	pop	{r7, pc}
 80156bc:	fff80000 	.word	0xfff80000
 80156c0:	e007ffff 	.word	0xe007ffff
 80156c4:	1ff80000 	.word	0x1ff80000

080156c8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80156c8:	b480      	push	{r7}
 80156ca:	b087      	sub	sp, #28
 80156cc:	af00      	add	r7, sp, #0
 80156ce:	6078      	str	r0, [r7, #4]
 80156d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80156d2:	2300      	movs	r3, #0
 80156d4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80156d6:	2300      	movs	r3, #0
 80156d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80156de:	683b      	ldr	r3, [r7, #0]
 80156e0:	785b      	ldrb	r3, [r3, #1]
 80156e2:	2b01      	cmp	r3, #1
 80156e4:	d14a      	bne.n	801577c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80156e6:	683b      	ldr	r3, [r7, #0]
 80156e8:	781b      	ldrb	r3, [r3, #0]
 80156ea:	015a      	lsls	r2, r3, #5
 80156ec:	693b      	ldr	r3, [r7, #16]
 80156ee:	4413      	add	r3, r2
 80156f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156f4:	681b      	ldr	r3, [r3, #0]
 80156f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80156fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80156fe:	f040 8086 	bne.w	801580e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8015702:	683b      	ldr	r3, [r7, #0]
 8015704:	781b      	ldrb	r3, [r3, #0]
 8015706:	015a      	lsls	r2, r3, #5
 8015708:	693b      	ldr	r3, [r7, #16]
 801570a:	4413      	add	r3, r2
 801570c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015710:	681b      	ldr	r3, [r3, #0]
 8015712:	683a      	ldr	r2, [r7, #0]
 8015714:	7812      	ldrb	r2, [r2, #0]
 8015716:	0151      	lsls	r1, r2, #5
 8015718:	693a      	ldr	r2, [r7, #16]
 801571a:	440a      	add	r2, r1
 801571c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015720:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015724:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8015726:	683b      	ldr	r3, [r7, #0]
 8015728:	781b      	ldrb	r3, [r3, #0]
 801572a:	015a      	lsls	r2, r3, #5
 801572c:	693b      	ldr	r3, [r7, #16]
 801572e:	4413      	add	r3, r2
 8015730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015734:	681b      	ldr	r3, [r3, #0]
 8015736:	683a      	ldr	r2, [r7, #0]
 8015738:	7812      	ldrb	r2, [r2, #0]
 801573a:	0151      	lsls	r1, r2, #5
 801573c:	693a      	ldr	r2, [r7, #16]
 801573e:	440a      	add	r2, r1
 8015740:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015744:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015748:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801574a:	68fb      	ldr	r3, [r7, #12]
 801574c:	3301      	adds	r3, #1
 801574e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015750:	68fb      	ldr	r3, [r7, #12]
 8015752:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015756:	4293      	cmp	r3, r2
 8015758:	d902      	bls.n	8015760 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801575a:	2301      	movs	r3, #1
 801575c:	75fb      	strb	r3, [r7, #23]
          break;
 801575e:	e056      	b.n	801580e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8015760:	683b      	ldr	r3, [r7, #0]
 8015762:	781b      	ldrb	r3, [r3, #0]
 8015764:	015a      	lsls	r2, r3, #5
 8015766:	693b      	ldr	r3, [r7, #16]
 8015768:	4413      	add	r3, r2
 801576a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801576e:	681b      	ldr	r3, [r3, #0]
 8015770:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015774:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015778:	d0e7      	beq.n	801574a <USB_EPStopXfer+0x82>
 801577a:	e048      	b.n	801580e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801577c:	683b      	ldr	r3, [r7, #0]
 801577e:	781b      	ldrb	r3, [r3, #0]
 8015780:	015a      	lsls	r2, r3, #5
 8015782:	693b      	ldr	r3, [r7, #16]
 8015784:	4413      	add	r3, r2
 8015786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801578a:	681b      	ldr	r3, [r3, #0]
 801578c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015790:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015794:	d13b      	bne.n	801580e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8015796:	683b      	ldr	r3, [r7, #0]
 8015798:	781b      	ldrb	r3, [r3, #0]
 801579a:	015a      	lsls	r2, r3, #5
 801579c:	693b      	ldr	r3, [r7, #16]
 801579e:	4413      	add	r3, r2
 80157a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157a4:	681b      	ldr	r3, [r3, #0]
 80157a6:	683a      	ldr	r2, [r7, #0]
 80157a8:	7812      	ldrb	r2, [r2, #0]
 80157aa:	0151      	lsls	r1, r2, #5
 80157ac:	693a      	ldr	r2, [r7, #16]
 80157ae:	440a      	add	r2, r1
 80157b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80157b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80157b8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80157ba:	683b      	ldr	r3, [r7, #0]
 80157bc:	781b      	ldrb	r3, [r3, #0]
 80157be:	015a      	lsls	r2, r3, #5
 80157c0:	693b      	ldr	r3, [r7, #16]
 80157c2:	4413      	add	r3, r2
 80157c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157c8:	681b      	ldr	r3, [r3, #0]
 80157ca:	683a      	ldr	r2, [r7, #0]
 80157cc:	7812      	ldrb	r2, [r2, #0]
 80157ce:	0151      	lsls	r1, r2, #5
 80157d0:	693a      	ldr	r2, [r7, #16]
 80157d2:	440a      	add	r2, r1
 80157d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80157d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80157dc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	3301      	adds	r3, #1
 80157e2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80157e4:	68fb      	ldr	r3, [r7, #12]
 80157e6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80157ea:	4293      	cmp	r3, r2
 80157ec:	d902      	bls.n	80157f4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80157ee:	2301      	movs	r3, #1
 80157f0:	75fb      	strb	r3, [r7, #23]
          break;
 80157f2:	e00c      	b.n	801580e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80157f4:	683b      	ldr	r3, [r7, #0]
 80157f6:	781b      	ldrb	r3, [r3, #0]
 80157f8:	015a      	lsls	r2, r3, #5
 80157fa:	693b      	ldr	r3, [r7, #16]
 80157fc:	4413      	add	r3, r2
 80157fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015808:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801580c:	d0e7      	beq.n	80157de <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801580e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015810:	4618      	mov	r0, r3
 8015812:	371c      	adds	r7, #28
 8015814:	46bd      	mov	sp, r7
 8015816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801581a:	4770      	bx	lr

0801581c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801581c:	b480      	push	{r7}
 801581e:	b089      	sub	sp, #36	@ 0x24
 8015820:	af00      	add	r7, sp, #0
 8015822:	60f8      	str	r0, [r7, #12]
 8015824:	60b9      	str	r1, [r7, #8]
 8015826:	4611      	mov	r1, r2
 8015828:	461a      	mov	r2, r3
 801582a:	460b      	mov	r3, r1
 801582c:	71fb      	strb	r3, [r7, #7]
 801582e:	4613      	mov	r3, r2
 8015830:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015832:	68fb      	ldr	r3, [r7, #12]
 8015834:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8015836:	68bb      	ldr	r3, [r7, #8]
 8015838:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801583a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801583e:	2b00      	cmp	r3, #0
 8015840:	d123      	bne.n	801588a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8015842:	88bb      	ldrh	r3, [r7, #4]
 8015844:	3303      	adds	r3, #3
 8015846:	089b      	lsrs	r3, r3, #2
 8015848:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801584a:	2300      	movs	r3, #0
 801584c:	61bb      	str	r3, [r7, #24]
 801584e:	e018      	b.n	8015882 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8015850:	79fb      	ldrb	r3, [r7, #7]
 8015852:	031a      	lsls	r2, r3, #12
 8015854:	697b      	ldr	r3, [r7, #20]
 8015856:	4413      	add	r3, r2
 8015858:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801585c:	461a      	mov	r2, r3
 801585e:	69fb      	ldr	r3, [r7, #28]
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	6013      	str	r3, [r2, #0]
      pSrc++;
 8015864:	69fb      	ldr	r3, [r7, #28]
 8015866:	3301      	adds	r3, #1
 8015868:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801586a:	69fb      	ldr	r3, [r7, #28]
 801586c:	3301      	adds	r3, #1
 801586e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015870:	69fb      	ldr	r3, [r7, #28]
 8015872:	3301      	adds	r3, #1
 8015874:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015876:	69fb      	ldr	r3, [r7, #28]
 8015878:	3301      	adds	r3, #1
 801587a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801587c:	69bb      	ldr	r3, [r7, #24]
 801587e:	3301      	adds	r3, #1
 8015880:	61bb      	str	r3, [r7, #24]
 8015882:	69ba      	ldr	r2, [r7, #24]
 8015884:	693b      	ldr	r3, [r7, #16]
 8015886:	429a      	cmp	r2, r3
 8015888:	d3e2      	bcc.n	8015850 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801588a:	2300      	movs	r3, #0
}
 801588c:	4618      	mov	r0, r3
 801588e:	3724      	adds	r7, #36	@ 0x24
 8015890:	46bd      	mov	sp, r7
 8015892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015896:	4770      	bx	lr

08015898 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015898:	b480      	push	{r7}
 801589a:	b08b      	sub	sp, #44	@ 0x2c
 801589c:	af00      	add	r7, sp, #0
 801589e:	60f8      	str	r0, [r7, #12]
 80158a0:	60b9      	str	r1, [r7, #8]
 80158a2:	4613      	mov	r3, r2
 80158a4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80158aa:	68bb      	ldr	r3, [r7, #8]
 80158ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80158ae:	88fb      	ldrh	r3, [r7, #6]
 80158b0:	089b      	lsrs	r3, r3, #2
 80158b2:	b29b      	uxth	r3, r3
 80158b4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80158b6:	88fb      	ldrh	r3, [r7, #6]
 80158b8:	f003 0303 	and.w	r3, r3, #3
 80158bc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80158be:	2300      	movs	r3, #0
 80158c0:	623b      	str	r3, [r7, #32]
 80158c2:	e014      	b.n	80158ee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80158c4:	69bb      	ldr	r3, [r7, #24]
 80158c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80158ca:	681a      	ldr	r2, [r3, #0]
 80158cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ce:	601a      	str	r2, [r3, #0]
    pDest++;
 80158d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158d2:	3301      	adds	r3, #1
 80158d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158d8:	3301      	adds	r3, #1
 80158da:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158de:	3301      	adds	r3, #1
 80158e0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158e4:	3301      	adds	r3, #1
 80158e6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80158e8:	6a3b      	ldr	r3, [r7, #32]
 80158ea:	3301      	adds	r3, #1
 80158ec:	623b      	str	r3, [r7, #32]
 80158ee:	6a3a      	ldr	r2, [r7, #32]
 80158f0:	697b      	ldr	r3, [r7, #20]
 80158f2:	429a      	cmp	r2, r3
 80158f4:	d3e6      	bcc.n	80158c4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80158f6:	8bfb      	ldrh	r3, [r7, #30]
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	d01e      	beq.n	801593a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80158fc:	2300      	movs	r3, #0
 80158fe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8015900:	69bb      	ldr	r3, [r7, #24]
 8015902:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015906:	461a      	mov	r2, r3
 8015908:	f107 0310 	add.w	r3, r7, #16
 801590c:	6812      	ldr	r2, [r2, #0]
 801590e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8015910:	693a      	ldr	r2, [r7, #16]
 8015912:	6a3b      	ldr	r3, [r7, #32]
 8015914:	b2db      	uxtb	r3, r3
 8015916:	00db      	lsls	r3, r3, #3
 8015918:	fa22 f303 	lsr.w	r3, r2, r3
 801591c:	b2da      	uxtb	r2, r3
 801591e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015920:	701a      	strb	r2, [r3, #0]
      i++;
 8015922:	6a3b      	ldr	r3, [r7, #32]
 8015924:	3301      	adds	r3, #1
 8015926:	623b      	str	r3, [r7, #32]
      pDest++;
 8015928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801592a:	3301      	adds	r3, #1
 801592c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801592e:	8bfb      	ldrh	r3, [r7, #30]
 8015930:	3b01      	subs	r3, #1
 8015932:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8015934:	8bfb      	ldrh	r3, [r7, #30]
 8015936:	2b00      	cmp	r3, #0
 8015938:	d1ea      	bne.n	8015910 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801593a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801593c:	4618      	mov	r0, r3
 801593e:	372c      	adds	r7, #44	@ 0x2c
 8015940:	46bd      	mov	sp, r7
 8015942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015946:	4770      	bx	lr

08015948 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015948:	b480      	push	{r7}
 801594a:	b085      	sub	sp, #20
 801594c:	af00      	add	r7, sp, #0
 801594e:	6078      	str	r0, [r7, #4]
 8015950:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015956:	683b      	ldr	r3, [r7, #0]
 8015958:	781b      	ldrb	r3, [r3, #0]
 801595a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801595c:	683b      	ldr	r3, [r7, #0]
 801595e:	785b      	ldrb	r3, [r3, #1]
 8015960:	2b01      	cmp	r3, #1
 8015962:	d12c      	bne.n	80159be <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8015964:	68bb      	ldr	r3, [r7, #8]
 8015966:	015a      	lsls	r2, r3, #5
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	4413      	add	r3, r2
 801596c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015970:	681b      	ldr	r3, [r3, #0]
 8015972:	2b00      	cmp	r3, #0
 8015974:	db12      	blt.n	801599c <USB_EPSetStall+0x54>
 8015976:	68bb      	ldr	r3, [r7, #8]
 8015978:	2b00      	cmp	r3, #0
 801597a:	d00f      	beq.n	801599c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801597c:	68bb      	ldr	r3, [r7, #8]
 801597e:	015a      	lsls	r2, r3, #5
 8015980:	68fb      	ldr	r3, [r7, #12]
 8015982:	4413      	add	r3, r2
 8015984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	68ba      	ldr	r2, [r7, #8]
 801598c:	0151      	lsls	r1, r2, #5
 801598e:	68fa      	ldr	r2, [r7, #12]
 8015990:	440a      	add	r2, r1
 8015992:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015996:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801599a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801599c:	68bb      	ldr	r3, [r7, #8]
 801599e:	015a      	lsls	r2, r3, #5
 80159a0:	68fb      	ldr	r3, [r7, #12]
 80159a2:	4413      	add	r3, r2
 80159a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	68ba      	ldr	r2, [r7, #8]
 80159ac:	0151      	lsls	r1, r2, #5
 80159ae:	68fa      	ldr	r2, [r7, #12]
 80159b0:	440a      	add	r2, r1
 80159b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80159b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80159ba:	6013      	str	r3, [r2, #0]
 80159bc:	e02b      	b.n	8015a16 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80159be:	68bb      	ldr	r3, [r7, #8]
 80159c0:	015a      	lsls	r2, r3, #5
 80159c2:	68fb      	ldr	r3, [r7, #12]
 80159c4:	4413      	add	r3, r2
 80159c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159ca:	681b      	ldr	r3, [r3, #0]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	db12      	blt.n	80159f6 <USB_EPSetStall+0xae>
 80159d0:	68bb      	ldr	r3, [r7, #8]
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d00f      	beq.n	80159f6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80159d6:	68bb      	ldr	r3, [r7, #8]
 80159d8:	015a      	lsls	r2, r3, #5
 80159da:	68fb      	ldr	r3, [r7, #12]
 80159dc:	4413      	add	r3, r2
 80159de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159e2:	681b      	ldr	r3, [r3, #0]
 80159e4:	68ba      	ldr	r2, [r7, #8]
 80159e6:	0151      	lsls	r1, r2, #5
 80159e8:	68fa      	ldr	r2, [r7, #12]
 80159ea:	440a      	add	r2, r1
 80159ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80159f0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80159f4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80159f6:	68bb      	ldr	r3, [r7, #8]
 80159f8:	015a      	lsls	r2, r3, #5
 80159fa:	68fb      	ldr	r3, [r7, #12]
 80159fc:	4413      	add	r3, r2
 80159fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a02:	681b      	ldr	r3, [r3, #0]
 8015a04:	68ba      	ldr	r2, [r7, #8]
 8015a06:	0151      	lsls	r1, r2, #5
 8015a08:	68fa      	ldr	r2, [r7, #12]
 8015a0a:	440a      	add	r2, r1
 8015a0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015a10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015a14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015a16:	2300      	movs	r3, #0
}
 8015a18:	4618      	mov	r0, r3
 8015a1a:	3714      	adds	r7, #20
 8015a1c:	46bd      	mov	sp, r7
 8015a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a22:	4770      	bx	lr

08015a24 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015a24:	b480      	push	{r7}
 8015a26:	b085      	sub	sp, #20
 8015a28:	af00      	add	r7, sp, #0
 8015a2a:	6078      	str	r0, [r7, #4]
 8015a2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a2e:	687b      	ldr	r3, [r7, #4]
 8015a30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015a32:	683b      	ldr	r3, [r7, #0]
 8015a34:	781b      	ldrb	r3, [r3, #0]
 8015a36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015a38:	683b      	ldr	r3, [r7, #0]
 8015a3a:	785b      	ldrb	r3, [r3, #1]
 8015a3c:	2b01      	cmp	r3, #1
 8015a3e:	d128      	bne.n	8015a92 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8015a40:	68bb      	ldr	r3, [r7, #8]
 8015a42:	015a      	lsls	r2, r3, #5
 8015a44:	68fb      	ldr	r3, [r7, #12]
 8015a46:	4413      	add	r3, r2
 8015a48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a4c:	681b      	ldr	r3, [r3, #0]
 8015a4e:	68ba      	ldr	r2, [r7, #8]
 8015a50:	0151      	lsls	r1, r2, #5
 8015a52:	68fa      	ldr	r2, [r7, #12]
 8015a54:	440a      	add	r2, r1
 8015a56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015a5e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015a60:	683b      	ldr	r3, [r7, #0]
 8015a62:	791b      	ldrb	r3, [r3, #4]
 8015a64:	2b03      	cmp	r3, #3
 8015a66:	d003      	beq.n	8015a70 <USB_EPClearStall+0x4c>
 8015a68:	683b      	ldr	r3, [r7, #0]
 8015a6a:	791b      	ldrb	r3, [r3, #4]
 8015a6c:	2b02      	cmp	r3, #2
 8015a6e:	d138      	bne.n	8015ae2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015a70:	68bb      	ldr	r3, [r7, #8]
 8015a72:	015a      	lsls	r2, r3, #5
 8015a74:	68fb      	ldr	r3, [r7, #12]
 8015a76:	4413      	add	r3, r2
 8015a78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	68ba      	ldr	r2, [r7, #8]
 8015a80:	0151      	lsls	r1, r2, #5
 8015a82:	68fa      	ldr	r2, [r7, #12]
 8015a84:	440a      	add	r2, r1
 8015a86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015a8e:	6013      	str	r3, [r2, #0]
 8015a90:	e027      	b.n	8015ae2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8015a92:	68bb      	ldr	r3, [r7, #8]
 8015a94:	015a      	lsls	r2, r3, #5
 8015a96:	68fb      	ldr	r3, [r7, #12]
 8015a98:	4413      	add	r3, r2
 8015a9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a9e:	681b      	ldr	r3, [r3, #0]
 8015aa0:	68ba      	ldr	r2, [r7, #8]
 8015aa2:	0151      	lsls	r1, r2, #5
 8015aa4:	68fa      	ldr	r2, [r7, #12]
 8015aa6:	440a      	add	r2, r1
 8015aa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015aac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015ab0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015ab2:	683b      	ldr	r3, [r7, #0]
 8015ab4:	791b      	ldrb	r3, [r3, #4]
 8015ab6:	2b03      	cmp	r3, #3
 8015ab8:	d003      	beq.n	8015ac2 <USB_EPClearStall+0x9e>
 8015aba:	683b      	ldr	r3, [r7, #0]
 8015abc:	791b      	ldrb	r3, [r3, #4]
 8015abe:	2b02      	cmp	r3, #2
 8015ac0:	d10f      	bne.n	8015ae2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015ac2:	68bb      	ldr	r3, [r7, #8]
 8015ac4:	015a      	lsls	r2, r3, #5
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	4413      	add	r3, r2
 8015aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ace:	681b      	ldr	r3, [r3, #0]
 8015ad0:	68ba      	ldr	r2, [r7, #8]
 8015ad2:	0151      	lsls	r1, r2, #5
 8015ad4:	68fa      	ldr	r2, [r7, #12]
 8015ad6:	440a      	add	r2, r1
 8015ad8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015adc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015ae0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015ae2:	2300      	movs	r3, #0
}
 8015ae4:	4618      	mov	r0, r3
 8015ae6:	3714      	adds	r7, #20
 8015ae8:	46bd      	mov	sp, r7
 8015aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aee:	4770      	bx	lr

08015af0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015af0:	b480      	push	{r7}
 8015af2:	b085      	sub	sp, #20
 8015af4:	af00      	add	r7, sp, #0
 8015af6:	6078      	str	r0, [r7, #4]
 8015af8:	460b      	mov	r3, r1
 8015afa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b06:	681b      	ldr	r3, [r3, #0]
 8015b08:	68fa      	ldr	r2, [r7, #12]
 8015b0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b0e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015b12:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015b14:	68fb      	ldr	r3, [r7, #12]
 8015b16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b1a:	681a      	ldr	r2, [r3, #0]
 8015b1c:	78fb      	ldrb	r3, [r7, #3]
 8015b1e:	011b      	lsls	r3, r3, #4
 8015b20:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015b24:	68f9      	ldr	r1, [r7, #12]
 8015b26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015b2a:	4313      	orrs	r3, r2
 8015b2c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8015b2e:	2300      	movs	r3, #0
}
 8015b30:	4618      	mov	r0, r3
 8015b32:	3714      	adds	r7, #20
 8015b34:	46bd      	mov	sp, r7
 8015b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3a:	4770      	bx	lr

08015b3c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b3c:	b480      	push	{r7}
 8015b3e:	b085      	sub	sp, #20
 8015b40:	af00      	add	r7, sp, #0
 8015b42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b48:	68fb      	ldr	r3, [r7, #12]
 8015b4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	68fa      	ldr	r2, [r7, #12]
 8015b52:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b56:	f023 0303 	bic.w	r3, r3, #3
 8015b5a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015b5c:	68fb      	ldr	r3, [r7, #12]
 8015b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b62:	685b      	ldr	r3, [r3, #4]
 8015b64:	68fa      	ldr	r2, [r7, #12]
 8015b66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b6a:	f023 0302 	bic.w	r3, r3, #2
 8015b6e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015b70:	2300      	movs	r3, #0
}
 8015b72:	4618      	mov	r0, r3
 8015b74:	3714      	adds	r7, #20
 8015b76:	46bd      	mov	sp, r7
 8015b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b7c:	4770      	bx	lr

08015b7e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b7e:	b480      	push	{r7}
 8015b80:	b085      	sub	sp, #20
 8015b82:	af00      	add	r7, sp, #0
 8015b84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b8a:	68fb      	ldr	r3, [r7, #12]
 8015b8c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b90:	681b      	ldr	r3, [r3, #0]
 8015b92:	68fa      	ldr	r2, [r7, #12]
 8015b94:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b98:	f023 0303 	bic.w	r3, r3, #3
 8015b9c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015b9e:	68fb      	ldr	r3, [r7, #12]
 8015ba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ba4:	685b      	ldr	r3, [r3, #4]
 8015ba6:	68fa      	ldr	r2, [r7, #12]
 8015ba8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015bac:	f043 0302 	orr.w	r3, r3, #2
 8015bb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015bb2:	2300      	movs	r3, #0
}
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	3714      	adds	r7, #20
 8015bb8:	46bd      	mov	sp, r7
 8015bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bbe:	4770      	bx	lr

08015bc0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015bc0:	b480      	push	{r7}
 8015bc2:	b085      	sub	sp, #20
 8015bc4:	af00      	add	r7, sp, #0
 8015bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015bc8:	687b      	ldr	r3, [r7, #4]
 8015bca:	695b      	ldr	r3, [r3, #20]
 8015bcc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	699b      	ldr	r3, [r3, #24]
 8015bd2:	68fa      	ldr	r2, [r7, #12]
 8015bd4:	4013      	ands	r3, r2
 8015bd6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015bd8:	68fb      	ldr	r3, [r7, #12]
}
 8015bda:	4618      	mov	r0, r3
 8015bdc:	3714      	adds	r7, #20
 8015bde:	46bd      	mov	sp, r7
 8015be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015be4:	4770      	bx	lr

08015be6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015be6:	b480      	push	{r7}
 8015be8:	b085      	sub	sp, #20
 8015bea:	af00      	add	r7, sp, #0
 8015bec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015bf2:	68fb      	ldr	r3, [r7, #12]
 8015bf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bf8:	699b      	ldr	r3, [r3, #24]
 8015bfa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015bfc:	68fb      	ldr	r3, [r7, #12]
 8015bfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c02:	69db      	ldr	r3, [r3, #28]
 8015c04:	68ba      	ldr	r2, [r7, #8]
 8015c06:	4013      	ands	r3, r2
 8015c08:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015c0a:	68bb      	ldr	r3, [r7, #8]
 8015c0c:	0c1b      	lsrs	r3, r3, #16
}
 8015c0e:	4618      	mov	r0, r3
 8015c10:	3714      	adds	r7, #20
 8015c12:	46bd      	mov	sp, r7
 8015c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c18:	4770      	bx	lr

08015c1a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c1a:	b480      	push	{r7}
 8015c1c:	b085      	sub	sp, #20
 8015c1e:	af00      	add	r7, sp, #0
 8015c20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c2c:	699b      	ldr	r3, [r3, #24]
 8015c2e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015c30:	68fb      	ldr	r3, [r7, #12]
 8015c32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c36:	69db      	ldr	r3, [r3, #28]
 8015c38:	68ba      	ldr	r2, [r7, #8]
 8015c3a:	4013      	ands	r3, r2
 8015c3c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8015c3e:	68bb      	ldr	r3, [r7, #8]
 8015c40:	b29b      	uxth	r3, r3
}
 8015c42:	4618      	mov	r0, r3
 8015c44:	3714      	adds	r7, #20
 8015c46:	46bd      	mov	sp, r7
 8015c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c4c:	4770      	bx	lr

08015c4e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c4e:	b480      	push	{r7}
 8015c50:	b085      	sub	sp, #20
 8015c52:	af00      	add	r7, sp, #0
 8015c54:	6078      	str	r0, [r7, #4]
 8015c56:	460b      	mov	r3, r1
 8015c58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015c5e:	78fb      	ldrb	r3, [r7, #3]
 8015c60:	015a      	lsls	r2, r3, #5
 8015c62:	68fb      	ldr	r3, [r7, #12]
 8015c64:	4413      	add	r3, r2
 8015c66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015c6a:	689b      	ldr	r3, [r3, #8]
 8015c6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015c6e:	68fb      	ldr	r3, [r7, #12]
 8015c70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c74:	695b      	ldr	r3, [r3, #20]
 8015c76:	68ba      	ldr	r2, [r7, #8]
 8015c78:	4013      	ands	r3, r2
 8015c7a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015c7c:	68bb      	ldr	r3, [r7, #8]
}
 8015c7e:	4618      	mov	r0, r3
 8015c80:	3714      	adds	r7, #20
 8015c82:	46bd      	mov	sp, r7
 8015c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c88:	4770      	bx	lr

08015c8a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c8a:	b480      	push	{r7}
 8015c8c:	b087      	sub	sp, #28
 8015c8e:	af00      	add	r7, sp, #0
 8015c90:	6078      	str	r0, [r7, #4]
 8015c92:	460b      	mov	r3, r1
 8015c94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015c9a:	697b      	ldr	r3, [r7, #20]
 8015c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ca0:	691b      	ldr	r3, [r3, #16]
 8015ca2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015ca4:	697b      	ldr	r3, [r7, #20]
 8015ca6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015cac:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015cae:	78fb      	ldrb	r3, [r7, #3]
 8015cb0:	f003 030f 	and.w	r3, r3, #15
 8015cb4:	68fa      	ldr	r2, [r7, #12]
 8015cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8015cba:	01db      	lsls	r3, r3, #7
 8015cbc:	b2db      	uxtb	r3, r3
 8015cbe:	693a      	ldr	r2, [r7, #16]
 8015cc0:	4313      	orrs	r3, r2
 8015cc2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015cc4:	78fb      	ldrb	r3, [r7, #3]
 8015cc6:	015a      	lsls	r2, r3, #5
 8015cc8:	697b      	ldr	r3, [r7, #20]
 8015cca:	4413      	add	r3, r2
 8015ccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015cd0:	689b      	ldr	r3, [r3, #8]
 8015cd2:	693a      	ldr	r2, [r7, #16]
 8015cd4:	4013      	ands	r3, r2
 8015cd6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015cd8:	68bb      	ldr	r3, [r7, #8]
}
 8015cda:	4618      	mov	r0, r3
 8015cdc:	371c      	adds	r7, #28
 8015cde:	46bd      	mov	sp, r7
 8015ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ce4:	4770      	bx	lr

08015ce6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015ce6:	b480      	push	{r7}
 8015ce8:	b083      	sub	sp, #12
 8015cea:	af00      	add	r7, sp, #0
 8015cec:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	695b      	ldr	r3, [r3, #20]
 8015cf2:	f003 0301 	and.w	r3, r3, #1
}
 8015cf6:	4618      	mov	r0, r3
 8015cf8:	370c      	adds	r7, #12
 8015cfa:	46bd      	mov	sp, r7
 8015cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d00:	4770      	bx	lr
	...

08015d04 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015d04:	b480      	push	{r7}
 8015d06:	b085      	sub	sp, #20
 8015d08:	af00      	add	r7, sp, #0
 8015d0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015d10:	68fb      	ldr	r3, [r7, #12]
 8015d12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d16:	681a      	ldr	r2, [r3, #0]
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d1e:	4619      	mov	r1, r3
 8015d20:	4b09      	ldr	r3, [pc, #36]	@ (8015d48 <USB_ActivateSetup+0x44>)
 8015d22:	4013      	ands	r3, r2
 8015d24:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d2c:	685b      	ldr	r3, [r3, #4]
 8015d2e:	68fa      	ldr	r2, [r7, #12]
 8015d30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015d38:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015d3a:	2300      	movs	r3, #0
}
 8015d3c:	4618      	mov	r0, r3
 8015d3e:	3714      	adds	r7, #20
 8015d40:	46bd      	mov	sp, r7
 8015d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d46:	4770      	bx	lr
 8015d48:	fffff800 	.word	0xfffff800

08015d4c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015d4c:	b480      	push	{r7}
 8015d4e:	b087      	sub	sp, #28
 8015d50:	af00      	add	r7, sp, #0
 8015d52:	60f8      	str	r0, [r7, #12]
 8015d54:	460b      	mov	r3, r1
 8015d56:	607a      	str	r2, [r7, #4]
 8015d58:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015d5e:	68fb      	ldr	r3, [r7, #12]
 8015d60:	333c      	adds	r3, #60	@ 0x3c
 8015d62:	3304      	adds	r3, #4
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015d68:	693b      	ldr	r3, [r7, #16]
 8015d6a:	4a26      	ldr	r2, [pc, #152]	@ (8015e04 <USB_EP0_OutStart+0xb8>)
 8015d6c:	4293      	cmp	r3, r2
 8015d6e:	d90a      	bls.n	8015d86 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015d70:	697b      	ldr	r3, [r7, #20]
 8015d72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015d7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015d80:	d101      	bne.n	8015d86 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015d82:	2300      	movs	r3, #0
 8015d84:	e037      	b.n	8015df6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015d86:	697b      	ldr	r3, [r7, #20]
 8015d88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d8c:	461a      	mov	r2, r3
 8015d8e:	2300      	movs	r3, #0
 8015d90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015d92:	697b      	ldr	r3, [r7, #20]
 8015d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d98:	691b      	ldr	r3, [r3, #16]
 8015d9a:	697a      	ldr	r2, [r7, #20]
 8015d9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015da0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015da4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015da6:	697b      	ldr	r3, [r7, #20]
 8015da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dac:	691b      	ldr	r3, [r3, #16]
 8015dae:	697a      	ldr	r2, [r7, #20]
 8015db0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015db4:	f043 0318 	orr.w	r3, r3, #24
 8015db8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015dba:	697b      	ldr	r3, [r7, #20]
 8015dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dc0:	691b      	ldr	r3, [r3, #16]
 8015dc2:	697a      	ldr	r2, [r7, #20]
 8015dc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dc8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015dcc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015dce:	7afb      	ldrb	r3, [r7, #11]
 8015dd0:	2b01      	cmp	r3, #1
 8015dd2:	d10f      	bne.n	8015df4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015dd4:	697b      	ldr	r3, [r7, #20]
 8015dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dda:	461a      	mov	r2, r3
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015de0:	697b      	ldr	r3, [r7, #20]
 8015de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015de6:	681b      	ldr	r3, [r3, #0]
 8015de8:	697a      	ldr	r2, [r7, #20]
 8015dea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015df2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015df4:	2300      	movs	r3, #0
}
 8015df6:	4618      	mov	r0, r3
 8015df8:	371c      	adds	r7, #28
 8015dfa:	46bd      	mov	sp, r7
 8015dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e00:	4770      	bx	lr
 8015e02:	bf00      	nop
 8015e04:	4f54300a 	.word	0x4f54300a

08015e08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015e08:	b480      	push	{r7}
 8015e0a:	b085      	sub	sp, #20
 8015e0c:	af00      	add	r7, sp, #0
 8015e0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015e10:	2300      	movs	r3, #0
 8015e12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	3301      	adds	r3, #1
 8015e18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015e1a:	68fb      	ldr	r3, [r7, #12]
 8015e1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015e20:	d901      	bls.n	8015e26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015e22:	2303      	movs	r3, #3
 8015e24:	e01b      	b.n	8015e5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	691b      	ldr	r3, [r3, #16]
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	daf2      	bge.n	8015e14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015e2e:	2300      	movs	r3, #0
 8015e30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	691b      	ldr	r3, [r3, #16]
 8015e36:	f043 0201 	orr.w	r2, r3, #1
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015e3e:	68fb      	ldr	r3, [r7, #12]
 8015e40:	3301      	adds	r3, #1
 8015e42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015e44:	68fb      	ldr	r3, [r7, #12]
 8015e46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015e4a:	d901      	bls.n	8015e50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015e4c:	2303      	movs	r3, #3
 8015e4e:	e006      	b.n	8015e5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	691b      	ldr	r3, [r3, #16]
 8015e54:	f003 0301 	and.w	r3, r3, #1
 8015e58:	2b01      	cmp	r3, #1
 8015e5a:	d0f0      	beq.n	8015e3e <USB_CoreReset+0x36>

  return HAL_OK;
 8015e5c:	2300      	movs	r3, #0
}
 8015e5e:	4618      	mov	r0, r3
 8015e60:	3714      	adds	r7, #20
 8015e62:	46bd      	mov	sp, r7
 8015e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e68:	4770      	bx	lr
	...

08015e6c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015e6c:	b580      	push	{r7, lr}
 8015e6e:	b084      	sub	sp, #16
 8015e70:	af00      	add	r7, sp, #0
 8015e72:	6078      	str	r0, [r7, #4]
 8015e74:	460b      	mov	r3, r1
 8015e76:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015e78:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015e7c:	f002 fcfe 	bl	801887c <USBD_static_malloc>
 8015e80:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015e82:	68fb      	ldr	r3, [r7, #12]
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d109      	bne.n	8015e9c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	32b0      	adds	r2, #176	@ 0xb0
 8015e92:	2100      	movs	r1, #0
 8015e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015e98:	2302      	movs	r3, #2
 8015e9a:	e0d4      	b.n	8016046 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015e9c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015ea0:	2100      	movs	r1, #0
 8015ea2:	68f8      	ldr	r0, [r7, #12]
 8015ea4:	f002 fd86 	bl	80189b4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	32b0      	adds	r2, #176	@ 0xb0
 8015eb2:	68f9      	ldr	r1, [r7, #12]
 8015eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	32b0      	adds	r2, #176	@ 0xb0
 8015ec2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	7c1b      	ldrb	r3, [r3, #16]
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d138      	bne.n	8015f46 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015ed4:	4b5e      	ldr	r3, [pc, #376]	@ (8016050 <USBD_CDC_Init+0x1e4>)
 8015ed6:	7819      	ldrb	r1, [r3, #0]
 8015ed8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015edc:	2202      	movs	r2, #2
 8015ede:	6878      	ldr	r0, [r7, #4]
 8015ee0:	f002 fba9 	bl	8018636 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015ee4:	4b5a      	ldr	r3, [pc, #360]	@ (8016050 <USBD_CDC_Init+0x1e4>)
 8015ee6:	781b      	ldrb	r3, [r3, #0]
 8015ee8:	f003 020f 	and.w	r2, r3, #15
 8015eec:	6879      	ldr	r1, [r7, #4]
 8015eee:	4613      	mov	r3, r2
 8015ef0:	009b      	lsls	r3, r3, #2
 8015ef2:	4413      	add	r3, r2
 8015ef4:	009b      	lsls	r3, r3, #2
 8015ef6:	440b      	add	r3, r1
 8015ef8:	3324      	adds	r3, #36	@ 0x24
 8015efa:	2201      	movs	r2, #1
 8015efc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015efe:	4b55      	ldr	r3, [pc, #340]	@ (8016054 <USBD_CDC_Init+0x1e8>)
 8015f00:	7819      	ldrb	r1, [r3, #0]
 8015f02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015f06:	2202      	movs	r2, #2
 8015f08:	6878      	ldr	r0, [r7, #4]
 8015f0a:	f002 fb94 	bl	8018636 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015f0e:	4b51      	ldr	r3, [pc, #324]	@ (8016054 <USBD_CDC_Init+0x1e8>)
 8015f10:	781b      	ldrb	r3, [r3, #0]
 8015f12:	f003 020f 	and.w	r2, r3, #15
 8015f16:	6879      	ldr	r1, [r7, #4]
 8015f18:	4613      	mov	r3, r2
 8015f1a:	009b      	lsls	r3, r3, #2
 8015f1c:	4413      	add	r3, r2
 8015f1e:	009b      	lsls	r3, r3, #2
 8015f20:	440b      	add	r3, r1
 8015f22:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f26:	2201      	movs	r2, #1
 8015f28:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015f2a:	4b4b      	ldr	r3, [pc, #300]	@ (8016058 <USBD_CDC_Init+0x1ec>)
 8015f2c:	781b      	ldrb	r3, [r3, #0]
 8015f2e:	f003 020f 	and.w	r2, r3, #15
 8015f32:	6879      	ldr	r1, [r7, #4]
 8015f34:	4613      	mov	r3, r2
 8015f36:	009b      	lsls	r3, r3, #2
 8015f38:	4413      	add	r3, r2
 8015f3a:	009b      	lsls	r3, r3, #2
 8015f3c:	440b      	add	r3, r1
 8015f3e:	3326      	adds	r3, #38	@ 0x26
 8015f40:	2210      	movs	r2, #16
 8015f42:	801a      	strh	r2, [r3, #0]
 8015f44:	e035      	b.n	8015fb2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015f46:	4b42      	ldr	r3, [pc, #264]	@ (8016050 <USBD_CDC_Init+0x1e4>)
 8015f48:	7819      	ldrb	r1, [r3, #0]
 8015f4a:	2340      	movs	r3, #64	@ 0x40
 8015f4c:	2202      	movs	r2, #2
 8015f4e:	6878      	ldr	r0, [r7, #4]
 8015f50:	f002 fb71 	bl	8018636 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015f54:	4b3e      	ldr	r3, [pc, #248]	@ (8016050 <USBD_CDC_Init+0x1e4>)
 8015f56:	781b      	ldrb	r3, [r3, #0]
 8015f58:	f003 020f 	and.w	r2, r3, #15
 8015f5c:	6879      	ldr	r1, [r7, #4]
 8015f5e:	4613      	mov	r3, r2
 8015f60:	009b      	lsls	r3, r3, #2
 8015f62:	4413      	add	r3, r2
 8015f64:	009b      	lsls	r3, r3, #2
 8015f66:	440b      	add	r3, r1
 8015f68:	3324      	adds	r3, #36	@ 0x24
 8015f6a:	2201      	movs	r2, #1
 8015f6c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015f6e:	4b39      	ldr	r3, [pc, #228]	@ (8016054 <USBD_CDC_Init+0x1e8>)
 8015f70:	7819      	ldrb	r1, [r3, #0]
 8015f72:	2340      	movs	r3, #64	@ 0x40
 8015f74:	2202      	movs	r2, #2
 8015f76:	6878      	ldr	r0, [r7, #4]
 8015f78:	f002 fb5d 	bl	8018636 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015f7c:	4b35      	ldr	r3, [pc, #212]	@ (8016054 <USBD_CDC_Init+0x1e8>)
 8015f7e:	781b      	ldrb	r3, [r3, #0]
 8015f80:	f003 020f 	and.w	r2, r3, #15
 8015f84:	6879      	ldr	r1, [r7, #4]
 8015f86:	4613      	mov	r3, r2
 8015f88:	009b      	lsls	r3, r3, #2
 8015f8a:	4413      	add	r3, r2
 8015f8c:	009b      	lsls	r3, r3, #2
 8015f8e:	440b      	add	r3, r1
 8015f90:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f94:	2201      	movs	r2, #1
 8015f96:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015f98:	4b2f      	ldr	r3, [pc, #188]	@ (8016058 <USBD_CDC_Init+0x1ec>)
 8015f9a:	781b      	ldrb	r3, [r3, #0]
 8015f9c:	f003 020f 	and.w	r2, r3, #15
 8015fa0:	6879      	ldr	r1, [r7, #4]
 8015fa2:	4613      	mov	r3, r2
 8015fa4:	009b      	lsls	r3, r3, #2
 8015fa6:	4413      	add	r3, r2
 8015fa8:	009b      	lsls	r3, r3, #2
 8015faa:	440b      	add	r3, r1
 8015fac:	3326      	adds	r3, #38	@ 0x26
 8015fae:	2210      	movs	r2, #16
 8015fb0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015fb2:	4b29      	ldr	r3, [pc, #164]	@ (8016058 <USBD_CDC_Init+0x1ec>)
 8015fb4:	7819      	ldrb	r1, [r3, #0]
 8015fb6:	2308      	movs	r3, #8
 8015fb8:	2203      	movs	r2, #3
 8015fba:	6878      	ldr	r0, [r7, #4]
 8015fbc:	f002 fb3b 	bl	8018636 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015fc0:	4b25      	ldr	r3, [pc, #148]	@ (8016058 <USBD_CDC_Init+0x1ec>)
 8015fc2:	781b      	ldrb	r3, [r3, #0]
 8015fc4:	f003 020f 	and.w	r2, r3, #15
 8015fc8:	6879      	ldr	r1, [r7, #4]
 8015fca:	4613      	mov	r3, r2
 8015fcc:	009b      	lsls	r3, r3, #2
 8015fce:	4413      	add	r3, r2
 8015fd0:	009b      	lsls	r3, r3, #2
 8015fd2:	440b      	add	r3, r1
 8015fd4:	3324      	adds	r3, #36	@ 0x24
 8015fd6:	2201      	movs	r2, #1
 8015fd8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015fda:	68fb      	ldr	r3, [r7, #12]
 8015fdc:	2200      	movs	r2, #0
 8015fde:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015fe8:	687a      	ldr	r2, [r7, #4]
 8015fea:	33b0      	adds	r3, #176	@ 0xb0
 8015fec:	009b      	lsls	r3, r3, #2
 8015fee:	4413      	add	r3, r2
 8015ff0:	685b      	ldr	r3, [r3, #4]
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015ff6:	68fb      	ldr	r3, [r7, #12]
 8015ff8:	2200      	movs	r2, #0
 8015ffa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015ffe:	68fb      	ldr	r3, [r7, #12]
 8016000:	2200      	movs	r2, #0
 8016002:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 801600c:	2b00      	cmp	r3, #0
 801600e:	d101      	bne.n	8016014 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8016010:	2302      	movs	r3, #2
 8016012:	e018      	b.n	8016046 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	7c1b      	ldrb	r3, [r3, #16]
 8016018:	2b00      	cmp	r3, #0
 801601a:	d10a      	bne.n	8016032 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801601c:	4b0d      	ldr	r3, [pc, #52]	@ (8016054 <USBD_CDC_Init+0x1e8>)
 801601e:	7819      	ldrb	r1, [r3, #0]
 8016020:	68fb      	ldr	r3, [r7, #12]
 8016022:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016026:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801602a:	6878      	ldr	r0, [r7, #4]
 801602c:	f002 fbf2 	bl	8018814 <USBD_LL_PrepareReceive>
 8016030:	e008      	b.n	8016044 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016032:	4b08      	ldr	r3, [pc, #32]	@ (8016054 <USBD_CDC_Init+0x1e8>)
 8016034:	7819      	ldrb	r1, [r3, #0]
 8016036:	68fb      	ldr	r3, [r7, #12]
 8016038:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801603c:	2340      	movs	r3, #64	@ 0x40
 801603e:	6878      	ldr	r0, [r7, #4]
 8016040:	f002 fbe8 	bl	8018814 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016044:	2300      	movs	r3, #0
}
 8016046:	4618      	mov	r0, r3
 8016048:	3710      	adds	r7, #16
 801604a:	46bd      	mov	sp, r7
 801604c:	bd80      	pop	{r7, pc}
 801604e:	bf00      	nop
 8016050:	240000cf 	.word	0x240000cf
 8016054:	240000d0 	.word	0x240000d0
 8016058:	240000d1 	.word	0x240000d1

0801605c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801605c:	b580      	push	{r7, lr}
 801605e:	b082      	sub	sp, #8
 8016060:	af00      	add	r7, sp, #0
 8016062:	6078      	str	r0, [r7, #4]
 8016064:	460b      	mov	r3, r1
 8016066:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8016068:	4b3a      	ldr	r3, [pc, #232]	@ (8016154 <USBD_CDC_DeInit+0xf8>)
 801606a:	781b      	ldrb	r3, [r3, #0]
 801606c:	4619      	mov	r1, r3
 801606e:	6878      	ldr	r0, [r7, #4]
 8016070:	f002 fb07 	bl	8018682 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8016074:	4b37      	ldr	r3, [pc, #220]	@ (8016154 <USBD_CDC_DeInit+0xf8>)
 8016076:	781b      	ldrb	r3, [r3, #0]
 8016078:	f003 020f 	and.w	r2, r3, #15
 801607c:	6879      	ldr	r1, [r7, #4]
 801607e:	4613      	mov	r3, r2
 8016080:	009b      	lsls	r3, r3, #2
 8016082:	4413      	add	r3, r2
 8016084:	009b      	lsls	r3, r3, #2
 8016086:	440b      	add	r3, r1
 8016088:	3324      	adds	r3, #36	@ 0x24
 801608a:	2200      	movs	r2, #0
 801608c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801608e:	4b32      	ldr	r3, [pc, #200]	@ (8016158 <USBD_CDC_DeInit+0xfc>)
 8016090:	781b      	ldrb	r3, [r3, #0]
 8016092:	4619      	mov	r1, r3
 8016094:	6878      	ldr	r0, [r7, #4]
 8016096:	f002 faf4 	bl	8018682 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801609a:	4b2f      	ldr	r3, [pc, #188]	@ (8016158 <USBD_CDC_DeInit+0xfc>)
 801609c:	781b      	ldrb	r3, [r3, #0]
 801609e:	f003 020f 	and.w	r2, r3, #15
 80160a2:	6879      	ldr	r1, [r7, #4]
 80160a4:	4613      	mov	r3, r2
 80160a6:	009b      	lsls	r3, r3, #2
 80160a8:	4413      	add	r3, r2
 80160aa:	009b      	lsls	r3, r3, #2
 80160ac:	440b      	add	r3, r1
 80160ae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80160b2:	2200      	movs	r2, #0
 80160b4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80160b6:	4b29      	ldr	r3, [pc, #164]	@ (801615c <USBD_CDC_DeInit+0x100>)
 80160b8:	781b      	ldrb	r3, [r3, #0]
 80160ba:	4619      	mov	r1, r3
 80160bc:	6878      	ldr	r0, [r7, #4]
 80160be:	f002 fae0 	bl	8018682 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80160c2:	4b26      	ldr	r3, [pc, #152]	@ (801615c <USBD_CDC_DeInit+0x100>)
 80160c4:	781b      	ldrb	r3, [r3, #0]
 80160c6:	f003 020f 	and.w	r2, r3, #15
 80160ca:	6879      	ldr	r1, [r7, #4]
 80160cc:	4613      	mov	r3, r2
 80160ce:	009b      	lsls	r3, r3, #2
 80160d0:	4413      	add	r3, r2
 80160d2:	009b      	lsls	r3, r3, #2
 80160d4:	440b      	add	r3, r1
 80160d6:	3324      	adds	r3, #36	@ 0x24
 80160d8:	2200      	movs	r2, #0
 80160da:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80160dc:	4b1f      	ldr	r3, [pc, #124]	@ (801615c <USBD_CDC_DeInit+0x100>)
 80160de:	781b      	ldrb	r3, [r3, #0]
 80160e0:	f003 020f 	and.w	r2, r3, #15
 80160e4:	6879      	ldr	r1, [r7, #4]
 80160e6:	4613      	mov	r3, r2
 80160e8:	009b      	lsls	r3, r3, #2
 80160ea:	4413      	add	r3, r2
 80160ec:	009b      	lsls	r3, r3, #2
 80160ee:	440b      	add	r3, r1
 80160f0:	3326      	adds	r3, #38	@ 0x26
 80160f2:	2200      	movs	r2, #0
 80160f4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	32b0      	adds	r2, #176	@ 0xb0
 8016100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016104:	2b00      	cmp	r3, #0
 8016106:	d01f      	beq.n	8016148 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801610e:	687a      	ldr	r2, [r7, #4]
 8016110:	33b0      	adds	r3, #176	@ 0xb0
 8016112:	009b      	lsls	r3, r3, #2
 8016114:	4413      	add	r3, r2
 8016116:	685b      	ldr	r3, [r3, #4]
 8016118:	685b      	ldr	r3, [r3, #4]
 801611a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	32b0      	adds	r2, #176	@ 0xb0
 8016126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801612a:	4618      	mov	r0, r3
 801612c:	f002 fbb4 	bl	8018898 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	32b0      	adds	r2, #176	@ 0xb0
 801613a:	2100      	movs	r1, #0
 801613c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	2200      	movs	r2, #0
 8016144:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8016148:	2300      	movs	r3, #0
}
 801614a:	4618      	mov	r0, r3
 801614c:	3708      	adds	r7, #8
 801614e:	46bd      	mov	sp, r7
 8016150:	bd80      	pop	{r7, pc}
 8016152:	bf00      	nop
 8016154:	240000cf 	.word	0x240000cf
 8016158:	240000d0 	.word	0x240000d0
 801615c:	240000d1 	.word	0x240000d1

08016160 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8016160:	b580      	push	{r7, lr}
 8016162:	b086      	sub	sp, #24
 8016164:	af00      	add	r7, sp, #0
 8016166:	6078      	str	r0, [r7, #4]
 8016168:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	32b0      	adds	r2, #176	@ 0xb0
 8016174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016178:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801617a:	2300      	movs	r3, #0
 801617c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801617e:	2300      	movs	r3, #0
 8016180:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8016182:	2300      	movs	r3, #0
 8016184:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8016186:	693b      	ldr	r3, [r7, #16]
 8016188:	2b00      	cmp	r3, #0
 801618a:	d101      	bne.n	8016190 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801618c:	2303      	movs	r3, #3
 801618e:	e0bf      	b.n	8016310 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016190:	683b      	ldr	r3, [r7, #0]
 8016192:	781b      	ldrb	r3, [r3, #0]
 8016194:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016198:	2b00      	cmp	r3, #0
 801619a:	d050      	beq.n	801623e <USBD_CDC_Setup+0xde>
 801619c:	2b20      	cmp	r3, #32
 801619e:	f040 80af 	bne.w	8016300 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80161a2:	683b      	ldr	r3, [r7, #0]
 80161a4:	88db      	ldrh	r3, [r3, #6]
 80161a6:	2b00      	cmp	r3, #0
 80161a8:	d03a      	beq.n	8016220 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80161aa:	683b      	ldr	r3, [r7, #0]
 80161ac:	781b      	ldrb	r3, [r3, #0]
 80161ae:	b25b      	sxtb	r3, r3
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	da1b      	bge.n	80161ec <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80161ba:	687a      	ldr	r2, [r7, #4]
 80161bc:	33b0      	adds	r3, #176	@ 0xb0
 80161be:	009b      	lsls	r3, r3, #2
 80161c0:	4413      	add	r3, r2
 80161c2:	685b      	ldr	r3, [r3, #4]
 80161c4:	689b      	ldr	r3, [r3, #8]
 80161c6:	683a      	ldr	r2, [r7, #0]
 80161c8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80161ca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161cc:	683a      	ldr	r2, [r7, #0]
 80161ce:	88d2      	ldrh	r2, [r2, #6]
 80161d0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80161d2:	683b      	ldr	r3, [r7, #0]
 80161d4:	88db      	ldrh	r3, [r3, #6]
 80161d6:	2b07      	cmp	r3, #7
 80161d8:	bf28      	it	cs
 80161da:	2307      	movcs	r3, #7
 80161dc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80161de:	693b      	ldr	r3, [r7, #16]
 80161e0:	89fa      	ldrh	r2, [r7, #14]
 80161e2:	4619      	mov	r1, r3
 80161e4:	6878      	ldr	r0, [r7, #4]
 80161e6:	f001 fdbd 	bl	8017d64 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80161ea:	e090      	b.n	801630e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80161ec:	683b      	ldr	r3, [r7, #0]
 80161ee:	785a      	ldrb	r2, [r3, #1]
 80161f0:	693b      	ldr	r3, [r7, #16]
 80161f2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80161f6:	683b      	ldr	r3, [r7, #0]
 80161f8:	88db      	ldrh	r3, [r3, #6]
 80161fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80161fc:	d803      	bhi.n	8016206 <USBD_CDC_Setup+0xa6>
 80161fe:	683b      	ldr	r3, [r7, #0]
 8016200:	88db      	ldrh	r3, [r3, #6]
 8016202:	b2da      	uxtb	r2, r3
 8016204:	e000      	b.n	8016208 <USBD_CDC_Setup+0xa8>
 8016206:	2240      	movs	r2, #64	@ 0x40
 8016208:	693b      	ldr	r3, [r7, #16]
 801620a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801620e:	6939      	ldr	r1, [r7, #16]
 8016210:	693b      	ldr	r3, [r7, #16]
 8016212:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8016216:	461a      	mov	r2, r3
 8016218:	6878      	ldr	r0, [r7, #4]
 801621a:	f001 fdcf 	bl	8017dbc <USBD_CtlPrepareRx>
      break;
 801621e:	e076      	b.n	801630e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016226:	687a      	ldr	r2, [r7, #4]
 8016228:	33b0      	adds	r3, #176	@ 0xb0
 801622a:	009b      	lsls	r3, r3, #2
 801622c:	4413      	add	r3, r2
 801622e:	685b      	ldr	r3, [r3, #4]
 8016230:	689b      	ldr	r3, [r3, #8]
 8016232:	683a      	ldr	r2, [r7, #0]
 8016234:	7850      	ldrb	r0, [r2, #1]
 8016236:	2200      	movs	r2, #0
 8016238:	6839      	ldr	r1, [r7, #0]
 801623a:	4798      	blx	r3
      break;
 801623c:	e067      	b.n	801630e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801623e:	683b      	ldr	r3, [r7, #0]
 8016240:	785b      	ldrb	r3, [r3, #1]
 8016242:	2b0b      	cmp	r3, #11
 8016244:	d851      	bhi.n	80162ea <USBD_CDC_Setup+0x18a>
 8016246:	a201      	add	r2, pc, #4	@ (adr r2, 801624c <USBD_CDC_Setup+0xec>)
 8016248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801624c:	0801627d 	.word	0x0801627d
 8016250:	080162f9 	.word	0x080162f9
 8016254:	080162eb 	.word	0x080162eb
 8016258:	080162eb 	.word	0x080162eb
 801625c:	080162eb 	.word	0x080162eb
 8016260:	080162eb 	.word	0x080162eb
 8016264:	080162eb 	.word	0x080162eb
 8016268:	080162eb 	.word	0x080162eb
 801626c:	080162eb 	.word	0x080162eb
 8016270:	080162eb 	.word	0x080162eb
 8016274:	080162a7 	.word	0x080162a7
 8016278:	080162d1 	.word	0x080162d1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016282:	b2db      	uxtb	r3, r3
 8016284:	2b03      	cmp	r3, #3
 8016286:	d107      	bne.n	8016298 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8016288:	f107 030a 	add.w	r3, r7, #10
 801628c:	2202      	movs	r2, #2
 801628e:	4619      	mov	r1, r3
 8016290:	6878      	ldr	r0, [r7, #4]
 8016292:	f001 fd67 	bl	8017d64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016296:	e032      	b.n	80162fe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016298:	6839      	ldr	r1, [r7, #0]
 801629a:	6878      	ldr	r0, [r7, #4]
 801629c:	f001 fce5 	bl	8017c6a <USBD_CtlError>
            ret = USBD_FAIL;
 80162a0:	2303      	movs	r3, #3
 80162a2:	75fb      	strb	r3, [r7, #23]
          break;
 80162a4:	e02b      	b.n	80162fe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162ac:	b2db      	uxtb	r3, r3
 80162ae:	2b03      	cmp	r3, #3
 80162b0:	d107      	bne.n	80162c2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80162b2:	f107 030d 	add.w	r3, r7, #13
 80162b6:	2201      	movs	r2, #1
 80162b8:	4619      	mov	r1, r3
 80162ba:	6878      	ldr	r0, [r7, #4]
 80162bc:	f001 fd52 	bl	8017d64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80162c0:	e01d      	b.n	80162fe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80162c2:	6839      	ldr	r1, [r7, #0]
 80162c4:	6878      	ldr	r0, [r7, #4]
 80162c6:	f001 fcd0 	bl	8017c6a <USBD_CtlError>
            ret = USBD_FAIL;
 80162ca:	2303      	movs	r3, #3
 80162cc:	75fb      	strb	r3, [r7, #23]
          break;
 80162ce:	e016      	b.n	80162fe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162d6:	b2db      	uxtb	r3, r3
 80162d8:	2b03      	cmp	r3, #3
 80162da:	d00f      	beq.n	80162fc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80162dc:	6839      	ldr	r1, [r7, #0]
 80162de:	6878      	ldr	r0, [r7, #4]
 80162e0:	f001 fcc3 	bl	8017c6a <USBD_CtlError>
            ret = USBD_FAIL;
 80162e4:	2303      	movs	r3, #3
 80162e6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80162e8:	e008      	b.n	80162fc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80162ea:	6839      	ldr	r1, [r7, #0]
 80162ec:	6878      	ldr	r0, [r7, #4]
 80162ee:	f001 fcbc 	bl	8017c6a <USBD_CtlError>
          ret = USBD_FAIL;
 80162f2:	2303      	movs	r3, #3
 80162f4:	75fb      	strb	r3, [r7, #23]
          break;
 80162f6:	e002      	b.n	80162fe <USBD_CDC_Setup+0x19e>
          break;
 80162f8:	bf00      	nop
 80162fa:	e008      	b.n	801630e <USBD_CDC_Setup+0x1ae>
          break;
 80162fc:	bf00      	nop
      }
      break;
 80162fe:	e006      	b.n	801630e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8016300:	6839      	ldr	r1, [r7, #0]
 8016302:	6878      	ldr	r0, [r7, #4]
 8016304:	f001 fcb1 	bl	8017c6a <USBD_CtlError>
      ret = USBD_FAIL;
 8016308:	2303      	movs	r3, #3
 801630a:	75fb      	strb	r3, [r7, #23]
      break;
 801630c:	bf00      	nop
  }

  return (uint8_t)ret;
 801630e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016310:	4618      	mov	r0, r3
 8016312:	3718      	adds	r7, #24
 8016314:	46bd      	mov	sp, r7
 8016316:	bd80      	pop	{r7, pc}

08016318 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016318:	b580      	push	{r7, lr}
 801631a:	b084      	sub	sp, #16
 801631c:	af00      	add	r7, sp, #0
 801631e:	6078      	str	r0, [r7, #4]
 8016320:	460b      	mov	r3, r1
 8016322:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801632a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	32b0      	adds	r2, #176	@ 0xb0
 8016336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801633a:	2b00      	cmp	r3, #0
 801633c:	d101      	bne.n	8016342 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801633e:	2303      	movs	r3, #3
 8016340:	e065      	b.n	801640e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	32b0      	adds	r2, #176	@ 0xb0
 801634c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016350:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8016352:	78fb      	ldrb	r3, [r7, #3]
 8016354:	f003 020f 	and.w	r2, r3, #15
 8016358:	6879      	ldr	r1, [r7, #4]
 801635a:	4613      	mov	r3, r2
 801635c:	009b      	lsls	r3, r3, #2
 801635e:	4413      	add	r3, r2
 8016360:	009b      	lsls	r3, r3, #2
 8016362:	440b      	add	r3, r1
 8016364:	3318      	adds	r3, #24
 8016366:	681b      	ldr	r3, [r3, #0]
 8016368:	2b00      	cmp	r3, #0
 801636a:	d02f      	beq.n	80163cc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801636c:	78fb      	ldrb	r3, [r7, #3]
 801636e:	f003 020f 	and.w	r2, r3, #15
 8016372:	6879      	ldr	r1, [r7, #4]
 8016374:	4613      	mov	r3, r2
 8016376:	009b      	lsls	r3, r3, #2
 8016378:	4413      	add	r3, r2
 801637a:	009b      	lsls	r3, r3, #2
 801637c:	440b      	add	r3, r1
 801637e:	3318      	adds	r3, #24
 8016380:	681a      	ldr	r2, [r3, #0]
 8016382:	78fb      	ldrb	r3, [r7, #3]
 8016384:	f003 010f 	and.w	r1, r3, #15
 8016388:	68f8      	ldr	r0, [r7, #12]
 801638a:	460b      	mov	r3, r1
 801638c:	00db      	lsls	r3, r3, #3
 801638e:	440b      	add	r3, r1
 8016390:	009b      	lsls	r3, r3, #2
 8016392:	4403      	add	r3, r0
 8016394:	331c      	adds	r3, #28
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	fbb2 f1f3 	udiv	r1, r2, r3
 801639c:	fb01 f303 	mul.w	r3, r1, r3
 80163a0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	d112      	bne.n	80163cc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80163a6:	78fb      	ldrb	r3, [r7, #3]
 80163a8:	f003 020f 	and.w	r2, r3, #15
 80163ac:	6879      	ldr	r1, [r7, #4]
 80163ae:	4613      	mov	r3, r2
 80163b0:	009b      	lsls	r3, r3, #2
 80163b2:	4413      	add	r3, r2
 80163b4:	009b      	lsls	r3, r3, #2
 80163b6:	440b      	add	r3, r1
 80163b8:	3318      	adds	r3, #24
 80163ba:	2200      	movs	r2, #0
 80163bc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80163be:	78f9      	ldrb	r1, [r7, #3]
 80163c0:	2300      	movs	r3, #0
 80163c2:	2200      	movs	r2, #0
 80163c4:	6878      	ldr	r0, [r7, #4]
 80163c6:	f002 fa04 	bl	80187d2 <USBD_LL_Transmit>
 80163ca:	e01f      	b.n	801640c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80163cc:	68bb      	ldr	r3, [r7, #8]
 80163ce:	2200      	movs	r2, #0
 80163d0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163da:	687a      	ldr	r2, [r7, #4]
 80163dc:	33b0      	adds	r3, #176	@ 0xb0
 80163de:	009b      	lsls	r3, r3, #2
 80163e0:	4413      	add	r3, r2
 80163e2:	685b      	ldr	r3, [r3, #4]
 80163e4:	691b      	ldr	r3, [r3, #16]
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d010      	beq.n	801640c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163f0:	687a      	ldr	r2, [r7, #4]
 80163f2:	33b0      	adds	r3, #176	@ 0xb0
 80163f4:	009b      	lsls	r3, r3, #2
 80163f6:	4413      	add	r3, r2
 80163f8:	685b      	ldr	r3, [r3, #4]
 80163fa:	691b      	ldr	r3, [r3, #16]
 80163fc:	68ba      	ldr	r2, [r7, #8]
 80163fe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8016402:	68ba      	ldr	r2, [r7, #8]
 8016404:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8016408:	78fa      	ldrb	r2, [r7, #3]
 801640a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801640c:	2300      	movs	r3, #0
}
 801640e:	4618      	mov	r0, r3
 8016410:	3710      	adds	r7, #16
 8016412:	46bd      	mov	sp, r7
 8016414:	bd80      	pop	{r7, pc}

08016416 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016416:	b580      	push	{r7, lr}
 8016418:	b084      	sub	sp, #16
 801641a:	af00      	add	r7, sp, #0
 801641c:	6078      	str	r0, [r7, #4]
 801641e:	460b      	mov	r3, r1
 8016420:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	32b0      	adds	r2, #176	@ 0xb0
 801642c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016430:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	32b0      	adds	r2, #176	@ 0xb0
 801643c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016440:	2b00      	cmp	r3, #0
 8016442:	d101      	bne.n	8016448 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8016444:	2303      	movs	r3, #3
 8016446:	e01a      	b.n	801647e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8016448:	78fb      	ldrb	r3, [r7, #3]
 801644a:	4619      	mov	r1, r3
 801644c:	6878      	ldr	r0, [r7, #4]
 801644e:	f002 fa02 	bl	8018856 <USBD_LL_GetRxDataSize>
 8016452:	4602      	mov	r2, r0
 8016454:	68fb      	ldr	r3, [r7, #12]
 8016456:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016460:	687a      	ldr	r2, [r7, #4]
 8016462:	33b0      	adds	r3, #176	@ 0xb0
 8016464:	009b      	lsls	r3, r3, #2
 8016466:	4413      	add	r3, r2
 8016468:	685b      	ldr	r3, [r3, #4]
 801646a:	68db      	ldr	r3, [r3, #12]
 801646c:	68fa      	ldr	r2, [r7, #12]
 801646e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8016472:	68fa      	ldr	r2, [r7, #12]
 8016474:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8016478:	4611      	mov	r1, r2
 801647a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801647c:	2300      	movs	r3, #0
}
 801647e:	4618      	mov	r0, r3
 8016480:	3710      	adds	r7, #16
 8016482:	46bd      	mov	sp, r7
 8016484:	bd80      	pop	{r7, pc}

08016486 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8016486:	b580      	push	{r7, lr}
 8016488:	b084      	sub	sp, #16
 801648a:	af00      	add	r7, sp, #0
 801648c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	32b0      	adds	r2, #176	@ 0xb0
 8016498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801649c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801649e:	68fb      	ldr	r3, [r7, #12]
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d101      	bne.n	80164a8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80164a4:	2303      	movs	r3, #3
 80164a6:	e024      	b.n	80164f2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164ae:	687a      	ldr	r2, [r7, #4]
 80164b0:	33b0      	adds	r3, #176	@ 0xb0
 80164b2:	009b      	lsls	r3, r3, #2
 80164b4:	4413      	add	r3, r2
 80164b6:	685b      	ldr	r3, [r3, #4]
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d019      	beq.n	80164f0 <USBD_CDC_EP0_RxReady+0x6a>
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80164c2:	2bff      	cmp	r3, #255	@ 0xff
 80164c4:	d014      	beq.n	80164f0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164cc:	687a      	ldr	r2, [r7, #4]
 80164ce:	33b0      	adds	r3, #176	@ 0xb0
 80164d0:	009b      	lsls	r3, r3, #2
 80164d2:	4413      	add	r3, r2
 80164d4:	685b      	ldr	r3, [r3, #4]
 80164d6:	689b      	ldr	r3, [r3, #8]
 80164d8:	68fa      	ldr	r2, [r7, #12]
 80164da:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80164de:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80164e0:	68fa      	ldr	r2, [r7, #12]
 80164e2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	22ff      	movs	r2, #255	@ 0xff
 80164ec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80164f0:	2300      	movs	r3, #0
}
 80164f2:	4618      	mov	r0, r3
 80164f4:	3710      	adds	r7, #16
 80164f6:	46bd      	mov	sp, r7
 80164f8:	bd80      	pop	{r7, pc}
	...

080164fc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80164fc:	b580      	push	{r7, lr}
 80164fe:	b086      	sub	sp, #24
 8016500:	af00      	add	r7, sp, #0
 8016502:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016504:	2182      	movs	r1, #130	@ 0x82
 8016506:	4818      	ldr	r0, [pc, #96]	@ (8016568 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016508:	f000 fd4f 	bl	8016faa <USBD_GetEpDesc>
 801650c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801650e:	2101      	movs	r1, #1
 8016510:	4815      	ldr	r0, [pc, #84]	@ (8016568 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016512:	f000 fd4a 	bl	8016faa <USBD_GetEpDesc>
 8016516:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016518:	2181      	movs	r1, #129	@ 0x81
 801651a:	4813      	ldr	r0, [pc, #76]	@ (8016568 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801651c:	f000 fd45 	bl	8016faa <USBD_GetEpDesc>
 8016520:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8016522:	697b      	ldr	r3, [r7, #20]
 8016524:	2b00      	cmp	r3, #0
 8016526:	d002      	beq.n	801652e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016528:	697b      	ldr	r3, [r7, #20]
 801652a:	2210      	movs	r2, #16
 801652c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801652e:	693b      	ldr	r3, [r7, #16]
 8016530:	2b00      	cmp	r3, #0
 8016532:	d006      	beq.n	8016542 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016534:	693b      	ldr	r3, [r7, #16]
 8016536:	2200      	movs	r2, #0
 8016538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801653c:	711a      	strb	r2, [r3, #4]
 801653e:	2200      	movs	r2, #0
 8016540:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8016542:	68fb      	ldr	r3, [r7, #12]
 8016544:	2b00      	cmp	r3, #0
 8016546:	d006      	beq.n	8016556 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016548:	68fb      	ldr	r3, [r7, #12]
 801654a:	2200      	movs	r2, #0
 801654c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016550:	711a      	strb	r2, [r3, #4]
 8016552:	2200      	movs	r2, #0
 8016554:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	2243      	movs	r2, #67	@ 0x43
 801655a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801655c:	4b02      	ldr	r3, [pc, #8]	@ (8016568 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801655e:	4618      	mov	r0, r3
 8016560:	3718      	adds	r7, #24
 8016562:	46bd      	mov	sp, r7
 8016564:	bd80      	pop	{r7, pc}
 8016566:	bf00      	nop
 8016568:	2400008c 	.word	0x2400008c

0801656c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801656c:	b580      	push	{r7, lr}
 801656e:	b086      	sub	sp, #24
 8016570:	af00      	add	r7, sp, #0
 8016572:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016574:	2182      	movs	r1, #130	@ 0x82
 8016576:	4818      	ldr	r0, [pc, #96]	@ (80165d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016578:	f000 fd17 	bl	8016faa <USBD_GetEpDesc>
 801657c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801657e:	2101      	movs	r1, #1
 8016580:	4815      	ldr	r0, [pc, #84]	@ (80165d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016582:	f000 fd12 	bl	8016faa <USBD_GetEpDesc>
 8016586:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016588:	2181      	movs	r1, #129	@ 0x81
 801658a:	4813      	ldr	r0, [pc, #76]	@ (80165d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801658c:	f000 fd0d 	bl	8016faa <USBD_GetEpDesc>
 8016590:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8016592:	697b      	ldr	r3, [r7, #20]
 8016594:	2b00      	cmp	r3, #0
 8016596:	d002      	beq.n	801659e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016598:	697b      	ldr	r3, [r7, #20]
 801659a:	2210      	movs	r2, #16
 801659c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801659e:	693b      	ldr	r3, [r7, #16]
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	d006      	beq.n	80165b2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80165a4:	693b      	ldr	r3, [r7, #16]
 80165a6:	2200      	movs	r2, #0
 80165a8:	711a      	strb	r2, [r3, #4]
 80165aa:	2200      	movs	r2, #0
 80165ac:	f042 0202 	orr.w	r2, r2, #2
 80165b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80165b2:	68fb      	ldr	r3, [r7, #12]
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d006      	beq.n	80165c6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80165b8:	68fb      	ldr	r3, [r7, #12]
 80165ba:	2200      	movs	r2, #0
 80165bc:	711a      	strb	r2, [r3, #4]
 80165be:	2200      	movs	r2, #0
 80165c0:	f042 0202 	orr.w	r2, r2, #2
 80165c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	2243      	movs	r2, #67	@ 0x43
 80165ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80165cc:	4b02      	ldr	r3, [pc, #8]	@ (80165d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80165ce:	4618      	mov	r0, r3
 80165d0:	3718      	adds	r7, #24
 80165d2:	46bd      	mov	sp, r7
 80165d4:	bd80      	pop	{r7, pc}
 80165d6:	bf00      	nop
 80165d8:	2400008c 	.word	0x2400008c

080165dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80165dc:	b580      	push	{r7, lr}
 80165de:	b086      	sub	sp, #24
 80165e0:	af00      	add	r7, sp, #0
 80165e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80165e4:	2182      	movs	r1, #130	@ 0x82
 80165e6:	4818      	ldr	r0, [pc, #96]	@ (8016648 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165e8:	f000 fcdf 	bl	8016faa <USBD_GetEpDesc>
 80165ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80165ee:	2101      	movs	r1, #1
 80165f0:	4815      	ldr	r0, [pc, #84]	@ (8016648 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165f2:	f000 fcda 	bl	8016faa <USBD_GetEpDesc>
 80165f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80165f8:	2181      	movs	r1, #129	@ 0x81
 80165fa:	4813      	ldr	r0, [pc, #76]	@ (8016648 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165fc:	f000 fcd5 	bl	8016faa <USBD_GetEpDesc>
 8016600:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8016602:	697b      	ldr	r3, [r7, #20]
 8016604:	2b00      	cmp	r3, #0
 8016606:	d002      	beq.n	801660e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016608:	697b      	ldr	r3, [r7, #20]
 801660a:	2210      	movs	r2, #16
 801660c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801660e:	693b      	ldr	r3, [r7, #16]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d006      	beq.n	8016622 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016614:	693b      	ldr	r3, [r7, #16]
 8016616:	2200      	movs	r2, #0
 8016618:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801661c:	711a      	strb	r2, [r3, #4]
 801661e:	2200      	movs	r2, #0
 8016620:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8016622:	68fb      	ldr	r3, [r7, #12]
 8016624:	2b00      	cmp	r3, #0
 8016626:	d006      	beq.n	8016636 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016628:	68fb      	ldr	r3, [r7, #12]
 801662a:	2200      	movs	r2, #0
 801662c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016630:	711a      	strb	r2, [r3, #4]
 8016632:	2200      	movs	r2, #0
 8016634:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	2243      	movs	r2, #67	@ 0x43
 801663a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801663c:	4b02      	ldr	r3, [pc, #8]	@ (8016648 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801663e:	4618      	mov	r0, r3
 8016640:	3718      	adds	r7, #24
 8016642:	46bd      	mov	sp, r7
 8016644:	bd80      	pop	{r7, pc}
 8016646:	bf00      	nop
 8016648:	2400008c 	.word	0x2400008c

0801664c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801664c:	b480      	push	{r7}
 801664e:	b083      	sub	sp, #12
 8016650:	af00      	add	r7, sp, #0
 8016652:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	220a      	movs	r2, #10
 8016658:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801665a:	4b03      	ldr	r3, [pc, #12]	@ (8016668 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801665c:	4618      	mov	r0, r3
 801665e:	370c      	adds	r7, #12
 8016660:	46bd      	mov	sp, r7
 8016662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016666:	4770      	bx	lr
 8016668:	24000048 	.word	0x24000048

0801666c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801666c:	b480      	push	{r7}
 801666e:	b083      	sub	sp, #12
 8016670:	af00      	add	r7, sp, #0
 8016672:	6078      	str	r0, [r7, #4]
 8016674:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8016676:	683b      	ldr	r3, [r7, #0]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d101      	bne.n	8016680 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801667c:	2303      	movs	r3, #3
 801667e:	e009      	b.n	8016694 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016686:	687a      	ldr	r2, [r7, #4]
 8016688:	33b0      	adds	r3, #176	@ 0xb0
 801668a:	009b      	lsls	r3, r3, #2
 801668c:	4413      	add	r3, r2
 801668e:	683a      	ldr	r2, [r7, #0]
 8016690:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8016692:	2300      	movs	r3, #0
}
 8016694:	4618      	mov	r0, r3
 8016696:	370c      	adds	r7, #12
 8016698:	46bd      	mov	sp, r7
 801669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801669e:	4770      	bx	lr

080166a0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80166a0:	b480      	push	{r7}
 80166a2:	b087      	sub	sp, #28
 80166a4:	af00      	add	r7, sp, #0
 80166a6:	60f8      	str	r0, [r7, #12]
 80166a8:	60b9      	str	r1, [r7, #8]
 80166aa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166ac:	68fb      	ldr	r3, [r7, #12]
 80166ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	32b0      	adds	r2, #176	@ 0xb0
 80166b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166ba:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80166bc:	697b      	ldr	r3, [r7, #20]
 80166be:	2b00      	cmp	r3, #0
 80166c0:	d101      	bne.n	80166c6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80166c2:	2303      	movs	r3, #3
 80166c4:	e008      	b.n	80166d8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80166c6:	697b      	ldr	r3, [r7, #20]
 80166c8:	68ba      	ldr	r2, [r7, #8]
 80166ca:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80166ce:	697b      	ldr	r3, [r7, #20]
 80166d0:	687a      	ldr	r2, [r7, #4]
 80166d2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80166d6:	2300      	movs	r3, #0
}
 80166d8:	4618      	mov	r0, r3
 80166da:	371c      	adds	r7, #28
 80166dc:	46bd      	mov	sp, r7
 80166de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e2:	4770      	bx	lr

080166e4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80166e4:	b480      	push	{r7}
 80166e6:	b085      	sub	sp, #20
 80166e8:	af00      	add	r7, sp, #0
 80166ea:	6078      	str	r0, [r7, #4]
 80166ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166ee:	687b      	ldr	r3, [r7, #4]
 80166f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166f4:	687b      	ldr	r3, [r7, #4]
 80166f6:	32b0      	adds	r2, #176	@ 0xb0
 80166f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166fc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80166fe:	68fb      	ldr	r3, [r7, #12]
 8016700:	2b00      	cmp	r3, #0
 8016702:	d101      	bne.n	8016708 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8016704:	2303      	movs	r3, #3
 8016706:	e004      	b.n	8016712 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8016708:	68fb      	ldr	r3, [r7, #12]
 801670a:	683a      	ldr	r2, [r7, #0]
 801670c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8016710:	2300      	movs	r3, #0
}
 8016712:	4618      	mov	r0, r3
 8016714:	3714      	adds	r7, #20
 8016716:	46bd      	mov	sp, r7
 8016718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801671c:	4770      	bx	lr
	...

08016720 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8016720:	b580      	push	{r7, lr}
 8016722:	b084      	sub	sp, #16
 8016724:	af00      	add	r7, sp, #0
 8016726:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	32b0      	adds	r2, #176	@ 0xb0
 8016732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016736:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8016738:	2301      	movs	r3, #1
 801673a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801673c:	68bb      	ldr	r3, [r7, #8]
 801673e:	2b00      	cmp	r3, #0
 8016740:	d101      	bne.n	8016746 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8016742:	2303      	movs	r3, #3
 8016744:	e025      	b.n	8016792 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8016746:	68bb      	ldr	r3, [r7, #8]
 8016748:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801674c:	2b00      	cmp	r3, #0
 801674e:	d11f      	bne.n	8016790 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8016750:	68bb      	ldr	r3, [r7, #8]
 8016752:	2201      	movs	r2, #1
 8016754:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8016758:	4b10      	ldr	r3, [pc, #64]	@ (801679c <USBD_CDC_TransmitPacket+0x7c>)
 801675a:	781b      	ldrb	r3, [r3, #0]
 801675c:	f003 020f 	and.w	r2, r3, #15
 8016760:	68bb      	ldr	r3, [r7, #8]
 8016762:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8016766:	6878      	ldr	r0, [r7, #4]
 8016768:	4613      	mov	r3, r2
 801676a:	009b      	lsls	r3, r3, #2
 801676c:	4413      	add	r3, r2
 801676e:	009b      	lsls	r3, r3, #2
 8016770:	4403      	add	r3, r0
 8016772:	3318      	adds	r3, #24
 8016774:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8016776:	4b09      	ldr	r3, [pc, #36]	@ (801679c <USBD_CDC_TransmitPacket+0x7c>)
 8016778:	7819      	ldrb	r1, [r3, #0]
 801677a:	68bb      	ldr	r3, [r7, #8]
 801677c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8016780:	68bb      	ldr	r3, [r7, #8]
 8016782:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8016786:	6878      	ldr	r0, [r7, #4]
 8016788:	f002 f823 	bl	80187d2 <USBD_LL_Transmit>

    ret = USBD_OK;
 801678c:	2300      	movs	r3, #0
 801678e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8016790:	7bfb      	ldrb	r3, [r7, #15]
}
 8016792:	4618      	mov	r0, r3
 8016794:	3710      	adds	r7, #16
 8016796:	46bd      	mov	sp, r7
 8016798:	bd80      	pop	{r7, pc}
 801679a:	bf00      	nop
 801679c:	240000cf 	.word	0x240000cf

080167a0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80167a0:	b580      	push	{r7, lr}
 80167a2:	b084      	sub	sp, #16
 80167a4:	af00      	add	r7, sp, #0
 80167a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	32b0      	adds	r2, #176	@ 0xb0
 80167b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167b6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167be:	687b      	ldr	r3, [r7, #4]
 80167c0:	32b0      	adds	r2, #176	@ 0xb0
 80167c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d101      	bne.n	80167ce <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80167ca:	2303      	movs	r3, #3
 80167cc:	e018      	b.n	8016800 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	7c1b      	ldrb	r3, [r3, #16]
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d10a      	bne.n	80167ec <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167d6:	4b0c      	ldr	r3, [pc, #48]	@ (8016808 <USBD_CDC_ReceivePacket+0x68>)
 80167d8:	7819      	ldrb	r1, [r3, #0]
 80167da:	68fb      	ldr	r3, [r7, #12]
 80167dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80167e4:	6878      	ldr	r0, [r7, #4]
 80167e6:	f002 f815 	bl	8018814 <USBD_LL_PrepareReceive>
 80167ea:	e008      	b.n	80167fe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167ec:	4b06      	ldr	r3, [pc, #24]	@ (8016808 <USBD_CDC_ReceivePacket+0x68>)
 80167ee:	7819      	ldrb	r1, [r3, #0]
 80167f0:	68fb      	ldr	r3, [r7, #12]
 80167f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167f6:	2340      	movs	r3, #64	@ 0x40
 80167f8:	6878      	ldr	r0, [r7, #4]
 80167fa:	f002 f80b 	bl	8018814 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80167fe:	2300      	movs	r3, #0
}
 8016800:	4618      	mov	r0, r3
 8016802:	3710      	adds	r7, #16
 8016804:	46bd      	mov	sp, r7
 8016806:	bd80      	pop	{r7, pc}
 8016808:	240000d0 	.word	0x240000d0

0801680c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801680c:	b580      	push	{r7, lr}
 801680e:	b086      	sub	sp, #24
 8016810:	af00      	add	r7, sp, #0
 8016812:	60f8      	str	r0, [r7, #12]
 8016814:	60b9      	str	r1, [r7, #8]
 8016816:	4613      	mov	r3, r2
 8016818:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801681a:	68fb      	ldr	r3, [r7, #12]
 801681c:	2b00      	cmp	r3, #0
 801681e:	d101      	bne.n	8016824 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8016820:	2303      	movs	r3, #3
 8016822:	e01f      	b.n	8016864 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8016824:	68fb      	ldr	r3, [r7, #12]
 8016826:	2200      	movs	r2, #0
 8016828:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801682c:	68fb      	ldr	r3, [r7, #12]
 801682e:	2200      	movs	r2, #0
 8016830:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8016834:	68fb      	ldr	r3, [r7, #12]
 8016836:	2200      	movs	r2, #0
 8016838:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801683c:	68bb      	ldr	r3, [r7, #8]
 801683e:	2b00      	cmp	r3, #0
 8016840:	d003      	beq.n	801684a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8016842:	68fb      	ldr	r3, [r7, #12]
 8016844:	68ba      	ldr	r2, [r7, #8]
 8016846:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801684a:	68fb      	ldr	r3, [r7, #12]
 801684c:	2201      	movs	r2, #1
 801684e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8016852:	68fb      	ldr	r3, [r7, #12]
 8016854:	79fa      	ldrb	r2, [r7, #7]
 8016856:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8016858:	68f8      	ldr	r0, [r7, #12]
 801685a:	f001 fe81 	bl	8018560 <USBD_LL_Init>
 801685e:	4603      	mov	r3, r0
 8016860:	75fb      	strb	r3, [r7, #23]

  return ret;
 8016862:	7dfb      	ldrb	r3, [r7, #23]
}
 8016864:	4618      	mov	r0, r3
 8016866:	3718      	adds	r7, #24
 8016868:	46bd      	mov	sp, r7
 801686a:	bd80      	pop	{r7, pc}

0801686c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801686c:	b580      	push	{r7, lr}
 801686e:	b084      	sub	sp, #16
 8016870:	af00      	add	r7, sp, #0
 8016872:	6078      	str	r0, [r7, #4]
 8016874:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016876:	2300      	movs	r3, #0
 8016878:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801687a:	683b      	ldr	r3, [r7, #0]
 801687c:	2b00      	cmp	r3, #0
 801687e:	d101      	bne.n	8016884 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8016880:	2303      	movs	r3, #3
 8016882:	e025      	b.n	80168d0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	683a      	ldr	r2, [r7, #0]
 8016888:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801688c:	687b      	ldr	r3, [r7, #4]
 801688e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	32ae      	adds	r2, #174	@ 0xae
 8016896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801689a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801689c:	2b00      	cmp	r3, #0
 801689e:	d00f      	beq.n	80168c0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	32ae      	adds	r2, #174	@ 0xae
 80168aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168b0:	f107 020e 	add.w	r2, r7, #14
 80168b4:	4610      	mov	r0, r2
 80168b6:	4798      	blx	r3
 80168b8:	4602      	mov	r2, r0
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80168c6:	1c5a      	adds	r2, r3, #1
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80168ce:	2300      	movs	r3, #0
}
 80168d0:	4618      	mov	r0, r3
 80168d2:	3710      	adds	r7, #16
 80168d4:	46bd      	mov	sp, r7
 80168d6:	bd80      	pop	{r7, pc}

080168d8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80168d8:	b580      	push	{r7, lr}
 80168da:	b082      	sub	sp, #8
 80168dc:	af00      	add	r7, sp, #0
 80168de:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80168e0:	6878      	ldr	r0, [r7, #4]
 80168e2:	f001 fe8d 	bl	8018600 <USBD_LL_Start>
 80168e6:	4603      	mov	r3, r0
}
 80168e8:	4618      	mov	r0, r3
 80168ea:	3708      	adds	r7, #8
 80168ec:	46bd      	mov	sp, r7
 80168ee:	bd80      	pop	{r7, pc}

080168f0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80168f0:	b480      	push	{r7}
 80168f2:	b083      	sub	sp, #12
 80168f4:	af00      	add	r7, sp, #0
 80168f6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80168f8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80168fa:	4618      	mov	r0, r3
 80168fc:	370c      	adds	r7, #12
 80168fe:	46bd      	mov	sp, r7
 8016900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016904:	4770      	bx	lr

08016906 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016906:	b580      	push	{r7, lr}
 8016908:	b084      	sub	sp, #16
 801690a:	af00      	add	r7, sp, #0
 801690c:	6078      	str	r0, [r7, #4]
 801690e:	460b      	mov	r3, r1
 8016910:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8016912:	2300      	movs	r3, #0
 8016914:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801691c:	2b00      	cmp	r3, #0
 801691e:	d009      	beq.n	8016934 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	78fa      	ldrb	r2, [r7, #3]
 801692a:	4611      	mov	r1, r2
 801692c:	6878      	ldr	r0, [r7, #4]
 801692e:	4798      	blx	r3
 8016930:	4603      	mov	r3, r0
 8016932:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016934:	7bfb      	ldrb	r3, [r7, #15]
}
 8016936:	4618      	mov	r0, r3
 8016938:	3710      	adds	r7, #16
 801693a:	46bd      	mov	sp, r7
 801693c:	bd80      	pop	{r7, pc}

0801693e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801693e:	b580      	push	{r7, lr}
 8016940:	b084      	sub	sp, #16
 8016942:	af00      	add	r7, sp, #0
 8016944:	6078      	str	r0, [r7, #4]
 8016946:	460b      	mov	r3, r1
 8016948:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801694a:	2300      	movs	r3, #0
 801694c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016954:	685b      	ldr	r3, [r3, #4]
 8016956:	78fa      	ldrb	r2, [r7, #3]
 8016958:	4611      	mov	r1, r2
 801695a:	6878      	ldr	r0, [r7, #4]
 801695c:	4798      	blx	r3
 801695e:	4603      	mov	r3, r0
 8016960:	2b00      	cmp	r3, #0
 8016962:	d001      	beq.n	8016968 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8016964:	2303      	movs	r3, #3
 8016966:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016968:	7bfb      	ldrb	r3, [r7, #15]
}
 801696a:	4618      	mov	r0, r3
 801696c:	3710      	adds	r7, #16
 801696e:	46bd      	mov	sp, r7
 8016970:	bd80      	pop	{r7, pc}

08016972 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8016972:	b580      	push	{r7, lr}
 8016974:	b084      	sub	sp, #16
 8016976:	af00      	add	r7, sp, #0
 8016978:	6078      	str	r0, [r7, #4]
 801697a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016982:	6839      	ldr	r1, [r7, #0]
 8016984:	4618      	mov	r0, r3
 8016986:	f001 f936 	bl	8017bf6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	2201      	movs	r2, #1
 801698e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016998:	461a      	mov	r2, r3
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169a6:	f003 031f 	and.w	r3, r3, #31
 80169aa:	2b02      	cmp	r3, #2
 80169ac:	d01a      	beq.n	80169e4 <USBD_LL_SetupStage+0x72>
 80169ae:	2b02      	cmp	r3, #2
 80169b0:	d822      	bhi.n	80169f8 <USBD_LL_SetupStage+0x86>
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d002      	beq.n	80169bc <USBD_LL_SetupStage+0x4a>
 80169b6:	2b01      	cmp	r3, #1
 80169b8:	d00a      	beq.n	80169d0 <USBD_LL_SetupStage+0x5e>
 80169ba:	e01d      	b.n	80169f8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169c2:	4619      	mov	r1, r3
 80169c4:	6878      	ldr	r0, [r7, #4]
 80169c6:	f000 fb63 	bl	8017090 <USBD_StdDevReq>
 80169ca:	4603      	mov	r3, r0
 80169cc:	73fb      	strb	r3, [r7, #15]
      break;
 80169ce:	e020      	b.n	8016a12 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80169d0:	687b      	ldr	r3, [r7, #4]
 80169d2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169d6:	4619      	mov	r1, r3
 80169d8:	6878      	ldr	r0, [r7, #4]
 80169da:	f000 fbcb 	bl	8017174 <USBD_StdItfReq>
 80169de:	4603      	mov	r3, r0
 80169e0:	73fb      	strb	r3, [r7, #15]
      break;
 80169e2:	e016      	b.n	8016a12 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80169e4:	687b      	ldr	r3, [r7, #4]
 80169e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169ea:	4619      	mov	r1, r3
 80169ec:	6878      	ldr	r0, [r7, #4]
 80169ee:	f000 fc2d 	bl	801724c <USBD_StdEPReq>
 80169f2:	4603      	mov	r3, r0
 80169f4:	73fb      	strb	r3, [r7, #15]
      break;
 80169f6:	e00c      	b.n	8016a12 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016a02:	b2db      	uxtb	r3, r3
 8016a04:	4619      	mov	r1, r3
 8016a06:	6878      	ldr	r0, [r7, #4]
 8016a08:	f001 fe5a 	bl	80186c0 <USBD_LL_StallEP>
 8016a0c:	4603      	mov	r3, r0
 8016a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8016a10:	bf00      	nop
  }

  return ret;
 8016a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a14:	4618      	mov	r0, r3
 8016a16:	3710      	adds	r7, #16
 8016a18:	46bd      	mov	sp, r7
 8016a1a:	bd80      	pop	{r7, pc}

08016a1c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016a1c:	b580      	push	{r7, lr}
 8016a1e:	b086      	sub	sp, #24
 8016a20:	af00      	add	r7, sp, #0
 8016a22:	60f8      	str	r0, [r7, #12]
 8016a24:	460b      	mov	r3, r1
 8016a26:	607a      	str	r2, [r7, #4]
 8016a28:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8016a2a:	2300      	movs	r3, #0
 8016a2c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8016a2e:	7afb      	ldrb	r3, [r7, #11]
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d16e      	bne.n	8016b12 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8016a34:	68fb      	ldr	r3, [r7, #12]
 8016a36:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8016a3a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016a3c:	68fb      	ldr	r3, [r7, #12]
 8016a3e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016a42:	2b03      	cmp	r3, #3
 8016a44:	f040 8098 	bne.w	8016b78 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016a48:	693b      	ldr	r3, [r7, #16]
 8016a4a:	689a      	ldr	r2, [r3, #8]
 8016a4c:	693b      	ldr	r3, [r7, #16]
 8016a4e:	68db      	ldr	r3, [r3, #12]
 8016a50:	429a      	cmp	r2, r3
 8016a52:	d913      	bls.n	8016a7c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8016a54:	693b      	ldr	r3, [r7, #16]
 8016a56:	689a      	ldr	r2, [r3, #8]
 8016a58:	693b      	ldr	r3, [r7, #16]
 8016a5a:	68db      	ldr	r3, [r3, #12]
 8016a5c:	1ad2      	subs	r2, r2, r3
 8016a5e:	693b      	ldr	r3, [r7, #16]
 8016a60:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016a62:	693b      	ldr	r3, [r7, #16]
 8016a64:	68da      	ldr	r2, [r3, #12]
 8016a66:	693b      	ldr	r3, [r7, #16]
 8016a68:	689b      	ldr	r3, [r3, #8]
 8016a6a:	4293      	cmp	r3, r2
 8016a6c:	bf28      	it	cs
 8016a6e:	4613      	movcs	r3, r2
 8016a70:	461a      	mov	r2, r3
 8016a72:	6879      	ldr	r1, [r7, #4]
 8016a74:	68f8      	ldr	r0, [r7, #12]
 8016a76:	f001 f9be 	bl	8017df6 <USBD_CtlContinueRx>
 8016a7a:	e07d      	b.n	8016b78 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016a82:	f003 031f 	and.w	r3, r3, #31
 8016a86:	2b02      	cmp	r3, #2
 8016a88:	d014      	beq.n	8016ab4 <USBD_LL_DataOutStage+0x98>
 8016a8a:	2b02      	cmp	r3, #2
 8016a8c:	d81d      	bhi.n	8016aca <USBD_LL_DataOutStage+0xae>
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d002      	beq.n	8016a98 <USBD_LL_DataOutStage+0x7c>
 8016a92:	2b01      	cmp	r3, #1
 8016a94:	d003      	beq.n	8016a9e <USBD_LL_DataOutStage+0x82>
 8016a96:	e018      	b.n	8016aca <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016a98:	2300      	movs	r3, #0
 8016a9a:	75bb      	strb	r3, [r7, #22]
            break;
 8016a9c:	e018      	b.n	8016ad0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016aa4:	b2db      	uxtb	r3, r3
 8016aa6:	4619      	mov	r1, r3
 8016aa8:	68f8      	ldr	r0, [r7, #12]
 8016aaa:	f000 fa64 	bl	8016f76 <USBD_CoreFindIF>
 8016aae:	4603      	mov	r3, r0
 8016ab0:	75bb      	strb	r3, [r7, #22]
            break;
 8016ab2:	e00d      	b.n	8016ad0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016ab4:	68fb      	ldr	r3, [r7, #12]
 8016ab6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016aba:	b2db      	uxtb	r3, r3
 8016abc:	4619      	mov	r1, r3
 8016abe:	68f8      	ldr	r0, [r7, #12]
 8016ac0:	f000 fa66 	bl	8016f90 <USBD_CoreFindEP>
 8016ac4:	4603      	mov	r3, r0
 8016ac6:	75bb      	strb	r3, [r7, #22]
            break;
 8016ac8:	e002      	b.n	8016ad0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016aca:	2300      	movs	r3, #0
 8016acc:	75bb      	strb	r3, [r7, #22]
            break;
 8016ace:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016ad0:	7dbb      	ldrb	r3, [r7, #22]
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	d119      	bne.n	8016b0a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ad6:	68fb      	ldr	r3, [r7, #12]
 8016ad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016adc:	b2db      	uxtb	r3, r3
 8016ade:	2b03      	cmp	r3, #3
 8016ae0:	d113      	bne.n	8016b0a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016ae2:	7dba      	ldrb	r2, [r7, #22]
 8016ae4:	68fb      	ldr	r3, [r7, #12]
 8016ae6:	32ae      	adds	r2, #174	@ 0xae
 8016ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016aec:	691b      	ldr	r3, [r3, #16]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d00b      	beq.n	8016b0a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016af2:	7dba      	ldrb	r2, [r7, #22]
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016afa:	7dba      	ldrb	r2, [r7, #22]
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	32ae      	adds	r2, #174	@ 0xae
 8016b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b04:	691b      	ldr	r3, [r3, #16]
 8016b06:	68f8      	ldr	r0, [r7, #12]
 8016b08:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016b0a:	68f8      	ldr	r0, [r7, #12]
 8016b0c:	f001 f984 	bl	8017e18 <USBD_CtlSendStatus>
 8016b10:	e032      	b.n	8016b78 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016b12:	7afb      	ldrb	r3, [r7, #11]
 8016b14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016b18:	b2db      	uxtb	r3, r3
 8016b1a:	4619      	mov	r1, r3
 8016b1c:	68f8      	ldr	r0, [r7, #12]
 8016b1e:	f000 fa37 	bl	8016f90 <USBD_CoreFindEP>
 8016b22:	4603      	mov	r3, r0
 8016b24:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016b26:	7dbb      	ldrb	r3, [r7, #22]
 8016b28:	2bff      	cmp	r3, #255	@ 0xff
 8016b2a:	d025      	beq.n	8016b78 <USBD_LL_DataOutStage+0x15c>
 8016b2c:	7dbb      	ldrb	r3, [r7, #22]
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d122      	bne.n	8016b78 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b32:	68fb      	ldr	r3, [r7, #12]
 8016b34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b38:	b2db      	uxtb	r3, r3
 8016b3a:	2b03      	cmp	r3, #3
 8016b3c:	d117      	bne.n	8016b6e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016b3e:	7dba      	ldrb	r2, [r7, #22]
 8016b40:	68fb      	ldr	r3, [r7, #12]
 8016b42:	32ae      	adds	r2, #174	@ 0xae
 8016b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b48:	699b      	ldr	r3, [r3, #24]
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	d00f      	beq.n	8016b6e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016b4e:	7dba      	ldrb	r2, [r7, #22]
 8016b50:	68fb      	ldr	r3, [r7, #12]
 8016b52:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016b56:	7dba      	ldrb	r2, [r7, #22]
 8016b58:	68fb      	ldr	r3, [r7, #12]
 8016b5a:	32ae      	adds	r2, #174	@ 0xae
 8016b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b60:	699b      	ldr	r3, [r3, #24]
 8016b62:	7afa      	ldrb	r2, [r7, #11]
 8016b64:	4611      	mov	r1, r2
 8016b66:	68f8      	ldr	r0, [r7, #12]
 8016b68:	4798      	blx	r3
 8016b6a:	4603      	mov	r3, r0
 8016b6c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016b6e:	7dfb      	ldrb	r3, [r7, #23]
 8016b70:	2b00      	cmp	r3, #0
 8016b72:	d001      	beq.n	8016b78 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016b74:	7dfb      	ldrb	r3, [r7, #23]
 8016b76:	e000      	b.n	8016b7a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016b78:	2300      	movs	r3, #0
}
 8016b7a:	4618      	mov	r0, r3
 8016b7c:	3718      	adds	r7, #24
 8016b7e:	46bd      	mov	sp, r7
 8016b80:	bd80      	pop	{r7, pc}

08016b82 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016b82:	b580      	push	{r7, lr}
 8016b84:	b086      	sub	sp, #24
 8016b86:	af00      	add	r7, sp, #0
 8016b88:	60f8      	str	r0, [r7, #12]
 8016b8a:	460b      	mov	r3, r1
 8016b8c:	607a      	str	r2, [r7, #4]
 8016b8e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016b90:	7afb      	ldrb	r3, [r7, #11]
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	d16f      	bne.n	8016c76 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016b96:	68fb      	ldr	r3, [r7, #12]
 8016b98:	3314      	adds	r3, #20
 8016b9a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016b9c:	68fb      	ldr	r3, [r7, #12]
 8016b9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016ba2:	2b02      	cmp	r3, #2
 8016ba4:	d15a      	bne.n	8016c5c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016ba6:	693b      	ldr	r3, [r7, #16]
 8016ba8:	689a      	ldr	r2, [r3, #8]
 8016baa:	693b      	ldr	r3, [r7, #16]
 8016bac:	68db      	ldr	r3, [r3, #12]
 8016bae:	429a      	cmp	r2, r3
 8016bb0:	d914      	bls.n	8016bdc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016bb2:	693b      	ldr	r3, [r7, #16]
 8016bb4:	689a      	ldr	r2, [r3, #8]
 8016bb6:	693b      	ldr	r3, [r7, #16]
 8016bb8:	68db      	ldr	r3, [r3, #12]
 8016bba:	1ad2      	subs	r2, r2, r3
 8016bbc:	693b      	ldr	r3, [r7, #16]
 8016bbe:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016bc0:	693b      	ldr	r3, [r7, #16]
 8016bc2:	689b      	ldr	r3, [r3, #8]
 8016bc4:	461a      	mov	r2, r3
 8016bc6:	6879      	ldr	r1, [r7, #4]
 8016bc8:	68f8      	ldr	r0, [r7, #12]
 8016bca:	f001 f8e6 	bl	8017d9a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016bce:	2300      	movs	r3, #0
 8016bd0:	2200      	movs	r2, #0
 8016bd2:	2100      	movs	r1, #0
 8016bd4:	68f8      	ldr	r0, [r7, #12]
 8016bd6:	f001 fe1d 	bl	8018814 <USBD_LL_PrepareReceive>
 8016bda:	e03f      	b.n	8016c5c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016bdc:	693b      	ldr	r3, [r7, #16]
 8016bde:	68da      	ldr	r2, [r3, #12]
 8016be0:	693b      	ldr	r3, [r7, #16]
 8016be2:	689b      	ldr	r3, [r3, #8]
 8016be4:	429a      	cmp	r2, r3
 8016be6:	d11c      	bne.n	8016c22 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016be8:	693b      	ldr	r3, [r7, #16]
 8016bea:	685a      	ldr	r2, [r3, #4]
 8016bec:	693b      	ldr	r3, [r7, #16]
 8016bee:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016bf0:	429a      	cmp	r2, r3
 8016bf2:	d316      	bcc.n	8016c22 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016bf4:	693b      	ldr	r3, [r7, #16]
 8016bf6:	685a      	ldr	r2, [r3, #4]
 8016bf8:	68fb      	ldr	r3, [r7, #12]
 8016bfa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016bfe:	429a      	cmp	r2, r3
 8016c00:	d20f      	bcs.n	8016c22 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016c02:	2200      	movs	r2, #0
 8016c04:	2100      	movs	r1, #0
 8016c06:	68f8      	ldr	r0, [r7, #12]
 8016c08:	f001 f8c7 	bl	8017d9a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016c0c:	68fb      	ldr	r3, [r7, #12]
 8016c0e:	2200      	movs	r2, #0
 8016c10:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016c14:	2300      	movs	r3, #0
 8016c16:	2200      	movs	r2, #0
 8016c18:	2100      	movs	r1, #0
 8016c1a:	68f8      	ldr	r0, [r7, #12]
 8016c1c:	f001 fdfa 	bl	8018814 <USBD_LL_PrepareReceive>
 8016c20:	e01c      	b.n	8016c5c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c22:	68fb      	ldr	r3, [r7, #12]
 8016c24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c28:	b2db      	uxtb	r3, r3
 8016c2a:	2b03      	cmp	r3, #3
 8016c2c:	d10f      	bne.n	8016c4e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016c2e:	68fb      	ldr	r3, [r7, #12]
 8016c30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c34:	68db      	ldr	r3, [r3, #12]
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	d009      	beq.n	8016c4e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016c3a:	68fb      	ldr	r3, [r7, #12]
 8016c3c:	2200      	movs	r2, #0
 8016c3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016c42:	68fb      	ldr	r3, [r7, #12]
 8016c44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c48:	68db      	ldr	r3, [r3, #12]
 8016c4a:	68f8      	ldr	r0, [r7, #12]
 8016c4c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016c4e:	2180      	movs	r1, #128	@ 0x80
 8016c50:	68f8      	ldr	r0, [r7, #12]
 8016c52:	f001 fd35 	bl	80186c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016c56:	68f8      	ldr	r0, [r7, #12]
 8016c58:	f001 f8f1 	bl	8017e3e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016c5c:	68fb      	ldr	r3, [r7, #12]
 8016c5e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d03a      	beq.n	8016cdc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016c66:	68f8      	ldr	r0, [r7, #12]
 8016c68:	f7ff fe42 	bl	80168f0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016c6c:	68fb      	ldr	r3, [r7, #12]
 8016c6e:	2200      	movs	r2, #0
 8016c70:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016c74:	e032      	b.n	8016cdc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016c76:	7afb      	ldrb	r3, [r7, #11]
 8016c78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016c7c:	b2db      	uxtb	r3, r3
 8016c7e:	4619      	mov	r1, r3
 8016c80:	68f8      	ldr	r0, [r7, #12]
 8016c82:	f000 f985 	bl	8016f90 <USBD_CoreFindEP>
 8016c86:	4603      	mov	r3, r0
 8016c88:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c8a:	7dfb      	ldrb	r3, [r7, #23]
 8016c8c:	2bff      	cmp	r3, #255	@ 0xff
 8016c8e:	d025      	beq.n	8016cdc <USBD_LL_DataInStage+0x15a>
 8016c90:	7dfb      	ldrb	r3, [r7, #23]
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d122      	bne.n	8016cdc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c96:	68fb      	ldr	r3, [r7, #12]
 8016c98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c9c:	b2db      	uxtb	r3, r3
 8016c9e:	2b03      	cmp	r3, #3
 8016ca0:	d11c      	bne.n	8016cdc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016ca2:	7dfa      	ldrb	r2, [r7, #23]
 8016ca4:	68fb      	ldr	r3, [r7, #12]
 8016ca6:	32ae      	adds	r2, #174	@ 0xae
 8016ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016cac:	695b      	ldr	r3, [r3, #20]
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d014      	beq.n	8016cdc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016cb2:	7dfa      	ldrb	r2, [r7, #23]
 8016cb4:	68fb      	ldr	r3, [r7, #12]
 8016cb6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016cba:	7dfa      	ldrb	r2, [r7, #23]
 8016cbc:	68fb      	ldr	r3, [r7, #12]
 8016cbe:	32ae      	adds	r2, #174	@ 0xae
 8016cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016cc4:	695b      	ldr	r3, [r3, #20]
 8016cc6:	7afa      	ldrb	r2, [r7, #11]
 8016cc8:	4611      	mov	r1, r2
 8016cca:	68f8      	ldr	r0, [r7, #12]
 8016ccc:	4798      	blx	r3
 8016cce:	4603      	mov	r3, r0
 8016cd0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016cd2:	7dbb      	ldrb	r3, [r7, #22]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d001      	beq.n	8016cdc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016cd8:	7dbb      	ldrb	r3, [r7, #22]
 8016cda:	e000      	b.n	8016cde <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016cdc:	2300      	movs	r3, #0
}
 8016cde:	4618      	mov	r0, r3
 8016ce0:	3718      	adds	r7, #24
 8016ce2:	46bd      	mov	sp, r7
 8016ce4:	bd80      	pop	{r7, pc}

08016ce6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016ce6:	b580      	push	{r7, lr}
 8016ce8:	b084      	sub	sp, #16
 8016cea:	af00      	add	r7, sp, #0
 8016cec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016cee:	2300      	movs	r3, #0
 8016cf0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	2201      	movs	r2, #1
 8016cf6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	2200      	movs	r2, #0
 8016cfe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	2200      	movs	r2, #0
 8016d06:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	2200      	movs	r2, #0
 8016d0c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016d10:	687b      	ldr	r3, [r7, #4]
 8016d12:	2200      	movs	r2, #0
 8016d14:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d1e:	2b00      	cmp	r3, #0
 8016d20:	d014      	beq.n	8016d4c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d28:	685b      	ldr	r3, [r3, #4]
 8016d2a:	2b00      	cmp	r3, #0
 8016d2c:	d00e      	beq.n	8016d4c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d34:	685b      	ldr	r3, [r3, #4]
 8016d36:	687a      	ldr	r2, [r7, #4]
 8016d38:	6852      	ldr	r2, [r2, #4]
 8016d3a:	b2d2      	uxtb	r2, r2
 8016d3c:	4611      	mov	r1, r2
 8016d3e:	6878      	ldr	r0, [r7, #4]
 8016d40:	4798      	blx	r3
 8016d42:	4603      	mov	r3, r0
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d001      	beq.n	8016d4c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016d48:	2303      	movs	r3, #3
 8016d4a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d4c:	2340      	movs	r3, #64	@ 0x40
 8016d4e:	2200      	movs	r2, #0
 8016d50:	2100      	movs	r1, #0
 8016d52:	6878      	ldr	r0, [r7, #4]
 8016d54:	f001 fc6f 	bl	8018636 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	2201      	movs	r2, #1
 8016d5c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	2240      	movs	r2, #64	@ 0x40
 8016d64:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d68:	2340      	movs	r3, #64	@ 0x40
 8016d6a:	2200      	movs	r2, #0
 8016d6c:	2180      	movs	r1, #128	@ 0x80
 8016d6e:	6878      	ldr	r0, [r7, #4]
 8016d70:	f001 fc61 	bl	8018636 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	2201      	movs	r2, #1
 8016d78:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	2240      	movs	r2, #64	@ 0x40
 8016d7e:	621a      	str	r2, [r3, #32]

  return ret;
 8016d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d82:	4618      	mov	r0, r3
 8016d84:	3710      	adds	r7, #16
 8016d86:	46bd      	mov	sp, r7
 8016d88:	bd80      	pop	{r7, pc}

08016d8a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016d8a:	b480      	push	{r7}
 8016d8c:	b083      	sub	sp, #12
 8016d8e:	af00      	add	r7, sp, #0
 8016d90:	6078      	str	r0, [r7, #4]
 8016d92:	460b      	mov	r3, r1
 8016d94:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	78fa      	ldrb	r2, [r7, #3]
 8016d9a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016d9c:	2300      	movs	r3, #0
}
 8016d9e:	4618      	mov	r0, r3
 8016da0:	370c      	adds	r7, #12
 8016da2:	46bd      	mov	sp, r7
 8016da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016da8:	4770      	bx	lr

08016daa <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016daa:	b480      	push	{r7}
 8016dac:	b083      	sub	sp, #12
 8016dae:	af00      	add	r7, sp, #0
 8016db0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016db8:	b2db      	uxtb	r3, r3
 8016dba:	2b04      	cmp	r3, #4
 8016dbc:	d006      	beq.n	8016dcc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dc4:	b2da      	uxtb	r2, r3
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	2204      	movs	r2, #4
 8016dd0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016dd4:	2300      	movs	r3, #0
}
 8016dd6:	4618      	mov	r0, r3
 8016dd8:	370c      	adds	r7, #12
 8016dda:	46bd      	mov	sp, r7
 8016ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016de0:	4770      	bx	lr

08016de2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016de2:	b480      	push	{r7}
 8016de4:	b083      	sub	sp, #12
 8016de6:	af00      	add	r7, sp, #0
 8016de8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016df0:	b2db      	uxtb	r3, r3
 8016df2:	2b04      	cmp	r3, #4
 8016df4:	d106      	bne.n	8016e04 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016dfc:	b2da      	uxtb	r2, r3
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016e04:	2300      	movs	r3, #0
}
 8016e06:	4618      	mov	r0, r3
 8016e08:	370c      	adds	r7, #12
 8016e0a:	46bd      	mov	sp, r7
 8016e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e10:	4770      	bx	lr

08016e12 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016e12:	b580      	push	{r7, lr}
 8016e14:	b082      	sub	sp, #8
 8016e16:	af00      	add	r7, sp, #0
 8016e18:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e20:	b2db      	uxtb	r3, r3
 8016e22:	2b03      	cmp	r3, #3
 8016e24:	d110      	bne.n	8016e48 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e2c:	2b00      	cmp	r3, #0
 8016e2e:	d00b      	beq.n	8016e48 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e36:	69db      	ldr	r3, [r3, #28]
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d005      	beq.n	8016e48 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e42:	69db      	ldr	r3, [r3, #28]
 8016e44:	6878      	ldr	r0, [r7, #4]
 8016e46:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016e48:	2300      	movs	r3, #0
}
 8016e4a:	4618      	mov	r0, r3
 8016e4c:	3708      	adds	r7, #8
 8016e4e:	46bd      	mov	sp, r7
 8016e50:	bd80      	pop	{r7, pc}

08016e52 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016e52:	b580      	push	{r7, lr}
 8016e54:	b082      	sub	sp, #8
 8016e56:	af00      	add	r7, sp, #0
 8016e58:	6078      	str	r0, [r7, #4]
 8016e5a:	460b      	mov	r3, r1
 8016e5c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	32ae      	adds	r2, #174	@ 0xae
 8016e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d101      	bne.n	8016e74 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016e70:	2303      	movs	r3, #3
 8016e72:	e01c      	b.n	8016eae <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e7a:	b2db      	uxtb	r3, r3
 8016e7c:	2b03      	cmp	r3, #3
 8016e7e:	d115      	bne.n	8016eac <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e86:	687b      	ldr	r3, [r7, #4]
 8016e88:	32ae      	adds	r2, #174	@ 0xae
 8016e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e8e:	6a1b      	ldr	r3, [r3, #32]
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	d00b      	beq.n	8016eac <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016e94:	687b      	ldr	r3, [r7, #4]
 8016e96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	32ae      	adds	r2, #174	@ 0xae
 8016e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ea2:	6a1b      	ldr	r3, [r3, #32]
 8016ea4:	78fa      	ldrb	r2, [r7, #3]
 8016ea6:	4611      	mov	r1, r2
 8016ea8:	6878      	ldr	r0, [r7, #4]
 8016eaa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016eac:	2300      	movs	r3, #0
}
 8016eae:	4618      	mov	r0, r3
 8016eb0:	3708      	adds	r7, #8
 8016eb2:	46bd      	mov	sp, r7
 8016eb4:	bd80      	pop	{r7, pc}

08016eb6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016eb6:	b580      	push	{r7, lr}
 8016eb8:	b082      	sub	sp, #8
 8016eba:	af00      	add	r7, sp, #0
 8016ebc:	6078      	str	r0, [r7, #4]
 8016ebe:	460b      	mov	r3, r1
 8016ec0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	32ae      	adds	r2, #174	@ 0xae
 8016ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d101      	bne.n	8016ed8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016ed4:	2303      	movs	r3, #3
 8016ed6:	e01c      	b.n	8016f12 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ede:	b2db      	uxtb	r3, r3
 8016ee0:	2b03      	cmp	r3, #3
 8016ee2:	d115      	bne.n	8016f10 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	32ae      	adds	r2, #174	@ 0xae
 8016eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ef4:	2b00      	cmp	r3, #0
 8016ef6:	d00b      	beq.n	8016f10 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	32ae      	adds	r2, #174	@ 0xae
 8016f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f08:	78fa      	ldrb	r2, [r7, #3]
 8016f0a:	4611      	mov	r1, r2
 8016f0c:	6878      	ldr	r0, [r7, #4]
 8016f0e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016f10:	2300      	movs	r3, #0
}
 8016f12:	4618      	mov	r0, r3
 8016f14:	3708      	adds	r7, #8
 8016f16:	46bd      	mov	sp, r7
 8016f18:	bd80      	pop	{r7, pc}

08016f1a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016f1a:	b480      	push	{r7}
 8016f1c:	b083      	sub	sp, #12
 8016f1e:	af00      	add	r7, sp, #0
 8016f20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016f22:	2300      	movs	r3, #0
}
 8016f24:	4618      	mov	r0, r3
 8016f26:	370c      	adds	r7, #12
 8016f28:	46bd      	mov	sp, r7
 8016f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2e:	4770      	bx	lr

08016f30 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016f30:	b580      	push	{r7, lr}
 8016f32:	b084      	sub	sp, #16
 8016f34:	af00      	add	r7, sp, #0
 8016f36:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016f38:	2300      	movs	r3, #0
 8016f3a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	2201      	movs	r2, #1
 8016f40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f4a:	2b00      	cmp	r3, #0
 8016f4c:	d00e      	beq.n	8016f6c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f54:	685b      	ldr	r3, [r3, #4]
 8016f56:	687a      	ldr	r2, [r7, #4]
 8016f58:	6852      	ldr	r2, [r2, #4]
 8016f5a:	b2d2      	uxtb	r2, r2
 8016f5c:	4611      	mov	r1, r2
 8016f5e:	6878      	ldr	r0, [r7, #4]
 8016f60:	4798      	blx	r3
 8016f62:	4603      	mov	r3, r0
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d001      	beq.n	8016f6c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016f68:	2303      	movs	r3, #3
 8016f6a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f6e:	4618      	mov	r0, r3
 8016f70:	3710      	adds	r7, #16
 8016f72:	46bd      	mov	sp, r7
 8016f74:	bd80      	pop	{r7, pc}

08016f76 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f76:	b480      	push	{r7}
 8016f78:	b083      	sub	sp, #12
 8016f7a:	af00      	add	r7, sp, #0
 8016f7c:	6078      	str	r0, [r7, #4]
 8016f7e:	460b      	mov	r3, r1
 8016f80:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f82:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f84:	4618      	mov	r0, r3
 8016f86:	370c      	adds	r7, #12
 8016f88:	46bd      	mov	sp, r7
 8016f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f8e:	4770      	bx	lr

08016f90 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f90:	b480      	push	{r7}
 8016f92:	b083      	sub	sp, #12
 8016f94:	af00      	add	r7, sp, #0
 8016f96:	6078      	str	r0, [r7, #4]
 8016f98:	460b      	mov	r3, r1
 8016f9a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f9c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f9e:	4618      	mov	r0, r3
 8016fa0:	370c      	adds	r7, #12
 8016fa2:	46bd      	mov	sp, r7
 8016fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fa8:	4770      	bx	lr

08016faa <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016faa:	b580      	push	{r7, lr}
 8016fac:	b086      	sub	sp, #24
 8016fae:	af00      	add	r7, sp, #0
 8016fb0:	6078      	str	r0, [r7, #4]
 8016fb2:	460b      	mov	r3, r1
 8016fb4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016fbe:	2300      	movs	r3, #0
 8016fc0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	885b      	ldrh	r3, [r3, #2]
 8016fc6:	b29b      	uxth	r3, r3
 8016fc8:	68fa      	ldr	r2, [r7, #12]
 8016fca:	7812      	ldrb	r2, [r2, #0]
 8016fcc:	4293      	cmp	r3, r2
 8016fce:	d91f      	bls.n	8017010 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016fd0:	68fb      	ldr	r3, [r7, #12]
 8016fd2:	781b      	ldrb	r3, [r3, #0]
 8016fd4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016fd6:	e013      	b.n	8017000 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016fd8:	f107 030a 	add.w	r3, r7, #10
 8016fdc:	4619      	mov	r1, r3
 8016fde:	6978      	ldr	r0, [r7, #20]
 8016fe0:	f000 f81b 	bl	801701a <USBD_GetNextDesc>
 8016fe4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016fe6:	697b      	ldr	r3, [r7, #20]
 8016fe8:	785b      	ldrb	r3, [r3, #1]
 8016fea:	2b05      	cmp	r3, #5
 8016fec:	d108      	bne.n	8017000 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016fee:	697b      	ldr	r3, [r7, #20]
 8016ff0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016ff2:	693b      	ldr	r3, [r7, #16]
 8016ff4:	789b      	ldrb	r3, [r3, #2]
 8016ff6:	78fa      	ldrb	r2, [r7, #3]
 8016ff8:	429a      	cmp	r2, r3
 8016ffa:	d008      	beq.n	801700e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016ffc:	2300      	movs	r3, #0
 8016ffe:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8017000:	68fb      	ldr	r3, [r7, #12]
 8017002:	885b      	ldrh	r3, [r3, #2]
 8017004:	b29a      	uxth	r2, r3
 8017006:	897b      	ldrh	r3, [r7, #10]
 8017008:	429a      	cmp	r2, r3
 801700a:	d8e5      	bhi.n	8016fd8 <USBD_GetEpDesc+0x2e>
 801700c:	e000      	b.n	8017010 <USBD_GetEpDesc+0x66>
          break;
 801700e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8017010:	693b      	ldr	r3, [r7, #16]
}
 8017012:	4618      	mov	r0, r3
 8017014:	3718      	adds	r7, #24
 8017016:	46bd      	mov	sp, r7
 8017018:	bd80      	pop	{r7, pc}

0801701a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801701a:	b480      	push	{r7}
 801701c:	b085      	sub	sp, #20
 801701e:	af00      	add	r7, sp, #0
 8017020:	6078      	str	r0, [r7, #4]
 8017022:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8017028:	683b      	ldr	r3, [r7, #0]
 801702a:	881b      	ldrh	r3, [r3, #0]
 801702c:	68fa      	ldr	r2, [r7, #12]
 801702e:	7812      	ldrb	r2, [r2, #0]
 8017030:	4413      	add	r3, r2
 8017032:	b29a      	uxth	r2, r3
 8017034:	683b      	ldr	r3, [r7, #0]
 8017036:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8017038:	68fb      	ldr	r3, [r7, #12]
 801703a:	781b      	ldrb	r3, [r3, #0]
 801703c:	461a      	mov	r2, r3
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	4413      	add	r3, r2
 8017042:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8017044:	68fb      	ldr	r3, [r7, #12]
}
 8017046:	4618      	mov	r0, r3
 8017048:	3714      	adds	r7, #20
 801704a:	46bd      	mov	sp, r7
 801704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017050:	4770      	bx	lr

08017052 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8017052:	b480      	push	{r7}
 8017054:	b087      	sub	sp, #28
 8017056:	af00      	add	r7, sp, #0
 8017058:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801705e:	697b      	ldr	r3, [r7, #20]
 8017060:	781b      	ldrb	r3, [r3, #0]
 8017062:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8017064:	697b      	ldr	r3, [r7, #20]
 8017066:	3301      	adds	r3, #1
 8017068:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801706a:	697b      	ldr	r3, [r7, #20]
 801706c:	781b      	ldrb	r3, [r3, #0]
 801706e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8017070:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8017074:	021b      	lsls	r3, r3, #8
 8017076:	b21a      	sxth	r2, r3
 8017078:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801707c:	4313      	orrs	r3, r2
 801707e:	b21b      	sxth	r3, r3
 8017080:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8017082:	89fb      	ldrh	r3, [r7, #14]
}
 8017084:	4618      	mov	r0, r3
 8017086:	371c      	adds	r7, #28
 8017088:	46bd      	mov	sp, r7
 801708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801708e:	4770      	bx	lr

08017090 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017090:	b580      	push	{r7, lr}
 8017092:	b084      	sub	sp, #16
 8017094:	af00      	add	r7, sp, #0
 8017096:	6078      	str	r0, [r7, #4]
 8017098:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801709a:	2300      	movs	r3, #0
 801709c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801709e:	683b      	ldr	r3, [r7, #0]
 80170a0:	781b      	ldrb	r3, [r3, #0]
 80170a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80170a6:	2b40      	cmp	r3, #64	@ 0x40
 80170a8:	d005      	beq.n	80170b6 <USBD_StdDevReq+0x26>
 80170aa:	2b40      	cmp	r3, #64	@ 0x40
 80170ac:	d857      	bhi.n	801715e <USBD_StdDevReq+0xce>
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d00f      	beq.n	80170d2 <USBD_StdDevReq+0x42>
 80170b2:	2b20      	cmp	r3, #32
 80170b4:	d153      	bne.n	801715e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80170b6:	687b      	ldr	r3, [r7, #4]
 80170b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80170bc:	687b      	ldr	r3, [r7, #4]
 80170be:	32ae      	adds	r2, #174	@ 0xae
 80170c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80170c4:	689b      	ldr	r3, [r3, #8]
 80170c6:	6839      	ldr	r1, [r7, #0]
 80170c8:	6878      	ldr	r0, [r7, #4]
 80170ca:	4798      	blx	r3
 80170cc:	4603      	mov	r3, r0
 80170ce:	73fb      	strb	r3, [r7, #15]
      break;
 80170d0:	e04a      	b.n	8017168 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80170d2:	683b      	ldr	r3, [r7, #0]
 80170d4:	785b      	ldrb	r3, [r3, #1]
 80170d6:	2b09      	cmp	r3, #9
 80170d8:	d83b      	bhi.n	8017152 <USBD_StdDevReq+0xc2>
 80170da:	a201      	add	r2, pc, #4	@ (adr r2, 80170e0 <USBD_StdDevReq+0x50>)
 80170dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80170e0:	08017135 	.word	0x08017135
 80170e4:	08017149 	.word	0x08017149
 80170e8:	08017153 	.word	0x08017153
 80170ec:	0801713f 	.word	0x0801713f
 80170f0:	08017153 	.word	0x08017153
 80170f4:	08017113 	.word	0x08017113
 80170f8:	08017109 	.word	0x08017109
 80170fc:	08017153 	.word	0x08017153
 8017100:	0801712b 	.word	0x0801712b
 8017104:	0801711d 	.word	0x0801711d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017108:	6839      	ldr	r1, [r7, #0]
 801710a:	6878      	ldr	r0, [r7, #4]
 801710c:	f000 fa3c 	bl	8017588 <USBD_GetDescriptor>
          break;
 8017110:	e024      	b.n	801715c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8017112:	6839      	ldr	r1, [r7, #0]
 8017114:	6878      	ldr	r0, [r7, #4]
 8017116:	f000 fbcb 	bl	80178b0 <USBD_SetAddress>
          break;
 801711a:	e01f      	b.n	801715c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801711c:	6839      	ldr	r1, [r7, #0]
 801711e:	6878      	ldr	r0, [r7, #4]
 8017120:	f000 fc0a 	bl	8017938 <USBD_SetConfig>
 8017124:	4603      	mov	r3, r0
 8017126:	73fb      	strb	r3, [r7, #15]
          break;
 8017128:	e018      	b.n	801715c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801712a:	6839      	ldr	r1, [r7, #0]
 801712c:	6878      	ldr	r0, [r7, #4]
 801712e:	f000 fcad 	bl	8017a8c <USBD_GetConfig>
          break;
 8017132:	e013      	b.n	801715c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8017134:	6839      	ldr	r1, [r7, #0]
 8017136:	6878      	ldr	r0, [r7, #4]
 8017138:	f000 fcde 	bl	8017af8 <USBD_GetStatus>
          break;
 801713c:	e00e      	b.n	801715c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801713e:	6839      	ldr	r1, [r7, #0]
 8017140:	6878      	ldr	r0, [r7, #4]
 8017142:	f000 fd0d 	bl	8017b60 <USBD_SetFeature>
          break;
 8017146:	e009      	b.n	801715c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017148:	6839      	ldr	r1, [r7, #0]
 801714a:	6878      	ldr	r0, [r7, #4]
 801714c:	f000 fd31 	bl	8017bb2 <USBD_ClrFeature>
          break;
 8017150:	e004      	b.n	801715c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8017152:	6839      	ldr	r1, [r7, #0]
 8017154:	6878      	ldr	r0, [r7, #4]
 8017156:	f000 fd88 	bl	8017c6a <USBD_CtlError>
          break;
 801715a:	bf00      	nop
      }
      break;
 801715c:	e004      	b.n	8017168 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801715e:	6839      	ldr	r1, [r7, #0]
 8017160:	6878      	ldr	r0, [r7, #4]
 8017162:	f000 fd82 	bl	8017c6a <USBD_CtlError>
      break;
 8017166:	bf00      	nop
  }

  return ret;
 8017168:	7bfb      	ldrb	r3, [r7, #15]
}
 801716a:	4618      	mov	r0, r3
 801716c:	3710      	adds	r7, #16
 801716e:	46bd      	mov	sp, r7
 8017170:	bd80      	pop	{r7, pc}
 8017172:	bf00      	nop

08017174 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017174:	b580      	push	{r7, lr}
 8017176:	b084      	sub	sp, #16
 8017178:	af00      	add	r7, sp, #0
 801717a:	6078      	str	r0, [r7, #4]
 801717c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801717e:	2300      	movs	r3, #0
 8017180:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017182:	683b      	ldr	r3, [r7, #0]
 8017184:	781b      	ldrb	r3, [r3, #0]
 8017186:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801718a:	2b40      	cmp	r3, #64	@ 0x40
 801718c:	d005      	beq.n	801719a <USBD_StdItfReq+0x26>
 801718e:	2b40      	cmp	r3, #64	@ 0x40
 8017190:	d852      	bhi.n	8017238 <USBD_StdItfReq+0xc4>
 8017192:	2b00      	cmp	r3, #0
 8017194:	d001      	beq.n	801719a <USBD_StdItfReq+0x26>
 8017196:	2b20      	cmp	r3, #32
 8017198:	d14e      	bne.n	8017238 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80171a0:	b2db      	uxtb	r3, r3
 80171a2:	3b01      	subs	r3, #1
 80171a4:	2b02      	cmp	r3, #2
 80171a6:	d840      	bhi.n	801722a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80171a8:	683b      	ldr	r3, [r7, #0]
 80171aa:	889b      	ldrh	r3, [r3, #4]
 80171ac:	b2db      	uxtb	r3, r3
 80171ae:	2b01      	cmp	r3, #1
 80171b0:	d836      	bhi.n	8017220 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80171b2:	683b      	ldr	r3, [r7, #0]
 80171b4:	889b      	ldrh	r3, [r3, #4]
 80171b6:	b2db      	uxtb	r3, r3
 80171b8:	4619      	mov	r1, r3
 80171ba:	6878      	ldr	r0, [r7, #4]
 80171bc:	f7ff fedb 	bl	8016f76 <USBD_CoreFindIF>
 80171c0:	4603      	mov	r3, r0
 80171c2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80171c4:	7bbb      	ldrb	r3, [r7, #14]
 80171c6:	2bff      	cmp	r3, #255	@ 0xff
 80171c8:	d01d      	beq.n	8017206 <USBD_StdItfReq+0x92>
 80171ca:	7bbb      	ldrb	r3, [r7, #14]
 80171cc:	2b00      	cmp	r3, #0
 80171ce:	d11a      	bne.n	8017206 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80171d0:	7bba      	ldrb	r2, [r7, #14]
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	32ae      	adds	r2, #174	@ 0xae
 80171d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171da:	689b      	ldr	r3, [r3, #8]
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d00f      	beq.n	8017200 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80171e0:	7bba      	ldrb	r2, [r7, #14]
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80171e8:	7bba      	ldrb	r2, [r7, #14]
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	32ae      	adds	r2, #174	@ 0xae
 80171ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171f2:	689b      	ldr	r3, [r3, #8]
 80171f4:	6839      	ldr	r1, [r7, #0]
 80171f6:	6878      	ldr	r0, [r7, #4]
 80171f8:	4798      	blx	r3
 80171fa:	4603      	mov	r3, r0
 80171fc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80171fe:	e004      	b.n	801720a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8017200:	2303      	movs	r3, #3
 8017202:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8017204:	e001      	b.n	801720a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8017206:	2303      	movs	r3, #3
 8017208:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801720a:	683b      	ldr	r3, [r7, #0]
 801720c:	88db      	ldrh	r3, [r3, #6]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d110      	bne.n	8017234 <USBD_StdItfReq+0xc0>
 8017212:	7bfb      	ldrb	r3, [r7, #15]
 8017214:	2b00      	cmp	r3, #0
 8017216:	d10d      	bne.n	8017234 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8017218:	6878      	ldr	r0, [r7, #4]
 801721a:	f000 fdfd 	bl	8017e18 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801721e:	e009      	b.n	8017234 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8017220:	6839      	ldr	r1, [r7, #0]
 8017222:	6878      	ldr	r0, [r7, #4]
 8017224:	f000 fd21 	bl	8017c6a <USBD_CtlError>
          break;
 8017228:	e004      	b.n	8017234 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801722a:	6839      	ldr	r1, [r7, #0]
 801722c:	6878      	ldr	r0, [r7, #4]
 801722e:	f000 fd1c 	bl	8017c6a <USBD_CtlError>
          break;
 8017232:	e000      	b.n	8017236 <USBD_StdItfReq+0xc2>
          break;
 8017234:	bf00      	nop
      }
      break;
 8017236:	e004      	b.n	8017242 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8017238:	6839      	ldr	r1, [r7, #0]
 801723a:	6878      	ldr	r0, [r7, #4]
 801723c:	f000 fd15 	bl	8017c6a <USBD_CtlError>
      break;
 8017240:	bf00      	nop
  }

  return ret;
 8017242:	7bfb      	ldrb	r3, [r7, #15]
}
 8017244:	4618      	mov	r0, r3
 8017246:	3710      	adds	r7, #16
 8017248:	46bd      	mov	sp, r7
 801724a:	bd80      	pop	{r7, pc}

0801724c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801724c:	b580      	push	{r7, lr}
 801724e:	b084      	sub	sp, #16
 8017250:	af00      	add	r7, sp, #0
 8017252:	6078      	str	r0, [r7, #4]
 8017254:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8017256:	2300      	movs	r3, #0
 8017258:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801725a:	683b      	ldr	r3, [r7, #0]
 801725c:	889b      	ldrh	r3, [r3, #4]
 801725e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017260:	683b      	ldr	r3, [r7, #0]
 8017262:	781b      	ldrb	r3, [r3, #0]
 8017264:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017268:	2b40      	cmp	r3, #64	@ 0x40
 801726a:	d007      	beq.n	801727c <USBD_StdEPReq+0x30>
 801726c:	2b40      	cmp	r3, #64	@ 0x40
 801726e:	f200 817f 	bhi.w	8017570 <USBD_StdEPReq+0x324>
 8017272:	2b00      	cmp	r3, #0
 8017274:	d02a      	beq.n	80172cc <USBD_StdEPReq+0x80>
 8017276:	2b20      	cmp	r3, #32
 8017278:	f040 817a 	bne.w	8017570 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 801727c:	7bbb      	ldrb	r3, [r7, #14]
 801727e:	4619      	mov	r1, r3
 8017280:	6878      	ldr	r0, [r7, #4]
 8017282:	f7ff fe85 	bl	8016f90 <USBD_CoreFindEP>
 8017286:	4603      	mov	r3, r0
 8017288:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801728a:	7b7b      	ldrb	r3, [r7, #13]
 801728c:	2bff      	cmp	r3, #255	@ 0xff
 801728e:	f000 8174 	beq.w	801757a <USBD_StdEPReq+0x32e>
 8017292:	7b7b      	ldrb	r3, [r7, #13]
 8017294:	2b00      	cmp	r3, #0
 8017296:	f040 8170 	bne.w	801757a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801729a:	7b7a      	ldrb	r2, [r7, #13]
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80172a2:	7b7a      	ldrb	r2, [r7, #13]
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	32ae      	adds	r2, #174	@ 0xae
 80172a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172ac:	689b      	ldr	r3, [r3, #8]
 80172ae:	2b00      	cmp	r3, #0
 80172b0:	f000 8163 	beq.w	801757a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80172b4:	7b7a      	ldrb	r2, [r7, #13]
 80172b6:	687b      	ldr	r3, [r7, #4]
 80172b8:	32ae      	adds	r2, #174	@ 0xae
 80172ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172be:	689b      	ldr	r3, [r3, #8]
 80172c0:	6839      	ldr	r1, [r7, #0]
 80172c2:	6878      	ldr	r0, [r7, #4]
 80172c4:	4798      	blx	r3
 80172c6:	4603      	mov	r3, r0
 80172c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80172ca:	e156      	b.n	801757a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80172cc:	683b      	ldr	r3, [r7, #0]
 80172ce:	785b      	ldrb	r3, [r3, #1]
 80172d0:	2b03      	cmp	r3, #3
 80172d2:	d008      	beq.n	80172e6 <USBD_StdEPReq+0x9a>
 80172d4:	2b03      	cmp	r3, #3
 80172d6:	f300 8145 	bgt.w	8017564 <USBD_StdEPReq+0x318>
 80172da:	2b00      	cmp	r3, #0
 80172dc:	f000 809b 	beq.w	8017416 <USBD_StdEPReq+0x1ca>
 80172e0:	2b01      	cmp	r3, #1
 80172e2:	d03c      	beq.n	801735e <USBD_StdEPReq+0x112>
 80172e4:	e13e      	b.n	8017564 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80172e6:	687b      	ldr	r3, [r7, #4]
 80172e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80172ec:	b2db      	uxtb	r3, r3
 80172ee:	2b02      	cmp	r3, #2
 80172f0:	d002      	beq.n	80172f8 <USBD_StdEPReq+0xac>
 80172f2:	2b03      	cmp	r3, #3
 80172f4:	d016      	beq.n	8017324 <USBD_StdEPReq+0xd8>
 80172f6:	e02c      	b.n	8017352 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80172f8:	7bbb      	ldrb	r3, [r7, #14]
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d00d      	beq.n	801731a <USBD_StdEPReq+0xce>
 80172fe:	7bbb      	ldrb	r3, [r7, #14]
 8017300:	2b80      	cmp	r3, #128	@ 0x80
 8017302:	d00a      	beq.n	801731a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017304:	7bbb      	ldrb	r3, [r7, #14]
 8017306:	4619      	mov	r1, r3
 8017308:	6878      	ldr	r0, [r7, #4]
 801730a:	f001 f9d9 	bl	80186c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801730e:	2180      	movs	r1, #128	@ 0x80
 8017310:	6878      	ldr	r0, [r7, #4]
 8017312:	f001 f9d5 	bl	80186c0 <USBD_LL_StallEP>
 8017316:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017318:	e020      	b.n	801735c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801731a:	6839      	ldr	r1, [r7, #0]
 801731c:	6878      	ldr	r0, [r7, #4]
 801731e:	f000 fca4 	bl	8017c6a <USBD_CtlError>
              break;
 8017322:	e01b      	b.n	801735c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017324:	683b      	ldr	r3, [r7, #0]
 8017326:	885b      	ldrh	r3, [r3, #2]
 8017328:	2b00      	cmp	r3, #0
 801732a:	d10e      	bne.n	801734a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801732c:	7bbb      	ldrb	r3, [r7, #14]
 801732e:	2b00      	cmp	r3, #0
 8017330:	d00b      	beq.n	801734a <USBD_StdEPReq+0xfe>
 8017332:	7bbb      	ldrb	r3, [r7, #14]
 8017334:	2b80      	cmp	r3, #128	@ 0x80
 8017336:	d008      	beq.n	801734a <USBD_StdEPReq+0xfe>
 8017338:	683b      	ldr	r3, [r7, #0]
 801733a:	88db      	ldrh	r3, [r3, #6]
 801733c:	2b00      	cmp	r3, #0
 801733e:	d104      	bne.n	801734a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8017340:	7bbb      	ldrb	r3, [r7, #14]
 8017342:	4619      	mov	r1, r3
 8017344:	6878      	ldr	r0, [r7, #4]
 8017346:	f001 f9bb 	bl	80186c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801734a:	6878      	ldr	r0, [r7, #4]
 801734c:	f000 fd64 	bl	8017e18 <USBD_CtlSendStatus>

              break;
 8017350:	e004      	b.n	801735c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8017352:	6839      	ldr	r1, [r7, #0]
 8017354:	6878      	ldr	r0, [r7, #4]
 8017356:	f000 fc88 	bl	8017c6a <USBD_CtlError>
              break;
 801735a:	bf00      	nop
          }
          break;
 801735c:	e107      	b.n	801756e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801735e:	687b      	ldr	r3, [r7, #4]
 8017360:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017364:	b2db      	uxtb	r3, r3
 8017366:	2b02      	cmp	r3, #2
 8017368:	d002      	beq.n	8017370 <USBD_StdEPReq+0x124>
 801736a:	2b03      	cmp	r3, #3
 801736c:	d016      	beq.n	801739c <USBD_StdEPReq+0x150>
 801736e:	e04b      	b.n	8017408 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017370:	7bbb      	ldrb	r3, [r7, #14]
 8017372:	2b00      	cmp	r3, #0
 8017374:	d00d      	beq.n	8017392 <USBD_StdEPReq+0x146>
 8017376:	7bbb      	ldrb	r3, [r7, #14]
 8017378:	2b80      	cmp	r3, #128	@ 0x80
 801737a:	d00a      	beq.n	8017392 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801737c:	7bbb      	ldrb	r3, [r7, #14]
 801737e:	4619      	mov	r1, r3
 8017380:	6878      	ldr	r0, [r7, #4]
 8017382:	f001 f99d 	bl	80186c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017386:	2180      	movs	r1, #128	@ 0x80
 8017388:	6878      	ldr	r0, [r7, #4]
 801738a:	f001 f999 	bl	80186c0 <USBD_LL_StallEP>
 801738e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017390:	e040      	b.n	8017414 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8017392:	6839      	ldr	r1, [r7, #0]
 8017394:	6878      	ldr	r0, [r7, #4]
 8017396:	f000 fc68 	bl	8017c6a <USBD_CtlError>
              break;
 801739a:	e03b      	b.n	8017414 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801739c:	683b      	ldr	r3, [r7, #0]
 801739e:	885b      	ldrh	r3, [r3, #2]
 80173a0:	2b00      	cmp	r3, #0
 80173a2:	d136      	bne.n	8017412 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80173a4:	7bbb      	ldrb	r3, [r7, #14]
 80173a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	d004      	beq.n	80173b8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80173ae:	7bbb      	ldrb	r3, [r7, #14]
 80173b0:	4619      	mov	r1, r3
 80173b2:	6878      	ldr	r0, [r7, #4]
 80173b4:	f001 f9a3 	bl	80186fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80173b8:	6878      	ldr	r0, [r7, #4]
 80173ba:	f000 fd2d 	bl	8017e18 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80173be:	7bbb      	ldrb	r3, [r7, #14]
 80173c0:	4619      	mov	r1, r3
 80173c2:	6878      	ldr	r0, [r7, #4]
 80173c4:	f7ff fde4 	bl	8016f90 <USBD_CoreFindEP>
 80173c8:	4603      	mov	r3, r0
 80173ca:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80173cc:	7b7b      	ldrb	r3, [r7, #13]
 80173ce:	2bff      	cmp	r3, #255	@ 0xff
 80173d0:	d01f      	beq.n	8017412 <USBD_StdEPReq+0x1c6>
 80173d2:	7b7b      	ldrb	r3, [r7, #13]
 80173d4:	2b00      	cmp	r3, #0
 80173d6:	d11c      	bne.n	8017412 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80173d8:	7b7a      	ldrb	r2, [r7, #13]
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80173e0:	7b7a      	ldrb	r2, [r7, #13]
 80173e2:	687b      	ldr	r3, [r7, #4]
 80173e4:	32ae      	adds	r2, #174	@ 0xae
 80173e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173ea:	689b      	ldr	r3, [r3, #8]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d010      	beq.n	8017412 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80173f0:	7b7a      	ldrb	r2, [r7, #13]
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	32ae      	adds	r2, #174	@ 0xae
 80173f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173fa:	689b      	ldr	r3, [r3, #8]
 80173fc:	6839      	ldr	r1, [r7, #0]
 80173fe:	6878      	ldr	r0, [r7, #4]
 8017400:	4798      	blx	r3
 8017402:	4603      	mov	r3, r0
 8017404:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8017406:	e004      	b.n	8017412 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8017408:	6839      	ldr	r1, [r7, #0]
 801740a:	6878      	ldr	r0, [r7, #4]
 801740c:	f000 fc2d 	bl	8017c6a <USBD_CtlError>
              break;
 8017410:	e000      	b.n	8017414 <USBD_StdEPReq+0x1c8>
              break;
 8017412:	bf00      	nop
          }
          break;
 8017414:	e0ab      	b.n	801756e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801741c:	b2db      	uxtb	r3, r3
 801741e:	2b02      	cmp	r3, #2
 8017420:	d002      	beq.n	8017428 <USBD_StdEPReq+0x1dc>
 8017422:	2b03      	cmp	r3, #3
 8017424:	d032      	beq.n	801748c <USBD_StdEPReq+0x240>
 8017426:	e097      	b.n	8017558 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017428:	7bbb      	ldrb	r3, [r7, #14]
 801742a:	2b00      	cmp	r3, #0
 801742c:	d007      	beq.n	801743e <USBD_StdEPReq+0x1f2>
 801742e:	7bbb      	ldrb	r3, [r7, #14]
 8017430:	2b80      	cmp	r3, #128	@ 0x80
 8017432:	d004      	beq.n	801743e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8017434:	6839      	ldr	r1, [r7, #0]
 8017436:	6878      	ldr	r0, [r7, #4]
 8017438:	f000 fc17 	bl	8017c6a <USBD_CtlError>
                break;
 801743c:	e091      	b.n	8017562 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801743e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017442:	2b00      	cmp	r3, #0
 8017444:	da0b      	bge.n	801745e <USBD_StdEPReq+0x212>
 8017446:	7bbb      	ldrb	r3, [r7, #14]
 8017448:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801744c:	4613      	mov	r3, r2
 801744e:	009b      	lsls	r3, r3, #2
 8017450:	4413      	add	r3, r2
 8017452:	009b      	lsls	r3, r3, #2
 8017454:	3310      	adds	r3, #16
 8017456:	687a      	ldr	r2, [r7, #4]
 8017458:	4413      	add	r3, r2
 801745a:	3304      	adds	r3, #4
 801745c:	e00b      	b.n	8017476 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801745e:	7bbb      	ldrb	r3, [r7, #14]
 8017460:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017464:	4613      	mov	r3, r2
 8017466:	009b      	lsls	r3, r3, #2
 8017468:	4413      	add	r3, r2
 801746a:	009b      	lsls	r3, r3, #2
 801746c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8017470:	687a      	ldr	r2, [r7, #4]
 8017472:	4413      	add	r3, r2
 8017474:	3304      	adds	r3, #4
 8017476:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8017478:	68bb      	ldr	r3, [r7, #8]
 801747a:	2200      	movs	r2, #0
 801747c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801747e:	68bb      	ldr	r3, [r7, #8]
 8017480:	2202      	movs	r2, #2
 8017482:	4619      	mov	r1, r3
 8017484:	6878      	ldr	r0, [r7, #4]
 8017486:	f000 fc6d 	bl	8017d64 <USBD_CtlSendData>
              break;
 801748a:	e06a      	b.n	8017562 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801748c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017490:	2b00      	cmp	r3, #0
 8017492:	da11      	bge.n	80174b8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8017494:	7bbb      	ldrb	r3, [r7, #14]
 8017496:	f003 020f 	and.w	r2, r3, #15
 801749a:	6879      	ldr	r1, [r7, #4]
 801749c:	4613      	mov	r3, r2
 801749e:	009b      	lsls	r3, r3, #2
 80174a0:	4413      	add	r3, r2
 80174a2:	009b      	lsls	r3, r3, #2
 80174a4:	440b      	add	r3, r1
 80174a6:	3324      	adds	r3, #36	@ 0x24
 80174a8:	881b      	ldrh	r3, [r3, #0]
 80174aa:	2b00      	cmp	r3, #0
 80174ac:	d117      	bne.n	80174de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80174ae:	6839      	ldr	r1, [r7, #0]
 80174b0:	6878      	ldr	r0, [r7, #4]
 80174b2:	f000 fbda 	bl	8017c6a <USBD_CtlError>
                  break;
 80174b6:	e054      	b.n	8017562 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80174b8:	7bbb      	ldrb	r3, [r7, #14]
 80174ba:	f003 020f 	and.w	r2, r3, #15
 80174be:	6879      	ldr	r1, [r7, #4]
 80174c0:	4613      	mov	r3, r2
 80174c2:	009b      	lsls	r3, r3, #2
 80174c4:	4413      	add	r3, r2
 80174c6:	009b      	lsls	r3, r3, #2
 80174c8:	440b      	add	r3, r1
 80174ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80174ce:	881b      	ldrh	r3, [r3, #0]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d104      	bne.n	80174de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80174d4:	6839      	ldr	r1, [r7, #0]
 80174d6:	6878      	ldr	r0, [r7, #4]
 80174d8:	f000 fbc7 	bl	8017c6a <USBD_CtlError>
                  break;
 80174dc:	e041      	b.n	8017562 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80174e2:	2b00      	cmp	r3, #0
 80174e4:	da0b      	bge.n	80174fe <USBD_StdEPReq+0x2b2>
 80174e6:	7bbb      	ldrb	r3, [r7, #14]
 80174e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80174ec:	4613      	mov	r3, r2
 80174ee:	009b      	lsls	r3, r3, #2
 80174f0:	4413      	add	r3, r2
 80174f2:	009b      	lsls	r3, r3, #2
 80174f4:	3310      	adds	r3, #16
 80174f6:	687a      	ldr	r2, [r7, #4]
 80174f8:	4413      	add	r3, r2
 80174fa:	3304      	adds	r3, #4
 80174fc:	e00b      	b.n	8017516 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80174fe:	7bbb      	ldrb	r3, [r7, #14]
 8017500:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017504:	4613      	mov	r3, r2
 8017506:	009b      	lsls	r3, r3, #2
 8017508:	4413      	add	r3, r2
 801750a:	009b      	lsls	r3, r3, #2
 801750c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8017510:	687a      	ldr	r2, [r7, #4]
 8017512:	4413      	add	r3, r2
 8017514:	3304      	adds	r3, #4
 8017516:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8017518:	7bbb      	ldrb	r3, [r7, #14]
 801751a:	2b00      	cmp	r3, #0
 801751c:	d002      	beq.n	8017524 <USBD_StdEPReq+0x2d8>
 801751e:	7bbb      	ldrb	r3, [r7, #14]
 8017520:	2b80      	cmp	r3, #128	@ 0x80
 8017522:	d103      	bne.n	801752c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8017524:	68bb      	ldr	r3, [r7, #8]
 8017526:	2200      	movs	r2, #0
 8017528:	601a      	str	r2, [r3, #0]
 801752a:	e00e      	b.n	801754a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801752c:	7bbb      	ldrb	r3, [r7, #14]
 801752e:	4619      	mov	r1, r3
 8017530:	6878      	ldr	r0, [r7, #4]
 8017532:	f001 f903 	bl	801873c <USBD_LL_IsStallEP>
 8017536:	4603      	mov	r3, r0
 8017538:	2b00      	cmp	r3, #0
 801753a:	d003      	beq.n	8017544 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801753c:	68bb      	ldr	r3, [r7, #8]
 801753e:	2201      	movs	r2, #1
 8017540:	601a      	str	r2, [r3, #0]
 8017542:	e002      	b.n	801754a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8017544:	68bb      	ldr	r3, [r7, #8]
 8017546:	2200      	movs	r2, #0
 8017548:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801754a:	68bb      	ldr	r3, [r7, #8]
 801754c:	2202      	movs	r2, #2
 801754e:	4619      	mov	r1, r3
 8017550:	6878      	ldr	r0, [r7, #4]
 8017552:	f000 fc07 	bl	8017d64 <USBD_CtlSendData>
              break;
 8017556:	e004      	b.n	8017562 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8017558:	6839      	ldr	r1, [r7, #0]
 801755a:	6878      	ldr	r0, [r7, #4]
 801755c:	f000 fb85 	bl	8017c6a <USBD_CtlError>
              break;
 8017560:	bf00      	nop
          }
          break;
 8017562:	e004      	b.n	801756e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8017564:	6839      	ldr	r1, [r7, #0]
 8017566:	6878      	ldr	r0, [r7, #4]
 8017568:	f000 fb7f 	bl	8017c6a <USBD_CtlError>
          break;
 801756c:	bf00      	nop
      }
      break;
 801756e:	e005      	b.n	801757c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8017570:	6839      	ldr	r1, [r7, #0]
 8017572:	6878      	ldr	r0, [r7, #4]
 8017574:	f000 fb79 	bl	8017c6a <USBD_CtlError>
      break;
 8017578:	e000      	b.n	801757c <USBD_StdEPReq+0x330>
      break;
 801757a:	bf00      	nop
  }

  return ret;
 801757c:	7bfb      	ldrb	r3, [r7, #15]
}
 801757e:	4618      	mov	r0, r3
 8017580:	3710      	adds	r7, #16
 8017582:	46bd      	mov	sp, r7
 8017584:	bd80      	pop	{r7, pc}
	...

08017588 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017588:	b580      	push	{r7, lr}
 801758a:	b084      	sub	sp, #16
 801758c:	af00      	add	r7, sp, #0
 801758e:	6078      	str	r0, [r7, #4]
 8017590:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8017592:	2300      	movs	r3, #0
 8017594:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8017596:	2300      	movs	r3, #0
 8017598:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801759a:	2300      	movs	r3, #0
 801759c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801759e:	683b      	ldr	r3, [r7, #0]
 80175a0:	885b      	ldrh	r3, [r3, #2]
 80175a2:	0a1b      	lsrs	r3, r3, #8
 80175a4:	b29b      	uxth	r3, r3
 80175a6:	3b01      	subs	r3, #1
 80175a8:	2b0e      	cmp	r3, #14
 80175aa:	f200 8152 	bhi.w	8017852 <USBD_GetDescriptor+0x2ca>
 80175ae:	a201      	add	r2, pc, #4	@ (adr r2, 80175b4 <USBD_GetDescriptor+0x2c>)
 80175b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80175b4:	08017625 	.word	0x08017625
 80175b8:	0801763d 	.word	0x0801763d
 80175bc:	0801767d 	.word	0x0801767d
 80175c0:	08017853 	.word	0x08017853
 80175c4:	08017853 	.word	0x08017853
 80175c8:	080177f3 	.word	0x080177f3
 80175cc:	0801781f 	.word	0x0801781f
 80175d0:	08017853 	.word	0x08017853
 80175d4:	08017853 	.word	0x08017853
 80175d8:	08017853 	.word	0x08017853
 80175dc:	08017853 	.word	0x08017853
 80175e0:	08017853 	.word	0x08017853
 80175e4:	08017853 	.word	0x08017853
 80175e8:	08017853 	.word	0x08017853
 80175ec:	080175f1 	.word	0x080175f1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175f6:	69db      	ldr	r3, [r3, #28]
 80175f8:	2b00      	cmp	r3, #0
 80175fa:	d00b      	beq.n	8017614 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017602:	69db      	ldr	r3, [r3, #28]
 8017604:	687a      	ldr	r2, [r7, #4]
 8017606:	7c12      	ldrb	r2, [r2, #16]
 8017608:	f107 0108 	add.w	r1, r7, #8
 801760c:	4610      	mov	r0, r2
 801760e:	4798      	blx	r3
 8017610:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017612:	e126      	b.n	8017862 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017614:	6839      	ldr	r1, [r7, #0]
 8017616:	6878      	ldr	r0, [r7, #4]
 8017618:	f000 fb27 	bl	8017c6a <USBD_CtlError>
        err++;
 801761c:	7afb      	ldrb	r3, [r7, #11]
 801761e:	3301      	adds	r3, #1
 8017620:	72fb      	strb	r3, [r7, #11]
      break;
 8017622:	e11e      	b.n	8017862 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801762a:	681b      	ldr	r3, [r3, #0]
 801762c:	687a      	ldr	r2, [r7, #4]
 801762e:	7c12      	ldrb	r2, [r2, #16]
 8017630:	f107 0108 	add.w	r1, r7, #8
 8017634:	4610      	mov	r0, r2
 8017636:	4798      	blx	r3
 8017638:	60f8      	str	r0, [r7, #12]
      break;
 801763a:	e112      	b.n	8017862 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	7c1b      	ldrb	r3, [r3, #16]
 8017640:	2b00      	cmp	r3, #0
 8017642:	d10d      	bne.n	8017660 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801764a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801764c:	f107 0208 	add.w	r2, r7, #8
 8017650:	4610      	mov	r0, r2
 8017652:	4798      	blx	r3
 8017654:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	3301      	adds	r3, #1
 801765a:	2202      	movs	r2, #2
 801765c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801765e:	e100      	b.n	8017862 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017668:	f107 0208 	add.w	r2, r7, #8
 801766c:	4610      	mov	r0, r2
 801766e:	4798      	blx	r3
 8017670:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8017672:	68fb      	ldr	r3, [r7, #12]
 8017674:	3301      	adds	r3, #1
 8017676:	2202      	movs	r2, #2
 8017678:	701a      	strb	r2, [r3, #0]
      break;
 801767a:	e0f2      	b.n	8017862 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801767c:	683b      	ldr	r3, [r7, #0]
 801767e:	885b      	ldrh	r3, [r3, #2]
 8017680:	b2db      	uxtb	r3, r3
 8017682:	2b05      	cmp	r3, #5
 8017684:	f200 80ac 	bhi.w	80177e0 <USBD_GetDescriptor+0x258>
 8017688:	a201      	add	r2, pc, #4	@ (adr r2, 8017690 <USBD_GetDescriptor+0x108>)
 801768a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801768e:	bf00      	nop
 8017690:	080176a9 	.word	0x080176a9
 8017694:	080176dd 	.word	0x080176dd
 8017698:	08017711 	.word	0x08017711
 801769c:	08017745 	.word	0x08017745
 80176a0:	08017779 	.word	0x08017779
 80176a4:	080177ad 	.word	0x080177ad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176ae:	685b      	ldr	r3, [r3, #4]
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d00b      	beq.n	80176cc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176ba:	685b      	ldr	r3, [r3, #4]
 80176bc:	687a      	ldr	r2, [r7, #4]
 80176be:	7c12      	ldrb	r2, [r2, #16]
 80176c0:	f107 0108 	add.w	r1, r7, #8
 80176c4:	4610      	mov	r0, r2
 80176c6:	4798      	blx	r3
 80176c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176ca:	e091      	b.n	80177f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176cc:	6839      	ldr	r1, [r7, #0]
 80176ce:	6878      	ldr	r0, [r7, #4]
 80176d0:	f000 facb 	bl	8017c6a <USBD_CtlError>
            err++;
 80176d4:	7afb      	ldrb	r3, [r7, #11]
 80176d6:	3301      	adds	r3, #1
 80176d8:	72fb      	strb	r3, [r7, #11]
          break;
 80176da:	e089      	b.n	80177f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80176dc:	687b      	ldr	r3, [r7, #4]
 80176de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176e2:	689b      	ldr	r3, [r3, #8]
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d00b      	beq.n	8017700 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80176e8:	687b      	ldr	r3, [r7, #4]
 80176ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176ee:	689b      	ldr	r3, [r3, #8]
 80176f0:	687a      	ldr	r2, [r7, #4]
 80176f2:	7c12      	ldrb	r2, [r2, #16]
 80176f4:	f107 0108 	add.w	r1, r7, #8
 80176f8:	4610      	mov	r0, r2
 80176fa:	4798      	blx	r3
 80176fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176fe:	e077      	b.n	80177f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017700:	6839      	ldr	r1, [r7, #0]
 8017702:	6878      	ldr	r0, [r7, #4]
 8017704:	f000 fab1 	bl	8017c6a <USBD_CtlError>
            err++;
 8017708:	7afb      	ldrb	r3, [r7, #11]
 801770a:	3301      	adds	r3, #1
 801770c:	72fb      	strb	r3, [r7, #11]
          break;
 801770e:	e06f      	b.n	80177f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017716:	68db      	ldr	r3, [r3, #12]
 8017718:	2b00      	cmp	r3, #0
 801771a:	d00b      	beq.n	8017734 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017722:	68db      	ldr	r3, [r3, #12]
 8017724:	687a      	ldr	r2, [r7, #4]
 8017726:	7c12      	ldrb	r2, [r2, #16]
 8017728:	f107 0108 	add.w	r1, r7, #8
 801772c:	4610      	mov	r0, r2
 801772e:	4798      	blx	r3
 8017730:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017732:	e05d      	b.n	80177f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017734:	6839      	ldr	r1, [r7, #0]
 8017736:	6878      	ldr	r0, [r7, #4]
 8017738:	f000 fa97 	bl	8017c6a <USBD_CtlError>
            err++;
 801773c:	7afb      	ldrb	r3, [r7, #11]
 801773e:	3301      	adds	r3, #1
 8017740:	72fb      	strb	r3, [r7, #11]
          break;
 8017742:	e055      	b.n	80177f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8017744:	687b      	ldr	r3, [r7, #4]
 8017746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801774a:	691b      	ldr	r3, [r3, #16]
 801774c:	2b00      	cmp	r3, #0
 801774e:	d00b      	beq.n	8017768 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017756:	691b      	ldr	r3, [r3, #16]
 8017758:	687a      	ldr	r2, [r7, #4]
 801775a:	7c12      	ldrb	r2, [r2, #16]
 801775c:	f107 0108 	add.w	r1, r7, #8
 8017760:	4610      	mov	r0, r2
 8017762:	4798      	blx	r3
 8017764:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017766:	e043      	b.n	80177f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017768:	6839      	ldr	r1, [r7, #0]
 801776a:	6878      	ldr	r0, [r7, #4]
 801776c:	f000 fa7d 	bl	8017c6a <USBD_CtlError>
            err++;
 8017770:	7afb      	ldrb	r3, [r7, #11]
 8017772:	3301      	adds	r3, #1
 8017774:	72fb      	strb	r3, [r7, #11]
          break;
 8017776:	e03b      	b.n	80177f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8017778:	687b      	ldr	r3, [r7, #4]
 801777a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801777e:	695b      	ldr	r3, [r3, #20]
 8017780:	2b00      	cmp	r3, #0
 8017782:	d00b      	beq.n	801779c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801778a:	695b      	ldr	r3, [r3, #20]
 801778c:	687a      	ldr	r2, [r7, #4]
 801778e:	7c12      	ldrb	r2, [r2, #16]
 8017790:	f107 0108 	add.w	r1, r7, #8
 8017794:	4610      	mov	r0, r2
 8017796:	4798      	blx	r3
 8017798:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801779a:	e029      	b.n	80177f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801779c:	6839      	ldr	r1, [r7, #0]
 801779e:	6878      	ldr	r0, [r7, #4]
 80177a0:	f000 fa63 	bl	8017c6a <USBD_CtlError>
            err++;
 80177a4:	7afb      	ldrb	r3, [r7, #11]
 80177a6:	3301      	adds	r3, #1
 80177a8:	72fb      	strb	r3, [r7, #11]
          break;
 80177aa:	e021      	b.n	80177f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80177ac:	687b      	ldr	r3, [r7, #4]
 80177ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177b2:	699b      	ldr	r3, [r3, #24]
 80177b4:	2b00      	cmp	r3, #0
 80177b6:	d00b      	beq.n	80177d0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177be:	699b      	ldr	r3, [r3, #24]
 80177c0:	687a      	ldr	r2, [r7, #4]
 80177c2:	7c12      	ldrb	r2, [r2, #16]
 80177c4:	f107 0108 	add.w	r1, r7, #8
 80177c8:	4610      	mov	r0, r2
 80177ca:	4798      	blx	r3
 80177cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177ce:	e00f      	b.n	80177f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80177d0:	6839      	ldr	r1, [r7, #0]
 80177d2:	6878      	ldr	r0, [r7, #4]
 80177d4:	f000 fa49 	bl	8017c6a <USBD_CtlError>
            err++;
 80177d8:	7afb      	ldrb	r3, [r7, #11]
 80177da:	3301      	adds	r3, #1
 80177dc:	72fb      	strb	r3, [r7, #11]
          break;
 80177de:	e007      	b.n	80177f0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80177e0:	6839      	ldr	r1, [r7, #0]
 80177e2:	6878      	ldr	r0, [r7, #4]
 80177e4:	f000 fa41 	bl	8017c6a <USBD_CtlError>
          err++;
 80177e8:	7afb      	ldrb	r3, [r7, #11]
 80177ea:	3301      	adds	r3, #1
 80177ec:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80177ee:	bf00      	nop
      }
      break;
 80177f0:	e037      	b.n	8017862 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80177f2:	687b      	ldr	r3, [r7, #4]
 80177f4:	7c1b      	ldrb	r3, [r3, #16]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d109      	bne.n	801780e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80177fa:	687b      	ldr	r3, [r7, #4]
 80177fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017802:	f107 0208 	add.w	r2, r7, #8
 8017806:	4610      	mov	r0, r2
 8017808:	4798      	blx	r3
 801780a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801780c:	e029      	b.n	8017862 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801780e:	6839      	ldr	r1, [r7, #0]
 8017810:	6878      	ldr	r0, [r7, #4]
 8017812:	f000 fa2a 	bl	8017c6a <USBD_CtlError>
        err++;
 8017816:	7afb      	ldrb	r3, [r7, #11]
 8017818:	3301      	adds	r3, #1
 801781a:	72fb      	strb	r3, [r7, #11]
      break;
 801781c:	e021      	b.n	8017862 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	7c1b      	ldrb	r3, [r3, #16]
 8017822:	2b00      	cmp	r3, #0
 8017824:	d10d      	bne.n	8017842 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801782c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801782e:	f107 0208 	add.w	r2, r7, #8
 8017832:	4610      	mov	r0, r2
 8017834:	4798      	blx	r3
 8017836:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8017838:	68fb      	ldr	r3, [r7, #12]
 801783a:	3301      	adds	r3, #1
 801783c:	2207      	movs	r2, #7
 801783e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017840:	e00f      	b.n	8017862 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017842:	6839      	ldr	r1, [r7, #0]
 8017844:	6878      	ldr	r0, [r7, #4]
 8017846:	f000 fa10 	bl	8017c6a <USBD_CtlError>
        err++;
 801784a:	7afb      	ldrb	r3, [r7, #11]
 801784c:	3301      	adds	r3, #1
 801784e:	72fb      	strb	r3, [r7, #11]
      break;
 8017850:	e007      	b.n	8017862 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8017852:	6839      	ldr	r1, [r7, #0]
 8017854:	6878      	ldr	r0, [r7, #4]
 8017856:	f000 fa08 	bl	8017c6a <USBD_CtlError>
      err++;
 801785a:	7afb      	ldrb	r3, [r7, #11]
 801785c:	3301      	adds	r3, #1
 801785e:	72fb      	strb	r3, [r7, #11]
      break;
 8017860:	bf00      	nop
  }

  if (err != 0U)
 8017862:	7afb      	ldrb	r3, [r7, #11]
 8017864:	2b00      	cmp	r3, #0
 8017866:	d11e      	bne.n	80178a6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8017868:	683b      	ldr	r3, [r7, #0]
 801786a:	88db      	ldrh	r3, [r3, #6]
 801786c:	2b00      	cmp	r3, #0
 801786e:	d016      	beq.n	801789e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8017870:	893b      	ldrh	r3, [r7, #8]
 8017872:	2b00      	cmp	r3, #0
 8017874:	d00e      	beq.n	8017894 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8017876:	683b      	ldr	r3, [r7, #0]
 8017878:	88da      	ldrh	r2, [r3, #6]
 801787a:	893b      	ldrh	r3, [r7, #8]
 801787c:	4293      	cmp	r3, r2
 801787e:	bf28      	it	cs
 8017880:	4613      	movcs	r3, r2
 8017882:	b29b      	uxth	r3, r3
 8017884:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8017886:	893b      	ldrh	r3, [r7, #8]
 8017888:	461a      	mov	r2, r3
 801788a:	68f9      	ldr	r1, [r7, #12]
 801788c:	6878      	ldr	r0, [r7, #4]
 801788e:	f000 fa69 	bl	8017d64 <USBD_CtlSendData>
 8017892:	e009      	b.n	80178a8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8017894:	6839      	ldr	r1, [r7, #0]
 8017896:	6878      	ldr	r0, [r7, #4]
 8017898:	f000 f9e7 	bl	8017c6a <USBD_CtlError>
 801789c:	e004      	b.n	80178a8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801789e:	6878      	ldr	r0, [r7, #4]
 80178a0:	f000 faba 	bl	8017e18 <USBD_CtlSendStatus>
 80178a4:	e000      	b.n	80178a8 <USBD_GetDescriptor+0x320>
    return;
 80178a6:	bf00      	nop
  }
}
 80178a8:	3710      	adds	r7, #16
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}
 80178ae:	bf00      	nop

080178b0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80178b0:	b580      	push	{r7, lr}
 80178b2:	b084      	sub	sp, #16
 80178b4:	af00      	add	r7, sp, #0
 80178b6:	6078      	str	r0, [r7, #4]
 80178b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80178ba:	683b      	ldr	r3, [r7, #0]
 80178bc:	889b      	ldrh	r3, [r3, #4]
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d131      	bne.n	8017926 <USBD_SetAddress+0x76>
 80178c2:	683b      	ldr	r3, [r7, #0]
 80178c4:	88db      	ldrh	r3, [r3, #6]
 80178c6:	2b00      	cmp	r3, #0
 80178c8:	d12d      	bne.n	8017926 <USBD_SetAddress+0x76>
 80178ca:	683b      	ldr	r3, [r7, #0]
 80178cc:	885b      	ldrh	r3, [r3, #2]
 80178ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80178d0:	d829      	bhi.n	8017926 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80178d2:	683b      	ldr	r3, [r7, #0]
 80178d4:	885b      	ldrh	r3, [r3, #2]
 80178d6:	b2db      	uxtb	r3, r3
 80178d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80178dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178de:	687b      	ldr	r3, [r7, #4]
 80178e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80178e4:	b2db      	uxtb	r3, r3
 80178e6:	2b03      	cmp	r3, #3
 80178e8:	d104      	bne.n	80178f4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80178ea:	6839      	ldr	r1, [r7, #0]
 80178ec:	6878      	ldr	r0, [r7, #4]
 80178ee:	f000 f9bc 	bl	8017c6a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178f2:	e01d      	b.n	8017930 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80178f4:	687b      	ldr	r3, [r7, #4]
 80178f6:	7bfa      	ldrb	r2, [r7, #15]
 80178f8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80178fc:	7bfb      	ldrb	r3, [r7, #15]
 80178fe:	4619      	mov	r1, r3
 8017900:	6878      	ldr	r0, [r7, #4]
 8017902:	f000 ff47 	bl	8018794 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8017906:	6878      	ldr	r0, [r7, #4]
 8017908:	f000 fa86 	bl	8017e18 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801790c:	7bfb      	ldrb	r3, [r7, #15]
 801790e:	2b00      	cmp	r3, #0
 8017910:	d004      	beq.n	801791c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017912:	687b      	ldr	r3, [r7, #4]
 8017914:	2202      	movs	r2, #2
 8017916:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801791a:	e009      	b.n	8017930 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	2201      	movs	r2, #1
 8017920:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017924:	e004      	b.n	8017930 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8017926:	6839      	ldr	r1, [r7, #0]
 8017928:	6878      	ldr	r0, [r7, #4]
 801792a:	f000 f99e 	bl	8017c6a <USBD_CtlError>
  }
}
 801792e:	bf00      	nop
 8017930:	bf00      	nop
 8017932:	3710      	adds	r7, #16
 8017934:	46bd      	mov	sp, r7
 8017936:	bd80      	pop	{r7, pc}

08017938 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017938:	b580      	push	{r7, lr}
 801793a:	b084      	sub	sp, #16
 801793c:	af00      	add	r7, sp, #0
 801793e:	6078      	str	r0, [r7, #4]
 8017940:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017942:	2300      	movs	r3, #0
 8017944:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8017946:	683b      	ldr	r3, [r7, #0]
 8017948:	885b      	ldrh	r3, [r3, #2]
 801794a:	b2da      	uxtb	r2, r3
 801794c:	4b4e      	ldr	r3, [pc, #312]	@ (8017a88 <USBD_SetConfig+0x150>)
 801794e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8017950:	4b4d      	ldr	r3, [pc, #308]	@ (8017a88 <USBD_SetConfig+0x150>)
 8017952:	781b      	ldrb	r3, [r3, #0]
 8017954:	2b01      	cmp	r3, #1
 8017956:	d905      	bls.n	8017964 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8017958:	6839      	ldr	r1, [r7, #0]
 801795a:	6878      	ldr	r0, [r7, #4]
 801795c:	f000 f985 	bl	8017c6a <USBD_CtlError>
    return USBD_FAIL;
 8017960:	2303      	movs	r3, #3
 8017962:	e08c      	b.n	8017a7e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8017964:	687b      	ldr	r3, [r7, #4]
 8017966:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801796a:	b2db      	uxtb	r3, r3
 801796c:	2b02      	cmp	r3, #2
 801796e:	d002      	beq.n	8017976 <USBD_SetConfig+0x3e>
 8017970:	2b03      	cmp	r3, #3
 8017972:	d029      	beq.n	80179c8 <USBD_SetConfig+0x90>
 8017974:	e075      	b.n	8017a62 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8017976:	4b44      	ldr	r3, [pc, #272]	@ (8017a88 <USBD_SetConfig+0x150>)
 8017978:	781b      	ldrb	r3, [r3, #0]
 801797a:	2b00      	cmp	r3, #0
 801797c:	d020      	beq.n	80179c0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801797e:	4b42      	ldr	r3, [pc, #264]	@ (8017a88 <USBD_SetConfig+0x150>)
 8017980:	781b      	ldrb	r3, [r3, #0]
 8017982:	461a      	mov	r2, r3
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017988:	4b3f      	ldr	r3, [pc, #252]	@ (8017a88 <USBD_SetConfig+0x150>)
 801798a:	781b      	ldrb	r3, [r3, #0]
 801798c:	4619      	mov	r1, r3
 801798e:	6878      	ldr	r0, [r7, #4]
 8017990:	f7fe ffb9 	bl	8016906 <USBD_SetClassConfig>
 8017994:	4603      	mov	r3, r0
 8017996:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017998:	7bfb      	ldrb	r3, [r7, #15]
 801799a:	2b00      	cmp	r3, #0
 801799c:	d008      	beq.n	80179b0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801799e:	6839      	ldr	r1, [r7, #0]
 80179a0:	6878      	ldr	r0, [r7, #4]
 80179a2:	f000 f962 	bl	8017c6a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	2202      	movs	r2, #2
 80179aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80179ae:	e065      	b.n	8017a7c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80179b0:	6878      	ldr	r0, [r7, #4]
 80179b2:	f000 fa31 	bl	8017e18 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80179b6:	687b      	ldr	r3, [r7, #4]
 80179b8:	2203      	movs	r2, #3
 80179ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80179be:	e05d      	b.n	8017a7c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80179c0:	6878      	ldr	r0, [r7, #4]
 80179c2:	f000 fa29 	bl	8017e18 <USBD_CtlSendStatus>
      break;
 80179c6:	e059      	b.n	8017a7c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80179c8:	4b2f      	ldr	r3, [pc, #188]	@ (8017a88 <USBD_SetConfig+0x150>)
 80179ca:	781b      	ldrb	r3, [r3, #0]
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d112      	bne.n	80179f6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	2202      	movs	r2, #2
 80179d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80179d8:	4b2b      	ldr	r3, [pc, #172]	@ (8017a88 <USBD_SetConfig+0x150>)
 80179da:	781b      	ldrb	r3, [r3, #0]
 80179dc:	461a      	mov	r2, r3
 80179de:	687b      	ldr	r3, [r7, #4]
 80179e0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80179e2:	4b29      	ldr	r3, [pc, #164]	@ (8017a88 <USBD_SetConfig+0x150>)
 80179e4:	781b      	ldrb	r3, [r3, #0]
 80179e6:	4619      	mov	r1, r3
 80179e8:	6878      	ldr	r0, [r7, #4]
 80179ea:	f7fe ffa8 	bl	801693e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80179ee:	6878      	ldr	r0, [r7, #4]
 80179f0:	f000 fa12 	bl	8017e18 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80179f4:	e042      	b.n	8017a7c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80179f6:	4b24      	ldr	r3, [pc, #144]	@ (8017a88 <USBD_SetConfig+0x150>)
 80179f8:	781b      	ldrb	r3, [r3, #0]
 80179fa:	461a      	mov	r2, r3
 80179fc:	687b      	ldr	r3, [r7, #4]
 80179fe:	685b      	ldr	r3, [r3, #4]
 8017a00:	429a      	cmp	r2, r3
 8017a02:	d02a      	beq.n	8017a5a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	685b      	ldr	r3, [r3, #4]
 8017a08:	b2db      	uxtb	r3, r3
 8017a0a:	4619      	mov	r1, r3
 8017a0c:	6878      	ldr	r0, [r7, #4]
 8017a0e:	f7fe ff96 	bl	801693e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8017a12:	4b1d      	ldr	r3, [pc, #116]	@ (8017a88 <USBD_SetConfig+0x150>)
 8017a14:	781b      	ldrb	r3, [r3, #0]
 8017a16:	461a      	mov	r2, r3
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8017a88 <USBD_SetConfig+0x150>)
 8017a1e:	781b      	ldrb	r3, [r3, #0]
 8017a20:	4619      	mov	r1, r3
 8017a22:	6878      	ldr	r0, [r7, #4]
 8017a24:	f7fe ff6f 	bl	8016906 <USBD_SetClassConfig>
 8017a28:	4603      	mov	r3, r0
 8017a2a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8017a2c:	7bfb      	ldrb	r3, [r7, #15]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d00f      	beq.n	8017a52 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8017a32:	6839      	ldr	r1, [r7, #0]
 8017a34:	6878      	ldr	r0, [r7, #4]
 8017a36:	f000 f918 	bl	8017c6a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	685b      	ldr	r3, [r3, #4]
 8017a3e:	b2db      	uxtb	r3, r3
 8017a40:	4619      	mov	r1, r3
 8017a42:	6878      	ldr	r0, [r7, #4]
 8017a44:	f7fe ff7b 	bl	801693e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017a48:	687b      	ldr	r3, [r7, #4]
 8017a4a:	2202      	movs	r2, #2
 8017a4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8017a50:	e014      	b.n	8017a7c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017a52:	6878      	ldr	r0, [r7, #4]
 8017a54:	f000 f9e0 	bl	8017e18 <USBD_CtlSendStatus>
      break;
 8017a58:	e010      	b.n	8017a7c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017a5a:	6878      	ldr	r0, [r7, #4]
 8017a5c:	f000 f9dc 	bl	8017e18 <USBD_CtlSendStatus>
      break;
 8017a60:	e00c      	b.n	8017a7c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8017a62:	6839      	ldr	r1, [r7, #0]
 8017a64:	6878      	ldr	r0, [r7, #4]
 8017a66:	f000 f900 	bl	8017c6a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017a6a:	4b07      	ldr	r3, [pc, #28]	@ (8017a88 <USBD_SetConfig+0x150>)
 8017a6c:	781b      	ldrb	r3, [r3, #0]
 8017a6e:	4619      	mov	r1, r3
 8017a70:	6878      	ldr	r0, [r7, #4]
 8017a72:	f7fe ff64 	bl	801693e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8017a76:	2303      	movs	r3, #3
 8017a78:	73fb      	strb	r3, [r7, #15]
      break;
 8017a7a:	bf00      	nop
  }

  return ret;
 8017a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a7e:	4618      	mov	r0, r3
 8017a80:	3710      	adds	r7, #16
 8017a82:	46bd      	mov	sp, r7
 8017a84:	bd80      	pop	{r7, pc}
 8017a86:	bf00      	nop
 8017a88:	2400238c 	.word	0x2400238c

08017a8c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017a8c:	b580      	push	{r7, lr}
 8017a8e:	b082      	sub	sp, #8
 8017a90:	af00      	add	r7, sp, #0
 8017a92:	6078      	str	r0, [r7, #4]
 8017a94:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017a96:	683b      	ldr	r3, [r7, #0]
 8017a98:	88db      	ldrh	r3, [r3, #6]
 8017a9a:	2b01      	cmp	r3, #1
 8017a9c:	d004      	beq.n	8017aa8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017a9e:	6839      	ldr	r1, [r7, #0]
 8017aa0:	6878      	ldr	r0, [r7, #4]
 8017aa2:	f000 f8e2 	bl	8017c6a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017aa6:	e023      	b.n	8017af0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017aa8:	687b      	ldr	r3, [r7, #4]
 8017aaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017aae:	b2db      	uxtb	r3, r3
 8017ab0:	2b02      	cmp	r3, #2
 8017ab2:	dc02      	bgt.n	8017aba <USBD_GetConfig+0x2e>
 8017ab4:	2b00      	cmp	r3, #0
 8017ab6:	dc03      	bgt.n	8017ac0 <USBD_GetConfig+0x34>
 8017ab8:	e015      	b.n	8017ae6 <USBD_GetConfig+0x5a>
 8017aba:	2b03      	cmp	r3, #3
 8017abc:	d00b      	beq.n	8017ad6 <USBD_GetConfig+0x4a>
 8017abe:	e012      	b.n	8017ae6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	2200      	movs	r2, #0
 8017ac4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	3308      	adds	r3, #8
 8017aca:	2201      	movs	r2, #1
 8017acc:	4619      	mov	r1, r3
 8017ace:	6878      	ldr	r0, [r7, #4]
 8017ad0:	f000 f948 	bl	8017d64 <USBD_CtlSendData>
        break;
 8017ad4:	e00c      	b.n	8017af0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017ad6:	687b      	ldr	r3, [r7, #4]
 8017ad8:	3304      	adds	r3, #4
 8017ada:	2201      	movs	r2, #1
 8017adc:	4619      	mov	r1, r3
 8017ade:	6878      	ldr	r0, [r7, #4]
 8017ae0:	f000 f940 	bl	8017d64 <USBD_CtlSendData>
        break;
 8017ae4:	e004      	b.n	8017af0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017ae6:	6839      	ldr	r1, [r7, #0]
 8017ae8:	6878      	ldr	r0, [r7, #4]
 8017aea:	f000 f8be 	bl	8017c6a <USBD_CtlError>
        break;
 8017aee:	bf00      	nop
}
 8017af0:	bf00      	nop
 8017af2:	3708      	adds	r7, #8
 8017af4:	46bd      	mov	sp, r7
 8017af6:	bd80      	pop	{r7, pc}

08017af8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017af8:	b580      	push	{r7, lr}
 8017afa:	b082      	sub	sp, #8
 8017afc:	af00      	add	r7, sp, #0
 8017afe:	6078      	str	r0, [r7, #4]
 8017b00:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b08:	b2db      	uxtb	r3, r3
 8017b0a:	3b01      	subs	r3, #1
 8017b0c:	2b02      	cmp	r3, #2
 8017b0e:	d81e      	bhi.n	8017b4e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017b10:	683b      	ldr	r3, [r7, #0]
 8017b12:	88db      	ldrh	r3, [r3, #6]
 8017b14:	2b02      	cmp	r3, #2
 8017b16:	d004      	beq.n	8017b22 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017b18:	6839      	ldr	r1, [r7, #0]
 8017b1a:	6878      	ldr	r0, [r7, #4]
 8017b1c:	f000 f8a5 	bl	8017c6a <USBD_CtlError>
        break;
 8017b20:	e01a      	b.n	8017b58 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017b22:	687b      	ldr	r3, [r7, #4]
 8017b24:	2201      	movs	r2, #1
 8017b26:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d005      	beq.n	8017b3e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	68db      	ldr	r3, [r3, #12]
 8017b36:	f043 0202 	orr.w	r2, r3, #2
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017b3e:	687b      	ldr	r3, [r7, #4]
 8017b40:	330c      	adds	r3, #12
 8017b42:	2202      	movs	r2, #2
 8017b44:	4619      	mov	r1, r3
 8017b46:	6878      	ldr	r0, [r7, #4]
 8017b48:	f000 f90c 	bl	8017d64 <USBD_CtlSendData>
      break;
 8017b4c:	e004      	b.n	8017b58 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017b4e:	6839      	ldr	r1, [r7, #0]
 8017b50:	6878      	ldr	r0, [r7, #4]
 8017b52:	f000 f88a 	bl	8017c6a <USBD_CtlError>
      break;
 8017b56:	bf00      	nop
  }
}
 8017b58:	bf00      	nop
 8017b5a:	3708      	adds	r7, #8
 8017b5c:	46bd      	mov	sp, r7
 8017b5e:	bd80      	pop	{r7, pc}

08017b60 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b60:	b580      	push	{r7, lr}
 8017b62:	b082      	sub	sp, #8
 8017b64:	af00      	add	r7, sp, #0
 8017b66:	6078      	str	r0, [r7, #4]
 8017b68:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017b6a:	683b      	ldr	r3, [r7, #0]
 8017b6c:	885b      	ldrh	r3, [r3, #2]
 8017b6e:	2b01      	cmp	r3, #1
 8017b70:	d107      	bne.n	8017b82 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	2201      	movs	r2, #1
 8017b76:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017b7a:	6878      	ldr	r0, [r7, #4]
 8017b7c:	f000 f94c 	bl	8017e18 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017b80:	e013      	b.n	8017baa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017b82:	683b      	ldr	r3, [r7, #0]
 8017b84:	885b      	ldrh	r3, [r3, #2]
 8017b86:	2b02      	cmp	r3, #2
 8017b88:	d10b      	bne.n	8017ba2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017b8a:	683b      	ldr	r3, [r7, #0]
 8017b8c:	889b      	ldrh	r3, [r3, #4]
 8017b8e:	0a1b      	lsrs	r3, r3, #8
 8017b90:	b29b      	uxth	r3, r3
 8017b92:	b2da      	uxtb	r2, r3
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017b9a:	6878      	ldr	r0, [r7, #4]
 8017b9c:	f000 f93c 	bl	8017e18 <USBD_CtlSendStatus>
}
 8017ba0:	e003      	b.n	8017baa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017ba2:	6839      	ldr	r1, [r7, #0]
 8017ba4:	6878      	ldr	r0, [r7, #4]
 8017ba6:	f000 f860 	bl	8017c6a <USBD_CtlError>
}
 8017baa:	bf00      	nop
 8017bac:	3708      	adds	r7, #8
 8017bae:	46bd      	mov	sp, r7
 8017bb0:	bd80      	pop	{r7, pc}

08017bb2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017bb2:	b580      	push	{r7, lr}
 8017bb4:	b082      	sub	sp, #8
 8017bb6:	af00      	add	r7, sp, #0
 8017bb8:	6078      	str	r0, [r7, #4]
 8017bba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017bc2:	b2db      	uxtb	r3, r3
 8017bc4:	3b01      	subs	r3, #1
 8017bc6:	2b02      	cmp	r3, #2
 8017bc8:	d80b      	bhi.n	8017be2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017bca:	683b      	ldr	r3, [r7, #0]
 8017bcc:	885b      	ldrh	r3, [r3, #2]
 8017bce:	2b01      	cmp	r3, #1
 8017bd0:	d10c      	bne.n	8017bec <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	2200      	movs	r2, #0
 8017bd6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017bda:	6878      	ldr	r0, [r7, #4]
 8017bdc:	f000 f91c 	bl	8017e18 <USBD_CtlSendStatus>
      }
      break;
 8017be0:	e004      	b.n	8017bec <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017be2:	6839      	ldr	r1, [r7, #0]
 8017be4:	6878      	ldr	r0, [r7, #4]
 8017be6:	f000 f840 	bl	8017c6a <USBD_CtlError>
      break;
 8017bea:	e000      	b.n	8017bee <USBD_ClrFeature+0x3c>
      break;
 8017bec:	bf00      	nop
  }
}
 8017bee:	bf00      	nop
 8017bf0:	3708      	adds	r7, #8
 8017bf2:	46bd      	mov	sp, r7
 8017bf4:	bd80      	pop	{r7, pc}

08017bf6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017bf6:	b580      	push	{r7, lr}
 8017bf8:	b084      	sub	sp, #16
 8017bfa:	af00      	add	r7, sp, #0
 8017bfc:	6078      	str	r0, [r7, #4]
 8017bfe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017c00:	683b      	ldr	r3, [r7, #0]
 8017c02:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017c04:	68fb      	ldr	r3, [r7, #12]
 8017c06:	781a      	ldrb	r2, [r3, #0]
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017c0c:	68fb      	ldr	r3, [r7, #12]
 8017c0e:	3301      	adds	r3, #1
 8017c10:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	781a      	ldrb	r2, [r3, #0]
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017c1a:	68fb      	ldr	r3, [r7, #12]
 8017c1c:	3301      	adds	r3, #1
 8017c1e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017c20:	68f8      	ldr	r0, [r7, #12]
 8017c22:	f7ff fa16 	bl	8017052 <SWAPBYTE>
 8017c26:	4603      	mov	r3, r0
 8017c28:	461a      	mov	r2, r3
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017c2e:	68fb      	ldr	r3, [r7, #12]
 8017c30:	3301      	adds	r3, #1
 8017c32:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c34:	68fb      	ldr	r3, [r7, #12]
 8017c36:	3301      	adds	r3, #1
 8017c38:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017c3a:	68f8      	ldr	r0, [r7, #12]
 8017c3c:	f7ff fa09 	bl	8017052 <SWAPBYTE>
 8017c40:	4603      	mov	r3, r0
 8017c42:	461a      	mov	r2, r3
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017c48:	68fb      	ldr	r3, [r7, #12]
 8017c4a:	3301      	adds	r3, #1
 8017c4c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c4e:	68fb      	ldr	r3, [r7, #12]
 8017c50:	3301      	adds	r3, #1
 8017c52:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017c54:	68f8      	ldr	r0, [r7, #12]
 8017c56:	f7ff f9fc 	bl	8017052 <SWAPBYTE>
 8017c5a:	4603      	mov	r3, r0
 8017c5c:	461a      	mov	r2, r3
 8017c5e:	687b      	ldr	r3, [r7, #4]
 8017c60:	80da      	strh	r2, [r3, #6]
}
 8017c62:	bf00      	nop
 8017c64:	3710      	adds	r7, #16
 8017c66:	46bd      	mov	sp, r7
 8017c68:	bd80      	pop	{r7, pc}

08017c6a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017c6a:	b580      	push	{r7, lr}
 8017c6c:	b082      	sub	sp, #8
 8017c6e:	af00      	add	r7, sp, #0
 8017c70:	6078      	str	r0, [r7, #4]
 8017c72:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017c74:	2180      	movs	r1, #128	@ 0x80
 8017c76:	6878      	ldr	r0, [r7, #4]
 8017c78:	f000 fd22 	bl	80186c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017c7c:	2100      	movs	r1, #0
 8017c7e:	6878      	ldr	r0, [r7, #4]
 8017c80:	f000 fd1e 	bl	80186c0 <USBD_LL_StallEP>
}
 8017c84:	bf00      	nop
 8017c86:	3708      	adds	r7, #8
 8017c88:	46bd      	mov	sp, r7
 8017c8a:	bd80      	pop	{r7, pc}

08017c8c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017c8c:	b580      	push	{r7, lr}
 8017c8e:	b086      	sub	sp, #24
 8017c90:	af00      	add	r7, sp, #0
 8017c92:	60f8      	str	r0, [r7, #12]
 8017c94:	60b9      	str	r1, [r7, #8]
 8017c96:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017c98:	2300      	movs	r3, #0
 8017c9a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017c9c:	68fb      	ldr	r3, [r7, #12]
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	d042      	beq.n	8017d28 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017ca2:	68fb      	ldr	r3, [r7, #12]
 8017ca4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017ca6:	6938      	ldr	r0, [r7, #16]
 8017ca8:	f000 f842 	bl	8017d30 <USBD_GetLen>
 8017cac:	4603      	mov	r3, r0
 8017cae:	3301      	adds	r3, #1
 8017cb0:	005b      	lsls	r3, r3, #1
 8017cb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017cb6:	d808      	bhi.n	8017cca <USBD_GetString+0x3e>
 8017cb8:	6938      	ldr	r0, [r7, #16]
 8017cba:	f000 f839 	bl	8017d30 <USBD_GetLen>
 8017cbe:	4603      	mov	r3, r0
 8017cc0:	3301      	adds	r3, #1
 8017cc2:	b29b      	uxth	r3, r3
 8017cc4:	005b      	lsls	r3, r3, #1
 8017cc6:	b29a      	uxth	r2, r3
 8017cc8:	e001      	b.n	8017cce <USBD_GetString+0x42>
 8017cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017cd2:	7dfb      	ldrb	r3, [r7, #23]
 8017cd4:	68ba      	ldr	r2, [r7, #8]
 8017cd6:	4413      	add	r3, r2
 8017cd8:	687a      	ldr	r2, [r7, #4]
 8017cda:	7812      	ldrb	r2, [r2, #0]
 8017cdc:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cde:	7dfb      	ldrb	r3, [r7, #23]
 8017ce0:	3301      	adds	r3, #1
 8017ce2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017ce4:	7dfb      	ldrb	r3, [r7, #23]
 8017ce6:	68ba      	ldr	r2, [r7, #8]
 8017ce8:	4413      	add	r3, r2
 8017cea:	2203      	movs	r2, #3
 8017cec:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cee:	7dfb      	ldrb	r3, [r7, #23]
 8017cf0:	3301      	adds	r3, #1
 8017cf2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017cf4:	e013      	b.n	8017d1e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017cf6:	7dfb      	ldrb	r3, [r7, #23]
 8017cf8:	68ba      	ldr	r2, [r7, #8]
 8017cfa:	4413      	add	r3, r2
 8017cfc:	693a      	ldr	r2, [r7, #16]
 8017cfe:	7812      	ldrb	r2, [r2, #0]
 8017d00:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017d02:	693b      	ldr	r3, [r7, #16]
 8017d04:	3301      	adds	r3, #1
 8017d06:	613b      	str	r3, [r7, #16]
    idx++;
 8017d08:	7dfb      	ldrb	r3, [r7, #23]
 8017d0a:	3301      	adds	r3, #1
 8017d0c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017d0e:	7dfb      	ldrb	r3, [r7, #23]
 8017d10:	68ba      	ldr	r2, [r7, #8]
 8017d12:	4413      	add	r3, r2
 8017d14:	2200      	movs	r2, #0
 8017d16:	701a      	strb	r2, [r3, #0]
    idx++;
 8017d18:	7dfb      	ldrb	r3, [r7, #23]
 8017d1a:	3301      	adds	r3, #1
 8017d1c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017d1e:	693b      	ldr	r3, [r7, #16]
 8017d20:	781b      	ldrb	r3, [r3, #0]
 8017d22:	2b00      	cmp	r3, #0
 8017d24:	d1e7      	bne.n	8017cf6 <USBD_GetString+0x6a>
 8017d26:	e000      	b.n	8017d2a <USBD_GetString+0x9e>
    return;
 8017d28:	bf00      	nop
  }
}
 8017d2a:	3718      	adds	r7, #24
 8017d2c:	46bd      	mov	sp, r7
 8017d2e:	bd80      	pop	{r7, pc}

08017d30 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017d30:	b480      	push	{r7}
 8017d32:	b085      	sub	sp, #20
 8017d34:	af00      	add	r7, sp, #0
 8017d36:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017d38:	2300      	movs	r3, #0
 8017d3a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017d3c:	687b      	ldr	r3, [r7, #4]
 8017d3e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017d40:	e005      	b.n	8017d4e <USBD_GetLen+0x1e>
  {
    len++;
 8017d42:	7bfb      	ldrb	r3, [r7, #15]
 8017d44:	3301      	adds	r3, #1
 8017d46:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017d48:	68bb      	ldr	r3, [r7, #8]
 8017d4a:	3301      	adds	r3, #1
 8017d4c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017d4e:	68bb      	ldr	r3, [r7, #8]
 8017d50:	781b      	ldrb	r3, [r3, #0]
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d1f5      	bne.n	8017d42 <USBD_GetLen+0x12>
  }

  return len;
 8017d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8017d58:	4618      	mov	r0, r3
 8017d5a:	3714      	adds	r7, #20
 8017d5c:	46bd      	mov	sp, r7
 8017d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d62:	4770      	bx	lr

08017d64 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017d64:	b580      	push	{r7, lr}
 8017d66:	b084      	sub	sp, #16
 8017d68:	af00      	add	r7, sp, #0
 8017d6a:	60f8      	str	r0, [r7, #12]
 8017d6c:	60b9      	str	r1, [r7, #8]
 8017d6e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	2202      	movs	r2, #2
 8017d74:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017d78:	68fb      	ldr	r3, [r7, #12]
 8017d7a:	687a      	ldr	r2, [r7, #4]
 8017d7c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017d7e:	68fb      	ldr	r3, [r7, #12]
 8017d80:	687a      	ldr	r2, [r7, #4]
 8017d82:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	68ba      	ldr	r2, [r7, #8]
 8017d88:	2100      	movs	r1, #0
 8017d8a:	68f8      	ldr	r0, [r7, #12]
 8017d8c:	f000 fd21 	bl	80187d2 <USBD_LL_Transmit>

  return USBD_OK;
 8017d90:	2300      	movs	r3, #0
}
 8017d92:	4618      	mov	r0, r3
 8017d94:	3710      	adds	r7, #16
 8017d96:	46bd      	mov	sp, r7
 8017d98:	bd80      	pop	{r7, pc}

08017d9a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017d9a:	b580      	push	{r7, lr}
 8017d9c:	b084      	sub	sp, #16
 8017d9e:	af00      	add	r7, sp, #0
 8017da0:	60f8      	str	r0, [r7, #12]
 8017da2:	60b9      	str	r1, [r7, #8]
 8017da4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	68ba      	ldr	r2, [r7, #8]
 8017daa:	2100      	movs	r1, #0
 8017dac:	68f8      	ldr	r0, [r7, #12]
 8017dae:	f000 fd10 	bl	80187d2 <USBD_LL_Transmit>

  return USBD_OK;
 8017db2:	2300      	movs	r3, #0
}
 8017db4:	4618      	mov	r0, r3
 8017db6:	3710      	adds	r7, #16
 8017db8:	46bd      	mov	sp, r7
 8017dba:	bd80      	pop	{r7, pc}

08017dbc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017dbc:	b580      	push	{r7, lr}
 8017dbe:	b084      	sub	sp, #16
 8017dc0:	af00      	add	r7, sp, #0
 8017dc2:	60f8      	str	r0, [r7, #12]
 8017dc4:	60b9      	str	r1, [r7, #8]
 8017dc6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	2203      	movs	r2, #3
 8017dcc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017dd0:	68fb      	ldr	r3, [r7, #12]
 8017dd2:	687a      	ldr	r2, [r7, #4]
 8017dd4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017dd8:	68fb      	ldr	r3, [r7, #12]
 8017dda:	687a      	ldr	r2, [r7, #4]
 8017ddc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	68ba      	ldr	r2, [r7, #8]
 8017de4:	2100      	movs	r1, #0
 8017de6:	68f8      	ldr	r0, [r7, #12]
 8017de8:	f000 fd14 	bl	8018814 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017dec:	2300      	movs	r3, #0
}
 8017dee:	4618      	mov	r0, r3
 8017df0:	3710      	adds	r7, #16
 8017df2:	46bd      	mov	sp, r7
 8017df4:	bd80      	pop	{r7, pc}

08017df6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017df6:	b580      	push	{r7, lr}
 8017df8:	b084      	sub	sp, #16
 8017dfa:	af00      	add	r7, sp, #0
 8017dfc:	60f8      	str	r0, [r7, #12]
 8017dfe:	60b9      	str	r1, [r7, #8]
 8017e00:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017e02:	687b      	ldr	r3, [r7, #4]
 8017e04:	68ba      	ldr	r2, [r7, #8]
 8017e06:	2100      	movs	r1, #0
 8017e08:	68f8      	ldr	r0, [r7, #12]
 8017e0a:	f000 fd03 	bl	8018814 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e0e:	2300      	movs	r3, #0
}
 8017e10:	4618      	mov	r0, r3
 8017e12:	3710      	adds	r7, #16
 8017e14:	46bd      	mov	sp, r7
 8017e16:	bd80      	pop	{r7, pc}

08017e18 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017e18:	b580      	push	{r7, lr}
 8017e1a:	b082      	sub	sp, #8
 8017e1c:	af00      	add	r7, sp, #0
 8017e1e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017e20:	687b      	ldr	r3, [r7, #4]
 8017e22:	2204      	movs	r2, #4
 8017e24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017e28:	2300      	movs	r3, #0
 8017e2a:	2200      	movs	r2, #0
 8017e2c:	2100      	movs	r1, #0
 8017e2e:	6878      	ldr	r0, [r7, #4]
 8017e30:	f000 fccf 	bl	80187d2 <USBD_LL_Transmit>

  return USBD_OK;
 8017e34:	2300      	movs	r3, #0
}
 8017e36:	4618      	mov	r0, r3
 8017e38:	3708      	adds	r7, #8
 8017e3a:	46bd      	mov	sp, r7
 8017e3c:	bd80      	pop	{r7, pc}

08017e3e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017e3e:	b580      	push	{r7, lr}
 8017e40:	b082      	sub	sp, #8
 8017e42:	af00      	add	r7, sp, #0
 8017e44:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017e46:	687b      	ldr	r3, [r7, #4]
 8017e48:	2205      	movs	r2, #5
 8017e4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017e4e:	2300      	movs	r3, #0
 8017e50:	2200      	movs	r2, #0
 8017e52:	2100      	movs	r1, #0
 8017e54:	6878      	ldr	r0, [r7, #4]
 8017e56:	f000 fcdd 	bl	8018814 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e5a:	2300      	movs	r3, #0
}
 8017e5c:	4618      	mov	r0, r3
 8017e5e:	3708      	adds	r7, #8
 8017e60:	46bd      	mov	sp, r7
 8017e62:	bd80      	pop	{r7, pc}

08017e64 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017e64:	b580      	push	{r7, lr}
 8017e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017e68:	2200      	movs	r2, #0
 8017e6a:	4913      	ldr	r1, [pc, #76]	@ (8017eb8 <MX_USB_DEVICE_Init+0x54>)
 8017e6c:	4813      	ldr	r0, [pc, #76]	@ (8017ebc <MX_USB_DEVICE_Init+0x58>)
 8017e6e:	f7fe fccd 	bl	801680c <USBD_Init>
 8017e72:	4603      	mov	r3, r0
 8017e74:	2b00      	cmp	r3, #0
 8017e76:	d001      	beq.n	8017e7c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017e78:	f7ea f965 	bl	8002146 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8017e7c:	4910      	ldr	r1, [pc, #64]	@ (8017ec0 <MX_USB_DEVICE_Init+0x5c>)
 8017e7e:	480f      	ldr	r0, [pc, #60]	@ (8017ebc <MX_USB_DEVICE_Init+0x58>)
 8017e80:	f7fe fcf4 	bl	801686c <USBD_RegisterClass>
 8017e84:	4603      	mov	r3, r0
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	d001      	beq.n	8017e8e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017e8a:	f7ea f95c 	bl	8002146 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8017e8e:	490d      	ldr	r1, [pc, #52]	@ (8017ec4 <MX_USB_DEVICE_Init+0x60>)
 8017e90:	480a      	ldr	r0, [pc, #40]	@ (8017ebc <MX_USB_DEVICE_Init+0x58>)
 8017e92:	f7fe fbeb 	bl	801666c <USBD_CDC_RegisterInterface>
 8017e96:	4603      	mov	r3, r0
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	d001      	beq.n	8017ea0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017e9c:	f7ea f953 	bl	8002146 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017ea0:	4806      	ldr	r0, [pc, #24]	@ (8017ebc <MX_USB_DEVICE_Init+0x58>)
 8017ea2:	f7fe fd19 	bl	80168d8 <USBD_Start>
 8017ea6:	4603      	mov	r3, r0
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d001      	beq.n	8017eb0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017eac:	f7ea f94b 	bl	8002146 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017eb0:	f7f5 fcc6 	bl	800d840 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017eb4:	bf00      	nop
 8017eb6:	bd80      	pop	{r7, pc}
 8017eb8:	240000e8 	.word	0x240000e8
 8017ebc:	24002390 	.word	0x24002390
 8017ec0:	24000054 	.word	0x24000054
 8017ec4:	240000d4 	.word	0x240000d4

08017ec8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017ec8:	b580      	push	{r7, lr}
 8017eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017ecc:	2200      	movs	r2, #0
 8017ece:	4905      	ldr	r1, [pc, #20]	@ (8017ee4 <CDC_Init_FS+0x1c>)
 8017ed0:	4805      	ldr	r0, [pc, #20]	@ (8017ee8 <CDC_Init_FS+0x20>)
 8017ed2:	f7fe fbe5 	bl	80166a0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017ed6:	4905      	ldr	r1, [pc, #20]	@ (8017eec <CDC_Init_FS+0x24>)
 8017ed8:	4803      	ldr	r0, [pc, #12]	@ (8017ee8 <CDC_Init_FS+0x20>)
 8017eda:	f7fe fc03 	bl	80166e4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017ede:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017ee0:	4618      	mov	r0, r3
 8017ee2:	bd80      	pop	{r7, pc}
 8017ee4:	24002e6c 	.word	0x24002e6c
 8017ee8:	24002390 	.word	0x24002390
 8017eec:	2400266c 	.word	0x2400266c

08017ef0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017ef0:	b480      	push	{r7}
 8017ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017ef4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017ef6:	4618      	mov	r0, r3
 8017ef8:	46bd      	mov	sp, r7
 8017efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017efe:	4770      	bx	lr

08017f00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017f00:	b480      	push	{r7}
 8017f02:	b083      	sub	sp, #12
 8017f04:	af00      	add	r7, sp, #0
 8017f06:	4603      	mov	r3, r0
 8017f08:	6039      	str	r1, [r7, #0]
 8017f0a:	71fb      	strb	r3, [r7, #7]
 8017f0c:	4613      	mov	r3, r2
 8017f0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017f10:	79fb      	ldrb	r3, [r7, #7]
 8017f12:	2b23      	cmp	r3, #35	@ 0x23
 8017f14:	d84a      	bhi.n	8017fac <CDC_Control_FS+0xac>
 8017f16:	a201      	add	r2, pc, #4	@ (adr r2, 8017f1c <CDC_Control_FS+0x1c>)
 8017f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f1c:	08017fad 	.word	0x08017fad
 8017f20:	08017fad 	.word	0x08017fad
 8017f24:	08017fad 	.word	0x08017fad
 8017f28:	08017fad 	.word	0x08017fad
 8017f2c:	08017fad 	.word	0x08017fad
 8017f30:	08017fad 	.word	0x08017fad
 8017f34:	08017fad 	.word	0x08017fad
 8017f38:	08017fad 	.word	0x08017fad
 8017f3c:	08017fad 	.word	0x08017fad
 8017f40:	08017fad 	.word	0x08017fad
 8017f44:	08017fad 	.word	0x08017fad
 8017f48:	08017fad 	.word	0x08017fad
 8017f4c:	08017fad 	.word	0x08017fad
 8017f50:	08017fad 	.word	0x08017fad
 8017f54:	08017fad 	.word	0x08017fad
 8017f58:	08017fad 	.word	0x08017fad
 8017f5c:	08017fad 	.word	0x08017fad
 8017f60:	08017fad 	.word	0x08017fad
 8017f64:	08017fad 	.word	0x08017fad
 8017f68:	08017fad 	.word	0x08017fad
 8017f6c:	08017fad 	.word	0x08017fad
 8017f70:	08017fad 	.word	0x08017fad
 8017f74:	08017fad 	.word	0x08017fad
 8017f78:	08017fad 	.word	0x08017fad
 8017f7c:	08017fad 	.word	0x08017fad
 8017f80:	08017fad 	.word	0x08017fad
 8017f84:	08017fad 	.word	0x08017fad
 8017f88:	08017fad 	.word	0x08017fad
 8017f8c:	08017fad 	.word	0x08017fad
 8017f90:	08017fad 	.word	0x08017fad
 8017f94:	08017fad 	.word	0x08017fad
 8017f98:	08017fad 	.word	0x08017fad
 8017f9c:	08017fad 	.word	0x08017fad
 8017fa0:	08017fad 	.word	0x08017fad
 8017fa4:	08017fad 	.word	0x08017fad
 8017fa8:	08017fad 	.word	0x08017fad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017fac:	bf00      	nop
  }

  return (USBD_OK);
 8017fae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017fb0:	4618      	mov	r0, r3
 8017fb2:	370c      	adds	r7, #12
 8017fb4:	46bd      	mov	sp, r7
 8017fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fba:	4770      	bx	lr

08017fbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017fbc:	b580      	push	{r7, lr}
 8017fbe:	b082      	sub	sp, #8
 8017fc0:	af00      	add	r7, sp, #0
 8017fc2:	6078      	str	r0, [r7, #4]
 8017fc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017fc6:	6879      	ldr	r1, [r7, #4]
 8017fc8:	4805      	ldr	r0, [pc, #20]	@ (8017fe0 <CDC_Receive_FS+0x24>)
 8017fca:	f7fe fb8b 	bl	80166e4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017fce:	4804      	ldr	r0, [pc, #16]	@ (8017fe0 <CDC_Receive_FS+0x24>)
 8017fd0:	f7fe fbe6 	bl	80167a0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017fd4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017fd6:	4618      	mov	r0, r3
 8017fd8:	3708      	adds	r7, #8
 8017fda:	46bd      	mov	sp, r7
 8017fdc:	bd80      	pop	{r7, pc}
 8017fde:	bf00      	nop
 8017fe0:	24002390 	.word	0x24002390

08017fe4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017fe4:	b580      	push	{r7, lr}
 8017fe6:	b084      	sub	sp, #16
 8017fe8:	af00      	add	r7, sp, #0
 8017fea:	6078      	str	r0, [r7, #4]
 8017fec:	460b      	mov	r3, r1
 8017fee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017ff0:	2300      	movs	r3, #0
 8017ff2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017ff4:	4b0d      	ldr	r3, [pc, #52]	@ (801802c <CDC_Transmit_FS+0x48>)
 8017ff6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017ffa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017ffc:	68bb      	ldr	r3, [r7, #8]
 8017ffe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018002:	2b00      	cmp	r3, #0
 8018004:	d001      	beq.n	801800a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8018006:	2301      	movs	r3, #1
 8018008:	e00b      	b.n	8018022 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801800a:	887b      	ldrh	r3, [r7, #2]
 801800c:	461a      	mov	r2, r3
 801800e:	6879      	ldr	r1, [r7, #4]
 8018010:	4806      	ldr	r0, [pc, #24]	@ (801802c <CDC_Transmit_FS+0x48>)
 8018012:	f7fe fb45 	bl	80166a0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8018016:	4805      	ldr	r0, [pc, #20]	@ (801802c <CDC_Transmit_FS+0x48>)
 8018018:	f7fe fb82 	bl	8016720 <USBD_CDC_TransmitPacket>
 801801c:	4603      	mov	r3, r0
 801801e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8018020:	7bfb      	ldrb	r3, [r7, #15]
}
 8018022:	4618      	mov	r0, r3
 8018024:	3710      	adds	r7, #16
 8018026:	46bd      	mov	sp, r7
 8018028:	bd80      	pop	{r7, pc}
 801802a:	bf00      	nop
 801802c:	24002390 	.word	0x24002390

08018030 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018030:	b580      	push	{r7, lr}
 8018032:	b086      	sub	sp, #24
 8018034:	af00      	add	r7, sp, #0
 8018036:	60f8      	str	r0, [r7, #12]
 8018038:	60b9      	str	r1, [r7, #8]
 801803a:	4613      	mov	r3, r2
 801803c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801803e:	2300      	movs	r3, #0
 8018040:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 8018042:	f7e8 fdd9 	bl	8000bf8 <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 8018046:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801804a:	4618      	mov	r0, r3
 801804c:	3718      	adds	r7, #24
 801804e:	46bd      	mov	sp, r7
 8018050:	bd80      	pop	{r7, pc}
	...

08018054 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018054:	b480      	push	{r7}
 8018056:	b083      	sub	sp, #12
 8018058:	af00      	add	r7, sp, #0
 801805a:	4603      	mov	r3, r0
 801805c:	6039      	str	r1, [r7, #0]
 801805e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8018060:	683b      	ldr	r3, [r7, #0]
 8018062:	2212      	movs	r2, #18
 8018064:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8018066:	4b03      	ldr	r3, [pc, #12]	@ (8018074 <USBD_FS_DeviceDescriptor+0x20>)
}
 8018068:	4618      	mov	r0, r3
 801806a:	370c      	adds	r7, #12
 801806c:	46bd      	mov	sp, r7
 801806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018072:	4770      	bx	lr
 8018074:	24000108 	.word	0x24000108

08018078 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018078:	b480      	push	{r7}
 801807a:	b083      	sub	sp, #12
 801807c:	af00      	add	r7, sp, #0
 801807e:	4603      	mov	r3, r0
 8018080:	6039      	str	r1, [r7, #0]
 8018082:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018084:	683b      	ldr	r3, [r7, #0]
 8018086:	2204      	movs	r2, #4
 8018088:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801808a:	4b03      	ldr	r3, [pc, #12]	@ (8018098 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801808c:	4618      	mov	r0, r3
 801808e:	370c      	adds	r7, #12
 8018090:	46bd      	mov	sp, r7
 8018092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018096:	4770      	bx	lr
 8018098:	2400011c 	.word	0x2400011c

0801809c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801809c:	b580      	push	{r7, lr}
 801809e:	b082      	sub	sp, #8
 80180a0:	af00      	add	r7, sp, #0
 80180a2:	4603      	mov	r3, r0
 80180a4:	6039      	str	r1, [r7, #0]
 80180a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80180a8:	79fb      	ldrb	r3, [r7, #7]
 80180aa:	2b00      	cmp	r3, #0
 80180ac:	d105      	bne.n	80180ba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80180ae:	683a      	ldr	r2, [r7, #0]
 80180b0:	4907      	ldr	r1, [pc, #28]	@ (80180d0 <USBD_FS_ProductStrDescriptor+0x34>)
 80180b2:	4808      	ldr	r0, [pc, #32]	@ (80180d4 <USBD_FS_ProductStrDescriptor+0x38>)
 80180b4:	f7ff fdea 	bl	8017c8c <USBD_GetString>
 80180b8:	e004      	b.n	80180c4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80180ba:	683a      	ldr	r2, [r7, #0]
 80180bc:	4904      	ldr	r1, [pc, #16]	@ (80180d0 <USBD_FS_ProductStrDescriptor+0x34>)
 80180be:	4805      	ldr	r0, [pc, #20]	@ (80180d4 <USBD_FS_ProductStrDescriptor+0x38>)
 80180c0:	f7ff fde4 	bl	8017c8c <USBD_GetString>
  }
  return USBD_StrDesc;
 80180c4:	4b02      	ldr	r3, [pc, #8]	@ (80180d0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80180c6:	4618      	mov	r0, r3
 80180c8:	3708      	adds	r7, #8
 80180ca:	46bd      	mov	sp, r7
 80180cc:	bd80      	pop	{r7, pc}
 80180ce:	bf00      	nop
 80180d0:	2400366c 	.word	0x2400366c
 80180d4:	080196d4 	.word	0x080196d4

080180d8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180d8:	b580      	push	{r7, lr}
 80180da:	b082      	sub	sp, #8
 80180dc:	af00      	add	r7, sp, #0
 80180de:	4603      	mov	r3, r0
 80180e0:	6039      	str	r1, [r7, #0]
 80180e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80180e4:	683a      	ldr	r2, [r7, #0]
 80180e6:	4904      	ldr	r1, [pc, #16]	@ (80180f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80180e8:	4804      	ldr	r0, [pc, #16]	@ (80180fc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80180ea:	f7ff fdcf 	bl	8017c8c <USBD_GetString>
  return USBD_StrDesc;
 80180ee:	4b02      	ldr	r3, [pc, #8]	@ (80180f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80180f0:	4618      	mov	r0, r3
 80180f2:	3708      	adds	r7, #8
 80180f4:	46bd      	mov	sp, r7
 80180f6:	bd80      	pop	{r7, pc}
 80180f8:	2400366c 	.word	0x2400366c
 80180fc:	080196ec 	.word	0x080196ec

08018100 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018100:	b580      	push	{r7, lr}
 8018102:	b082      	sub	sp, #8
 8018104:	af00      	add	r7, sp, #0
 8018106:	4603      	mov	r3, r0
 8018108:	6039      	str	r1, [r7, #0]
 801810a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801810c:	683b      	ldr	r3, [r7, #0]
 801810e:	221a      	movs	r2, #26
 8018110:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8018112:	f000 f843 	bl	801819c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8018116:	4b02      	ldr	r3, [pc, #8]	@ (8018120 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8018118:	4618      	mov	r0, r3
 801811a:	3708      	adds	r7, #8
 801811c:	46bd      	mov	sp, r7
 801811e:	bd80      	pop	{r7, pc}
 8018120:	24000120 	.word	0x24000120

08018124 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018124:	b580      	push	{r7, lr}
 8018126:	b082      	sub	sp, #8
 8018128:	af00      	add	r7, sp, #0
 801812a:	4603      	mov	r3, r0
 801812c:	6039      	str	r1, [r7, #0]
 801812e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018130:	79fb      	ldrb	r3, [r7, #7]
 8018132:	2b00      	cmp	r3, #0
 8018134:	d105      	bne.n	8018142 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018136:	683a      	ldr	r2, [r7, #0]
 8018138:	4907      	ldr	r1, [pc, #28]	@ (8018158 <USBD_FS_ConfigStrDescriptor+0x34>)
 801813a:	4808      	ldr	r0, [pc, #32]	@ (801815c <USBD_FS_ConfigStrDescriptor+0x38>)
 801813c:	f7ff fda6 	bl	8017c8c <USBD_GetString>
 8018140:	e004      	b.n	801814c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018142:	683a      	ldr	r2, [r7, #0]
 8018144:	4904      	ldr	r1, [pc, #16]	@ (8018158 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018146:	4805      	ldr	r0, [pc, #20]	@ (801815c <USBD_FS_ConfigStrDescriptor+0x38>)
 8018148:	f7ff fda0 	bl	8017c8c <USBD_GetString>
  }
  return USBD_StrDesc;
 801814c:	4b02      	ldr	r3, [pc, #8]	@ (8018158 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801814e:	4618      	mov	r0, r3
 8018150:	3708      	adds	r7, #8
 8018152:	46bd      	mov	sp, r7
 8018154:	bd80      	pop	{r7, pc}
 8018156:	bf00      	nop
 8018158:	2400366c 	.word	0x2400366c
 801815c:	08019700 	.word	0x08019700

08018160 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018160:	b580      	push	{r7, lr}
 8018162:	b082      	sub	sp, #8
 8018164:	af00      	add	r7, sp, #0
 8018166:	4603      	mov	r3, r0
 8018168:	6039      	str	r1, [r7, #0]
 801816a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801816c:	79fb      	ldrb	r3, [r7, #7]
 801816e:	2b00      	cmp	r3, #0
 8018170:	d105      	bne.n	801817e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018172:	683a      	ldr	r2, [r7, #0]
 8018174:	4907      	ldr	r1, [pc, #28]	@ (8018194 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018176:	4808      	ldr	r0, [pc, #32]	@ (8018198 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018178:	f7ff fd88 	bl	8017c8c <USBD_GetString>
 801817c:	e004      	b.n	8018188 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801817e:	683a      	ldr	r2, [r7, #0]
 8018180:	4904      	ldr	r1, [pc, #16]	@ (8018194 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018182:	4805      	ldr	r0, [pc, #20]	@ (8018198 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018184:	f7ff fd82 	bl	8017c8c <USBD_GetString>
  }
  return USBD_StrDesc;
 8018188:	4b02      	ldr	r3, [pc, #8]	@ (8018194 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801818a:	4618      	mov	r0, r3
 801818c:	3708      	adds	r7, #8
 801818e:	46bd      	mov	sp, r7
 8018190:	bd80      	pop	{r7, pc}
 8018192:	bf00      	nop
 8018194:	2400366c 	.word	0x2400366c
 8018198:	0801970c 	.word	0x0801970c

0801819c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801819c:	b580      	push	{r7, lr}
 801819e:	b084      	sub	sp, #16
 80181a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80181a2:	4b0f      	ldr	r3, [pc, #60]	@ (80181e0 <Get_SerialNum+0x44>)
 80181a4:	681b      	ldr	r3, [r3, #0]
 80181a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80181a8:	4b0e      	ldr	r3, [pc, #56]	@ (80181e4 <Get_SerialNum+0x48>)
 80181aa:	681b      	ldr	r3, [r3, #0]
 80181ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80181ae:	4b0e      	ldr	r3, [pc, #56]	@ (80181e8 <Get_SerialNum+0x4c>)
 80181b0:	681b      	ldr	r3, [r3, #0]
 80181b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80181b4:	68fa      	ldr	r2, [r7, #12]
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	4413      	add	r3, r2
 80181ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80181bc:	68fb      	ldr	r3, [r7, #12]
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d009      	beq.n	80181d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80181c2:	2208      	movs	r2, #8
 80181c4:	4909      	ldr	r1, [pc, #36]	@ (80181ec <Get_SerialNum+0x50>)
 80181c6:	68f8      	ldr	r0, [r7, #12]
 80181c8:	f000 f814 	bl	80181f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80181cc:	2204      	movs	r2, #4
 80181ce:	4908      	ldr	r1, [pc, #32]	@ (80181f0 <Get_SerialNum+0x54>)
 80181d0:	68b8      	ldr	r0, [r7, #8]
 80181d2:	f000 f80f 	bl	80181f4 <IntToUnicode>
  }
}
 80181d6:	bf00      	nop
 80181d8:	3710      	adds	r7, #16
 80181da:	46bd      	mov	sp, r7
 80181dc:	bd80      	pop	{r7, pc}
 80181de:	bf00      	nop
 80181e0:	1ff1e800 	.word	0x1ff1e800
 80181e4:	1ff1e804 	.word	0x1ff1e804
 80181e8:	1ff1e808 	.word	0x1ff1e808
 80181ec:	24000122 	.word	0x24000122
 80181f0:	24000132 	.word	0x24000132

080181f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80181f4:	b480      	push	{r7}
 80181f6:	b087      	sub	sp, #28
 80181f8:	af00      	add	r7, sp, #0
 80181fa:	60f8      	str	r0, [r7, #12]
 80181fc:	60b9      	str	r1, [r7, #8]
 80181fe:	4613      	mov	r3, r2
 8018200:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018202:	2300      	movs	r3, #0
 8018204:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018206:	2300      	movs	r3, #0
 8018208:	75fb      	strb	r3, [r7, #23]
 801820a:	e027      	b.n	801825c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801820c:	68fb      	ldr	r3, [r7, #12]
 801820e:	0f1b      	lsrs	r3, r3, #28
 8018210:	2b09      	cmp	r3, #9
 8018212:	d80b      	bhi.n	801822c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018214:	68fb      	ldr	r3, [r7, #12]
 8018216:	0f1b      	lsrs	r3, r3, #28
 8018218:	b2da      	uxtb	r2, r3
 801821a:	7dfb      	ldrb	r3, [r7, #23]
 801821c:	005b      	lsls	r3, r3, #1
 801821e:	4619      	mov	r1, r3
 8018220:	68bb      	ldr	r3, [r7, #8]
 8018222:	440b      	add	r3, r1
 8018224:	3230      	adds	r2, #48	@ 0x30
 8018226:	b2d2      	uxtb	r2, r2
 8018228:	701a      	strb	r2, [r3, #0]
 801822a:	e00a      	b.n	8018242 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801822c:	68fb      	ldr	r3, [r7, #12]
 801822e:	0f1b      	lsrs	r3, r3, #28
 8018230:	b2da      	uxtb	r2, r3
 8018232:	7dfb      	ldrb	r3, [r7, #23]
 8018234:	005b      	lsls	r3, r3, #1
 8018236:	4619      	mov	r1, r3
 8018238:	68bb      	ldr	r3, [r7, #8]
 801823a:	440b      	add	r3, r1
 801823c:	3237      	adds	r2, #55	@ 0x37
 801823e:	b2d2      	uxtb	r2, r2
 8018240:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018242:	68fb      	ldr	r3, [r7, #12]
 8018244:	011b      	lsls	r3, r3, #4
 8018246:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018248:	7dfb      	ldrb	r3, [r7, #23]
 801824a:	005b      	lsls	r3, r3, #1
 801824c:	3301      	adds	r3, #1
 801824e:	68ba      	ldr	r2, [r7, #8]
 8018250:	4413      	add	r3, r2
 8018252:	2200      	movs	r2, #0
 8018254:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018256:	7dfb      	ldrb	r3, [r7, #23]
 8018258:	3301      	adds	r3, #1
 801825a:	75fb      	strb	r3, [r7, #23]
 801825c:	7dfa      	ldrb	r2, [r7, #23]
 801825e:	79fb      	ldrb	r3, [r7, #7]
 8018260:	429a      	cmp	r2, r3
 8018262:	d3d3      	bcc.n	801820c <IntToUnicode+0x18>
  }
}
 8018264:	bf00      	nop
 8018266:	bf00      	nop
 8018268:	371c      	adds	r7, #28
 801826a:	46bd      	mov	sp, r7
 801826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018270:	4770      	bx	lr
	...

08018274 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018274:	b580      	push	{r7, lr}
 8018276:	b0ba      	sub	sp, #232	@ 0xe8
 8018278:	af00      	add	r7, sp, #0
 801827a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801827c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8018280:	2200      	movs	r2, #0
 8018282:	601a      	str	r2, [r3, #0]
 8018284:	605a      	str	r2, [r3, #4]
 8018286:	609a      	str	r2, [r3, #8]
 8018288:	60da      	str	r2, [r3, #12]
 801828a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801828c:	f107 0310 	add.w	r3, r7, #16
 8018290:	22c0      	movs	r2, #192	@ 0xc0
 8018292:	2100      	movs	r1, #0
 8018294:	4618      	mov	r0, r3
 8018296:	f000 fb8d 	bl	80189b4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	681b      	ldr	r3, [r3, #0]
 801829e:	4a34      	ldr	r2, [pc, #208]	@ (8018370 <HAL_PCD_MspInit+0xfc>)
 80182a0:	4293      	cmp	r3, r2
 80182a2:	d161      	bne.n	8018368 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80182a4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80182a8:	f04f 0300 	mov.w	r3, #0
 80182ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80182b0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80182b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80182b8:	f107 0310 	add.w	r3, r7, #16
 80182bc:	4618      	mov	r0, r3
 80182be:	f7f6 fab5 	bl	800e82c <HAL_RCCEx_PeriphCLKConfig>
 80182c2:	4603      	mov	r3, r0
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	d001      	beq.n	80182cc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80182c8:	f7e9 ff3d 	bl	8002146 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80182cc:	f7f5 fab8 	bl	800d840 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80182d0:	4b28      	ldr	r3, [pc, #160]	@ (8018374 <HAL_PCD_MspInit+0x100>)
 80182d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80182d6:	4a27      	ldr	r2, [pc, #156]	@ (8018374 <HAL_PCD_MspInit+0x100>)
 80182d8:	f043 0301 	orr.w	r3, r3, #1
 80182dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80182e0:	4b24      	ldr	r3, [pc, #144]	@ (8018374 <HAL_PCD_MspInit+0x100>)
 80182e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80182e6:	f003 0301 	and.w	r3, r3, #1
 80182ea:	60fb      	str	r3, [r7, #12]
 80182ec:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80182ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80182f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80182f6:	2302      	movs	r3, #2
 80182f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80182fc:	2300      	movs	r3, #0
 80182fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8018302:	2302      	movs	r3, #2
 8018304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8018308:	230a      	movs	r3, #10
 801830a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801830e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8018312:	4619      	mov	r1, r3
 8018314:	4818      	ldr	r0, [pc, #96]	@ (8018378 <HAL_PCD_MspInit+0x104>)
 8018316:	f7f1 fa65 	bl	80097e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801831a:	4b16      	ldr	r3, [pc, #88]	@ (8018374 <HAL_PCD_MspInit+0x100>)
 801831c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018320:	4a14      	ldr	r2, [pc, #80]	@ (8018374 <HAL_PCD_MspInit+0x100>)
 8018322:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8018326:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801832a:	4b12      	ldr	r3, [pc, #72]	@ (8018374 <HAL_PCD_MspInit+0x100>)
 801832c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018334:	60bb      	str	r3, [r7, #8]
 8018336:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8018338:	2200      	movs	r2, #0
 801833a:	2105      	movs	r1, #5
 801833c:	2062      	movs	r0, #98	@ 0x62
 801833e:	f7ee fb4e 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8018342:	2062      	movs	r0, #98	@ 0x62
 8018344:	f7ee fb65 	bl	8006a12 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8018348:	2200      	movs	r2, #0
 801834a:	2105      	movs	r1, #5
 801834c:	2063      	movs	r0, #99	@ 0x63
 801834e:	f7ee fb46 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8018352:	2063      	movs	r0, #99	@ 0x63
 8018354:	f7ee fb5d 	bl	8006a12 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8018358:	2200      	movs	r2, #0
 801835a:	2105      	movs	r1, #5
 801835c:	2065      	movs	r0, #101	@ 0x65
 801835e:	f7ee fb3e 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8018362:	2065      	movs	r0, #101	@ 0x65
 8018364:	f7ee fb55 	bl	8006a12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018368:	bf00      	nop
 801836a:	37e8      	adds	r7, #232	@ 0xe8
 801836c:	46bd      	mov	sp, r7
 801836e:	bd80      	pop	{r7, pc}
 8018370:	40080000 	.word	0x40080000
 8018374:	58024400 	.word	0x58024400
 8018378:	58020000 	.word	0x58020000

0801837c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801837c:	b580      	push	{r7, lr}
 801837e:	b082      	sub	sp, #8
 8018380:	af00      	add	r7, sp, #0
 8018382:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801838a:	687b      	ldr	r3, [r7, #4]
 801838c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8018390:	4619      	mov	r1, r3
 8018392:	4610      	mov	r0, r2
 8018394:	f7fe faed 	bl	8016972 <USBD_LL_SetupStage>
}
 8018398:	bf00      	nop
 801839a:	3708      	adds	r7, #8
 801839c:	46bd      	mov	sp, r7
 801839e:	bd80      	pop	{r7, pc}

080183a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183a0:	b580      	push	{r7, lr}
 80183a2:	b082      	sub	sp, #8
 80183a4:	af00      	add	r7, sp, #0
 80183a6:	6078      	str	r0, [r7, #4]
 80183a8:	460b      	mov	r3, r1
 80183aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80183b2:	78fa      	ldrb	r2, [r7, #3]
 80183b4:	6879      	ldr	r1, [r7, #4]
 80183b6:	4613      	mov	r3, r2
 80183b8:	00db      	lsls	r3, r3, #3
 80183ba:	4413      	add	r3, r2
 80183bc:	009b      	lsls	r3, r3, #2
 80183be:	440b      	add	r3, r1
 80183c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80183c4:	681a      	ldr	r2, [r3, #0]
 80183c6:	78fb      	ldrb	r3, [r7, #3]
 80183c8:	4619      	mov	r1, r3
 80183ca:	f7fe fb27 	bl	8016a1c <USBD_LL_DataOutStage>
}
 80183ce:	bf00      	nop
 80183d0:	3708      	adds	r7, #8
 80183d2:	46bd      	mov	sp, r7
 80183d4:	bd80      	pop	{r7, pc}

080183d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183d6:	b580      	push	{r7, lr}
 80183d8:	b082      	sub	sp, #8
 80183da:	af00      	add	r7, sp, #0
 80183dc:	6078      	str	r0, [r7, #4]
 80183de:	460b      	mov	r3, r1
 80183e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80183e8:	78fa      	ldrb	r2, [r7, #3]
 80183ea:	6879      	ldr	r1, [r7, #4]
 80183ec:	4613      	mov	r3, r2
 80183ee:	00db      	lsls	r3, r3, #3
 80183f0:	4413      	add	r3, r2
 80183f2:	009b      	lsls	r3, r3, #2
 80183f4:	440b      	add	r3, r1
 80183f6:	3320      	adds	r3, #32
 80183f8:	681a      	ldr	r2, [r3, #0]
 80183fa:	78fb      	ldrb	r3, [r7, #3]
 80183fc:	4619      	mov	r1, r3
 80183fe:	f7fe fbc0 	bl	8016b82 <USBD_LL_DataInStage>
}
 8018402:	bf00      	nop
 8018404:	3708      	adds	r7, #8
 8018406:	46bd      	mov	sp, r7
 8018408:	bd80      	pop	{r7, pc}

0801840a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801840a:	b580      	push	{r7, lr}
 801840c:	b082      	sub	sp, #8
 801840e:	af00      	add	r7, sp, #0
 8018410:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018412:	687b      	ldr	r3, [r7, #4]
 8018414:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018418:	4618      	mov	r0, r3
 801841a:	f7fe fcfa 	bl	8016e12 <USBD_LL_SOF>
}
 801841e:	bf00      	nop
 8018420:	3708      	adds	r7, #8
 8018422:	46bd      	mov	sp, r7
 8018424:	bd80      	pop	{r7, pc}

08018426 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018426:	b580      	push	{r7, lr}
 8018428:	b084      	sub	sp, #16
 801842a:	af00      	add	r7, sp, #0
 801842c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801842e:	2301      	movs	r3, #1
 8018430:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8018432:	687b      	ldr	r3, [r7, #4]
 8018434:	79db      	ldrb	r3, [r3, #7]
 8018436:	2b00      	cmp	r3, #0
 8018438:	d102      	bne.n	8018440 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801843a:	2300      	movs	r3, #0
 801843c:	73fb      	strb	r3, [r7, #15]
 801843e:	e008      	b.n	8018452 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	79db      	ldrb	r3, [r3, #7]
 8018444:	2b02      	cmp	r3, #2
 8018446:	d102      	bne.n	801844e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8018448:	2301      	movs	r3, #1
 801844a:	73fb      	strb	r3, [r7, #15]
 801844c:	e001      	b.n	8018452 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801844e:	f7e9 fe7a 	bl	8002146 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018458:	7bfa      	ldrb	r2, [r7, #15]
 801845a:	4611      	mov	r1, r2
 801845c:	4618      	mov	r0, r3
 801845e:	f7fe fc94 	bl	8016d8a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018462:	687b      	ldr	r3, [r7, #4]
 8018464:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018468:	4618      	mov	r0, r3
 801846a:	f7fe fc3c 	bl	8016ce6 <USBD_LL_Reset>
}
 801846e:	bf00      	nop
 8018470:	3710      	adds	r7, #16
 8018472:	46bd      	mov	sp, r7
 8018474:	bd80      	pop	{r7, pc}
	...

08018478 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018478:	b580      	push	{r7, lr}
 801847a:	b082      	sub	sp, #8
 801847c:	af00      	add	r7, sp, #0
 801847e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018480:	687b      	ldr	r3, [r7, #4]
 8018482:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018486:	4618      	mov	r0, r3
 8018488:	f7fe fc8f 	bl	8016daa <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	681b      	ldr	r3, [r3, #0]
 8018490:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8018494:	681b      	ldr	r3, [r3, #0]
 8018496:	687a      	ldr	r2, [r7, #4]
 8018498:	6812      	ldr	r2, [r2, #0]
 801849a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801849e:	f043 0301 	orr.w	r3, r3, #1
 80184a2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80184a4:	687b      	ldr	r3, [r7, #4]
 80184a6:	7adb      	ldrb	r3, [r3, #11]
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	d005      	beq.n	80184b8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80184ac:	4b04      	ldr	r3, [pc, #16]	@ (80184c0 <HAL_PCD_SuspendCallback+0x48>)
 80184ae:	691b      	ldr	r3, [r3, #16]
 80184b0:	4a03      	ldr	r2, [pc, #12]	@ (80184c0 <HAL_PCD_SuspendCallback+0x48>)
 80184b2:	f043 0306 	orr.w	r3, r3, #6
 80184b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80184b8:	bf00      	nop
 80184ba:	3708      	adds	r7, #8
 80184bc:	46bd      	mov	sp, r7
 80184be:	bd80      	pop	{r7, pc}
 80184c0:	e000ed00 	.word	0xe000ed00

080184c4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184c4:	b580      	push	{r7, lr}
 80184c6:	b082      	sub	sp, #8
 80184c8:	af00      	add	r7, sp, #0
 80184ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80184cc:	687b      	ldr	r3, [r7, #4]
 80184ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184d2:	4618      	mov	r0, r3
 80184d4:	f7fe fc85 	bl	8016de2 <USBD_LL_Resume>
}
 80184d8:	bf00      	nop
 80184da:	3708      	adds	r7, #8
 80184dc:	46bd      	mov	sp, r7
 80184de:	bd80      	pop	{r7, pc}

080184e0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184e0:	b580      	push	{r7, lr}
 80184e2:	b082      	sub	sp, #8
 80184e4:	af00      	add	r7, sp, #0
 80184e6:	6078      	str	r0, [r7, #4]
 80184e8:	460b      	mov	r3, r1
 80184ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184f2:	78fa      	ldrb	r2, [r7, #3]
 80184f4:	4611      	mov	r1, r2
 80184f6:	4618      	mov	r0, r3
 80184f8:	f7fe fcdd 	bl	8016eb6 <USBD_LL_IsoOUTIncomplete>
}
 80184fc:	bf00      	nop
 80184fe:	3708      	adds	r7, #8
 8018500:	46bd      	mov	sp, r7
 8018502:	bd80      	pop	{r7, pc}

08018504 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018504:	b580      	push	{r7, lr}
 8018506:	b082      	sub	sp, #8
 8018508:	af00      	add	r7, sp, #0
 801850a:	6078      	str	r0, [r7, #4]
 801850c:	460b      	mov	r3, r1
 801850e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018516:	78fa      	ldrb	r2, [r7, #3]
 8018518:	4611      	mov	r1, r2
 801851a:	4618      	mov	r0, r3
 801851c:	f7fe fc99 	bl	8016e52 <USBD_LL_IsoINIncomplete>
}
 8018520:	bf00      	nop
 8018522:	3708      	adds	r7, #8
 8018524:	46bd      	mov	sp, r7
 8018526:	bd80      	pop	{r7, pc}

08018528 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018528:	b580      	push	{r7, lr}
 801852a:	b082      	sub	sp, #8
 801852c:	af00      	add	r7, sp, #0
 801852e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018530:	687b      	ldr	r3, [r7, #4]
 8018532:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018536:	4618      	mov	r0, r3
 8018538:	f7fe fcef 	bl	8016f1a <USBD_LL_DevConnected>
}
 801853c:	bf00      	nop
 801853e:	3708      	adds	r7, #8
 8018540:	46bd      	mov	sp, r7
 8018542:	bd80      	pop	{r7, pc}

08018544 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018544:	b580      	push	{r7, lr}
 8018546:	b082      	sub	sp, #8
 8018548:	af00      	add	r7, sp, #0
 801854a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801854c:	687b      	ldr	r3, [r7, #4]
 801854e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018552:	4618      	mov	r0, r3
 8018554:	f7fe fcec 	bl	8016f30 <USBD_LL_DevDisconnected>
}
 8018558:	bf00      	nop
 801855a:	3708      	adds	r7, #8
 801855c:	46bd      	mov	sp, r7
 801855e:	bd80      	pop	{r7, pc}

08018560 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018560:	b580      	push	{r7, lr}
 8018562:	b082      	sub	sp, #8
 8018564:	af00      	add	r7, sp, #0
 8018566:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	781b      	ldrb	r3, [r3, #0]
 801856c:	2b00      	cmp	r3, #0
 801856e:	d13e      	bne.n	80185ee <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8018570:	4a21      	ldr	r2, [pc, #132]	@ (80185f8 <USBD_LL_Init+0x98>)
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8018578:	687b      	ldr	r3, [r7, #4]
 801857a:	4a1f      	ldr	r2, [pc, #124]	@ (80185f8 <USBD_LL_Init+0x98>)
 801857c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018580:	4b1d      	ldr	r3, [pc, #116]	@ (80185f8 <USBD_LL_Init+0x98>)
 8018582:	4a1e      	ldr	r2, [pc, #120]	@ (80185fc <USBD_LL_Init+0x9c>)
 8018584:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8018586:	4b1c      	ldr	r3, [pc, #112]	@ (80185f8 <USBD_LL_Init+0x98>)
 8018588:	2209      	movs	r2, #9
 801858a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801858c:	4b1a      	ldr	r3, [pc, #104]	@ (80185f8 <USBD_LL_Init+0x98>)
 801858e:	2202      	movs	r2, #2
 8018590:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8018592:	4b19      	ldr	r3, [pc, #100]	@ (80185f8 <USBD_LL_Init+0x98>)
 8018594:	2200      	movs	r2, #0
 8018596:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018598:	4b17      	ldr	r3, [pc, #92]	@ (80185f8 <USBD_LL_Init+0x98>)
 801859a:	2202      	movs	r2, #2
 801859c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801859e:	4b16      	ldr	r3, [pc, #88]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185a0:	2200      	movs	r2, #0
 80185a2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80185a4:	4b14      	ldr	r3, [pc, #80]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185a6:	2200      	movs	r2, #0
 80185a8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80185aa:	4b13      	ldr	r3, [pc, #76]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185ac:	2200      	movs	r2, #0
 80185ae:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80185b0:	4b11      	ldr	r3, [pc, #68]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185b2:	2200      	movs	r2, #0
 80185b4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80185b6:	4b10      	ldr	r3, [pc, #64]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185b8:	2200      	movs	r2, #0
 80185ba:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80185bc:	4b0e      	ldr	r3, [pc, #56]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185be:	2200      	movs	r2, #0
 80185c0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80185c2:	480d      	ldr	r0, [pc, #52]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185c4:	f7f3 fe62 	bl	800c28c <HAL_PCD_Init>
 80185c8:	4603      	mov	r3, r0
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d001      	beq.n	80185d2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80185ce:	f7e9 fdba 	bl	8002146 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80185d2:	2180      	movs	r1, #128	@ 0x80
 80185d4:	4808      	ldr	r0, [pc, #32]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185d6:	f7f5 f8b8 	bl	800d74a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80185da:	2240      	movs	r2, #64	@ 0x40
 80185dc:	2100      	movs	r1, #0
 80185de:	4806      	ldr	r0, [pc, #24]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185e0:	f7f5 f86c 	bl	800d6bc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80185e4:	2280      	movs	r2, #128	@ 0x80
 80185e6:	2101      	movs	r1, #1
 80185e8:	4803      	ldr	r0, [pc, #12]	@ (80185f8 <USBD_LL_Init+0x98>)
 80185ea:	f7f5 f867 	bl	800d6bc <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 80185ee:	2300      	movs	r3, #0
}
 80185f0:	4618      	mov	r0, r3
 80185f2:	3708      	adds	r7, #8
 80185f4:	46bd      	mov	sp, r7
 80185f6:	bd80      	pop	{r7, pc}
 80185f8:	2400386c 	.word	0x2400386c
 80185fc:	40080000 	.word	0x40080000

08018600 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018600:	b580      	push	{r7, lr}
 8018602:	b084      	sub	sp, #16
 8018604:	af00      	add	r7, sp, #0
 8018606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018608:	2300      	movs	r3, #0
 801860a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801860c:	2300      	movs	r3, #0
 801860e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018610:	687b      	ldr	r3, [r7, #4]
 8018612:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018616:	4618      	mov	r0, r3
 8018618:	f7f3 ff44 	bl	800c4a4 <HAL_PCD_Start>
 801861c:	4603      	mov	r3, r0
 801861e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018620:	7bfb      	ldrb	r3, [r7, #15]
 8018622:	4618      	mov	r0, r3
 8018624:	f000 f942 	bl	80188ac <USBD_Get_USB_Status>
 8018628:	4603      	mov	r3, r0
 801862a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801862c:	7bbb      	ldrb	r3, [r7, #14]
}
 801862e:	4618      	mov	r0, r3
 8018630:	3710      	adds	r7, #16
 8018632:	46bd      	mov	sp, r7
 8018634:	bd80      	pop	{r7, pc}

08018636 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018636:	b580      	push	{r7, lr}
 8018638:	b084      	sub	sp, #16
 801863a:	af00      	add	r7, sp, #0
 801863c:	6078      	str	r0, [r7, #4]
 801863e:	4608      	mov	r0, r1
 8018640:	4611      	mov	r1, r2
 8018642:	461a      	mov	r2, r3
 8018644:	4603      	mov	r3, r0
 8018646:	70fb      	strb	r3, [r7, #3]
 8018648:	460b      	mov	r3, r1
 801864a:	70bb      	strb	r3, [r7, #2]
 801864c:	4613      	mov	r3, r2
 801864e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018650:	2300      	movs	r3, #0
 8018652:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018654:	2300      	movs	r3, #0
 8018656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018658:	687b      	ldr	r3, [r7, #4]
 801865a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801865e:	78bb      	ldrb	r3, [r7, #2]
 8018660:	883a      	ldrh	r2, [r7, #0]
 8018662:	78f9      	ldrb	r1, [r7, #3]
 8018664:	f7f4 fc45 	bl	800cef2 <HAL_PCD_EP_Open>
 8018668:	4603      	mov	r3, r0
 801866a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801866c:	7bfb      	ldrb	r3, [r7, #15]
 801866e:	4618      	mov	r0, r3
 8018670:	f000 f91c 	bl	80188ac <USBD_Get_USB_Status>
 8018674:	4603      	mov	r3, r0
 8018676:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018678:	7bbb      	ldrb	r3, [r7, #14]
}
 801867a:	4618      	mov	r0, r3
 801867c:	3710      	adds	r7, #16
 801867e:	46bd      	mov	sp, r7
 8018680:	bd80      	pop	{r7, pc}

08018682 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018682:	b580      	push	{r7, lr}
 8018684:	b084      	sub	sp, #16
 8018686:	af00      	add	r7, sp, #0
 8018688:	6078      	str	r0, [r7, #4]
 801868a:	460b      	mov	r3, r1
 801868c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801868e:	2300      	movs	r3, #0
 8018690:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018692:	2300      	movs	r3, #0
 8018694:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801869c:	78fa      	ldrb	r2, [r7, #3]
 801869e:	4611      	mov	r1, r2
 80186a0:	4618      	mov	r0, r3
 80186a2:	f7f4 fc90 	bl	800cfc6 <HAL_PCD_EP_Close>
 80186a6:	4603      	mov	r3, r0
 80186a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186aa:	7bfb      	ldrb	r3, [r7, #15]
 80186ac:	4618      	mov	r0, r3
 80186ae:	f000 f8fd 	bl	80188ac <USBD_Get_USB_Status>
 80186b2:	4603      	mov	r3, r0
 80186b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80186b8:	4618      	mov	r0, r3
 80186ba:	3710      	adds	r7, #16
 80186bc:	46bd      	mov	sp, r7
 80186be:	bd80      	pop	{r7, pc}

080186c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186c0:	b580      	push	{r7, lr}
 80186c2:	b084      	sub	sp, #16
 80186c4:	af00      	add	r7, sp, #0
 80186c6:	6078      	str	r0, [r7, #4]
 80186c8:	460b      	mov	r3, r1
 80186ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186cc:	2300      	movs	r3, #0
 80186ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186d0:	2300      	movs	r3, #0
 80186d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186da:	78fa      	ldrb	r2, [r7, #3]
 80186dc:	4611      	mov	r1, r2
 80186de:	4618      	mov	r0, r3
 80186e0:	f7f4 fd48 	bl	800d174 <HAL_PCD_EP_SetStall>
 80186e4:	4603      	mov	r3, r0
 80186e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186e8:	7bfb      	ldrb	r3, [r7, #15]
 80186ea:	4618      	mov	r0, r3
 80186ec:	f000 f8de 	bl	80188ac <USBD_Get_USB_Status>
 80186f0:	4603      	mov	r3, r0
 80186f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80186f6:	4618      	mov	r0, r3
 80186f8:	3710      	adds	r7, #16
 80186fa:	46bd      	mov	sp, r7
 80186fc:	bd80      	pop	{r7, pc}

080186fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186fe:	b580      	push	{r7, lr}
 8018700:	b084      	sub	sp, #16
 8018702:	af00      	add	r7, sp, #0
 8018704:	6078      	str	r0, [r7, #4]
 8018706:	460b      	mov	r3, r1
 8018708:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801870a:	2300      	movs	r3, #0
 801870c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801870e:	2300      	movs	r3, #0
 8018710:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018712:	687b      	ldr	r3, [r7, #4]
 8018714:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018718:	78fa      	ldrb	r2, [r7, #3]
 801871a:	4611      	mov	r1, r2
 801871c:	4618      	mov	r0, r3
 801871e:	f7f4 fd8c 	bl	800d23a <HAL_PCD_EP_ClrStall>
 8018722:	4603      	mov	r3, r0
 8018724:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018726:	7bfb      	ldrb	r3, [r7, #15]
 8018728:	4618      	mov	r0, r3
 801872a:	f000 f8bf 	bl	80188ac <USBD_Get_USB_Status>
 801872e:	4603      	mov	r3, r0
 8018730:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018732:	7bbb      	ldrb	r3, [r7, #14]
}
 8018734:	4618      	mov	r0, r3
 8018736:	3710      	adds	r7, #16
 8018738:	46bd      	mov	sp, r7
 801873a:	bd80      	pop	{r7, pc}

0801873c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801873c:	b480      	push	{r7}
 801873e:	b085      	sub	sp, #20
 8018740:	af00      	add	r7, sp, #0
 8018742:	6078      	str	r0, [r7, #4]
 8018744:	460b      	mov	r3, r1
 8018746:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018748:	687b      	ldr	r3, [r7, #4]
 801874a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801874e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018750:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018754:	2b00      	cmp	r3, #0
 8018756:	da0b      	bge.n	8018770 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018758:	78fb      	ldrb	r3, [r7, #3]
 801875a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801875e:	68f9      	ldr	r1, [r7, #12]
 8018760:	4613      	mov	r3, r2
 8018762:	00db      	lsls	r3, r3, #3
 8018764:	4413      	add	r3, r2
 8018766:	009b      	lsls	r3, r3, #2
 8018768:	440b      	add	r3, r1
 801876a:	3316      	adds	r3, #22
 801876c:	781b      	ldrb	r3, [r3, #0]
 801876e:	e00b      	b.n	8018788 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018770:	78fb      	ldrb	r3, [r7, #3]
 8018772:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018776:	68f9      	ldr	r1, [r7, #12]
 8018778:	4613      	mov	r3, r2
 801877a:	00db      	lsls	r3, r3, #3
 801877c:	4413      	add	r3, r2
 801877e:	009b      	lsls	r3, r3, #2
 8018780:	440b      	add	r3, r1
 8018782:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8018786:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018788:	4618      	mov	r0, r3
 801878a:	3714      	adds	r7, #20
 801878c:	46bd      	mov	sp, r7
 801878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018792:	4770      	bx	lr

08018794 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018794:	b580      	push	{r7, lr}
 8018796:	b084      	sub	sp, #16
 8018798:	af00      	add	r7, sp, #0
 801879a:	6078      	str	r0, [r7, #4]
 801879c:	460b      	mov	r3, r1
 801879e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80187a0:	2300      	movs	r3, #0
 80187a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80187a4:	2300      	movs	r3, #0
 80187a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187ae:	78fa      	ldrb	r2, [r7, #3]
 80187b0:	4611      	mov	r1, r2
 80187b2:	4618      	mov	r0, r3
 80187b4:	f7f4 fb79 	bl	800ceaa <HAL_PCD_SetAddress>
 80187b8:	4603      	mov	r3, r0
 80187ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80187bc:	7bfb      	ldrb	r3, [r7, #15]
 80187be:	4618      	mov	r0, r3
 80187c0:	f000 f874 	bl	80188ac <USBD_Get_USB_Status>
 80187c4:	4603      	mov	r3, r0
 80187c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80187c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80187ca:	4618      	mov	r0, r3
 80187cc:	3710      	adds	r7, #16
 80187ce:	46bd      	mov	sp, r7
 80187d0:	bd80      	pop	{r7, pc}

080187d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80187d2:	b580      	push	{r7, lr}
 80187d4:	b086      	sub	sp, #24
 80187d6:	af00      	add	r7, sp, #0
 80187d8:	60f8      	str	r0, [r7, #12]
 80187da:	607a      	str	r2, [r7, #4]
 80187dc:	603b      	str	r3, [r7, #0]
 80187de:	460b      	mov	r3, r1
 80187e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80187e2:	2300      	movs	r3, #0
 80187e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80187e6:	2300      	movs	r3, #0
 80187e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80187ea:	68fb      	ldr	r3, [r7, #12]
 80187ec:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80187f0:	7af9      	ldrb	r1, [r7, #11]
 80187f2:	683b      	ldr	r3, [r7, #0]
 80187f4:	687a      	ldr	r2, [r7, #4]
 80187f6:	f7f4 fc83 	bl	800d100 <HAL_PCD_EP_Transmit>
 80187fa:	4603      	mov	r3, r0
 80187fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80187fe:	7dfb      	ldrb	r3, [r7, #23]
 8018800:	4618      	mov	r0, r3
 8018802:	f000 f853 	bl	80188ac <USBD_Get_USB_Status>
 8018806:	4603      	mov	r3, r0
 8018808:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801880a:	7dbb      	ldrb	r3, [r7, #22]
}
 801880c:	4618      	mov	r0, r3
 801880e:	3718      	adds	r7, #24
 8018810:	46bd      	mov	sp, r7
 8018812:	bd80      	pop	{r7, pc}

08018814 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018814:	b580      	push	{r7, lr}
 8018816:	b086      	sub	sp, #24
 8018818:	af00      	add	r7, sp, #0
 801881a:	60f8      	str	r0, [r7, #12]
 801881c:	607a      	str	r2, [r7, #4]
 801881e:	603b      	str	r3, [r7, #0]
 8018820:	460b      	mov	r3, r1
 8018822:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018824:	2300      	movs	r3, #0
 8018826:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018828:	2300      	movs	r3, #0
 801882a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801882c:	68fb      	ldr	r3, [r7, #12]
 801882e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018832:	7af9      	ldrb	r1, [r7, #11]
 8018834:	683b      	ldr	r3, [r7, #0]
 8018836:	687a      	ldr	r2, [r7, #4]
 8018838:	f7f4 fc0f 	bl	800d05a <HAL_PCD_EP_Receive>
 801883c:	4603      	mov	r3, r0
 801883e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018840:	7dfb      	ldrb	r3, [r7, #23]
 8018842:	4618      	mov	r0, r3
 8018844:	f000 f832 	bl	80188ac <USBD_Get_USB_Status>
 8018848:	4603      	mov	r3, r0
 801884a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801884c:	7dbb      	ldrb	r3, [r7, #22]
}
 801884e:	4618      	mov	r0, r3
 8018850:	3718      	adds	r7, #24
 8018852:	46bd      	mov	sp, r7
 8018854:	bd80      	pop	{r7, pc}

08018856 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018856:	b580      	push	{r7, lr}
 8018858:	b082      	sub	sp, #8
 801885a:	af00      	add	r7, sp, #0
 801885c:	6078      	str	r0, [r7, #4]
 801885e:	460b      	mov	r3, r1
 8018860:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018862:	687b      	ldr	r3, [r7, #4]
 8018864:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018868:	78fa      	ldrb	r2, [r7, #3]
 801886a:	4611      	mov	r1, r2
 801886c:	4618      	mov	r0, r3
 801886e:	f7f4 fc2f 	bl	800d0d0 <HAL_PCD_EP_GetRxCount>
 8018872:	4603      	mov	r3, r0
}
 8018874:	4618      	mov	r0, r3
 8018876:	3708      	adds	r7, #8
 8018878:	46bd      	mov	sp, r7
 801887a:	bd80      	pop	{r7, pc}

0801887c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801887c:	b480      	push	{r7}
 801887e:	b083      	sub	sp, #12
 8018880:	af00      	add	r7, sp, #0
 8018882:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018884:	4b03      	ldr	r3, [pc, #12]	@ (8018894 <USBD_static_malloc+0x18>)
}
 8018886:	4618      	mov	r0, r3
 8018888:	370c      	adds	r7, #12
 801888a:	46bd      	mov	sp, r7
 801888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018890:	4770      	bx	lr
 8018892:	bf00      	nop
 8018894:	24003d50 	.word	0x24003d50

08018898 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018898:	b480      	push	{r7}
 801889a:	b083      	sub	sp, #12
 801889c:	af00      	add	r7, sp, #0
 801889e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80188a0:	bf00      	nop
 80188a2:	370c      	adds	r7, #12
 80188a4:	46bd      	mov	sp, r7
 80188a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188aa:	4770      	bx	lr

080188ac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80188ac:	b480      	push	{r7}
 80188ae:	b085      	sub	sp, #20
 80188b0:	af00      	add	r7, sp, #0
 80188b2:	4603      	mov	r3, r0
 80188b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80188b6:	2300      	movs	r3, #0
 80188b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80188ba:	79fb      	ldrb	r3, [r7, #7]
 80188bc:	2b03      	cmp	r3, #3
 80188be:	d817      	bhi.n	80188f0 <USBD_Get_USB_Status+0x44>
 80188c0:	a201      	add	r2, pc, #4	@ (adr r2, 80188c8 <USBD_Get_USB_Status+0x1c>)
 80188c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80188c6:	bf00      	nop
 80188c8:	080188d9 	.word	0x080188d9
 80188cc:	080188df 	.word	0x080188df
 80188d0:	080188e5 	.word	0x080188e5
 80188d4:	080188eb 	.word	0x080188eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80188d8:	2300      	movs	r3, #0
 80188da:	73fb      	strb	r3, [r7, #15]
    break;
 80188dc:	e00b      	b.n	80188f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80188de:	2303      	movs	r3, #3
 80188e0:	73fb      	strb	r3, [r7, #15]
    break;
 80188e2:	e008      	b.n	80188f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80188e4:	2301      	movs	r3, #1
 80188e6:	73fb      	strb	r3, [r7, #15]
    break;
 80188e8:	e005      	b.n	80188f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80188ea:	2303      	movs	r3, #3
 80188ec:	73fb      	strb	r3, [r7, #15]
    break;
 80188ee:	e002      	b.n	80188f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80188f0:	2303      	movs	r3, #3
 80188f2:	73fb      	strb	r3, [r7, #15]
    break;
 80188f4:	bf00      	nop
  }
  return usb_status;
 80188f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80188f8:	4618      	mov	r0, r3
 80188fa:	3714      	adds	r7, #20
 80188fc:	46bd      	mov	sp, r7
 80188fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018902:	4770      	bx	lr

08018904 <sniprintf>:
 8018904:	b40c      	push	{r2, r3}
 8018906:	b530      	push	{r4, r5, lr}
 8018908:	4b18      	ldr	r3, [pc, #96]	@ (801896c <sniprintf+0x68>)
 801890a:	1e0c      	subs	r4, r1, #0
 801890c:	681d      	ldr	r5, [r3, #0]
 801890e:	b09d      	sub	sp, #116	@ 0x74
 8018910:	da08      	bge.n	8018924 <sniprintf+0x20>
 8018912:	238b      	movs	r3, #139	@ 0x8b
 8018914:	602b      	str	r3, [r5, #0]
 8018916:	f04f 30ff 	mov.w	r0, #4294967295
 801891a:	b01d      	add	sp, #116	@ 0x74
 801891c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018920:	b002      	add	sp, #8
 8018922:	4770      	bx	lr
 8018924:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018928:	f8ad 3014 	strh.w	r3, [sp, #20]
 801892c:	f04f 0300 	mov.w	r3, #0
 8018930:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018932:	bf14      	ite	ne
 8018934:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018938:	4623      	moveq	r3, r4
 801893a:	9304      	str	r3, [sp, #16]
 801893c:	9307      	str	r3, [sp, #28]
 801893e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018942:	9002      	str	r0, [sp, #8]
 8018944:	9006      	str	r0, [sp, #24]
 8018946:	f8ad 3016 	strh.w	r3, [sp, #22]
 801894a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801894c:	ab21      	add	r3, sp, #132	@ 0x84
 801894e:	a902      	add	r1, sp, #8
 8018950:	4628      	mov	r0, r5
 8018952:	9301      	str	r3, [sp, #4]
 8018954:	f000 f9d8 	bl	8018d08 <_svfiprintf_r>
 8018958:	1c43      	adds	r3, r0, #1
 801895a:	bfbc      	itt	lt
 801895c:	238b      	movlt	r3, #139	@ 0x8b
 801895e:	602b      	strlt	r3, [r5, #0]
 8018960:	2c00      	cmp	r4, #0
 8018962:	d0da      	beq.n	801891a <sniprintf+0x16>
 8018964:	9b02      	ldr	r3, [sp, #8]
 8018966:	2200      	movs	r2, #0
 8018968:	701a      	strb	r2, [r3, #0]
 801896a:	e7d6      	b.n	801891a <sniprintf+0x16>
 801896c:	2400013c 	.word	0x2400013c

08018970 <siprintf>:
 8018970:	b40e      	push	{r1, r2, r3}
 8018972:	b510      	push	{r4, lr}
 8018974:	b09d      	sub	sp, #116	@ 0x74
 8018976:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018978:	9002      	str	r0, [sp, #8]
 801897a:	9006      	str	r0, [sp, #24]
 801897c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018980:	480a      	ldr	r0, [pc, #40]	@ (80189ac <siprintf+0x3c>)
 8018982:	9107      	str	r1, [sp, #28]
 8018984:	9104      	str	r1, [sp, #16]
 8018986:	490a      	ldr	r1, [pc, #40]	@ (80189b0 <siprintf+0x40>)
 8018988:	f853 2b04 	ldr.w	r2, [r3], #4
 801898c:	9105      	str	r1, [sp, #20]
 801898e:	2400      	movs	r4, #0
 8018990:	a902      	add	r1, sp, #8
 8018992:	6800      	ldr	r0, [r0, #0]
 8018994:	9301      	str	r3, [sp, #4]
 8018996:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018998:	f000 f9b6 	bl	8018d08 <_svfiprintf_r>
 801899c:	9b02      	ldr	r3, [sp, #8]
 801899e:	701c      	strb	r4, [r3, #0]
 80189a0:	b01d      	add	sp, #116	@ 0x74
 80189a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80189a6:	b003      	add	sp, #12
 80189a8:	4770      	bx	lr
 80189aa:	bf00      	nop
 80189ac:	2400013c 	.word	0x2400013c
 80189b0:	ffff0208 	.word	0xffff0208

080189b4 <memset>:
 80189b4:	4402      	add	r2, r0
 80189b6:	4603      	mov	r3, r0
 80189b8:	4293      	cmp	r3, r2
 80189ba:	d100      	bne.n	80189be <memset+0xa>
 80189bc:	4770      	bx	lr
 80189be:	f803 1b01 	strb.w	r1, [r3], #1
 80189c2:	e7f9      	b.n	80189b8 <memset+0x4>

080189c4 <strncpy>:
 80189c4:	b510      	push	{r4, lr}
 80189c6:	3901      	subs	r1, #1
 80189c8:	4603      	mov	r3, r0
 80189ca:	b132      	cbz	r2, 80189da <strncpy+0x16>
 80189cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80189d0:	f803 4b01 	strb.w	r4, [r3], #1
 80189d4:	3a01      	subs	r2, #1
 80189d6:	2c00      	cmp	r4, #0
 80189d8:	d1f7      	bne.n	80189ca <strncpy+0x6>
 80189da:	441a      	add	r2, r3
 80189dc:	2100      	movs	r1, #0
 80189de:	4293      	cmp	r3, r2
 80189e0:	d100      	bne.n	80189e4 <strncpy+0x20>
 80189e2:	bd10      	pop	{r4, pc}
 80189e4:	f803 1b01 	strb.w	r1, [r3], #1
 80189e8:	e7f9      	b.n	80189de <strncpy+0x1a>
	...

080189ec <__errno>:
 80189ec:	4b01      	ldr	r3, [pc, #4]	@ (80189f4 <__errno+0x8>)
 80189ee:	6818      	ldr	r0, [r3, #0]
 80189f0:	4770      	bx	lr
 80189f2:	bf00      	nop
 80189f4:	2400013c 	.word	0x2400013c

080189f8 <__libc_init_array>:
 80189f8:	b570      	push	{r4, r5, r6, lr}
 80189fa:	4d0d      	ldr	r5, [pc, #52]	@ (8018a30 <__libc_init_array+0x38>)
 80189fc:	4c0d      	ldr	r4, [pc, #52]	@ (8018a34 <__libc_init_array+0x3c>)
 80189fe:	1b64      	subs	r4, r4, r5
 8018a00:	10a4      	asrs	r4, r4, #2
 8018a02:	2600      	movs	r6, #0
 8018a04:	42a6      	cmp	r6, r4
 8018a06:	d109      	bne.n	8018a1c <__libc_init_array+0x24>
 8018a08:	4d0b      	ldr	r5, [pc, #44]	@ (8018a38 <__libc_init_array+0x40>)
 8018a0a:	4c0c      	ldr	r4, [pc, #48]	@ (8018a3c <__libc_init_array+0x44>)
 8018a0c:	f000 fc64 	bl	80192d8 <_init>
 8018a10:	1b64      	subs	r4, r4, r5
 8018a12:	10a4      	asrs	r4, r4, #2
 8018a14:	2600      	movs	r6, #0
 8018a16:	42a6      	cmp	r6, r4
 8018a18:	d105      	bne.n	8018a26 <__libc_init_array+0x2e>
 8018a1a:	bd70      	pop	{r4, r5, r6, pc}
 8018a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8018a20:	4798      	blx	r3
 8018a22:	3601      	adds	r6, #1
 8018a24:	e7ee      	b.n	8018a04 <__libc_init_array+0xc>
 8018a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8018a2a:	4798      	blx	r3
 8018a2c:	3601      	adds	r6, #1
 8018a2e:	e7f2      	b.n	8018a16 <__libc_init_array+0x1e>
 8018a30:	08019990 	.word	0x08019990
 8018a34:	08019990 	.word	0x08019990
 8018a38:	08019990 	.word	0x08019990
 8018a3c:	08019994 	.word	0x08019994

08018a40 <__retarget_lock_acquire_recursive>:
 8018a40:	4770      	bx	lr

08018a42 <__retarget_lock_release_recursive>:
 8018a42:	4770      	bx	lr

08018a44 <memcpy>:
 8018a44:	440a      	add	r2, r1
 8018a46:	4291      	cmp	r1, r2
 8018a48:	f100 33ff 	add.w	r3, r0, #4294967295
 8018a4c:	d100      	bne.n	8018a50 <memcpy+0xc>
 8018a4e:	4770      	bx	lr
 8018a50:	b510      	push	{r4, lr}
 8018a52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018a56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018a5a:	4291      	cmp	r1, r2
 8018a5c:	d1f9      	bne.n	8018a52 <memcpy+0xe>
 8018a5e:	bd10      	pop	{r4, pc}

08018a60 <_free_r>:
 8018a60:	b538      	push	{r3, r4, r5, lr}
 8018a62:	4605      	mov	r5, r0
 8018a64:	2900      	cmp	r1, #0
 8018a66:	d041      	beq.n	8018aec <_free_r+0x8c>
 8018a68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018a6c:	1f0c      	subs	r4, r1, #4
 8018a6e:	2b00      	cmp	r3, #0
 8018a70:	bfb8      	it	lt
 8018a72:	18e4      	addlt	r4, r4, r3
 8018a74:	f000 f8e0 	bl	8018c38 <__malloc_lock>
 8018a78:	4a1d      	ldr	r2, [pc, #116]	@ (8018af0 <_free_r+0x90>)
 8018a7a:	6813      	ldr	r3, [r2, #0]
 8018a7c:	b933      	cbnz	r3, 8018a8c <_free_r+0x2c>
 8018a7e:	6063      	str	r3, [r4, #4]
 8018a80:	6014      	str	r4, [r2, #0]
 8018a82:	4628      	mov	r0, r5
 8018a84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018a88:	f000 b8dc 	b.w	8018c44 <__malloc_unlock>
 8018a8c:	42a3      	cmp	r3, r4
 8018a8e:	d908      	bls.n	8018aa2 <_free_r+0x42>
 8018a90:	6820      	ldr	r0, [r4, #0]
 8018a92:	1821      	adds	r1, r4, r0
 8018a94:	428b      	cmp	r3, r1
 8018a96:	bf01      	itttt	eq
 8018a98:	6819      	ldreq	r1, [r3, #0]
 8018a9a:	685b      	ldreq	r3, [r3, #4]
 8018a9c:	1809      	addeq	r1, r1, r0
 8018a9e:	6021      	streq	r1, [r4, #0]
 8018aa0:	e7ed      	b.n	8018a7e <_free_r+0x1e>
 8018aa2:	461a      	mov	r2, r3
 8018aa4:	685b      	ldr	r3, [r3, #4]
 8018aa6:	b10b      	cbz	r3, 8018aac <_free_r+0x4c>
 8018aa8:	42a3      	cmp	r3, r4
 8018aaa:	d9fa      	bls.n	8018aa2 <_free_r+0x42>
 8018aac:	6811      	ldr	r1, [r2, #0]
 8018aae:	1850      	adds	r0, r2, r1
 8018ab0:	42a0      	cmp	r0, r4
 8018ab2:	d10b      	bne.n	8018acc <_free_r+0x6c>
 8018ab4:	6820      	ldr	r0, [r4, #0]
 8018ab6:	4401      	add	r1, r0
 8018ab8:	1850      	adds	r0, r2, r1
 8018aba:	4283      	cmp	r3, r0
 8018abc:	6011      	str	r1, [r2, #0]
 8018abe:	d1e0      	bne.n	8018a82 <_free_r+0x22>
 8018ac0:	6818      	ldr	r0, [r3, #0]
 8018ac2:	685b      	ldr	r3, [r3, #4]
 8018ac4:	6053      	str	r3, [r2, #4]
 8018ac6:	4408      	add	r0, r1
 8018ac8:	6010      	str	r0, [r2, #0]
 8018aca:	e7da      	b.n	8018a82 <_free_r+0x22>
 8018acc:	d902      	bls.n	8018ad4 <_free_r+0x74>
 8018ace:	230c      	movs	r3, #12
 8018ad0:	602b      	str	r3, [r5, #0]
 8018ad2:	e7d6      	b.n	8018a82 <_free_r+0x22>
 8018ad4:	6820      	ldr	r0, [r4, #0]
 8018ad6:	1821      	adds	r1, r4, r0
 8018ad8:	428b      	cmp	r3, r1
 8018ada:	bf04      	itt	eq
 8018adc:	6819      	ldreq	r1, [r3, #0]
 8018ade:	685b      	ldreq	r3, [r3, #4]
 8018ae0:	6063      	str	r3, [r4, #4]
 8018ae2:	bf04      	itt	eq
 8018ae4:	1809      	addeq	r1, r1, r0
 8018ae6:	6021      	streq	r1, [r4, #0]
 8018ae8:	6054      	str	r4, [r2, #4]
 8018aea:	e7ca      	b.n	8018a82 <_free_r+0x22>
 8018aec:	bd38      	pop	{r3, r4, r5, pc}
 8018aee:	bf00      	nop
 8018af0:	240040b4 	.word	0x240040b4

08018af4 <sbrk_aligned>:
 8018af4:	b570      	push	{r4, r5, r6, lr}
 8018af6:	4e0f      	ldr	r6, [pc, #60]	@ (8018b34 <sbrk_aligned+0x40>)
 8018af8:	460c      	mov	r4, r1
 8018afa:	6831      	ldr	r1, [r6, #0]
 8018afc:	4605      	mov	r5, r0
 8018afe:	b911      	cbnz	r1, 8018b06 <sbrk_aligned+0x12>
 8018b00:	f000 fba4 	bl	801924c <_sbrk_r>
 8018b04:	6030      	str	r0, [r6, #0]
 8018b06:	4621      	mov	r1, r4
 8018b08:	4628      	mov	r0, r5
 8018b0a:	f000 fb9f 	bl	801924c <_sbrk_r>
 8018b0e:	1c43      	adds	r3, r0, #1
 8018b10:	d103      	bne.n	8018b1a <sbrk_aligned+0x26>
 8018b12:	f04f 34ff 	mov.w	r4, #4294967295
 8018b16:	4620      	mov	r0, r4
 8018b18:	bd70      	pop	{r4, r5, r6, pc}
 8018b1a:	1cc4      	adds	r4, r0, #3
 8018b1c:	f024 0403 	bic.w	r4, r4, #3
 8018b20:	42a0      	cmp	r0, r4
 8018b22:	d0f8      	beq.n	8018b16 <sbrk_aligned+0x22>
 8018b24:	1a21      	subs	r1, r4, r0
 8018b26:	4628      	mov	r0, r5
 8018b28:	f000 fb90 	bl	801924c <_sbrk_r>
 8018b2c:	3001      	adds	r0, #1
 8018b2e:	d1f2      	bne.n	8018b16 <sbrk_aligned+0x22>
 8018b30:	e7ef      	b.n	8018b12 <sbrk_aligned+0x1e>
 8018b32:	bf00      	nop
 8018b34:	240040b0 	.word	0x240040b0

08018b38 <_malloc_r>:
 8018b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b3c:	1ccd      	adds	r5, r1, #3
 8018b3e:	f025 0503 	bic.w	r5, r5, #3
 8018b42:	3508      	adds	r5, #8
 8018b44:	2d0c      	cmp	r5, #12
 8018b46:	bf38      	it	cc
 8018b48:	250c      	movcc	r5, #12
 8018b4a:	2d00      	cmp	r5, #0
 8018b4c:	4606      	mov	r6, r0
 8018b4e:	db01      	blt.n	8018b54 <_malloc_r+0x1c>
 8018b50:	42a9      	cmp	r1, r5
 8018b52:	d904      	bls.n	8018b5e <_malloc_r+0x26>
 8018b54:	230c      	movs	r3, #12
 8018b56:	6033      	str	r3, [r6, #0]
 8018b58:	2000      	movs	r0, #0
 8018b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018c34 <_malloc_r+0xfc>
 8018b62:	f000 f869 	bl	8018c38 <__malloc_lock>
 8018b66:	f8d8 3000 	ldr.w	r3, [r8]
 8018b6a:	461c      	mov	r4, r3
 8018b6c:	bb44      	cbnz	r4, 8018bc0 <_malloc_r+0x88>
 8018b6e:	4629      	mov	r1, r5
 8018b70:	4630      	mov	r0, r6
 8018b72:	f7ff ffbf 	bl	8018af4 <sbrk_aligned>
 8018b76:	1c43      	adds	r3, r0, #1
 8018b78:	4604      	mov	r4, r0
 8018b7a:	d158      	bne.n	8018c2e <_malloc_r+0xf6>
 8018b7c:	f8d8 4000 	ldr.w	r4, [r8]
 8018b80:	4627      	mov	r7, r4
 8018b82:	2f00      	cmp	r7, #0
 8018b84:	d143      	bne.n	8018c0e <_malloc_r+0xd6>
 8018b86:	2c00      	cmp	r4, #0
 8018b88:	d04b      	beq.n	8018c22 <_malloc_r+0xea>
 8018b8a:	6823      	ldr	r3, [r4, #0]
 8018b8c:	4639      	mov	r1, r7
 8018b8e:	4630      	mov	r0, r6
 8018b90:	eb04 0903 	add.w	r9, r4, r3
 8018b94:	f000 fb5a 	bl	801924c <_sbrk_r>
 8018b98:	4581      	cmp	r9, r0
 8018b9a:	d142      	bne.n	8018c22 <_malloc_r+0xea>
 8018b9c:	6821      	ldr	r1, [r4, #0]
 8018b9e:	1a6d      	subs	r5, r5, r1
 8018ba0:	4629      	mov	r1, r5
 8018ba2:	4630      	mov	r0, r6
 8018ba4:	f7ff ffa6 	bl	8018af4 <sbrk_aligned>
 8018ba8:	3001      	adds	r0, #1
 8018baa:	d03a      	beq.n	8018c22 <_malloc_r+0xea>
 8018bac:	6823      	ldr	r3, [r4, #0]
 8018bae:	442b      	add	r3, r5
 8018bb0:	6023      	str	r3, [r4, #0]
 8018bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8018bb6:	685a      	ldr	r2, [r3, #4]
 8018bb8:	bb62      	cbnz	r2, 8018c14 <_malloc_r+0xdc>
 8018bba:	f8c8 7000 	str.w	r7, [r8]
 8018bbe:	e00f      	b.n	8018be0 <_malloc_r+0xa8>
 8018bc0:	6822      	ldr	r2, [r4, #0]
 8018bc2:	1b52      	subs	r2, r2, r5
 8018bc4:	d420      	bmi.n	8018c08 <_malloc_r+0xd0>
 8018bc6:	2a0b      	cmp	r2, #11
 8018bc8:	d917      	bls.n	8018bfa <_malloc_r+0xc2>
 8018bca:	1961      	adds	r1, r4, r5
 8018bcc:	42a3      	cmp	r3, r4
 8018bce:	6025      	str	r5, [r4, #0]
 8018bd0:	bf18      	it	ne
 8018bd2:	6059      	strne	r1, [r3, #4]
 8018bd4:	6863      	ldr	r3, [r4, #4]
 8018bd6:	bf08      	it	eq
 8018bd8:	f8c8 1000 	streq.w	r1, [r8]
 8018bdc:	5162      	str	r2, [r4, r5]
 8018bde:	604b      	str	r3, [r1, #4]
 8018be0:	4630      	mov	r0, r6
 8018be2:	f000 f82f 	bl	8018c44 <__malloc_unlock>
 8018be6:	f104 000b 	add.w	r0, r4, #11
 8018bea:	1d23      	adds	r3, r4, #4
 8018bec:	f020 0007 	bic.w	r0, r0, #7
 8018bf0:	1ac2      	subs	r2, r0, r3
 8018bf2:	bf1c      	itt	ne
 8018bf4:	1a1b      	subne	r3, r3, r0
 8018bf6:	50a3      	strne	r3, [r4, r2]
 8018bf8:	e7af      	b.n	8018b5a <_malloc_r+0x22>
 8018bfa:	6862      	ldr	r2, [r4, #4]
 8018bfc:	42a3      	cmp	r3, r4
 8018bfe:	bf0c      	ite	eq
 8018c00:	f8c8 2000 	streq.w	r2, [r8]
 8018c04:	605a      	strne	r2, [r3, #4]
 8018c06:	e7eb      	b.n	8018be0 <_malloc_r+0xa8>
 8018c08:	4623      	mov	r3, r4
 8018c0a:	6864      	ldr	r4, [r4, #4]
 8018c0c:	e7ae      	b.n	8018b6c <_malloc_r+0x34>
 8018c0e:	463c      	mov	r4, r7
 8018c10:	687f      	ldr	r7, [r7, #4]
 8018c12:	e7b6      	b.n	8018b82 <_malloc_r+0x4a>
 8018c14:	461a      	mov	r2, r3
 8018c16:	685b      	ldr	r3, [r3, #4]
 8018c18:	42a3      	cmp	r3, r4
 8018c1a:	d1fb      	bne.n	8018c14 <_malloc_r+0xdc>
 8018c1c:	2300      	movs	r3, #0
 8018c1e:	6053      	str	r3, [r2, #4]
 8018c20:	e7de      	b.n	8018be0 <_malloc_r+0xa8>
 8018c22:	230c      	movs	r3, #12
 8018c24:	6033      	str	r3, [r6, #0]
 8018c26:	4630      	mov	r0, r6
 8018c28:	f000 f80c 	bl	8018c44 <__malloc_unlock>
 8018c2c:	e794      	b.n	8018b58 <_malloc_r+0x20>
 8018c2e:	6005      	str	r5, [r0, #0]
 8018c30:	e7d6      	b.n	8018be0 <_malloc_r+0xa8>
 8018c32:	bf00      	nop
 8018c34:	240040b4 	.word	0x240040b4

08018c38 <__malloc_lock>:
 8018c38:	4801      	ldr	r0, [pc, #4]	@ (8018c40 <__malloc_lock+0x8>)
 8018c3a:	f7ff bf01 	b.w	8018a40 <__retarget_lock_acquire_recursive>
 8018c3e:	bf00      	nop
 8018c40:	240040ac 	.word	0x240040ac

08018c44 <__malloc_unlock>:
 8018c44:	4801      	ldr	r0, [pc, #4]	@ (8018c4c <__malloc_unlock+0x8>)
 8018c46:	f7ff befc 	b.w	8018a42 <__retarget_lock_release_recursive>
 8018c4a:	bf00      	nop
 8018c4c:	240040ac 	.word	0x240040ac

08018c50 <__ssputs_r>:
 8018c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c54:	688e      	ldr	r6, [r1, #8]
 8018c56:	461f      	mov	r7, r3
 8018c58:	42be      	cmp	r6, r7
 8018c5a:	680b      	ldr	r3, [r1, #0]
 8018c5c:	4682      	mov	sl, r0
 8018c5e:	460c      	mov	r4, r1
 8018c60:	4690      	mov	r8, r2
 8018c62:	d82d      	bhi.n	8018cc0 <__ssputs_r+0x70>
 8018c64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018c68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018c6c:	d026      	beq.n	8018cbc <__ssputs_r+0x6c>
 8018c6e:	6965      	ldr	r5, [r4, #20]
 8018c70:	6909      	ldr	r1, [r1, #16]
 8018c72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018c76:	eba3 0901 	sub.w	r9, r3, r1
 8018c7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018c7e:	1c7b      	adds	r3, r7, #1
 8018c80:	444b      	add	r3, r9
 8018c82:	106d      	asrs	r5, r5, #1
 8018c84:	429d      	cmp	r5, r3
 8018c86:	bf38      	it	cc
 8018c88:	461d      	movcc	r5, r3
 8018c8a:	0553      	lsls	r3, r2, #21
 8018c8c:	d527      	bpl.n	8018cde <__ssputs_r+0x8e>
 8018c8e:	4629      	mov	r1, r5
 8018c90:	f7ff ff52 	bl	8018b38 <_malloc_r>
 8018c94:	4606      	mov	r6, r0
 8018c96:	b360      	cbz	r0, 8018cf2 <__ssputs_r+0xa2>
 8018c98:	6921      	ldr	r1, [r4, #16]
 8018c9a:	464a      	mov	r2, r9
 8018c9c:	f7ff fed2 	bl	8018a44 <memcpy>
 8018ca0:	89a3      	ldrh	r3, [r4, #12]
 8018ca2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018caa:	81a3      	strh	r3, [r4, #12]
 8018cac:	6126      	str	r6, [r4, #16]
 8018cae:	6165      	str	r5, [r4, #20]
 8018cb0:	444e      	add	r6, r9
 8018cb2:	eba5 0509 	sub.w	r5, r5, r9
 8018cb6:	6026      	str	r6, [r4, #0]
 8018cb8:	60a5      	str	r5, [r4, #8]
 8018cba:	463e      	mov	r6, r7
 8018cbc:	42be      	cmp	r6, r7
 8018cbe:	d900      	bls.n	8018cc2 <__ssputs_r+0x72>
 8018cc0:	463e      	mov	r6, r7
 8018cc2:	6820      	ldr	r0, [r4, #0]
 8018cc4:	4632      	mov	r2, r6
 8018cc6:	4641      	mov	r1, r8
 8018cc8:	f000 faa6 	bl	8019218 <memmove>
 8018ccc:	68a3      	ldr	r3, [r4, #8]
 8018cce:	1b9b      	subs	r3, r3, r6
 8018cd0:	60a3      	str	r3, [r4, #8]
 8018cd2:	6823      	ldr	r3, [r4, #0]
 8018cd4:	4433      	add	r3, r6
 8018cd6:	6023      	str	r3, [r4, #0]
 8018cd8:	2000      	movs	r0, #0
 8018cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cde:	462a      	mov	r2, r5
 8018ce0:	f000 fac4 	bl	801926c <_realloc_r>
 8018ce4:	4606      	mov	r6, r0
 8018ce6:	2800      	cmp	r0, #0
 8018ce8:	d1e0      	bne.n	8018cac <__ssputs_r+0x5c>
 8018cea:	6921      	ldr	r1, [r4, #16]
 8018cec:	4650      	mov	r0, sl
 8018cee:	f7ff feb7 	bl	8018a60 <_free_r>
 8018cf2:	230c      	movs	r3, #12
 8018cf4:	f8ca 3000 	str.w	r3, [sl]
 8018cf8:	89a3      	ldrh	r3, [r4, #12]
 8018cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018cfe:	81a3      	strh	r3, [r4, #12]
 8018d00:	f04f 30ff 	mov.w	r0, #4294967295
 8018d04:	e7e9      	b.n	8018cda <__ssputs_r+0x8a>
	...

08018d08 <_svfiprintf_r>:
 8018d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d0c:	4698      	mov	r8, r3
 8018d0e:	898b      	ldrh	r3, [r1, #12]
 8018d10:	061b      	lsls	r3, r3, #24
 8018d12:	b09d      	sub	sp, #116	@ 0x74
 8018d14:	4607      	mov	r7, r0
 8018d16:	460d      	mov	r5, r1
 8018d18:	4614      	mov	r4, r2
 8018d1a:	d510      	bpl.n	8018d3e <_svfiprintf_r+0x36>
 8018d1c:	690b      	ldr	r3, [r1, #16]
 8018d1e:	b973      	cbnz	r3, 8018d3e <_svfiprintf_r+0x36>
 8018d20:	2140      	movs	r1, #64	@ 0x40
 8018d22:	f7ff ff09 	bl	8018b38 <_malloc_r>
 8018d26:	6028      	str	r0, [r5, #0]
 8018d28:	6128      	str	r0, [r5, #16]
 8018d2a:	b930      	cbnz	r0, 8018d3a <_svfiprintf_r+0x32>
 8018d2c:	230c      	movs	r3, #12
 8018d2e:	603b      	str	r3, [r7, #0]
 8018d30:	f04f 30ff 	mov.w	r0, #4294967295
 8018d34:	b01d      	add	sp, #116	@ 0x74
 8018d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d3a:	2340      	movs	r3, #64	@ 0x40
 8018d3c:	616b      	str	r3, [r5, #20]
 8018d3e:	2300      	movs	r3, #0
 8018d40:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d42:	2320      	movs	r3, #32
 8018d44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018d48:	f8cd 800c 	str.w	r8, [sp, #12]
 8018d4c:	2330      	movs	r3, #48	@ 0x30
 8018d4e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018eec <_svfiprintf_r+0x1e4>
 8018d52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018d56:	f04f 0901 	mov.w	r9, #1
 8018d5a:	4623      	mov	r3, r4
 8018d5c:	469a      	mov	sl, r3
 8018d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018d62:	b10a      	cbz	r2, 8018d68 <_svfiprintf_r+0x60>
 8018d64:	2a25      	cmp	r2, #37	@ 0x25
 8018d66:	d1f9      	bne.n	8018d5c <_svfiprintf_r+0x54>
 8018d68:	ebba 0b04 	subs.w	fp, sl, r4
 8018d6c:	d00b      	beq.n	8018d86 <_svfiprintf_r+0x7e>
 8018d6e:	465b      	mov	r3, fp
 8018d70:	4622      	mov	r2, r4
 8018d72:	4629      	mov	r1, r5
 8018d74:	4638      	mov	r0, r7
 8018d76:	f7ff ff6b 	bl	8018c50 <__ssputs_r>
 8018d7a:	3001      	adds	r0, #1
 8018d7c:	f000 80a7 	beq.w	8018ece <_svfiprintf_r+0x1c6>
 8018d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d82:	445a      	add	r2, fp
 8018d84:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d86:	f89a 3000 	ldrb.w	r3, [sl]
 8018d8a:	2b00      	cmp	r3, #0
 8018d8c:	f000 809f 	beq.w	8018ece <_svfiprintf_r+0x1c6>
 8018d90:	2300      	movs	r3, #0
 8018d92:	f04f 32ff 	mov.w	r2, #4294967295
 8018d96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d9a:	f10a 0a01 	add.w	sl, sl, #1
 8018d9e:	9304      	str	r3, [sp, #16]
 8018da0:	9307      	str	r3, [sp, #28]
 8018da2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018da6:	931a      	str	r3, [sp, #104]	@ 0x68
 8018da8:	4654      	mov	r4, sl
 8018daa:	2205      	movs	r2, #5
 8018dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018db0:	484e      	ldr	r0, [pc, #312]	@ (8018eec <_svfiprintf_r+0x1e4>)
 8018db2:	f7e7 faad 	bl	8000310 <memchr>
 8018db6:	9a04      	ldr	r2, [sp, #16]
 8018db8:	b9d8      	cbnz	r0, 8018df2 <_svfiprintf_r+0xea>
 8018dba:	06d0      	lsls	r0, r2, #27
 8018dbc:	bf44      	itt	mi
 8018dbe:	2320      	movmi	r3, #32
 8018dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018dc4:	0711      	lsls	r1, r2, #28
 8018dc6:	bf44      	itt	mi
 8018dc8:	232b      	movmi	r3, #43	@ 0x2b
 8018dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018dce:	f89a 3000 	ldrb.w	r3, [sl]
 8018dd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8018dd4:	d015      	beq.n	8018e02 <_svfiprintf_r+0xfa>
 8018dd6:	9a07      	ldr	r2, [sp, #28]
 8018dd8:	4654      	mov	r4, sl
 8018dda:	2000      	movs	r0, #0
 8018ddc:	f04f 0c0a 	mov.w	ip, #10
 8018de0:	4621      	mov	r1, r4
 8018de2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018de6:	3b30      	subs	r3, #48	@ 0x30
 8018de8:	2b09      	cmp	r3, #9
 8018dea:	d94b      	bls.n	8018e84 <_svfiprintf_r+0x17c>
 8018dec:	b1b0      	cbz	r0, 8018e1c <_svfiprintf_r+0x114>
 8018dee:	9207      	str	r2, [sp, #28]
 8018df0:	e014      	b.n	8018e1c <_svfiprintf_r+0x114>
 8018df2:	eba0 0308 	sub.w	r3, r0, r8
 8018df6:	fa09 f303 	lsl.w	r3, r9, r3
 8018dfa:	4313      	orrs	r3, r2
 8018dfc:	9304      	str	r3, [sp, #16]
 8018dfe:	46a2      	mov	sl, r4
 8018e00:	e7d2      	b.n	8018da8 <_svfiprintf_r+0xa0>
 8018e02:	9b03      	ldr	r3, [sp, #12]
 8018e04:	1d19      	adds	r1, r3, #4
 8018e06:	681b      	ldr	r3, [r3, #0]
 8018e08:	9103      	str	r1, [sp, #12]
 8018e0a:	2b00      	cmp	r3, #0
 8018e0c:	bfbb      	ittet	lt
 8018e0e:	425b      	neglt	r3, r3
 8018e10:	f042 0202 	orrlt.w	r2, r2, #2
 8018e14:	9307      	strge	r3, [sp, #28]
 8018e16:	9307      	strlt	r3, [sp, #28]
 8018e18:	bfb8      	it	lt
 8018e1a:	9204      	strlt	r2, [sp, #16]
 8018e1c:	7823      	ldrb	r3, [r4, #0]
 8018e1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8018e20:	d10a      	bne.n	8018e38 <_svfiprintf_r+0x130>
 8018e22:	7863      	ldrb	r3, [r4, #1]
 8018e24:	2b2a      	cmp	r3, #42	@ 0x2a
 8018e26:	d132      	bne.n	8018e8e <_svfiprintf_r+0x186>
 8018e28:	9b03      	ldr	r3, [sp, #12]
 8018e2a:	1d1a      	adds	r2, r3, #4
 8018e2c:	681b      	ldr	r3, [r3, #0]
 8018e2e:	9203      	str	r2, [sp, #12]
 8018e30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018e34:	3402      	adds	r4, #2
 8018e36:	9305      	str	r3, [sp, #20]
 8018e38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018efc <_svfiprintf_r+0x1f4>
 8018e3c:	7821      	ldrb	r1, [r4, #0]
 8018e3e:	2203      	movs	r2, #3
 8018e40:	4650      	mov	r0, sl
 8018e42:	f7e7 fa65 	bl	8000310 <memchr>
 8018e46:	b138      	cbz	r0, 8018e58 <_svfiprintf_r+0x150>
 8018e48:	9b04      	ldr	r3, [sp, #16]
 8018e4a:	eba0 000a 	sub.w	r0, r0, sl
 8018e4e:	2240      	movs	r2, #64	@ 0x40
 8018e50:	4082      	lsls	r2, r0
 8018e52:	4313      	orrs	r3, r2
 8018e54:	3401      	adds	r4, #1
 8018e56:	9304      	str	r3, [sp, #16]
 8018e58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e5c:	4824      	ldr	r0, [pc, #144]	@ (8018ef0 <_svfiprintf_r+0x1e8>)
 8018e5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018e62:	2206      	movs	r2, #6
 8018e64:	f7e7 fa54 	bl	8000310 <memchr>
 8018e68:	2800      	cmp	r0, #0
 8018e6a:	d036      	beq.n	8018eda <_svfiprintf_r+0x1d2>
 8018e6c:	4b21      	ldr	r3, [pc, #132]	@ (8018ef4 <_svfiprintf_r+0x1ec>)
 8018e6e:	bb1b      	cbnz	r3, 8018eb8 <_svfiprintf_r+0x1b0>
 8018e70:	9b03      	ldr	r3, [sp, #12]
 8018e72:	3307      	adds	r3, #7
 8018e74:	f023 0307 	bic.w	r3, r3, #7
 8018e78:	3308      	adds	r3, #8
 8018e7a:	9303      	str	r3, [sp, #12]
 8018e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e7e:	4433      	add	r3, r6
 8018e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e82:	e76a      	b.n	8018d5a <_svfiprintf_r+0x52>
 8018e84:	fb0c 3202 	mla	r2, ip, r2, r3
 8018e88:	460c      	mov	r4, r1
 8018e8a:	2001      	movs	r0, #1
 8018e8c:	e7a8      	b.n	8018de0 <_svfiprintf_r+0xd8>
 8018e8e:	2300      	movs	r3, #0
 8018e90:	3401      	adds	r4, #1
 8018e92:	9305      	str	r3, [sp, #20]
 8018e94:	4619      	mov	r1, r3
 8018e96:	f04f 0c0a 	mov.w	ip, #10
 8018e9a:	4620      	mov	r0, r4
 8018e9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018ea0:	3a30      	subs	r2, #48	@ 0x30
 8018ea2:	2a09      	cmp	r2, #9
 8018ea4:	d903      	bls.n	8018eae <_svfiprintf_r+0x1a6>
 8018ea6:	2b00      	cmp	r3, #0
 8018ea8:	d0c6      	beq.n	8018e38 <_svfiprintf_r+0x130>
 8018eaa:	9105      	str	r1, [sp, #20]
 8018eac:	e7c4      	b.n	8018e38 <_svfiprintf_r+0x130>
 8018eae:	fb0c 2101 	mla	r1, ip, r1, r2
 8018eb2:	4604      	mov	r4, r0
 8018eb4:	2301      	movs	r3, #1
 8018eb6:	e7f0      	b.n	8018e9a <_svfiprintf_r+0x192>
 8018eb8:	ab03      	add	r3, sp, #12
 8018eba:	9300      	str	r3, [sp, #0]
 8018ebc:	462a      	mov	r2, r5
 8018ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8018ef8 <_svfiprintf_r+0x1f0>)
 8018ec0:	a904      	add	r1, sp, #16
 8018ec2:	4638      	mov	r0, r7
 8018ec4:	f3af 8000 	nop.w
 8018ec8:	1c42      	adds	r2, r0, #1
 8018eca:	4606      	mov	r6, r0
 8018ecc:	d1d6      	bne.n	8018e7c <_svfiprintf_r+0x174>
 8018ece:	89ab      	ldrh	r3, [r5, #12]
 8018ed0:	065b      	lsls	r3, r3, #25
 8018ed2:	f53f af2d 	bmi.w	8018d30 <_svfiprintf_r+0x28>
 8018ed6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018ed8:	e72c      	b.n	8018d34 <_svfiprintf_r+0x2c>
 8018eda:	ab03      	add	r3, sp, #12
 8018edc:	9300      	str	r3, [sp, #0]
 8018ede:	462a      	mov	r2, r5
 8018ee0:	4b05      	ldr	r3, [pc, #20]	@ (8018ef8 <_svfiprintf_r+0x1f0>)
 8018ee2:	a904      	add	r1, sp, #16
 8018ee4:	4638      	mov	r0, r7
 8018ee6:	f000 f879 	bl	8018fdc <_printf_i>
 8018eea:	e7ed      	b.n	8018ec8 <_svfiprintf_r+0x1c0>
 8018eec:	08019954 	.word	0x08019954
 8018ef0:	0801995e 	.word	0x0801995e
 8018ef4:	00000000 	.word	0x00000000
 8018ef8:	08018c51 	.word	0x08018c51
 8018efc:	0801995a 	.word	0x0801995a

08018f00 <_printf_common>:
 8018f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018f04:	4616      	mov	r6, r2
 8018f06:	4698      	mov	r8, r3
 8018f08:	688a      	ldr	r2, [r1, #8]
 8018f0a:	690b      	ldr	r3, [r1, #16]
 8018f0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018f10:	4293      	cmp	r3, r2
 8018f12:	bfb8      	it	lt
 8018f14:	4613      	movlt	r3, r2
 8018f16:	6033      	str	r3, [r6, #0]
 8018f18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018f1c:	4607      	mov	r7, r0
 8018f1e:	460c      	mov	r4, r1
 8018f20:	b10a      	cbz	r2, 8018f26 <_printf_common+0x26>
 8018f22:	3301      	adds	r3, #1
 8018f24:	6033      	str	r3, [r6, #0]
 8018f26:	6823      	ldr	r3, [r4, #0]
 8018f28:	0699      	lsls	r1, r3, #26
 8018f2a:	bf42      	ittt	mi
 8018f2c:	6833      	ldrmi	r3, [r6, #0]
 8018f2e:	3302      	addmi	r3, #2
 8018f30:	6033      	strmi	r3, [r6, #0]
 8018f32:	6825      	ldr	r5, [r4, #0]
 8018f34:	f015 0506 	ands.w	r5, r5, #6
 8018f38:	d106      	bne.n	8018f48 <_printf_common+0x48>
 8018f3a:	f104 0a19 	add.w	sl, r4, #25
 8018f3e:	68e3      	ldr	r3, [r4, #12]
 8018f40:	6832      	ldr	r2, [r6, #0]
 8018f42:	1a9b      	subs	r3, r3, r2
 8018f44:	42ab      	cmp	r3, r5
 8018f46:	dc26      	bgt.n	8018f96 <_printf_common+0x96>
 8018f48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018f4c:	6822      	ldr	r2, [r4, #0]
 8018f4e:	3b00      	subs	r3, #0
 8018f50:	bf18      	it	ne
 8018f52:	2301      	movne	r3, #1
 8018f54:	0692      	lsls	r2, r2, #26
 8018f56:	d42b      	bmi.n	8018fb0 <_printf_common+0xb0>
 8018f58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018f5c:	4641      	mov	r1, r8
 8018f5e:	4638      	mov	r0, r7
 8018f60:	47c8      	blx	r9
 8018f62:	3001      	adds	r0, #1
 8018f64:	d01e      	beq.n	8018fa4 <_printf_common+0xa4>
 8018f66:	6823      	ldr	r3, [r4, #0]
 8018f68:	6922      	ldr	r2, [r4, #16]
 8018f6a:	f003 0306 	and.w	r3, r3, #6
 8018f6e:	2b04      	cmp	r3, #4
 8018f70:	bf02      	ittt	eq
 8018f72:	68e5      	ldreq	r5, [r4, #12]
 8018f74:	6833      	ldreq	r3, [r6, #0]
 8018f76:	1aed      	subeq	r5, r5, r3
 8018f78:	68a3      	ldr	r3, [r4, #8]
 8018f7a:	bf0c      	ite	eq
 8018f7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018f80:	2500      	movne	r5, #0
 8018f82:	4293      	cmp	r3, r2
 8018f84:	bfc4      	itt	gt
 8018f86:	1a9b      	subgt	r3, r3, r2
 8018f88:	18ed      	addgt	r5, r5, r3
 8018f8a:	2600      	movs	r6, #0
 8018f8c:	341a      	adds	r4, #26
 8018f8e:	42b5      	cmp	r5, r6
 8018f90:	d11a      	bne.n	8018fc8 <_printf_common+0xc8>
 8018f92:	2000      	movs	r0, #0
 8018f94:	e008      	b.n	8018fa8 <_printf_common+0xa8>
 8018f96:	2301      	movs	r3, #1
 8018f98:	4652      	mov	r2, sl
 8018f9a:	4641      	mov	r1, r8
 8018f9c:	4638      	mov	r0, r7
 8018f9e:	47c8      	blx	r9
 8018fa0:	3001      	adds	r0, #1
 8018fa2:	d103      	bne.n	8018fac <_printf_common+0xac>
 8018fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8018fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018fac:	3501      	adds	r5, #1
 8018fae:	e7c6      	b.n	8018f3e <_printf_common+0x3e>
 8018fb0:	18e1      	adds	r1, r4, r3
 8018fb2:	1c5a      	adds	r2, r3, #1
 8018fb4:	2030      	movs	r0, #48	@ 0x30
 8018fb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018fba:	4422      	add	r2, r4
 8018fbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018fc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018fc4:	3302      	adds	r3, #2
 8018fc6:	e7c7      	b.n	8018f58 <_printf_common+0x58>
 8018fc8:	2301      	movs	r3, #1
 8018fca:	4622      	mov	r2, r4
 8018fcc:	4641      	mov	r1, r8
 8018fce:	4638      	mov	r0, r7
 8018fd0:	47c8      	blx	r9
 8018fd2:	3001      	adds	r0, #1
 8018fd4:	d0e6      	beq.n	8018fa4 <_printf_common+0xa4>
 8018fd6:	3601      	adds	r6, #1
 8018fd8:	e7d9      	b.n	8018f8e <_printf_common+0x8e>
	...

08018fdc <_printf_i>:
 8018fdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018fe0:	7e0f      	ldrb	r7, [r1, #24]
 8018fe2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018fe4:	2f78      	cmp	r7, #120	@ 0x78
 8018fe6:	4691      	mov	r9, r2
 8018fe8:	4680      	mov	r8, r0
 8018fea:	460c      	mov	r4, r1
 8018fec:	469a      	mov	sl, r3
 8018fee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018ff2:	d807      	bhi.n	8019004 <_printf_i+0x28>
 8018ff4:	2f62      	cmp	r7, #98	@ 0x62
 8018ff6:	d80a      	bhi.n	801900e <_printf_i+0x32>
 8018ff8:	2f00      	cmp	r7, #0
 8018ffa:	f000 80d1 	beq.w	80191a0 <_printf_i+0x1c4>
 8018ffe:	2f58      	cmp	r7, #88	@ 0x58
 8019000:	f000 80b8 	beq.w	8019174 <_printf_i+0x198>
 8019004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019008:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801900c:	e03a      	b.n	8019084 <_printf_i+0xa8>
 801900e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019012:	2b15      	cmp	r3, #21
 8019014:	d8f6      	bhi.n	8019004 <_printf_i+0x28>
 8019016:	a101      	add	r1, pc, #4	@ (adr r1, 801901c <_printf_i+0x40>)
 8019018:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801901c:	08019075 	.word	0x08019075
 8019020:	08019089 	.word	0x08019089
 8019024:	08019005 	.word	0x08019005
 8019028:	08019005 	.word	0x08019005
 801902c:	08019005 	.word	0x08019005
 8019030:	08019005 	.word	0x08019005
 8019034:	08019089 	.word	0x08019089
 8019038:	08019005 	.word	0x08019005
 801903c:	08019005 	.word	0x08019005
 8019040:	08019005 	.word	0x08019005
 8019044:	08019005 	.word	0x08019005
 8019048:	08019187 	.word	0x08019187
 801904c:	080190b3 	.word	0x080190b3
 8019050:	08019141 	.word	0x08019141
 8019054:	08019005 	.word	0x08019005
 8019058:	08019005 	.word	0x08019005
 801905c:	080191a9 	.word	0x080191a9
 8019060:	08019005 	.word	0x08019005
 8019064:	080190b3 	.word	0x080190b3
 8019068:	08019005 	.word	0x08019005
 801906c:	08019005 	.word	0x08019005
 8019070:	08019149 	.word	0x08019149
 8019074:	6833      	ldr	r3, [r6, #0]
 8019076:	1d1a      	adds	r2, r3, #4
 8019078:	681b      	ldr	r3, [r3, #0]
 801907a:	6032      	str	r2, [r6, #0]
 801907c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019080:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019084:	2301      	movs	r3, #1
 8019086:	e09c      	b.n	80191c2 <_printf_i+0x1e6>
 8019088:	6833      	ldr	r3, [r6, #0]
 801908a:	6820      	ldr	r0, [r4, #0]
 801908c:	1d19      	adds	r1, r3, #4
 801908e:	6031      	str	r1, [r6, #0]
 8019090:	0606      	lsls	r6, r0, #24
 8019092:	d501      	bpl.n	8019098 <_printf_i+0xbc>
 8019094:	681d      	ldr	r5, [r3, #0]
 8019096:	e003      	b.n	80190a0 <_printf_i+0xc4>
 8019098:	0645      	lsls	r5, r0, #25
 801909a:	d5fb      	bpl.n	8019094 <_printf_i+0xb8>
 801909c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80190a0:	2d00      	cmp	r5, #0
 80190a2:	da03      	bge.n	80190ac <_printf_i+0xd0>
 80190a4:	232d      	movs	r3, #45	@ 0x2d
 80190a6:	426d      	negs	r5, r5
 80190a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80190ac:	4858      	ldr	r0, [pc, #352]	@ (8019210 <_printf_i+0x234>)
 80190ae:	230a      	movs	r3, #10
 80190b0:	e011      	b.n	80190d6 <_printf_i+0xfa>
 80190b2:	6821      	ldr	r1, [r4, #0]
 80190b4:	6833      	ldr	r3, [r6, #0]
 80190b6:	0608      	lsls	r0, r1, #24
 80190b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80190bc:	d402      	bmi.n	80190c4 <_printf_i+0xe8>
 80190be:	0649      	lsls	r1, r1, #25
 80190c0:	bf48      	it	mi
 80190c2:	b2ad      	uxthmi	r5, r5
 80190c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80190c6:	4852      	ldr	r0, [pc, #328]	@ (8019210 <_printf_i+0x234>)
 80190c8:	6033      	str	r3, [r6, #0]
 80190ca:	bf14      	ite	ne
 80190cc:	230a      	movne	r3, #10
 80190ce:	2308      	moveq	r3, #8
 80190d0:	2100      	movs	r1, #0
 80190d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80190d6:	6866      	ldr	r6, [r4, #4]
 80190d8:	60a6      	str	r6, [r4, #8]
 80190da:	2e00      	cmp	r6, #0
 80190dc:	db05      	blt.n	80190ea <_printf_i+0x10e>
 80190de:	6821      	ldr	r1, [r4, #0]
 80190e0:	432e      	orrs	r6, r5
 80190e2:	f021 0104 	bic.w	r1, r1, #4
 80190e6:	6021      	str	r1, [r4, #0]
 80190e8:	d04b      	beq.n	8019182 <_printf_i+0x1a6>
 80190ea:	4616      	mov	r6, r2
 80190ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80190f0:	fb03 5711 	mls	r7, r3, r1, r5
 80190f4:	5dc7      	ldrb	r7, [r0, r7]
 80190f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80190fa:	462f      	mov	r7, r5
 80190fc:	42bb      	cmp	r3, r7
 80190fe:	460d      	mov	r5, r1
 8019100:	d9f4      	bls.n	80190ec <_printf_i+0x110>
 8019102:	2b08      	cmp	r3, #8
 8019104:	d10b      	bne.n	801911e <_printf_i+0x142>
 8019106:	6823      	ldr	r3, [r4, #0]
 8019108:	07df      	lsls	r7, r3, #31
 801910a:	d508      	bpl.n	801911e <_printf_i+0x142>
 801910c:	6923      	ldr	r3, [r4, #16]
 801910e:	6861      	ldr	r1, [r4, #4]
 8019110:	4299      	cmp	r1, r3
 8019112:	bfde      	ittt	le
 8019114:	2330      	movle	r3, #48	@ 0x30
 8019116:	f806 3c01 	strble.w	r3, [r6, #-1]
 801911a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801911e:	1b92      	subs	r2, r2, r6
 8019120:	6122      	str	r2, [r4, #16]
 8019122:	f8cd a000 	str.w	sl, [sp]
 8019126:	464b      	mov	r3, r9
 8019128:	aa03      	add	r2, sp, #12
 801912a:	4621      	mov	r1, r4
 801912c:	4640      	mov	r0, r8
 801912e:	f7ff fee7 	bl	8018f00 <_printf_common>
 8019132:	3001      	adds	r0, #1
 8019134:	d14a      	bne.n	80191cc <_printf_i+0x1f0>
 8019136:	f04f 30ff 	mov.w	r0, #4294967295
 801913a:	b004      	add	sp, #16
 801913c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019140:	6823      	ldr	r3, [r4, #0]
 8019142:	f043 0320 	orr.w	r3, r3, #32
 8019146:	6023      	str	r3, [r4, #0]
 8019148:	4832      	ldr	r0, [pc, #200]	@ (8019214 <_printf_i+0x238>)
 801914a:	2778      	movs	r7, #120	@ 0x78
 801914c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019150:	6823      	ldr	r3, [r4, #0]
 8019152:	6831      	ldr	r1, [r6, #0]
 8019154:	061f      	lsls	r7, r3, #24
 8019156:	f851 5b04 	ldr.w	r5, [r1], #4
 801915a:	d402      	bmi.n	8019162 <_printf_i+0x186>
 801915c:	065f      	lsls	r7, r3, #25
 801915e:	bf48      	it	mi
 8019160:	b2ad      	uxthmi	r5, r5
 8019162:	6031      	str	r1, [r6, #0]
 8019164:	07d9      	lsls	r1, r3, #31
 8019166:	bf44      	itt	mi
 8019168:	f043 0320 	orrmi.w	r3, r3, #32
 801916c:	6023      	strmi	r3, [r4, #0]
 801916e:	b11d      	cbz	r5, 8019178 <_printf_i+0x19c>
 8019170:	2310      	movs	r3, #16
 8019172:	e7ad      	b.n	80190d0 <_printf_i+0xf4>
 8019174:	4826      	ldr	r0, [pc, #152]	@ (8019210 <_printf_i+0x234>)
 8019176:	e7e9      	b.n	801914c <_printf_i+0x170>
 8019178:	6823      	ldr	r3, [r4, #0]
 801917a:	f023 0320 	bic.w	r3, r3, #32
 801917e:	6023      	str	r3, [r4, #0]
 8019180:	e7f6      	b.n	8019170 <_printf_i+0x194>
 8019182:	4616      	mov	r6, r2
 8019184:	e7bd      	b.n	8019102 <_printf_i+0x126>
 8019186:	6833      	ldr	r3, [r6, #0]
 8019188:	6825      	ldr	r5, [r4, #0]
 801918a:	6961      	ldr	r1, [r4, #20]
 801918c:	1d18      	adds	r0, r3, #4
 801918e:	6030      	str	r0, [r6, #0]
 8019190:	062e      	lsls	r6, r5, #24
 8019192:	681b      	ldr	r3, [r3, #0]
 8019194:	d501      	bpl.n	801919a <_printf_i+0x1be>
 8019196:	6019      	str	r1, [r3, #0]
 8019198:	e002      	b.n	80191a0 <_printf_i+0x1c4>
 801919a:	0668      	lsls	r0, r5, #25
 801919c:	d5fb      	bpl.n	8019196 <_printf_i+0x1ba>
 801919e:	8019      	strh	r1, [r3, #0]
 80191a0:	2300      	movs	r3, #0
 80191a2:	6123      	str	r3, [r4, #16]
 80191a4:	4616      	mov	r6, r2
 80191a6:	e7bc      	b.n	8019122 <_printf_i+0x146>
 80191a8:	6833      	ldr	r3, [r6, #0]
 80191aa:	1d1a      	adds	r2, r3, #4
 80191ac:	6032      	str	r2, [r6, #0]
 80191ae:	681e      	ldr	r6, [r3, #0]
 80191b0:	6862      	ldr	r2, [r4, #4]
 80191b2:	2100      	movs	r1, #0
 80191b4:	4630      	mov	r0, r6
 80191b6:	f7e7 f8ab 	bl	8000310 <memchr>
 80191ba:	b108      	cbz	r0, 80191c0 <_printf_i+0x1e4>
 80191bc:	1b80      	subs	r0, r0, r6
 80191be:	6060      	str	r0, [r4, #4]
 80191c0:	6863      	ldr	r3, [r4, #4]
 80191c2:	6123      	str	r3, [r4, #16]
 80191c4:	2300      	movs	r3, #0
 80191c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80191ca:	e7aa      	b.n	8019122 <_printf_i+0x146>
 80191cc:	6923      	ldr	r3, [r4, #16]
 80191ce:	4632      	mov	r2, r6
 80191d0:	4649      	mov	r1, r9
 80191d2:	4640      	mov	r0, r8
 80191d4:	47d0      	blx	sl
 80191d6:	3001      	adds	r0, #1
 80191d8:	d0ad      	beq.n	8019136 <_printf_i+0x15a>
 80191da:	6823      	ldr	r3, [r4, #0]
 80191dc:	079b      	lsls	r3, r3, #30
 80191de:	d413      	bmi.n	8019208 <_printf_i+0x22c>
 80191e0:	68e0      	ldr	r0, [r4, #12]
 80191e2:	9b03      	ldr	r3, [sp, #12]
 80191e4:	4298      	cmp	r0, r3
 80191e6:	bfb8      	it	lt
 80191e8:	4618      	movlt	r0, r3
 80191ea:	e7a6      	b.n	801913a <_printf_i+0x15e>
 80191ec:	2301      	movs	r3, #1
 80191ee:	4632      	mov	r2, r6
 80191f0:	4649      	mov	r1, r9
 80191f2:	4640      	mov	r0, r8
 80191f4:	47d0      	blx	sl
 80191f6:	3001      	adds	r0, #1
 80191f8:	d09d      	beq.n	8019136 <_printf_i+0x15a>
 80191fa:	3501      	adds	r5, #1
 80191fc:	68e3      	ldr	r3, [r4, #12]
 80191fe:	9903      	ldr	r1, [sp, #12]
 8019200:	1a5b      	subs	r3, r3, r1
 8019202:	42ab      	cmp	r3, r5
 8019204:	dcf2      	bgt.n	80191ec <_printf_i+0x210>
 8019206:	e7eb      	b.n	80191e0 <_printf_i+0x204>
 8019208:	2500      	movs	r5, #0
 801920a:	f104 0619 	add.w	r6, r4, #25
 801920e:	e7f5      	b.n	80191fc <_printf_i+0x220>
 8019210:	08019965 	.word	0x08019965
 8019214:	08019976 	.word	0x08019976

08019218 <memmove>:
 8019218:	4288      	cmp	r0, r1
 801921a:	b510      	push	{r4, lr}
 801921c:	eb01 0402 	add.w	r4, r1, r2
 8019220:	d902      	bls.n	8019228 <memmove+0x10>
 8019222:	4284      	cmp	r4, r0
 8019224:	4623      	mov	r3, r4
 8019226:	d807      	bhi.n	8019238 <memmove+0x20>
 8019228:	1e43      	subs	r3, r0, #1
 801922a:	42a1      	cmp	r1, r4
 801922c:	d008      	beq.n	8019240 <memmove+0x28>
 801922e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019232:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019236:	e7f8      	b.n	801922a <memmove+0x12>
 8019238:	4402      	add	r2, r0
 801923a:	4601      	mov	r1, r0
 801923c:	428a      	cmp	r2, r1
 801923e:	d100      	bne.n	8019242 <memmove+0x2a>
 8019240:	bd10      	pop	{r4, pc}
 8019242:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019246:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801924a:	e7f7      	b.n	801923c <memmove+0x24>

0801924c <_sbrk_r>:
 801924c:	b538      	push	{r3, r4, r5, lr}
 801924e:	4d06      	ldr	r5, [pc, #24]	@ (8019268 <_sbrk_r+0x1c>)
 8019250:	2300      	movs	r3, #0
 8019252:	4604      	mov	r4, r0
 8019254:	4608      	mov	r0, r1
 8019256:	602b      	str	r3, [r5, #0]
 8019258:	f7ec f822 	bl	80052a0 <_sbrk>
 801925c:	1c43      	adds	r3, r0, #1
 801925e:	d102      	bne.n	8019266 <_sbrk_r+0x1a>
 8019260:	682b      	ldr	r3, [r5, #0]
 8019262:	b103      	cbz	r3, 8019266 <_sbrk_r+0x1a>
 8019264:	6023      	str	r3, [r4, #0]
 8019266:	bd38      	pop	{r3, r4, r5, pc}
 8019268:	240040a8 	.word	0x240040a8

0801926c <_realloc_r>:
 801926c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019270:	4607      	mov	r7, r0
 8019272:	4614      	mov	r4, r2
 8019274:	460d      	mov	r5, r1
 8019276:	b921      	cbnz	r1, 8019282 <_realloc_r+0x16>
 8019278:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801927c:	4611      	mov	r1, r2
 801927e:	f7ff bc5b 	b.w	8018b38 <_malloc_r>
 8019282:	b92a      	cbnz	r2, 8019290 <_realloc_r+0x24>
 8019284:	f7ff fbec 	bl	8018a60 <_free_r>
 8019288:	4625      	mov	r5, r4
 801928a:	4628      	mov	r0, r5
 801928c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019290:	f000 f81a 	bl	80192c8 <_malloc_usable_size_r>
 8019294:	4284      	cmp	r4, r0
 8019296:	4606      	mov	r6, r0
 8019298:	d802      	bhi.n	80192a0 <_realloc_r+0x34>
 801929a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801929e:	d8f4      	bhi.n	801928a <_realloc_r+0x1e>
 80192a0:	4621      	mov	r1, r4
 80192a2:	4638      	mov	r0, r7
 80192a4:	f7ff fc48 	bl	8018b38 <_malloc_r>
 80192a8:	4680      	mov	r8, r0
 80192aa:	b908      	cbnz	r0, 80192b0 <_realloc_r+0x44>
 80192ac:	4645      	mov	r5, r8
 80192ae:	e7ec      	b.n	801928a <_realloc_r+0x1e>
 80192b0:	42b4      	cmp	r4, r6
 80192b2:	4622      	mov	r2, r4
 80192b4:	4629      	mov	r1, r5
 80192b6:	bf28      	it	cs
 80192b8:	4632      	movcs	r2, r6
 80192ba:	f7ff fbc3 	bl	8018a44 <memcpy>
 80192be:	4629      	mov	r1, r5
 80192c0:	4638      	mov	r0, r7
 80192c2:	f7ff fbcd 	bl	8018a60 <_free_r>
 80192c6:	e7f1      	b.n	80192ac <_realloc_r+0x40>

080192c8 <_malloc_usable_size_r>:
 80192c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80192cc:	1f18      	subs	r0, r3, #4
 80192ce:	2b00      	cmp	r3, #0
 80192d0:	bfbc      	itt	lt
 80192d2:	580b      	ldrlt	r3, [r1, r0]
 80192d4:	18c0      	addlt	r0, r0, r3
 80192d6:	4770      	bx	lr

080192d8 <_init>:
 80192d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192da:	bf00      	nop
 80192dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80192de:	bc08      	pop	{r3}
 80192e0:	469e      	mov	lr, r3
 80192e2:	4770      	bx	lr

080192e4 <_fini>:
 80192e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192e6:	bf00      	nop
 80192e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80192ea:	bc08      	pop	{r3}
 80192ec:	469e      	mov	lr, r3
 80192ee:	4770      	bx	lr
