{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759267779467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759267779467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:29:39 2025 " "Processing started: Tue Sep 30 18:29:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759267779467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267779467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267779467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759267779752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759267779752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reaction_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reaction_game-Behavioral " "Found design unit 1: reaction_game-Behavioral" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267785835 ""} { "Info" "ISGN_ENTITY_NAME" "1 reaction_game " "Found entity 1: reaction_game" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267785835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reaction_game " "Elaborating entity \"reaction_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759267785851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random_delay_ms reaction_game.vhd(69) " "Verilog HDL or VHDL warning at reaction_game.vhd(69): object \"random_delay_ms\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759267785853 "|reaction_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "false_start_p1 reaction_game.vhd(79) " "Verilog HDL or VHDL warning at reaction_game.vhd(79): object \"false_start_p1\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759267785853 "|reaction_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "false_start_p2 reaction_game.vhd(80) " "Verilog HDL or VHDL warning at reaction_game.vhd(80): object \"false_start_p2\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759267785853 "|reaction_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "winner_player reaction_game.vhd(81) " "Verilog HDL or VHDL warning at reaction_game.vhd(81): object \"winner_player\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759267785853 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display_digit_values reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"display_digit_values\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759267785856 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reaction_time_p1 reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"reaction_time_p1\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759267785856 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "timer_ms reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"timer_ms\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759267785856 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "delay_counter_ms reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"delay_counter_ms\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759267785856 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "show_interval_counter_ms reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"show_interval_counter_ms\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759267785856 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reaction_time_p2 reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"reaction_time_p2\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759267785856 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[0\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[1\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[2\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[3\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[4\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[5\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[6\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[7\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[8\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[9\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785859 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[0\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[1\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[2\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[3\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[4\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[5\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[6\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[7\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[8\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[9\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[10\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[10\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[11\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[11\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[12\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[12\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[0\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[1\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[2\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[3\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[4\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[5\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[6\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785860 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[7\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[8\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[9\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[10\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[10\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[11\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[11\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[12\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[12\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[13\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[13\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[0\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[1\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[2\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[3\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[4\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[5\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[6\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[7\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[8\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[9\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[0\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[1\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[2\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785861 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[3\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[4\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[5\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[6\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[7\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[8\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[9\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[0\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[1\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[2\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[3\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[4\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[5\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[6\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[7\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[8\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[9\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[10\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[10\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[11\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[11\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[12\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[12\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[13\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[13\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[14\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[14\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[15\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[15\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267785862 "|reaction_game"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[0\] " "Latch timer_ms\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786217 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[1\] " "Latch timer_ms\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786217 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[2\] " "Latch timer_ms\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[3\] " "Latch timer_ms\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[4\] " "Latch timer_ms\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[5\] " "Latch timer_ms\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[6\] " "Latch timer_ms\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[7\] " "Latch timer_ms\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[8\] " "Latch timer_ms\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[9\] " "Latch timer_ms\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[12\] " "Latch display_digit_values\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.SHOW_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.SHOW_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[8\] " "Latch display_digit_values\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[4\] " "Latch display_digit_values\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[0\] " "Latch display_digit_values\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[13\] " "Latch display_digit_values\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.SHOW_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.SHOW_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[9\] " "Latch display_digit_values\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[5\] " "Latch display_digit_values\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[1\] " "Latch display_digit_values\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[6\] " "Latch display_digit_values\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[2\] " "Latch display_digit_values\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[7\] " "Latch display_digit_values\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[3\] " "Latch display_digit_values\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[9\] " "Latch reaction_time_p2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[9\] " "Latch reaction_time_p1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[8\] " "Latch reaction_time_p2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[8\] " "Latch reaction_time_p1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[7\] " "Latch reaction_time_p2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[7\] " "Latch reaction_time_p1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[6\] " "Latch reaction_time_p2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[6\] " "Latch reaction_time_p1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[5\] " "Latch reaction_time_p2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786218 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[5\] " "Latch reaction_time_p1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[4\] " "Latch reaction_time_p2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[4\] " "Latch reaction_time_p1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[3\] " "Latch reaction_time_p2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[3\] " "Latch reaction_time_p1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[2\] " "Latch reaction_time_p2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[2\] " "Latch reaction_time_p1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[1\] " "Latch reaction_time_p2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[1\] " "Latch reaction_time_p1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[0\] " "Latch reaction_time_p2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[0\] " "Latch reaction_time_p1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759267786219 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759267786219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759267786649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759267786886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759267786886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759267787002 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759267787002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759267787002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759267787002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759267787019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:29:47 2025 " "Processing ended: Tue Sep 30 18:29:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759267787019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759267787019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759267787019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267787019 ""}
