{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728840160481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728840160482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 14:22:40 2024 " "Processing started: Sun Oct 13 14:22:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728840160482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840160482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP_VERILOG -c SAP_VERILOG " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP_VERILOG -c SAP_VERILOG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840160482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728840161188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728840161188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap.v 1 1 " "Found 1 design units, including 1 entities, in source file sap.v" { { "Info" "ISGN_ENTITY_NAME" "1 sap " "Found entity 1: sap" {  } { { "sap.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci157.v 1 1 " "Found 1 design units, including 1 entities, in source file ci157.v" { { "Info" "ISGN_ENTITY_NAME" "1 ci157 " "Found entity 1: ci157" {  } { { "ci157.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci157.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci157_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ci157_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ci157_MUX " "Found entity 1: ci157_MUX" {  } { { "ci157_MUX.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci157_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci161_contador_sincrono.v 1 1 " "Found 1 design units, including 1 entities, in source file ci161_contador_sincrono.v" { { "Info" "ISGN_ENTITY_NAME" "1 ci161_Contador_sincrono " "Found entity 1: ci161_Contador_sincrono" {  } { { "ci161_Contador_sincrono.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci161_Contador_sincrono.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci173_registrador_tristate_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ci173_registrador_tristate_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ci173_registrador_tristate_4bits " "Found entity 1: ci173_registrador_tristate_4bits" {  } { { "ci173_registrador_tristate_4bits.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci173_registrador_tristate_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci244_octabuffer_tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file ci244_octabuffer_tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ci244_octaBuffer_tristate " "Found entity 1: ci244_octaBuffer_tristate" {  } { { "ci244_octaBuffer_tristate.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci244_octaBuffer_tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_de_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_de_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_de_programa " "Found entity 1: contador_de_programa" {  } { { "contador_de_programa.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/contador_de_programa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sincrono_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sincrono_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_sincrono_32bits " "Found entity 1: Contador_sincrono_32bits" {  } { { "Contador_sincrono_32bits.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/Contador_sincrono_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "DEMUX.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/DEMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/flip_flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoria_ram.v(52) " "Verilog HDL warning at memoria_ram.v(52): extended using \"x\" or \"z\"" {  } { { "memoria_ram.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/memoria_ram.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728840172204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_ram " "Found entity 1: memoria_ram" {  } { { "memoria_ram.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/memoria_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_b.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_B " "Found entity 1: registrador_B" {  } { { "registrador_B.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/registrador_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_de_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_de_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_de_instrucoes " "Found entity 1: registrador_de_instrucoes" {  } { { "registrador_de_instrucoes.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/registrador_de_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_de_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_de_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_de_saida " "Found entity 1: registrador_de_saida" {  } { { "registrador_de_saida.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/registrador_de_saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_mar.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_mar " "Found entity 1: registrador_mar" {  } { { "registrador_mar.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/registrador_mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testemux.v 1 1 " "Found 1 design units, including 1 entities, in source file testemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 testeMUX " "Found entity 1: testeMUX" {  } { { "testeMUX.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/testeMUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172219 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ula.v(30) " "Verilog HDL warning at ula.v(30): extended using \"x\" or \"z\"" {  } { { "ula.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ula.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728840172221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728840172222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840172222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sap " "Elaborating entity \"sap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728840172276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sap.v(24) " "Verilog HDL assignment warning at sap.v(24): truncated value with size 32 to match size of target (1)" {  } { { "sap.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728840172278 "|sap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "sap.v" "controller" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_de_programa contador_de_programa:contador_de_programa " "Elaborating entity \"contador_de_programa\" for hierarchy \"contador_de_programa:contador_de_programa\"" {  } { { "sap.v" "contador_de_programa" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ci161_Contador_sincrono contador_de_programa:contador_de_programa\|ci161_Contador_sincrono:contador " "Elaborating entity \"ci161_Contador_sincrono\" for hierarchy \"contador_de_programa:contador_de_programa\|ci161_Contador_sincrono:contador\"" {  } { { "contador_de_programa.v" "contador" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/contador_de_programa.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ci244_octaBuffer_tristate contador_de_programa:contador_de_programa\|ci244_octaBuffer_tristate:buffer " "Elaborating entity \"ci244_octaBuffer_tristate\" for hierarchy \"contador_de_programa:contador_de_programa\|ci244_octaBuffer_tristate:buffer\"" {  } { { "contador_de_programa.v" "buffer" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/contador_de_programa.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_mar registrador_mar:registrador_mar " "Elaborating entity \"registrador_mar\" for hierarchy \"registrador_mar:registrador_mar\"" {  } { { "sap.v" "registrador_mar" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ci173_registrador_tristate_4bits registrador_mar:registrador_mar\|ci173_registrador_tristate_4bits:ci173_1 " "Elaborating entity \"ci173_registrador_tristate_4bits\" for hierarchy \"registrador_mar:registrador_mar\|ci173_registrador_tristate_4bits:ci173_1\"" {  } { { "registrador_mar.v" "ci173_1" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/registrador_mar.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ci157_MUX registrador_mar:registrador_mar\|ci157_MUX:ci157_1 " "Elaborating entity \"ci157_MUX\" for hierarchy \"registrador_mar:registrador_mar\|ci157_MUX:ci157_1\"" {  } { { "registrador_mar.v" "ci157_1" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/registrador_mar.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_de_instrucoes registrador_de_instrucoes:registrador_de_instrucoes " "Elaborating entity \"registrador_de_instrucoes\" for hierarchy \"registrador_de_instrucoes:registrador_de_instrucoes\"" {  } { { "sap.v" "registrador_de_instrucoes" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_de_saida registrador_de_saida:registrador_de_saida " "Elaborating entity \"registrador_de_saida\" for hierarchy \"registrador_de_saida:registrador_de_saida\"" {  } { { "sap.v" "registrador_de_saida" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_B registrador_B:registrador_B " "Elaborating entity \"registrador_B\" for hierarchy \"registrador_B:registrador_B\"" {  } { { "sap.v" "registrador_B" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:acumulador " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:acumulador\"" {  } { { "sap.v" "acumulador" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "sap.v" "ula" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ram memoria_ram:memoria_ram " "Elaborating entity \"memoria_ram\" for hierarchy \"memoria_ram:memoria_ram\"" {  } { { "sap.v" "memoria_ram" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/sap.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840172303 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[7\]\" " "Converted tri-state node \"bus\[7\]\" into a selector" {  } { { "ci173_registrador_tristate_4bits.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci173_registrador_tristate_4bits.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[6\]\" " "Converted tri-state node \"bus\[6\]\" into a selector" {  } { { "ci173_registrador_tristate_4bits.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci173_registrador_tristate_4bits.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[5\]\" " "Converted tri-state node \"bus\[5\]\" into a selector" {  } { { "ci173_registrador_tristate_4bits.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci173_registrador_tristate_4bits.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[4\]\" " "Converted tri-state node \"bus\[4\]\" into a selector" {  } { { "ci173_registrador_tristate_4bits.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci173_registrador_tristate_4bits.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[3\]\" " "Converted tri-state node \"bus\[3\]\" into a selector" {  } { { "ci161_Contador_sincrono.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci161_Contador_sincrono.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[2\]\" " "Converted tri-state node \"bus\[2\]\" into a selector" {  } { { "ci161_Contador_sincrono.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci161_Contador_sincrono.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[1\]\" " "Converted tri-state node \"bus\[1\]\" into a selector" {  } { { "ci161_Contador_sincrono.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci161_Contador_sincrono.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus\[0\]\" " "Converted tri-state node \"bus\[0\]\" into a selector" {  } { { "ci161_Contador_sincrono.v" "" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/ci161_Contador_sincrono.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1728840172508 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1728840172508 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/db/SAP_VERILOG.ram0_memoria_ram_2c141c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/db/SAP_VERILOG.ram0_memoria_ram_2c141c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1728840172546 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memoria_ram:memoria_ram\|memoria " "RAM logic \"memoria_ram:memoria_ram\|memoria\" is uninferred because MIF is not supported for the selected family" {  } { { "memoria_ram.v" "memoria" { Text "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/memoria_ram.v" 14 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1728840172565 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1728840172565 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/db/SAP_VERILOG.ram0_memoria_ram_2c141c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/db/SAP_VERILOG.ram0_memoria_ram_2c141c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1728840172639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728840172880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728840173088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/output_files/SAP_VERILOG.map.smsg " "Generated suppressed messages file C:/Users/kevin/Documents/Intel Quartus/SAP_VERILOG/output_files/SAP_VERILOG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840175314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728840175482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728840175482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728840175558 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728840175558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Implemented 402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728840175558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728840175558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728840175579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 14:22:55 2024 " "Processing ended: Sun Oct 13 14:22:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728840175579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728840175579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728840175579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728840175579 ""}
