Analysis & Synthesis report for ElMicro
Wed May 25 12:51:14 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RP:inst|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated
 16. Parameter Settings for User Entity Instance: busmux16to1:inst16
 17. Parameter Settings for User Entity Instance: BUSMUX:inst15
 18. Parameter Settings for User Entity Instance: BUSMUX:inst200
 19. Parameter Settings for User Entity Instance: RP:inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: BUSMUX:inst22
 21. Parameter Settings for User Entity Instance: BUSMUX:inst13
 22. Parameter Settings for User Entity Instance: BUSMUX:inst23
 23. altsyncram Parameter Settings by Entity Instance
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 25 12:51:14 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ElMicro                                     ;
; Top-level Entity Name              ; ElMicro                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 946                                         ;
;     Total combinational functions  ; 944                                         ;
;     Dedicated logic registers      ; 131                                         ;
; Total registers                    ; 131                                         ;
; Total pins                         ; 75                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; ElMicro            ; ElMicro            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; ../ALU_1/ALU.vhd                 ; yes             ; User VHDL File                     ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd                      ;         ;
; UniversalShiftRegister.vhd       ; yes             ; User VHDL File                     ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd ;         ;
; ElMicro.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf                ;         ;
; busmux16to1.tdf                  ; yes             ; User AHDL File                     ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf            ;         ;
; RP.vhd                           ; yes             ; User Wizard-Generated File         ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd                     ;         ;
; Dec.vhd                          ; yes             ; User VHDL File                     ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd                    ;         ;
; mem_programa.vhd                 ; yes             ; User VHDL File                     ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd           ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/busmux.tdf                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/aglobal181.inc                              ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/muxlut.inc                                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mux_46c.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/db/mux_46c.tdf             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_1jo3.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/db/altsyncram_1jo3.tdf     ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 946             ;
;                                             ;                 ;
; Total combinational functions               ; 944             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 579             ;
;     -- 3 input functions                    ; 345             ;
;     -- <=2 input functions                  ; 20              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 824             ;
;     -- arithmetic mode                      ; 120             ;
;                                             ;                 ;
; Total registers                             ; 131             ;
;     -- Dedicated logic registers            ; 131             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 75              ;
; Total memory bits                           ; 2048            ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; SelBus[3]~input ;
; Maximum fan-out                             ; 185             ;
; Total fan-out                               ; 4083            ;
; Average fan-out                             ; 3.31            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                             ; Entity Name            ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+------------------------+--------------+
; |ElMicro                                  ; 944 (0)             ; 131 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 75   ; 0            ; 0          ; |ElMicro                                                                        ; ElMicro                ; work         ;
;    |ALU:inst24|                           ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|ALU:inst24                                                             ; ALU                    ; work         ;
;    |Dec:inst21|                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|Dec:inst21                                                             ; Dec                    ; work         ;
;    |RP:inst|                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|RP:inst                                                                ; RP                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|RP:inst|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;          |altsyncram_1jo3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|RP:inst|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated ; altsyncram_1jo3        ; work         ;
;    |UniversalShiftRegister:inst10|        ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst10                                          ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst11|        ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst11                                          ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst14|        ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst14                                          ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst17|        ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst17                                          ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst18|        ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst18                                          ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst19|        ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst19                                          ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst1|         ; 51 (51)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst1                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst20|        ; 49 (49)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst20                                          ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst2|         ; 44 (44)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst2                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst3|         ; 42 (42)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst3                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst4|         ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst4                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst5|         ; 51 (51)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst5                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst6|         ; 56 (56)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst6                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst7|         ; 50 (50)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst7                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst8|         ; 52 (52)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst8                                           ; UniversalShiftRegister ; work         ;
;    |UniversalShiftRegister:inst9|         ; 41 (41)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|UniversalShiftRegister:inst9                                           ; UniversalShiftRegister ; work         ;
;    |busmux16to1:inst16|                   ; 119 (119)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux16to1:inst16                                                     ; busmux16to1            ; work         ;
;    |busmux:inst13|                        ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst13                                                          ; busmux                 ; work         ;
;       |lpm_mux:$00000|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst13|lpm_mux:$00000                                           ; lpm_mux                ; work         ;
;          |mux_46c:auto_generated|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst13|lpm_mux:$00000|mux_46c:auto_generated                    ; mux_46c                ; work         ;
;    |busmux:inst15|                        ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst15                                                          ; busmux                 ; work         ;
;       |lpm_mux:$00000|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst15|lpm_mux:$00000                                           ; lpm_mux                ; work         ;
;          |mux_46c:auto_generated|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst15|lpm_mux:$00000|mux_46c:auto_generated                    ; mux_46c                ; work         ;
;    |busmux:inst200|                       ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst200                                                         ; busmux                 ; work         ;
;       |lpm_mux:$00000|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst200|lpm_mux:$00000                                          ; lpm_mux                ; work         ;
;          |mux_46c:auto_generated|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst200|lpm_mux:$00000|mux_46c:auto_generated                   ; mux_46c                ; work         ;
;    |busmux:inst22|                        ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst22                                                          ; busmux                 ; work         ;
;       |lpm_mux:$00000|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst22|lpm_mux:$00000                                           ; lpm_mux                ; work         ;
;          |mux_46c:auto_generated|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst22|lpm_mux:$00000|mux_46c:auto_generated                    ; mux_46c                ; work         ;
;    |busmux:inst23|                        ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst23                                                          ; busmux                 ; work         ;
;       |lpm_mux:$00000|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst23|lpm_mux:$00000                                           ; lpm_mux                ; work         ;
;          |mux_46c:auto_generated|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|busmux:inst23|lpm_mux:$00000|mux_46c:auto_generated                    ; mux_46c                ; work         ;
;    |mem_programa:inst25|                  ; 2 (2)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ElMicro|mem_programa:inst25                                                    ; mem_programa           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; RP:inst|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ElMicro|RP:inst ; RP.vhd          ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALU:inst24|ALU_Result[7]                           ; ALU:inst24|Mux17    ; yes                    ;
; ALU:inst24|ALU_Result[6]                           ; ALU:inst24|Mux17    ; yes                    ;
; ALU:inst24|ALU_Result[5]                           ; ALU:inst24|Mux17    ; yes                    ;
; ALU:inst24|ALU_Result[4]                           ; ALU:inst24|Mux17    ; yes                    ;
; ALU:inst24|ALU_Result[3]                           ; ALU:inst24|Mux17    ; yes                    ;
; ALU:inst24|ALU_Result[2]                           ; ALU:inst24|Mux17    ; yes                    ;
; ALU:inst24|ALU_Result[1]                           ; ALU:inst24|Mux17    ; yes                    ;
; ALU:inst24|ALU_Result[0]                           ; ALU:inst24|Mux17    ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; busmux16to1:inst16|result[7]~256                       ;   ;
; busmux16to1:inst16|result[6]~257                       ;   ;
; busmux16to1:inst16|result[5]~258                       ;   ;
; busmux16to1:inst16|result[4]~259                       ;   ;
; busmux16to1:inst16|result[3]~260                       ;   ;
; busmux16to1:inst16|result[2]~261                       ;   ;
; busmux16to1:inst16|result[1]~262                       ;   ;
; busmux16to1:inst16|result[0]~263                       ;   ;
; Number of logic cells representing combinational loops ; 8 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; mem_programa:inst25|data_out[1..4,7]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 131   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ElMicro|UniversalShiftRegister:inst6|Regist[0] ;
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ElMicro|UniversalShiftRegister:inst3|Regist[7] ;
; 10:1               ; 96 bits   ; 576 LEs       ; 384 LEs              ; 192 LEs                ; Yes        ; |ElMicro|UniversalShiftRegister:inst2|Regist[4] ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; No         ; |ElMicro|ALU:inst24|Add0                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; No         ; |ElMicro|ALU:inst24|Mux11                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |ElMicro|ALU:inst24|Add0                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |ElMicro|UniversalShiftRegister:inst6|Add0      ;
; 3:1                ; 112 bits  ; 224 LEs       ; 224 LEs              ; 0 LEs                  ; No         ; |ElMicro|UniversalShiftRegister:inst7|Add0      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |ElMicro|UniversalShiftRegister:inst18|Add0     ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |ElMicro|UniversalShiftRegister:inst2|Add0      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for RP:inst|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: busmux16to1:inst16 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 8     ; Untyped                                ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst15 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst200 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 8     ; Untyped                            ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Signed Integer           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_1jo3      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst22 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst13 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst23 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; RP:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                             ;
;     -- WIDTH_A                            ; 8                                       ;
;     -- NUMWORDS_A                         ; 256                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                  ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 0                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 75                          ;
; cycloneiii_ff         ; 131                         ;
;     ENA CLR           ; 128                         ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 945                         ;
;     arith             ; 120                         ;
;         3 data inputs ; 120                         ;
;     normal            ; 825                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 225                         ;
;         4 data inputs ; 579                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 4.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 25 12:51:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ElMicro -c ElMicro
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/ram.bdf
    Info (12023): Found entity 1: RAM
Info (12021): Found 0 design units, including 0 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/r1_inst.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/r1.vhd
    Info (12022): Found design unit 1: r1-SYN File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/RAM/R1.vhd Line: 54
    Info (12023): Found entity 1: R1 File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/RAM/R1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/alu_1/alu.vhd
    Info (12022): Found design unit 1: ALU-A File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 15
    Info (12023): Found entity 1: ALU File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file universalshiftregister.vhd
    Info (12022): Found design unit 1: UniversalShiftRegister-Behavioral File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd Line: 26
    Info (12023): Found entity 1: UniversalShiftRegister File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file elmicro.bdf
    Info (12023): Found entity 1: ElMicro
Info (12021): Found 1 design units, including 1 entities, in source file busmux16to1.tdf
    Info (12023): Found entity 1: busmux16to1 File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file r2.vhd
    Info (12022): Found design unit 1: r2-SYN File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.vhd Line: 54
    Info (12023): Found entity 1: R2 File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rp.vhd
    Info (12022): Found design unit 1: rp-SYN File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd Line: 54
    Info (12023): Found entity 1: RP File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file dec.vhd
    Info (12022): Found design unit 1: Dec-Behavioral File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd Line: 23
    Info (12023): Found entity 1: Dec File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file mem_programa.vhd
    Info (12022): Found design unit 1: mem_programa-rtl File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd Line: 13
    Info (12023): Found entity 1: mem_programa File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ucontrol.vhd
    Info (12022): Found design unit 1: UControl-archUControl File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UControl.vhd Line: 31
    Info (12023): Found entity 1: UControl File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UControl.vhd Line: 6
Info (12127): Elaborating entity "ElMicro" for the top level hierarchy
Warning (275083): Bus "data10[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data11[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data12[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data13[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data14[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data15[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data16[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data17[7..0]" found using same base name as "data1", which might lead to a name conflict.
Warning (275083): Bus "data20[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data21[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data22[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data23[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data24[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data25[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data26[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data27[7..0]" found using same base name as "data2", which might lead to a name conflict.
Warning (275083): Bus "data30[7..0]" found using same base name as "data3", which might lead to a name conflict.
Warning (275083): Bus "data31[7..0]" found using same base name as "data3", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "data1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data1[7..0]" to "data17..0"
Warning (275080): Converted elements in bus name "data10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data10[7..0]" to "data107..0"
Warning (275080): Converted elements in bus name "data11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data11[7..0]" to "data117..0"
Warning (275080): Converted elements in bus name "data12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data12[7..0]" to "data127..0"
Warning (275080): Converted elements in bus name "data13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data13[7..0]" to "data137..0"
Warning (275080): Converted elements in bus name "data14" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data14[7..0]" to "data147..0"
Warning (275080): Converted elements in bus name "data15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data15[7..0]" to "data157..0"
Warning (275080): Converted elements in bus name "data16" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data16[7..0]" to "data167..0"
Warning (275080): Converted elements in bus name "data17" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data17[7..0]" to "data177..0"
Warning (275080): Converted elements in bus name "data2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data2[7..0]" to "data27..0"
Warning (275080): Converted elements in bus name "data20" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data20[7..0]" to "data207..0"
Warning (275080): Converted elements in bus name "data21" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data21[7..0]" to "data217..0"
Warning (275080): Converted elements in bus name "data22" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data22[7..0]" to "data227..0"
Warning (275080): Converted elements in bus name "data23" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data23[7..0]" to "data237..0"
Warning (275080): Converted elements in bus name "data24" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data24[7..0]" to "data247..0"
Warning (275080): Converted elements in bus name "data25" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data25[7..0]" to "data257..0"
Warning (275080): Converted elements in bus name "data26" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data26[7..0]" to "data267..0"
Warning (275080): Converted elements in bus name "data27" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data27[7..0]" to "data277..0"
Warning (275080): Converted elements in bus name "data3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data3[7..0]" to "data37..0"
Warning (275080): Converted elements in bus name "data30" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data30[7..0]" to "data307..0"
Warning (275080): Converted elements in bus name "data31" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data31[7..0]" to "data317..0"
Info (12128): Elaborating entity "mem_programa" for hierarchy "mem_programa:inst25"
Info (12128): Elaborating entity "UniversalShiftRegister" for hierarchy "UniversalShiftRegister:inst8"
Info (12128): Elaborating entity "Dec" for hierarchy "Dec:inst21"
Info (12128): Elaborating entity "busmux16to1" for hierarchy "busmux16to1:inst16"
Warning (287004): Group name "sel" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 44
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 46
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 48
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 50
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 52
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 54
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 56
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 58
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 60
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 62
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 64
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 66
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 68
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 70
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 72
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 74
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 76
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 78
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 80
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 82
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 84
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 86
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 88
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 90
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 92
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 94
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 96
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 98
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 100
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 102
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 104
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 106
Warning (287004): Group name "result" is missing brackets ([ ]) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf Line: 108
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst15"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst15"
Info (12133): Instantiated megafunction "BUSMUX:inst15" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst15|lpm_mux:$00000" File: d:/quartus/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst15|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst15" File: d:/quartus/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_46c.tdf
    Info (12023): Found entity 1: mux_46c File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/db/mux_46c.tdf Line: 22
Info (12128): Elaborating entity "mux_46c" for hierarchy "BUSMUX:inst15|lpm_mux:$00000|mux_46c:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst24"
Warning (10492): VHDL Process Statement warning at ALU.vhd(63): signal "Greater" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 63
Warning (10492): VHDL Process Statement warning at ALU.vhd(64): signal "Less" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 64
Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal "Equal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 65
Warning (10631): VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable "ALU_Result", which holds its previous value in one or more paths through the process File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Warning (10631): VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable "G", which holds its previous value in one or more paths through the process File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Warning (10631): VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable "L", which holds its previous value in one or more paths through the process File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Warning (10631): VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable "E", which holds its previous value in one or more paths through the process File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "E" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "L" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "G" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[0]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[1]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[2]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[3]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[4]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[5]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[6]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (10041): Inferred latch for "ALU_Result[7]" at ALU.vhd(46) File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
Info (12128): Elaborating entity "RP" for hierarchy "RP:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP:inst|altsyncram:altsyncram_component" File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "RP:inst|altsyncram:altsyncram_component" File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd Line: 61
Info (12133): Instantiated megafunction "RP:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jo3.tdf
    Info (12023): Found entity 1: altsyncram_1jo3 File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/db/altsyncram_1jo3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1jo3" for hierarchy "RP:inst|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "mem_programa:inst25|ROM" is uninferred because MIF is not supported for the selected family File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd Line: 93
Warning (13012): Latch ALU:inst24|ALU_Result[7] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[3]
Warning (13012): Latch ALU:inst24|ALU_Result[6] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[2]
Warning (13012): Latch ALU:inst24|ALU_Result[5] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[3]
Warning (13012): Latch ALU:inst24|ALU_Result[4] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[2]
Warning (13012): Latch ALU:inst24|ALU_Result[3] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[3]
Warning (13012): Latch ALU:inst24|ALU_Result[2] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[2]
Warning (13012): Latch ALU:inst24|ALU_Result[1] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[3]
Warning (13012): Latch ALU:inst24|ALU_Result[0] has unsafe behavior File: C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AluSel[2]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cacheOut[7]" is stuck at GND
    Warning (13410): Pin "cacheOut[4]" is stuck at GND
    Warning (13410): Pin "cacheOut[3]" is stuck at GND
    Warning (13410): Pin "cacheOut[2]" is stuck at GND
    Warning (13410): Pin "cacheOut[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1030 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 59 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 947 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Wed May 25 12:51:14 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:24


