# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UARTFirstProject.srcs/sources_1/new/readClkv2_Rx.vhd" \
"../../../../UARTFirstProject.srcs/sim_1/new/rClkv2Rx_tb.vhd" \

# Do not sort compile order
nosort
