{
  "Top": "accel_in_circle",
  "RtlTop": "accel_in_circle_accel_in_circle",
  "RtlPrefix": "accel_in_circle_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=xocc",
      "config_export -vivado_optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_compile -pipeline_loops=64",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -module_auto_prefix=1",
      "config_interface -m_axi_addr64=1"
    ]},
  "Args": {
    "indata": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "float8",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "f0": {
            "order": "0",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          },
          "f1": {
            "order": "1",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          },
          "f2": {
            "order": "2",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          },
          "f3": {
            "order": "3",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          },
          "f4": {
            "order": "4",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          },
          "f5": {
            "order": "5",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          },
          "f6": {
            "order": "6",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          },
          "f7": {
            "order": "7",
            "dataType": "float",
            "dataWidth": "32",
            "interfaceRef": "m_axi_gmem1",
            "bitMap": "31:0",
            "structImpl": "field",
            "dataPack": true
          }
        }
      }
    },
    "instate": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmem0"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "291",
    "Uncertainty": "2.7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "accel_in_circle_accel_in_circle",
    "Version": "1.0",
    "DisplayName": "Accel_in_circle_accel_in_circle",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/incircle.cpp"],
    "Vhdl": [
      "impl\/vhdl\/accel_in_circle_accel_in_circle_control_s_axi.vhd",
      "impl\/vhdl\/accel_in_circle_accel_in_circle_faddfsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1.vhd",
      "impl\/vhdl\/accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/accel_in_circle_accel_in_circle_gmem0_m_axi.vhd",
      "impl\/vhdl\/accel_in_circle_accel_in_circle_gmem1_m_axi.vhd",
      "impl\/vhdl\/accel_in_circle_accel_in_circle_mux_305_32_1_1.vhd",
      "impl\/vhdl\/accel_in_circle_accel_in_circle.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/accel_in_circle_accel_in_circle_control_s_axi.v",
      "impl\/verilog\/accel_in_circle_accel_in_circle_faddfsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1.v",
      "impl\/verilog\/accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/accel_in_circle_accel_in_circle_gmem0_m_axi.v",
      "impl\/verilog\/accel_in_circle_accel_in_circle_gmem1_m_axi.v",
      "impl\/verilog\/accel_in_circle_accel_in_circle_mux_305_32_1_1.v",
      "impl\/verilog\/accel_in_circle_accel_in_circle.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/data\/accel_in_circle_accel_in_circle.mdd",
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/data\/accel_in_circle_accel_in_circle.tcl",
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/src\/xaccel_in_circle_accel_in_circle.c",
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/src\/xaccel_in_circle_accel_in_circle.h",
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/src\/xaccel_in_circle_accel_in_circle_hw.h",
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/src\/xaccel_in_circle_accel_in_circle_linux.c",
      "impl\/misc\/drivers\/accel_in_circle_accel_in_circle_v1_0\/src\/xaccel_in_circle_accel_in_circle_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/accel_in_circle_accel_in_circle_ap_faddfsub_1_full_dsp_32_ip.tcl",
      "impl\/misc\/accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/users\/alberto.giusti\/Desktop\/backup\/float8_ii8\/fidelta_float8\/solution1\/.autopilot\/db\/accel_in_circle.design.xml",
    "DebugDir": "\/home\/users\/alberto.giusti\/Desktop\/backup\/float8_ii8\/fidelta_float8\/solution1\/.debug",
    "ProtoInst": ["\/home\/users\/alberto.giusti\/Desktop\/backup\/float8_ii8\/fidelta_float8\/solution1\/.debug\/accel_in_circle.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "accel_in_circle_accel_in_circle_ap_faddfsub_1_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name accel_in_circle_accel_in_circle_ap_faddfsub_1_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control m_axi_gmem1 m_axi_gmem0",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "m_axi_gmem0": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem0",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM0",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_control",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_gmem1": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem1",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM1",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_control",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "indata_f0_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f0",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f0",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f0"
            }]
        },
        {
          "offset": "0x14",
          "name": "indata_f0_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f0",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f0",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f0"
            }]
        },
        {
          "offset": "0x1c",
          "name": "indata_f1_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f1"
            }]
        },
        {
          "offset": "0x20",
          "name": "indata_f1_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f1"
            }]
        },
        {
          "offset": "0x28",
          "name": "indata_f2_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f2"
            }]
        },
        {
          "offset": "0x2c",
          "name": "indata_f2_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f2"
            }]
        },
        {
          "offset": "0x34",
          "name": "indata_f3_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f3",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f3",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f3"
            }]
        },
        {
          "offset": "0x38",
          "name": "indata_f3_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f3",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f3",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f3"
            }]
        },
        {
          "offset": "0x40",
          "name": "indata_f4_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f4",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f4",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f4"
            }]
        },
        {
          "offset": "0x44",
          "name": "indata_f4_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f4",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f4",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f4"
            }]
        },
        {
          "offset": "0x4c",
          "name": "indata_f5_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f5",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f5",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f5"
            }]
        },
        {
          "offset": "0x50",
          "name": "indata_f5_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f5",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f5",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f5"
            }]
        },
        {
          "offset": "0x58",
          "name": "indata_f6_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f6",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f6",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f6"
            }]
        },
        {
          "offset": "0x5c",
          "name": "indata_f6_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f6",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f6",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f6"
            }]
        },
        {
          "offset": "0x64",
          "name": "indata_f7_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f7",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f7",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of indata_f7"
            }]
        },
        {
          "offset": "0x68",
          "name": "indata_f7_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of indata_f7",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "indata_f7",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of indata_f7"
            }]
        },
        {
          "offset": "0x70",
          "name": "instate_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of instate",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "instate",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of instate"
            }]
        },
        {
          "offset": "0x74",
          "name": "instate_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of instate",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "instate",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of instate"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "accel_in_circle"},
    "Info": {"accel_in_circle": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"accel_in_circle": {
        "Latency": {
          "LatencyBest": "291",
          "LatencyAvg": "291",
          "LatencyWorst": "291",
          "PipelineII": "292",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "mainloop",
            "TripCount": "30",
            "Latency": "278",
            "PipelineII": "8",
            "PipelineDepth": "47"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "10",
          "FF": "24322",
          "LUT": "7544",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "xocc",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "accel_in_circle",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-11 16:57:22 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
