WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 276316 cumulative IPC: 3.619 (Simulation time: 00 hr 00 min 08 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 276316 cumulative IPC: 3.619 (Simulation time: 00 hr 00 min 08 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 16489789 cumulative IPC: 0.06064 (Simulation time: 00 hr 01 min 48 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 16489789 cumulative IPC: 0.06064 (Simulation time: 00 hr 01 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06064 instructions: 1000000 cycles: 16489789
CPU 0 Branch Prediction Accuracy: 90.97% MPKI: 26.28 Average ROB Occupancy at Mispredict: 31.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.529
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 25.7
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.001

LLC TOTAL        ACCESS:     157441 HIT:      53847 MISS:     103594
LLC LOAD         ACCESS:     130814 HIT:      36205 MISS:      94609
LLC RFO          ACCESS:       1307 HIT:        387 MISS:        920
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15212 HIT:      15212 MISS:          0
LLC TRANSLATION  ACCESS:      10108 HIT:       2043 MISS:       8065
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 793.5 cycles
cpu0_DTLB TOTAL        ACCESS:     274105 HIT:      80045 MISS:     194060
cpu0_DTLB LOAD         ACCESS:     274105 HIT:      80045 MISS:     194060
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 64.79 cycles
cpu0_ITLB TOTAL        ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB LOAD         ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     323930 HIT:      59241 MISS:     264689
cpu0_L1D LOAD         ACCESS:     284100 HIT:      34628 MISS:     249472
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      24899 HIT:      22989 MISS:       1910
cpu0_L1D TRANSLATION  ACCESS:      14931 HIT:       1624 MISS:      13307
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 326.9 cycles
cpu0_L1I TOTAL        ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I LOAD         ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 188.8 cycles
cpu0_L2C TOTAL        ACCESS:     192825 HIT:      50597 MISS:     142228
cpu0_L2C LOAD         ACCESS:     162842 HIT:      32028 MISS:     130814
cpu0_L2C RFO          ACCESS:       1670 HIT:        363 MISS:       1307
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15078 HIT:      15078 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      13235 HIT:       3128 MISS:      10107
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 598.7 cycles
cpu0_STLB TOTAL        ACCESS:     137732 HIT:     127107 MISS:      10625
cpu0_STLB LOAD         ACCESS:     137732 HIT:     127107 MISS:      10625
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1127 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3519
  ROW_BUFFER_MISS:     100040
 AVG DBUS CONGESTED CYCLE: 3.978
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        419
  FULL:      22435
