git clone --depth 1 --no-tags https://github.com/KKotlicki/Micro-Controller-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/354057411
git clone --depth 1 --no-tags https://github.com/bluebear78/MIPSCpu.git f:/verilog_sva_gh_scraper/data/full_repos/354926379
git clone --depth 1 --no-tags https://github.com/NageshSamane/MIPS-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/356555427
git clone --depth 1 --no-tags https://github.com/skandaprasad/Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/359298236
git clone --depth 1 --no-tags https://github.com/LiuX430/CPU_expriment.git f:/verilog_sva_gh_scraper/data/full_repos/359448920
git clone --depth 1 --no-tags https://github.com/kpdiedrich/14-Bit-SQRT-Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/354423685
git clone --depth 1 --no-tags https://github.com/gbrls/IF675-Microwave.git f:/verilog_sva_gh_scraper/data/full_repos/360285341
git clone --depth 1 --no-tags https://github.com/karenmentges/Projeto_BOBC.git f:/verilog_sva_gh_scraper/data/full_repos/361923999
git clone --depth 1 --no-tags https://github.com/kmkim036/Simple-RISC-V-CPU-Core.git f:/verilog_sva_gh_scraper/data/full_repos/354014092
git clone --depth 1 --no-tags https://github.com/RadEagle/FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/354047613
git clone --depth 1 --no-tags https://github.com/rkdalswl/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/354034501
git clone --depth 1 --no-tags https://github.com/minktek/artya7.git f:/verilog_sva_gh_scraper/data/full_repos/353125775
git clone --depth 1 --no-tags https://github.com/j-gomez2020/Verilog-ing_mygrowth.git f:/verilog_sva_gh_scraper/data/full_repos/353142521
git clone --depth 1 --no-tags https://github.com/danielpmarks/FPGA_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/353874380
git clone --depth 1 --no-tags https://github.com/caxelos/FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/354840108
git clone --depth 1 --no-tags https://github.com/elaineg-creator/ece350-project.git f:/verilog_sva_gh_scraper/data/full_repos/354945619
git clone --depth 1 --no-tags https://github.com/IzzyEhnes/5-bit-adder.git f:/verilog_sva_gh_scraper/data/full_repos/354655913
git clone --depth 1 --no-tags https://github.com/jdsolomo/ee354_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/355375710
git clone --depth 1 --no-tags https://github.com/rohitparihar-code/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/362709319
git clone --depth 1 --no-tags https://github.com/shaliniros/vector_processor.git f:/verilog_sva_gh_scraper/data/full_repos/363413965
git clone --depth 1 --no-tags https://github.com/getziadz/opencores-gng.git f:/verilog_sva_gh_scraper/data/full_repos/358130524
git clone --depth 1 --no-tags https://github.com/j-koczwara/hamming.git f:/verilog_sva_gh_scraper/data/full_repos/358832707
git clone --depth 1 --no-tags https://github.com/mochiman/talkingcalculator.git f:/verilog_sva_gh_scraper/data/full_repos/359046591
git clone --depth 1 --no-tags https://github.com/anhtuhk/mux16to1_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/357268328
git clone --depth 1 --no-tags https://github.com/PE-611/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/357566565
git clone --depth 1 --no-tags https://github.com/plageon/single_cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/357577666
git clone --depth 1 --no-tags https://github.com/gmuthukrishnan/s-a-01_aoi22.git f:/verilog_sva_gh_scraper/data/full_repos/357694988
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-5.git f:/verilog_sva_gh_scraper/data/full_repos/357774805
git clone --depth 1 --no-tags https://github.com/ultype/VLSI_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/356878342
git clone --depth 1 --no-tags https://github.com/jingkaih/TicTacToe-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/359323283
git clone --depth 1 --no-tags https://github.com/yi15922/ECE350_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/352845788
git clone --depth 1 --no-tags https://github.com/zOrg1331/hello_lcd.git f:/verilog_sva_gh_scraper/data/full_repos/359912806
git clone --depth 1 --no-tags https://github.com/shiuantsai/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/360038217
git clone --depth 1 --no-tags https://github.com/tiffinyk/CalculaterDesign.git f:/verilog_sva_gh_scraper/data/full_repos/361457535
git clone --depth 1 --no-tags https://github.com/malavikashanmugaraj/CREDIT-COURSE.git f:/verilog_sva_gh_scraper/data/full_repos/361433221
git clone --depth 1 --no-tags https://github.com/Pvcunha/microwave.git f:/verilog_sva_gh_scraper/data/full_repos/360722126
git clone --depth 1 --no-tags https://github.com/ZacharyIanMay/ProcessorModeling.git f:/verilog_sva_gh_scraper/data/full_repos/361903209
git clone --depth 1 --no-tags https://github.com/lucasyule2212/Cronometro-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/361912446
git clone --depth 1 --no-tags https://github.com/EvtushenkoOleg/RTLtoGDS.git f:/verilog_sva_gh_scraper/data/full_repos/356300512
git clone --depth 1 --no-tags https://github.com/IanDood/UART.git f:/verilog_sva_gh_scraper/data/full_repos/358074676
git clone --depth 1 --no-tags https://github.com/IanDood/Contador9999.git f:/verilog_sva_gh_scraper/data/full_repos/358073875
git clone --depth 1 --no-tags https://github.com/soahnk/RISC-CPU-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/358642301
git clone --depth 1 --no-tags https://github.com/gilmonroy/Sistemas.git f:/verilog_sva_gh_scraper/data/full_repos/358472995
git clone --depth 1 --no-tags https://github.com/vinayak-sethi/16-bit-Sklansky-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/355125721
git clone --depth 1 --no-tags https://github.com/therealwokewok/Verilog-Cores.git f:/verilog_sva_gh_scraper/data/full_repos/361624940
git clone --depth 1 --no-tags https://github.com/soahnk/Autonomous-Mail-Delivery-System.git f:/verilog_sva_gh_scraper/data/full_repos/361679816
git clone --depth 1 --no-tags https://github.com/FJAM1309/final_project_memory_to_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/361005773
git clone --depth 1 --no-tags https://github.com/sgwc-mips/learning-and-practice.git f:/verilog_sva_gh_scraper/data/full_repos/361337925
git clone --depth 1 --no-tags https://github.com/tmontanaUNAL/lab04.git f:/verilog_sva_gh_scraper/data/full_repos/361304651
git clone --depth 1 --no-tags https://github.com/CitrinePiasora/CompArch-and-OS-VerilogClock.git f:/verilog_sva_gh_scraper/data/full_repos/356597343
git clone --depth 1 --no-tags https://github.com/abdallahabusedo/Combinational-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/356248599
git clone --depth 1 --no-tags https://github.com/Dreamwearzsj/bcd10.git f:/verilog_sva_gh_scraper/data/full_repos/355436239
git clone --depth 1 --no-tags https://github.com/sarin20/HSV2RGB.git f:/verilog_sva_gh_scraper/data/full_repos/356411670
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_number_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/363583594
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_vector_multiplier_using_4_obc.git f:/verilog_sva_gh_scraper/data/full_repos/363583876
git clone --depth 1 --no-tags https://github.com/skandaprasad/RISC-SPM.git f:/verilog_sva_gh_scraper/data/full_repos/360960021
git clone --depth 1 --no-tags https://github.com/99hhernandez/CSCE350.git f:/verilog_sva_gh_scraper/data/full_repos/355915969
git clone --depth 1 --no-tags https://github.com/jinwei-chang/Verilog-Simulation-Optimization-via-Instruction-Reduction.git f:/verilog_sva_gh_scraper/data/full_repos/357271207
git clone --depth 1 --no-tags https://github.com/Sconzo/ProcessadorARM.git f:/verilog_sva_gh_scraper/data/full_repos/355345254
git clone --depth 1 --no-tags https://github.com/ianlienfa/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/354789901
git clone --depth 1 --no-tags https://github.com/KyubumShim45854/EE460M-Lab05.git f:/verilog_sva_gh_scraper/data/full_repos/353886670
git clone --depth 1 --no-tags https://github.com/zmh403/Load_Files_src.git f:/verilog_sva_gh_scraper/data/full_repos/352925604
git clone --depth 1 --no-tags https://github.com/scqthe/computer_org_and_design_projects.git f:/verilog_sva_gh_scraper/data/full_repos/354139069
git clone --depth 1 --no-tags https://github.com/klabugue/intc_v2.git f:/verilog_sva_gh_scraper/data/full_repos/354426975
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Virtex7.git f:/verilog_sva_gh_scraper/data/full_repos/354678919
git clone --depth 1 --no-tags https://github.com/rishabh-c-s/5G_CustomProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/352955772
git clone --depth 1 --no-tags https://github.com/salimtirit/verilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/353158468
git clone --depth 1 --no-tags https://github.com/jqyang42/breadboard.git f:/verilog_sva_gh_scraper/data/full_repos/353570209
git clone --depth 1 --no-tags https://github.com/anhtuhk/fulladder_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/357265310
git clone --depth 1 --no-tags https://github.com/Nidhogg-lyz/Pipeline-CPU-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/359102740
git clone --depth 1 --no-tags https://github.com/api5454/piouiyutytdrgsfd5645.git f:/verilog_sva_gh_scraper/data/full_repos/359461843
git clone --depth 1 --no-tags https://github.com/LuibetMtz/Practice-2.git f:/verilog_sva_gh_scraper/data/full_repos/359666636
git clone --depth 1 --no-tags https://github.com/lyonthefrog/VHDL-DE10-Plant-Watering-Suggestion-System.git f:/verilog_sva_gh_scraper/data/full_repos/362692293
git clone --depth 1 --no-tags https://github.com/mattuna15/RetroAxi.git f:/verilog_sva_gh_scraper/data/full_repos/363349279
git clone --depth 1 --no-tags https://github.com/MagicBossDu/Test.git f:/verilog_sva_gh_scraper/data/full_repos/360209482
git clone --depth 1 --no-tags https://github.com/saravan1/AHB_USB_CDL.git f:/verilog_sva_gh_scraper/data/full_repos/360275534
git clone --depth 1 --no-tags https://github.com/cGandom/ComplexMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/362307488
git clone --depth 1 --no-tags https://github.com/krokofant64/TinyFPGA_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/361219497
git clone --depth 1 --no-tags https://github.com/alfred100p/Multicycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/361702438
git clone --depth 1 --no-tags https://github.com/Anuraghegde/redesigned-bassoon.git f:/verilog_sva_gh_scraper/data/full_repos/360888602
git clone --depth 1 --no-tags https://github.com/houchuanhao/Project_test.git f:/verilog_sva_gh_scraper/data/full_repos/363957868
git clone --depth 1 --no-tags https://github.com/rbride/Verilog-TinyFpga-BX-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/356765046
git clone --depth 1 --no-tags https://github.com/ayushimi/NexysStarship.git f:/verilog_sva_gh_scraper/data/full_repos/356755391
git clone --depth 1 --no-tags https://github.com/zac0630/Modelsim.git f:/verilog_sva_gh_scraper/data/full_repos/359367663
git clone --depth 1 --no-tags https://github.com/18520591/Single_cycle_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/359393582
git clone --depth 1 --no-tags https://github.com/fdarling/fpga-gray-code-counter.git f:/verilog_sva_gh_scraper/data/full_repos/358231349
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/cache_design.git f:/verilog_sva_gh_scraper/data/full_repos/357412143
git clone --depth 1 --no-tags https://github.com/standanley/magic_analog_tests.git f:/verilog_sva_gh_scraper/data/full_repos/356548238
git clone --depth 1 --no-tags https://github.com/Optimissedit/CECS-341-Lab-6.git f:/verilog_sva_gh_scraper/data/full_repos/359910461
git clone --depth 1 --no-tags https://github.com/BlazedEngima/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/361371497
git clone --depth 1 --no-tags https://github.com/MNaufaldi/Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/359037814
git clone --depth 1 --no-tags https://github.com/MA717/SPI-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/362131704
git clone --depth 1 --no-tags https://github.com/harshreddyP/genus_sigma.git f:/verilog_sva_gh_scraper/data/full_repos/357905453
git clone --depth 1 --no-tags https://github.com/schlae/graphics-gremlin.git f:/verilog_sva_gh_scraper/data/full_repos/367424771
git clone --depth 1 --no-tags https://github.com/eminfedar/fedar-f1-rv64im.git f:/verilog_sva_gh_scraper/data/full_repos/364403964
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-CAN.git f:/verilog_sva_gh_scraper/data/full_repos/365439563
git clone --depth 1 --no-tags https://github.com/rj45/rj32.git f:/verilog_sva_gh_scraper/data/full_repos/371843749
git clone --depth 1 --no-tags https://github.com/Wren6991/Hazard3.git f:/verilog_sva_gh_scraper/data/full_repos/369765988
git clone --depth 1 --no-tags https://github.com/aignacio/mpsoc_example.git f:/verilog_sva_gh_scraper/data/full_repos/370462770
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_uriscv.git f:/verilog_sva_gh_scraper/data/full_repos/366142849
