/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_0_8z = !(1'h1 ? 1'h1 : 1'h1);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(in_data[32]);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_1_3z, celloutsig_1_2z };
  always_ff @(negedge out_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 8'h00;
    else _01_ <= { in_data[53:52], celloutsig_0_0z, celloutsig_0_0z, 1'h1, celloutsig_0_0z, celloutsig_0_0z, 1'h1 };
  assign celloutsig_1_18z = _00_[7:4] & { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z } / { 1'h1, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[13:4], 1'h1 } / { 1'h1, in_data[5:2], 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_2z } === { in_data[122:115], celloutsig_1_4z };
  assign celloutsig_0_13z = { _01_[5:1], celloutsig_0_11z } >= in_data[81:76];
  assign celloutsig_1_4z = in_data[112:105] >= { celloutsig_1_2z[5:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[156:154], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z } <= { in_data[137:131], celloutsig_1_5z };
  assign celloutsig_1_6z = { in_data[179:177], celloutsig_1_4z } < in_data[141:138];
  assign celloutsig_0_0z = | in_data[76:64];
  assign celloutsig_0_1z = | in_data[59:48];
  assign celloutsig_1_14z = | { celloutsig_1_5z, in_data[185:179] };
  assign celloutsig_0_7z = { celloutsig_0_3z[7:1], _01_, 1'h1 } >> { _01_, _01_ };
  assign celloutsig_1_2z = in_data[111:104] ~^ { in_data[185:180], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = ~((in_data[186] & in_data[139]) | in_data[174]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[149]) | celloutsig_1_0z);
  assign celloutsig_0_11z = ~((in_data[8] & in_data[27]) | (celloutsig_0_0z & celloutsig_0_8z));
  assign celloutsig_0_14z = ~((in_data[54] & celloutsig_0_9z) | (celloutsig_0_7z[11] & celloutsig_0_7z[6]));
  assign out_data[98:96] = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } ^ celloutsig_1_9z[3:1];
  assign { out_data[131:128], out_data[104:99], out_data[32], out_data[0] } = { celloutsig_1_18z, 6'h00, celloutsig_0_13z, celloutsig_0_14z };
endmodule
