// Seed: 2813401388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  input wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  inout wire id_35;
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  output uwire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_24 = 1'h0 > 1'b0 - 1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input wire id_6,
    output tri id_7
    , id_19,
    input supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wor id_11,
    input wand id_12,
    input uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input tri0 id_16,
    input supply0 id_17
);
  assign id_10 = id_12 == id_1#(.id_1(1)) ? {id_1{-1}} : 1 === id_1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  logic [7:0] id_20;
  ;
  assign id_20[-1] = 1;
endmodule
