{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": true,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 1,
        "dimension_units": 0,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.12,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": true,
        "pads": {
          "drill": 0.0,
          "height": 2.5,
          "width": 1.7
        },
        "silk_line_width": 0.09999999999999999,
        "silk_text_italic": false,
        "silk_text_size_h": 0.7999999999999999,
        "silk_text_size_v": 0.7999999999999999,
        "silk_text_thickness": 0.09999999999999999,
        "silk_text_upright": true,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.15
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.09,
          "via_gap": 0.25,
          "width": 0.09
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 1
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "warning",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "warning",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "error",
        "silk_overlap": "error",
        "skew_out_of_range": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09,
        "min_copper_edge_clearance": 0.09999999999999999,
        "min_hole_clearance": 0.0,
        "min_hole_to_hole": 0.254,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_annulus": 0.13,
        "min_via_diameter": 0.44999999999999996,
        "solder_mask_clearance": 0.049999999999999996,
        "solder_mask_min_width": 0.19999999999999998,
        "solder_paste_clearance": 0.0,
        "solder_paste_margin_ratio": -0.0
      },
      "track_widths": [
        0.15,
        0.12,
        0.15,
        0.2,
        0.244,
        0.56
      ],
      "via_dimensions": [
        {
          "diameter": 0.56,
          "drill": 0.2
        },
        {
          "diameter": 0.46,
          "drill": 0.2
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_sheet_names": "error",
      "global_label_dangling": "error",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "error",
      "net_not_bus_member": "error",
      "no_connect_connected": "error",
      "no_connect_dangling": "error",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "FD.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.09,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "JLC2313-1.2-40ohm-EXTERNAL",
        "nets": [
          "M22_P0R_N",
          "M22_P0T_N",
          "M22_P1R_N",
          "M22_P1T_N",
          "M22_P2R_N",
          "M22_P2T_N",
          "M22_P3R_N",
          "M22_P3T_N",
          "M22_PCLK0F_N",
          "M22_PCLK0_N",
          "M22_PRX0_N",
          "M22_PRX1_N",
          "M22_PRX2_N",
          "M22_PRX3_N",
          "M22_PTX0F_N",
          "M22_PTX1F_N",
          "M22_PTX2F_N",
          "M22_PTX3F_N",
          "M22_SMB_NALERT",
          "M22_USBD_N"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.244,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.095,
        "diff_pair_gap": 0.12,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.12,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "JLC2313-1.2-40ohm-Internal",
        "nets": [
          "DDR_A0",
          "DDR_A1",
          "DDR_A10",
          "DDR_A11",
          "DDR_A12",
          "DDR_A13",
          "DDR_A14",
          "DDR_A15",
          "DDR_A2",
          "DDR_A3",
          "DDR_A4",
          "DDR_A5",
          "DDR_A6",
          "DDR_A7",
          "DDR_A8",
          "DDR_A9",
          "DDR_BA0",
          "DDR_BA1",
          "DDR_BA2",
          "DDR_CKE",
          "DDR_CK_N",
          "DDR_CK_P",
          "DDR_DM",
          "DDR_DQ0",
          "DDR_DQ1",
          "DDR_DQ2",
          "DDR_DQ3",
          "DDR_DQ4",
          "DDR_DQ5",
          "DDR_DQ6",
          "DDR_DQ7",
          "DDR_DQS_N",
          "DDR_DQS_P",
          "DDR_NCAS",
          "DDR_NCS",
          "DDR_NRAS",
          "DDR_NRST",
          "DDR_NWE",
          "DDR_ODT"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.5,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.15,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "JLC2313-1.2-50ohm-EXTERNAL",
        "nets": [
          "M20_P0R_N",
          "M20_P0T_N",
          "M20_P1R_N",
          "M20_P1T_N",
          "M20_P2R_N",
          "M20_P2T_N",
          "M20_P3R_N",
          "M20_P3T_N",
          "M20_PCLK0F_N",
          "M20_PCLK0_N",
          "M20_PRX0_N",
          "M20_PRX1_N",
          "M20_PRX2_N",
          "M20_PRX3_N",
          "M20_PTX0F_N",
          "M20_PTX1F_N",
          "M20_PTX2F_N",
          "M20_PTX3F_N",
          "M20_USBD_N"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.16,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "JLC2313-1.2-50ohm-INTERNAL",
        "nets": [
          "M20_P0R_P",
          "M20_P0T_P",
          "M20_P1R_P",
          "M20_P1T_P",
          "M20_P2R_P",
          "M20_P2T_P",
          "M20_P3R_P",
          "M20_P3T_P",
          "M20_PCLK0F_P",
          "M20_PCLK0_P",
          "M20_PRX0_P",
          "M20_PRX1_P",
          "M20_PRX2_P",
          "M20_PRX3_P",
          "M20_PTX0F_P",
          "M20_PTX1F_P",
          "M20_PTX2F_P",
          "M20_PTX3F_P",
          "M20_USBD_P",
          "M22_P0R_P",
          "M22_P0T_P",
          "M22_P1R_P",
          "M22_P1T_P",
          "M22_P2R_P",
          "M22_P2T_P",
          "M22_P3R_P",
          "M22_P3T_P",
          "M22_PCLK0F_P",
          "M22_PCLK0_P",
          "M22_PRX0_P",
          "M22_PRX1_P",
          "M22_PRX2_P",
          "M22_PRX3_P",
          "M22_PTX0F_P",
          "M22_PTX1F_P",
          "M22_PTX2F_P",
          "M22_PTX3F_P",
          "M22_USBD_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.127,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "ddr",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.09,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.09,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "gnd",
        "nets": [
          "GND"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "power",
        "nets": [
          "+12V",
          "+3.3V",
          "+5V",
          "-12V",
          "VCCAUX",
          "VCCBRAM",
          "VCCDDR_1.35V",
          "VCCDDR_1.35V_VREF",
          "VCCFPGA_S0_PG",
          "VCCFPGA_S1_1.2V",
          "VCCFPGA_S1_MGT",
          "VCCFPGA_S1_PG",
          "VCCFPGA_S1_VARIABLE_V1",
          "VCCFPGA_S1_VARIABLE_V2",
          "VCCFPGA_S1_VARIABLE_V3",
          "VCCFPGA_S1_VARIABLE_V4",
          "VCCFPGA_S1_VREF_V1",
          "VCCFPGA_S1_VREF_V2",
          "VCCFPGA_S1_VREF_V3",
          "VCCFPGA_S1_VREF_V4"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.56,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 0
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "FD.net",
      "specctra_dsn": "",
      "step": "",
      "vmrl": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 40.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.3
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "Pcbnew",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "2293b974-85d4-4bf8-9836-a5e4eb0a50cb",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005efb550d",
      "usb-interface"
    ],
    [
      "00000000-0000-0000-0000-00005f13835d",
      "ddr3"
    ],
    [
      "00000000-0000-0000-0000-00005efb5614",
      "power"
    ],
    [
      "00000000-0000-0000-0000-00005efb571d",
      "fpga-io"
    ],
    [
      "86ae9361-0bca-48ca-b5e0-010e77cb49af",
      "tmp"
    ],
    [
      "00000000-0000-0000-0000-00005efb58f0",
      "fpga-power"
    ],
    [
      "00000000-0000-0000-0000-00005effaacc",
      "fgpa-logic"
    ]
  ],
  "text_variables": {}
}
