  /*!

\page page_pinalloc Pins allocation 
\page page_memorymap Memory map 
<table>
  <tr><td colspan="2" class="ttitle1">Processor Memory Map</td></tr>
  <tr><td class="ttitle2">Address</td><td class="ttitle2">Type</td></tr>
  <tr><td>0xE00FFFFF<br>0x00000000</td><td class="memtypeReserved"></td>
  <tr><td>0xFFFFFFFF<br>0xE0100000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0xE00FFFFF<br>0xE0000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x5FFFFFFF<br>0x44000000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x43FFFFFF<br>0x42000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x41FFFFFF<br>0x40100000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x400FFFFF<br>0x400FF000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x400FEFFF<br>0x40080000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x4007FFFF<br>0x40000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x3FFFFFFF<br>0x24000000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x23FFFFFF<br>0x22000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x21FFFFFF<br>0x20100000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x2000FFFF<br>0x20000000</td><td class="memtypeRAM">RAM</td>
  <tr><td>0x1FFFFFFF<br>0x1FFF0000</td><td class="memtypeRAM">RAM</td>
  <tr><td>0x0007FFFF<br>0x00000410</td><td class="memtypeFLASH">FLASH</td>
  <tr><td>0x0000040F<br>0x00000400</td><td class="memtypeRAM">FLASH_CONFIG</td>
  <tr><td>0x000003FF<br>0x00000000</td><td class="memtypeFLASH">FLASH</td>
</table>
<br/>

\page page_components Components 
- \subpage BitIoLdd1
- \subpage BitIoLdd2
- \subpage BitIoLdd3
- \subpage BitIoLdd4
- \subpage BitIoLdd5
- \subpage BitIoLdd6
- \subpage BitIoLdd10
- \subpage BitIoLdd7
- \subpage BitIoLdd8
- \subpage BitIoLdd9
- \subpage BitIoLdd11
- \subpage BitIoLdd12
- \subpage BitIoLdd13
- \subpage TU1
- \subpage PwmLdd1
- \subpage PwmLdd2
- \subpage CI2C1
- \subpage BitIoLdd14
- \subpage BitIoLdd15
- \subpage BitIoLdd16
- \subpage PORTB
- \subpage BitIoLdd17
- \subpage BitIoLdd18
- \subpage BitIoLdd19
- \subpage BitIoLdd20
- \subpage ASerialLdd1
- \subpage ASerialLdd2
- \subpage BitIoLdd21
- \subpage BitIoLdd22
- \subpage BitIoLdd23
- \subpage BitIoLdd24
- \subpage BitIoLdd25
- \subpage DacLdd1
- \subpage VREF
- \subpage BitIoLdd27
- \subpage BitIoLdd28
- \subpage PORTD
- \subpage PORTE
- \subpage BitIoLdd29
- \subpage BitIoLdd30
- \subpage BitIoLdd31
- \subpage BitIoLdd32
- \subpage TU3
- \subpage TimerIntLdd1
- \subpage AdcLdd2
- \subpage BitIoLdd33
- \subpage BitIoLdd34
- \subpage BitIoLdd35
- \subpage BitIoLdd36
- \subpage TU5
- \subpage TimerIntLdd3
- \subpage TU6
- \subpage FreeCntrLdd1

*/


  /*!

\page page_pinalloc Pins allocation 
\page page_memorymap Memory map 
<table>
  <tr><td colspan="2" class="ttitle1">Processor Memory Map</td></tr>
  <tr><td class="ttitle2">Address</td><td class="ttitle2">Type</td></tr>
  <tr><td>0xE00FFFFF<br>0x00000000</td><td class="memtypeReserved"></td>
  <tr><td>0xFFFFFFFF<br>0xE0100000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0xE00FFFFF<br>0xE0000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x5FFFFFFF<br>0x44000000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x43FFFFFF<br>0x42000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x41FFFFFF<br>0x40100000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x400FFFFF<br>0x400FF000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x400FEFFF<br>0x40080000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x4007FFFF<br>0x40000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x3FFFFFFF<br>0x24000000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x23FFFFFF<br>0x22000000</td><td class="memtypeIO">I/O</td>
  <tr><td>0x21FFFFFF<br>0x20100000</td><td class="memtypeRAM">RESERVED</td>
  <tr><td>0x2000FFFF<br>0x20000000</td><td class="memtypeRAM">RAM</td>
  <tr><td>0x1FFFFFFF<br>0x1FFF0000</td><td class="memtypeRAM">RAM</td>
  <tr><td>0x0007FFFF<br>0x00000410</td><td class="memtypeFLASH">FLASH</td>
  <tr><td>0x0000040F<br>0x00000400</td><td class="memtypeRAM">FLASH_CONFIG</td>
  <tr><td>0x000003FF<br>0x00000000</td><td class="memtypeFLASH">FLASH</td>
</table>
<br/>

\page page_components Components 
- \subpage BitIoLdd1
- \subpage BitIoLdd2
- \subpage BitIoLdd3
- \subpage BitIoLdd4
- \subpage BitIoLdd5
- \subpage BitIoLdd6
- \subpage BitIoLdd10
- \subpage BitIoLdd7
- \subpage BitIoLdd8
- \subpage BitIoLdd9
- \subpage BitIoLdd11
- \subpage BitIoLdd12
- \subpage BitIoLdd13
- \subpage TU1
- \subpage PwmLdd1
- \subpage PwmLdd2
- \subpage CI2C1
- \subpage BitIoLdd14
- \subpage BitIoLdd15
- \subpage BitIoLdd16
- \subpage PORTB
- \subpage BitIoLdd17
- \subpage BitIoLdd18
- \subpage BitIoLdd19
- \subpage BitIoLdd20
- \subpage ASerialLdd1
- \subpage ASerialLdd2
- \subpage BitIoLdd21
- \subpage BitIoLdd22
- \subpage BitIoLdd23
- \subpage BitIoLdd24
- \subpage BitIoLdd25
- \subpage DacLdd1
- \subpage VREF
- \subpage BitIoLdd27
- \subpage BitIoLdd28
- \subpage PORTD
- \subpage PORTE
- \subpage BitIoLdd29
- \subpage BitIoLdd30
- \subpage BitIoLdd31
- \subpage BitIoLdd32
- \subpage TU3
- \subpage TimerIntLdd1
- \subpage AdcLdd2
- \subpage BitIoLdd33
- \subpage BitIoLdd34
- \subpage BitIoLdd35
- \subpage BitIoLdd36
- \subpage TU5
- \subpage TimerIntLdd3
- \subpage TU6
- \subpage FreeCntrLdd1

*/


