
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.129040                       # Number of seconds simulated
sim_ticks                                129039802000                       # Number of ticks simulated
final_tick                               129039802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257814                       # Simulator instruction rate (inst/s)
host_op_rate                                   283476                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43654075                       # Simulator tick rate (ticks/s)
host_mem_usage                                 721292                       # Number of bytes of host memory used
host_seconds                                  2955.96                       # Real time elapsed on the host
sim_insts                                   762087071                       # Number of instructions simulated
sim_ops                                     837943919                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst         74908672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data          4332736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst         14103872                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           936576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst         14136704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           956160                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst         13993600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          1180032                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst         14057344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          1093888                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst         13981824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data          1068608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst         14048128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data          1152128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst          9404288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data           795072                       # Number of bytes read from this memory
system.physmem.bytes_read::total            180149632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst     74908672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst     14103872                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst     14136704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst     13993600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst     14057344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst     13981824                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst     14048128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst      9404288                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       168634432                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4240448                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4240448                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst           1170448                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data             67699                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst            220373                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             14634                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst            220886                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             14940                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst            218650                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             18438                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst            219646                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             17092                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst            218466                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data             16697                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst            219502                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data             18002                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst            146942                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             12423                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2814838                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           66257                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                66257                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst           580508268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data            33576741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst           109298618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             7258040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst           109553051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             7409807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst           108444060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             9144713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst           108938047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             8477136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst           108352801                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             8281228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst           108866627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             8928470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst            72878971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data             6161448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1396078026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      580508268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst      109298618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst      109553051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst      108444060                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst      108938047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst      108352801                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst      108866627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst       72878971                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         1306840443                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32861551                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32861551                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32861551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          580508268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data           33576741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst          109298618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            7258040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst          109553051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            7409807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst          108444060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            9144713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst          108938047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            8477136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst          108352801                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            8281228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst          108866627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            8928470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst           72878971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data            6161448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1428939576                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               17907302                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         10925299                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           433670                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9714082                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8467123                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.163388                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2240732                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40346                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         559706                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            556820                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            2886                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9456                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              241861                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       129039803                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          41502596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100413214                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   17907302                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11264675                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     65705463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 874301                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          335                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 13958462                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               137707                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         107645605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.053414                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.953474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                46209711     42.93%     42.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9476434      8.80%     51.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                51959460     48.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           107645605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.138773                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.778157                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                39011271                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             10386118                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47018029                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             10827344                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                402843                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4835591                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                34641                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             111863814                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                60913                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                402843                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                41386666                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1077634                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        485239                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 55437592                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              8855631                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             111344987                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               6707436                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 55753                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2186                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          139482153                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            513959155                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       141851744                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            123961061                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                15521092                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20143                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          8839                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9541051                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14487852                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9085332                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4358020                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1556970                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 110298113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              17659                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102120491                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1219509                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9807174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     38349227                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           616                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    107645605                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.948673                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.660885                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           26412483     24.54%     24.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           60345753     56.06%     80.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20887369     19.40%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      107645605                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               58594676     93.31%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2551130      4.06%     97.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1650466      2.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78723835     77.09%     77.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              524539      0.51%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14077562     13.79%     91.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8783231      8.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102120491                       # Type of FU issued
system.cpu0.iq.rate                          0.791388                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   62796272                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.614923                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         375902336                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        120124491                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    101815009                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             164916747                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1859536                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       904098                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          358                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1629                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       424453                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        85291                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          921                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                402843                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1036444                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                35461                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          110315821                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            84097                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14487852                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9085332                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              8775                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2154                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 8590                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1629                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        213026                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       208758                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              421784                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            101975159                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14036204                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           145332                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           49                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22799059                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15916928                       # Number of branches executed
system.cpu0.iew.exec_stores                   8762855                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.790261                       # Inst execution rate
system.cpu0.iew.wb_sent                     101832722                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    101815025                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 71593476                       # num instructions producing a value
system.cpu0.iew.wb_consumers                163328684                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.789020                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.438340                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        9807243                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          17043                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           399363                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    106236371                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.946085                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.017805                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     31025294     29.20%     29.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62009559     58.37%     87.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8037983      7.57%     95.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2497179      2.35%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       946489      0.89%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       253317      0.24%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       485932      0.46%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       881541      0.83%     99.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        99077      0.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    106236371                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88940865                       # Number of instructions committed
system.cpu0.commit.committedOps             100508598                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22244633                       # Number of memory references committed
system.cpu0.commit.loads                     13583754                       # Number of loads committed
system.cpu0.commit.membars                       8804                       # Number of memory barriers committed
system.cpu0.commit.branches                  15785937                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90873591                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565177                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77747508     77.35%     77.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505149      0.50%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13583754     13.52%     91.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8660863      8.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100508598                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                99077                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   216426544                       # The number of ROB reads
system.cpu0.rob.rob_writes                  222041004                       # The number of ROB writes
system.cpu0.timesIdled                        1057812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       21394198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88940865                       # Number of Instructions Simulated
system.cpu0.committedOps                    100508598                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.450849                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.450849                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.689251                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.689251                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               119831900                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70772185                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                350789143                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53123238                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22696869                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 13641                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            67614                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          121.938634                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20042045                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            67742                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           295.858478                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1938160000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   121.938634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.952646                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.952646                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40371605                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40371605                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11553742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11553742                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8476448                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8476448                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5706                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4961                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4961                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20030190                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20030190                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20030190                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20030190                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        80002                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        80002                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        28638                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        28638                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          632                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          632                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          962                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          962                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       108640                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        108640                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       108640                       # number of overall misses
system.cpu0.dcache.overall_misses::total       108640                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   3387005000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3387005000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1191162799                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1191162799                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     13566000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13566000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     15616000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     15616000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      3872000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      3872000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   4578167799                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4578167799                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   4578167799                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4578167799                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11633744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11633744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8505086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8505086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5923                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5923                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20138830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20138830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20138830                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20138830                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.006877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006877                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.003367                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003367                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.099716                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.099716                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.162418                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.162418                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.005395                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005395                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.005395                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005395                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 42336.504087                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42336.504087                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41593.784447                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41593.784447                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 21465.189873                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21465.189873                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 16232.848233                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16232.848233                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 42140.719799                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42140.719799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 42140.719799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42140.719799                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3919                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              285                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.750877                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        16291                       # number of writebacks
system.cpu0.dcache.writebacks::total            16291                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        23299                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        23299                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        16292                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        16292                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          276                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          276                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        39591                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        39591                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        39591                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        39591                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        56703                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56703                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12346                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12346                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          356                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          356                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          962                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          962                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        69049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        69049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        69049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        69049                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2460979004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2460979004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    527682234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    527682234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      7419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     13913996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13913996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      3650000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      3650000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2988661238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2988661238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2988661238                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2988661238                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.056169                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.056169                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.162418                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.162418                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.003429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.003429                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003429                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 43401.213410                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43401.213410                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42741.149684                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42741.149684                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 20839.887640                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20839.887640                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 14463.613306                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14463.613306                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 43283.193645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43283.193645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 43283.193645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43283.193645                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1170320                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.994830                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12732789                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1170448                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.878560                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         24420000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   127.994830                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29087372                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29087372                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     12732789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12732789                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12732789                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12732789                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12732789                       # number of overall hits
system.cpu0.icache.overall_hits::total       12732789                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1225673                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1225673                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1225673                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1225673                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1225673                       # number of overall misses
system.cpu0.icache.overall_misses::total      1225673                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  53863306999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  53863306999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  53863306999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  53863306999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  53863306999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  53863306999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     13958462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13958462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     13958462                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13958462                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     13958462                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13958462                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.087809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.087809                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.087809                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.087809                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.087809                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.087809                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 43945.903189                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43945.903189                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 43945.903189                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43945.903189                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 43945.903189                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43945.903189                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     8.727273                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1170320                       # number of writebacks
system.cpu0.icache.writebacks::total          1170320                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        55225                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        55225                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        55225                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        55225                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        55225                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        55225                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1170448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1170448                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1170448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1170448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1170448                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1170448                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  50366471999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  50366471999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  50366471999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  50366471999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  50366471999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  50366471999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.083852                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.083852                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.083852                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.083852                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.083852                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.083852                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 43031.789536                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43031.789536                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 43031.789536                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43031.789536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 43031.789536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43031.789536                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14223355                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8100161                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           357330                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7773431                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6764353                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.018885                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1987622                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38932                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         450563                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            447949                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            2614                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3004                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        75020513                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          17865116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      81976596                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14223355                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9199924                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     54317287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 721423                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         8026                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 11505044                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               102493                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          72551209                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.276580                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.900231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                22140173     30.52%     30.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8204675     11.31%     41.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                42206361     58.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            72551209                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.189593                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.092722                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                15513077                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              9712414                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36618373                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             10375653                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                331692                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4285103                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                29373                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              91333458                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                50725                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                331692                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                17745304                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 923612                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        352140                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 44746621                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8451840                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              90887911                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6423187                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 56298                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   839                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          116004318                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            422843034                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       118117139                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102354591                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13649723                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13536                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          8122                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9095773                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11276308                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6770895                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4196701                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1521952                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  89980311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16287                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 82913558                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1059443                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        8449712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     33594932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           484                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     72551209                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.142828                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.553228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6661411      9.18%      9.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48866038     67.35%     76.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17023760     23.46%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       72551209                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               50689288     95.06%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1949377      3.66%     98.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               685325      1.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64949075     78.33%     78.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483810      0.58%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10974459     13.24%     92.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6500808      7.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82913558                       # Type of FU issued
system.cpu1.iq.rate                          1.105212                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   53323990                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.643128                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         292761757                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         98447695                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82676160                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             136237548                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1723296                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       693282                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          352                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1396                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       383842                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        73410                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1968                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                331692                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 889738                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                28149                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           89996687                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            67465                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11276308                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6770895                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              7992                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1506                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 9098                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1396                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        172055                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       176688                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              348743                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82804286                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10944626                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           109271                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           89                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17431497                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12615816                       # Number of branches executed
system.cpu1.iew.exec_stores                   6486871                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.103755                       # Inst execution rate
system.cpu1.iew.wb_sent                      82687407                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82676160                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 61250238                       # num instructions producing a value
system.cpu1.iew.wb_consumers                145921449                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.102047                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.419748                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        8449798                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          15803                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           328311                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     71351630                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.142887                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.033612                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     10226544     14.33%     14.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50873126     71.30%     85.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6174752      8.65%     94.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1820910      2.55%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       772661      1.08%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       122656      0.17%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       444687      0.62%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       840872      1.18%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        75422      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     71351630                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72163957                       # Number of instructions committed
system.cpu1.commit.committedOps              81546886                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16970079                       # Number of memory references committed
system.cpu1.commit.loads                     10583026                       # Number of loads committed
system.cpu1.commit.membars                       8105                       # Number of memory barriers committed
system.cpu1.commit.branches                  12505424                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74560428                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318546                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64105667     78.61%     78.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10583026     12.98%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6387053      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81546886                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                75422                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   161245495                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181193029                       # The number of ROB writes
system.cpu1.timesIdled                         136306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        2469304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    54019289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72163957                       # Number of Instructions Simulated
system.cpu1.committedOps                     81546886                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.039584                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.039584                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.961923                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.961923                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98367457                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59352393                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                284355238                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                42967041                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17157295                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13792                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            14641                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           65.358453                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15152863                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            14758                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1026.755861                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      67723170000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    65.358453                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.510613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.510613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30396920                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30396920                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8776799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8776799                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6363828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6363828                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5010                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5010                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3350                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15140627                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15140627                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15140627                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15140627                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        21344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21344                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        15582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15582                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          736                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1863                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1863                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        36926                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        36926                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36926                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    820819000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    820819000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    578532610                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    578532610                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     15424000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15424000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     32662000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32662000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      2989000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2989000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1399351610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1399351610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1399351610                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1399351610                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8798143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8798143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6379410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6379410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5213                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5213                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15177553                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15177553                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15177553                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15177553                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002426                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002443                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.128089                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.128089                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.357376                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.357376                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002433                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002433                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002433                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002433                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 38456.662294                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38456.662294                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 37128.264023                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37128.264023                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 20956.521739                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20956.521739                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 17531.937735                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17531.937735                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 37896.105996                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37896.105996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 37896.105996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37896.105996                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         8515                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              855                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     9.959064                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         6245                       # number of writebacks
system.cpu1.dcache.writebacks::total             6245                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         7737                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7737                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         8385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8385                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        16122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        16122                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16122                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        13607                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        13607                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         7197                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7197                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          455                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          455                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1863                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1863                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        20804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        20804                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        20804                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    524920000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    524920000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    258845502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    258845502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      8914000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8914000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     29109996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     29109996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      2815000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2815000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    783765502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    783765502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    783765502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    783765502                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.079186                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.079186                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.357376                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.357376                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.001371                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001371                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.001371                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001371                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 38577.202910                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38577.202910                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35965.749896                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35965.749896                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 19591.208791                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19591.208791                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 15625.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15625.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 37673.788791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37673.788791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 37673.788791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37673.788791                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           220244                       # number of replacements
system.cpu1.icache.tags.tagsinuse           74.386870                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11254679                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           220372                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.071275                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      54346536000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    74.386870                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.581147                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.581147                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23230463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23230463                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11254679                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11254679                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11254679                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11254679                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11254679                       # number of overall hits
system.cpu1.icache.overall_hits::total       11254679                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       250364                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       250364                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       250364                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        250364                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       250364                       # number of overall misses
system.cpu1.icache.overall_misses::total       250364                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  10839270999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10839270999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  10839270999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10839270999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  10839270999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10839270999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11505043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11505043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11505043                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11505043                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11505043                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11505043                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.021761                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.021761                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.021761                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.021761                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.021761                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.021761                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 43294.047862                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43294.047862                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 43294.047862                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43294.047862                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 43294.047862                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43294.047862                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    11.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       220244                       # number of writebacks
system.cpu1.icache.writebacks::total           220244                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        29987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        29987                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        29987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        29987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        29987                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        29987                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       220377                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       220377                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       220377                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       220377                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       220377                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       220377                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   9880288999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9880288999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   9880288999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9880288999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   9880288999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9880288999                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.019155                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019155                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.019155                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019155                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.019155                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019155                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 44833.576095                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44833.576095                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 44833.576095                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44833.576095                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 44833.576095                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44833.576095                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14224016                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8079901                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           362315                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7783450                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6764399                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.907464                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1995309                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39438                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         452358                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            449810                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2548                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3004                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        75020222                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          17888147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      82039393                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14224016                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9209518                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     54300173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 731017                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         4270                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 11546368                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               105197                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          72558133                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.277823                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.899676                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                22085978     30.44%     30.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8227827     11.34%     41.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                42244328     58.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72558133                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.189602                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.093564                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                15528942                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              9628670                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36749719                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             10314134                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                336668                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4299499                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                29183                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              91425612                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                50389                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                336668                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                17739301                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 941923                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        338161                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 44837948                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8364132                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              90971326                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6357966                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 60284                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   964                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          116016085                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            423257866                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       118272189                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102198474                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                13817608                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             13183                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          7775                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9012391                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11282280                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6787425                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4200469                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1495642                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  90056003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              15687                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 82889030                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1072717                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        8573596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     34089002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           443                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     72558133                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.142381                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.553957                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6702906      9.24%      9.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48821424     67.29%     76.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17033803     23.48%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72558133                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               50626919     94.95%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     94.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1976321      3.71%     98.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               718480      1.35%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64913997     78.31%     78.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483166      0.58%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10972359     13.24%     92.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6514102      7.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              82889030                       # Type of FU issued
system.cpu2.iq.rate                          1.104889                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   53321720                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.643290                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         292730629                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         98646701                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82648465                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             136210750                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1727546                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       701800                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          315                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1426                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       392906                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        73708                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1898                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                336668                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 903933                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                31895                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           90071746                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            69621                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11282280                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6787425                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              7633                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1579                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                12286                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1426                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        176406                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       177637                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              354043                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82777807                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             10941429                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           111222                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           56                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17441544                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12595945                       # Number of branches executed
system.cpu2.iew.exec_stores                   6500115                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.103407                       # Inst execution rate
system.cpu2.iew.wb_sent                      82659306                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82648465                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 61204088                       # num instructions producing a value
system.cpu2.iew.wb_consumers                145819936                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.101682                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.419724                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        8573675                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          15244                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           333475                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     71341542                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.142365                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.035501                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     10289265     14.42%     14.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50815710     71.23%     85.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6140172      8.61%     94.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1837459      2.58%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       761944      1.07%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       134549      0.19%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       444339      0.62%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       841724      1.18%     99.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        76380      0.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     71341542                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72106043                       # Number of instructions committed
system.cpu2.commit.committedOps              81498094                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16974999                       # Number of memory references committed
system.cpu2.commit.loads                     10580480                       # Number of loads committed
system.cpu2.commit.membars                       7899                       # Number of memory barriers committed
system.cpu2.commit.branches                  12483402                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74544777                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323439                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64051998     78.59%     78.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10580480     12.98%     92.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6394519      7.85%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81498094                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                76380                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   161312355                       # The number of ROB reads
system.cpu2.rob.rob_writes                  181360177                       # The number of ROB writes
system.cpu2.timesIdled                         136320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                        2462089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    54019580                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72106043                       # Number of Instructions Simulated
system.cpu2.committedOps                     81498094                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.040415                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.040415                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.961155                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.961155                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98348592                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59377428                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284274043                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42805510                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17163230                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 13202                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            14927                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           69.989954                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15152837                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            15046                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1007.100691                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      67983334000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    69.989954                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.546797                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.546797                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         30396829                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        30396829                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8769630                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8769630                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6370910                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6370910                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5041                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5041                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3409                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3409                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15140540                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15140540                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15140540                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15140540                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        21062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21062                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        16129                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16129                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          536                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          536                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1757                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1757                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        37191                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         37191                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        37191                       # number of overall misses
system.cpu2.dcache.overall_misses::total        37191                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    818822000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    818822000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    603493931                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    603493931                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     11031000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     11031000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     30308000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     30308000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      2827000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2827000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1422315931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1422315931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1422315931                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1422315931                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8790692                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8790692                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6387039                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6387039                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15177731                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15177731                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15177731                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15177731                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002396                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002396                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002525                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002525                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.096109                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.096109                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.340108                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.340108                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002450                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002450                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002450                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002450                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 38876.744849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38876.744849                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 37416.698555                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37416.698555                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 20580.223881                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20580.223881                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 17249.857712                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17249.857712                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 38243.551693                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38243.551693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 38243.551693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38243.551693                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        10456                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              883                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.841450                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         6317                       # number of writebacks
system.cpu2.dcache.writebacks::total             6317                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         7517                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7517                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         8732                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         8732                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          212                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        16249                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        16249                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        16249                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        16249                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        13545                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        13545                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         7397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7397                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          324                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          324                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1757                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1757                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        20942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        20942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        20942                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        20942                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    526258001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    526258001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    272653456                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    272653456                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      6554000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      6554000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     26955993                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     26955993                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      2665000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2665000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    798911457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    798911457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    798911457                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    798911457                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.001541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.001158                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001158                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.058096                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.058096                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.340108                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.340108                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.001380                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001380                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.001380                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001380                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 38852.565596                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38852.565596                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36860.004867                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36860.004867                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 20228.395062                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20228.395062                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 15342.056346                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15342.056346                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 38148.765973                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38148.765973                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 38148.765973                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38148.765973                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           220759                       # number of replacements
system.cpu2.icache.tags.tagsinuse           74.395404                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11294872                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           220887                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            51.134164                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      54331870000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    74.395404                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.581214                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.581214                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23313625                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23313625                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11294872                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11294872                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11294872                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11294872                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11294872                       # number of overall hits
system.cpu2.icache.overall_hits::total       11294872                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       251496                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       251496                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       251496                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        251496                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       251496                       # number of overall misses
system.cpu2.icache.overall_misses::total       251496                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  10864032000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  10864032000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  10864032000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  10864032000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  10864032000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  10864032000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11546368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11546368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11546368                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11546368                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11546368                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11546368                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.021781                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.021781                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.021781                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.021781                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.021781                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.021781                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 43197.633362                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43197.633362                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 43197.633362                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43197.633362                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 43197.633362                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43197.633362                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       220759                       # number of writebacks
system.cpu2.icache.writebacks::total           220759                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst        30607                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        30607                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst        30607                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        30607                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst        30607                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        30607                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       220889                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       220889                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       220889                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       220889                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       220889                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       220889                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   9880742000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   9880742000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   9880742000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   9880742000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   9880742000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   9880742000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.019131                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.019131                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.019131                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.019131                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.019131                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.019131                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 44731.706875                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44731.706875                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 44731.706875                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44731.706875                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 44731.706875                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44731.706875                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14249976                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8088535                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           360420                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7805031                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6779889                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.865626                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2000850                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39346                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         454151                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            451433                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            2718                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2935                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        75019966                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          17837301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      82212580                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14249976                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9232172                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     54364815                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 726815                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         7603                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11566463                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               105077                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          72573168                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.280217                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.898961                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                22005462     30.32%     30.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8225987     11.33%     41.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                42341719     58.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            72573168                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.189949                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.095876                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                15479722                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              9590340                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 36952202                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10216382                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                334522                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4309415                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                29224                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              91604001                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                50472                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                334522                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                17683267                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 953158                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        319580                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 44949151                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8333490                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              91159722                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6324348                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 65704                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   751                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          116267484                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            424161856                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       118515430                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102337665                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                13929815                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             12727                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7324                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  8959575                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11307664                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6803135                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4195427                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1498399                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  90250819                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15306                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 82996375                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1076409                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        8668113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     34509860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     72573168                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.143623                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.552959                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6632009      9.14%      9.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48885943     67.36%     76.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17055216     23.50%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       72573168                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               50688583     95.05%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1950589      3.66%     98.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               691765      1.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64995005     78.31%     78.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              483127      0.58%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10992620     13.24%     92.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6520217      7.86%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              82996375                       # Type of FU issued
system.cpu3.iq.rate                          1.106324                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   53330937                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.642569                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         292973263                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         98935667                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82761734                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             136327312                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1730652                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       708392                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1437                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       405835                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        72896                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                334522                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 915748                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                31341                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           90266196                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            65833                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11307664                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6803135                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7292                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1597                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                12096                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1437                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        173002                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       179342                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              352344                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82888761                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             10963166                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           107613                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           71                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17469443                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12614538                       # Number of branches executed
system.cpu3.iew.exec_stores                   6506277                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.104889                       # Inst execution rate
system.cpu3.iew.wb_sent                      82772177                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82761734                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 61285073                       # num instructions producing a value
system.cpu3.iew.wb_consumers                145936745                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.103196                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.419943                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        8668205                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          14942                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           331535                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     71346178                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.143691                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.034717                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     10206102     14.31%     14.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50877049     71.31%     85.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6178531      8.66%     94.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1823243      2.56%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       776551      1.09%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       119951      0.17%     98.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       443970      0.62%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       841855      1.18%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        78926      0.11%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     71346178                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72200223                       # Number of instructions committed
system.cpu3.commit.committedOps              81598012                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16996572                       # Number of memory references committed
system.cpu3.commit.loads                     10599272                       # Number of loads committed
system.cpu3.commit.membars                       7822                       # Number of memory barriers committed
system.cpu3.commit.branches                  12501508                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74634690                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2327140                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64130409     78.59%     78.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10599272     12.99%     92.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6397300      7.84%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81598012                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                78926                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   161511675                       # The number of ROB reads
system.cpu3.rob.rob_writes                  181759484                       # The number of ROB writes
system.cpu3.timesIdled                         133170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                        2446798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    54019836                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72200223                       # Number of Instructions Simulated
system.cpu3.committedOps                     81598012                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.039054                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.039054                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.962413                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.962413                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98473807                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59457148                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284688222                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42875487                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17188234                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 12072                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            18444                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           68.044854                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15175038                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            18563                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           817.488445                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      69391618000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    68.044854                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.531600                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.531600                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         30441883                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        30441883                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8788229                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8788229                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6376544                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6376544                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         4966                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4966                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4277                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4277                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15164773                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15164773                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15164773                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15164773                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        22117                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22117                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        13162                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        13162                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          584                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          584                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          862                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          862                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        35279                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         35279                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        35279                       # number of overall misses
system.cpu3.dcache.overall_misses::total        35279                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    918899000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    918899000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    553043157                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    553043157                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     12313000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     12313000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     14151000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     14151000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      3439000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3439000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1471942157                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1471942157                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1471942157                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1471942157                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8810346                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8810346                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6389706                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6389706                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15200052                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15200052                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15200052                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15200052                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.002510                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002060                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002060                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.105225                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.105225                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.167737                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.167737                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002321                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002321                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002321                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002321                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 41547.180902                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41547.180902                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 42018.170263                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42018.170263                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 21083.904110                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21083.904110                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 16416.473318                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16416.473318                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 41722.899090                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41722.899090                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 41722.899090                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41722.899090                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         4338                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              351                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    12.358974                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         7691                       # number of writebacks
system.cpu3.dcache.writebacks::total             7691                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         8060                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8060                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         7176                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         7176                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          207                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          207                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        15236                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        15236                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        15236                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        15236                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        14057                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        14057                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         5986                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         5986                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          377                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          377                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          862                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          862                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        20043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        20043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        20043                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        20043                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    615613003                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    615613003                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    267077898                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    267077898                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      7710000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7710000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     12624997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     12624997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      3241000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3241000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    882690901                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    882690901                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    882690901                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    882690901                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.001596                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001596                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000937                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000937                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.067928                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.067928                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.167737                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.167737                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.001319                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001319                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.001319                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001319                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 43794.052999                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43794.052999                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 44617.089542                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44617.089542                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 20450.928382                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20450.928382                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14646.168213                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14646.168213                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 44039.859352                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44039.859352                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 44039.859352                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44039.859352                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           218522                       # number of replacements
system.cpu3.icache.tags.tagsinuse           74.389737                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11316720                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           218650                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            51.757238                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      54350083000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    74.389737                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.581170                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.581170                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23351576                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23351576                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11316720                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11316720                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11316720                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11316720                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11316720                       # number of overall hits
system.cpu3.icache.overall_hits::total       11316720                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       249743                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       249743                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       249743                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        249743                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       249743                       # number of overall misses
system.cpu3.icache.overall_misses::total       249743                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  10790044000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  10790044000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  10790044000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  10790044000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  10790044000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  10790044000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11566463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11566463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11566463                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11566463                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11566463                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11566463                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.021592                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021592                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.021592                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021592                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.021592                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021592                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 43204.590319                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43204.590319                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 43204.590319                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43204.590319                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 43204.590319                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43204.590319                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    15.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       218522                       # number of writebacks
system.cpu3.icache.writebacks::total           218522                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        31093                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        31093                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        31093                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        31093                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        31093                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        31093                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       218650                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       218650                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       218650                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       218650                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       218650                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       218650                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   9795573000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   9795573000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   9795573000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   9795573000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   9795573000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   9795573000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.018904                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.018904                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.018904                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.018904                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.018904                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.018904                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 44800.242397                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44800.242397                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 44800.242397                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44800.242397                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 44800.242397                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44800.242397                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               25530389                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         19025519                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           418165                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            13736294                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               12559408                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.432289                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2110081                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39702                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         537482                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            534945                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            2537                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3076                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        75019706                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          17883396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     126088052                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   25530389                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15204434                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     53081410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 935657                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.TlbCycles                       236                       # Number of cycles fetch has spent waiting for tlb
system.cpu4.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles        13857                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 12348116                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               134444                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          71446824                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.914442                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.287418                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                19758545     27.65%     27.65% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3251873      4.55%     32.21% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                11780298     16.49%     48.69% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                36656108     51.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            71446824                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.340316                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.680732                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                17716473                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4518167                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 46756909                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2016487                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                438788                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4388085                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                29288                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             132718451                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                68951                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                438788                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                18935471                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 960947                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1648920                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 47541104                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1921594                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             131772314                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                900717                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                172602                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  1060                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          191497171                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            610880153                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       162901939                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            174569177                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                16927993                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             60511                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         55167                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3719834                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            16739535                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6850491                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           835952                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1114308                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 130119856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             109816                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                124145003                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           836031                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        9060973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     29016817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           709                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     71446824                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.737586                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.930419                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            9821595     13.75%     13.75% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13294498     18.61%     32.35% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           34141688     47.79%     80.14% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14189043     19.86%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       71446824                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               27577087     80.10%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    17      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4727528     13.73%     93.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2121853      6.16%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            100393793     80.87%     80.87% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              478840      0.39%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.25% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.26% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            16524054     13.31%     94.57% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6742910      5.43%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             124145003                       # Type of FU issued
system.cpu4.iq.rate                          1.654832                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   34426485                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.277309                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         354999344                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        139291883                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    123731641                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             158571488                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1746433                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       936239                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1240                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       221676                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        21668                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         1993                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                438788                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 920155                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                33502                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          130229903                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           116001                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             16739535                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6850491                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             54955                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  3696                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                10334                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1240                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        180050                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       232254                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              412304                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            123885757                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             16476057                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           259244                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          231                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23196907                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                22709792                       # Number of branches executed
system.cpu4.iew.exec_stores                   6720850                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.651376                       # Inst execution rate
system.cpu4.iew.wb_sent                     123795909                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    123731641                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 85194189                       # num instructions producing a value
system.cpu4.iew.wb_consumers                180775613                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.649322                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.471270                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        9061260                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         109107                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           389125                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     70119443                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.728033                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.884333                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     13076721     18.65%     18.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     34683033     49.46%     68.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8351499     11.91%     80.02% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3126851      4.46%     84.48% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5036896      7.18%     91.67% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       434785      0.62%     92.29% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1199218      1.71%     94.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      2798222      3.99%     97.99% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1412218      2.01%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     70119443                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           111446731                       # Number of instructions committed
system.cpu4.commit.committedOps             121168699                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22432111                       # Number of memory references committed
system.cpu4.commit.loads                     15803296                       # Number of loads committed
system.cpu4.commit.membars                      54627                       # Number of memory barriers committed
system.cpu4.commit.branches                  22362733                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                104526922                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2418577                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        98265578     81.10%     81.10% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.38%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.49% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       15803296     13.04%     94.53% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6628815      5.47%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        121168699                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1412218                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   198305365                       # The number of ROB reads
system.cpu4.rob.rob_writes                  261789322                       # The number of ROB writes
system.cpu4.timesIdled                         189227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                        3572882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    54020096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  111446731                       # Number of Instructions Simulated
system.cpu4.committedOps                    121168699                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.673144                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.673144                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.485566                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.485566                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               143948459                       # number of integer regfile reads
system.cpu4.int_regfile_writes               75986881                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                424296737                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               100707298                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23276657                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 15011                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            16982                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           63.947713                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           20948697                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            17091                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          1225.715113                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      64358723000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    63.947713                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.499592                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.499592                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         42001923                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        42001923                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14332988                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14332988                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6604498                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6604498                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5125                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5125                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3380                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3380                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     20937486                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20937486                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     20937486                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20937486                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        24204                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        24204                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        16367                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        16367                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          979                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          979                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         2010                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         2010                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        40571                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         40571                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        40571                       # number of overall misses
system.cpu4.dcache.overall_misses::total        40571                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    957763000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    957763000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    634043611                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    634043611                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     21603000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     21603000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     33518000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     33518000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data      4895000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      4895000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   1591806611                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1591806611                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   1591806611                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1591806611                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14357192                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14357192                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6620865                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6620865                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         6104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         6104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5390                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5390                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     20978057                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20978057                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     20978057                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20978057                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.001686                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001686                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.002472                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.002472                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.160387                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.160387                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.372913                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.372913                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.001934                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001934                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.001934                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001934                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 39570.442902                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 39570.442902                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 38739.146514                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 38739.146514                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 22066.394280                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 22066.394280                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 16675.621891                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 16675.621891                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 39235.084445                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 39235.084445                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 39235.084445                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 39235.084445                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         8417                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              849                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     9.914016                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         7076                       # number of writebacks
system.cpu4.dcache.writebacks::total             7076                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         8294                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8294                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         8904                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         8904                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          389                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          389                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data        17198                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        17198                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data        17198                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        17198                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        15910                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        15910                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         7463                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         7463                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          590                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          590                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         2010                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         2010                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        23373                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        23373                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        23373                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        23373                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    621511001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    621511001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    277549779                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    277549779                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data     12254000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     12254000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     29785988                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     29785988                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      4607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      4607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    899060780                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    899060780                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    899060780                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    899060780                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.001108                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.001127                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001127                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.096658                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.096658                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.372913                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.372913                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.001114                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001114                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.001114                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001114                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 39064.173539                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 39064.173539                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 37190.108401                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37190.108401                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 20769.491525                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20769.491525                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 14818.899502                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 14818.899502                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 38465.784452                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 38465.784452                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 38465.784452                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 38465.784452                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           219517                       # number of replacements
system.cpu4.icache.tags.tagsinuse           74.376556                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12094244                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           219645                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            55.062688                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      54303428000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    74.376556                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.581067                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.581067                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         24915880                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        24915880                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12094244                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12094244                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12094244                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12094244                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12094244                       # number of overall hits
system.cpu4.icache.overall_hits::total       12094244                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       253871                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       253871                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       253871                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        253871                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       253871                       # number of overall misses
system.cpu4.icache.overall_misses::total       253871                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst  11118738999                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total  11118738999                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst  11118738999                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total  11118738999                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst  11118738999                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total  11118738999                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12348115                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12348115                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12348115                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12348115                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12348115                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12348115                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.020559                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.020559                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.020559                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.020559                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.020559                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.020559                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 43796.806248                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 43796.806248                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 43796.806248                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 43796.806248                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 43796.806248                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 43796.806248                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       219517                       # number of writebacks
system.cpu4.icache.writebacks::total           219517                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst        34221                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        34221                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst        34221                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        34221                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst        34221                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        34221                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       219650                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       219650                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       219650                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       219650                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       219650                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       219650                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   9856785999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   9856785999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   9856785999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   9856785999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   9856785999                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   9856785999                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.017788                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.017788                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.017788                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.017788                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.017788                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.017788                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 44874.964712                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 44874.964712                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 44874.964712                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 44874.964712                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 44874.964712                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 44874.964712                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               25448921                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         18877684                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           425284                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            13629847                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12525127                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.894847                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2129483                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             41024                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         542618                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            539863                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            2755                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3024                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        75019440                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          17942399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     125986233                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   25448921                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15194473                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     53049854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 947891                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.TlbCycles                        31                       # Number of cycles fetch has spent waiting for tlb
system.cpu5.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         7227                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12450535                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               142318                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          71473514                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.913603                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.287961                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                19794007     27.69%     27.69% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3253983      4.55%     32.25% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                11758607     16.45%     48.70% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                36666917     51.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            71473514                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.339231                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.679381                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                17760082                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4464084                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 46807792                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              1996543                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                445013                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4433713                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                29237                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             132763138                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                68760                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                445013                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                18963827                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 974516                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1603245                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 47587237                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1899676                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             131820918                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                885453                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                180290                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                  1117                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          191080863                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            611153311                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       163096102                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            173986078                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                17094782                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             58872                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         53507                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3660932                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            16738588                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6909953                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           848399                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1096425                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 130130669                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             107183                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                124091947                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           836793                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        9207055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     29317899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           552                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     71473514                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.736195                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.929667                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            9802003     13.71%     13.71% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13395180     18.74%     32.46% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           34132226     47.76%     80.21% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14144105     19.79%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       71473514                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               27291629     79.75%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    17      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     79.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4765466     13.93%     93.67% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2164937      6.33%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            100280452     80.81%     80.81% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              478956      0.39%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.20% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16527581     13.32%     94.52% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6799552      5.48%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             124091947                       # Type of FU issued
system.cpu5.iq.rate                          1.654131                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   34222049                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.275780                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         354716248                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        139446180                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    123678288                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             158313996                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1769970                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       927525                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1277                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       250674                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        21965                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         1752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                445013                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 932249                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                35095                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          130238000                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           113611                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             16738588                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6909953                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             53391                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  3904                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                12037                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1277                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        180777                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       238957                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              419734                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            123832354                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16479995                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           259591                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          148                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23255796                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                22637253                       # Number of branches executed
system.cpu5.iew.exec_stores                   6775801                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.650670                       # Inst execution rate
system.cpu5.iew.wb_sent                     123741513                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    123678288                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 85044913                       # num instructions producing a value
system.cpu5.iew.wb_consumers                180432666                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.648617                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.471339                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        9207248                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         106631                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           396352                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     70127787                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.725861                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.880551                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     13089051     18.66%     18.66% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     34650957     49.41%     68.08% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8395457     11.97%     80.05% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3157353      4.50%     84.55% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5014348      7.15%     91.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       443430      0.63%     92.33% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1205462      1.72%     94.05% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2764279      3.94%     97.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1407450      2.01%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     70127787                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           111257843                       # Number of instructions committed
system.cpu5.commit.committedOps             121030797                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22470342                       # Number of memory references committed
system.cpu5.commit.loads                     15811063                       # Number of loads committed
system.cpu5.commit.membars                      53607                       # Number of memory barriers committed
system.cpu5.commit.branches                  22280417                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                104532170                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2445767                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        98089847     81.05%     81.05% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.38%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.43% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       15811063     13.06%     94.50% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6659279      5.50%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        121030797                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1407450                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   198340018                       # The number of ROB reads
system.cpu5.rob.rob_writes                  261823741                       # The number of ROB writes
system.cpu5.timesIdled                         187233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                        3545926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    54020362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  111257843                       # Number of Instructions Simulated
system.cpu5.committedOps                    121030797                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.674285                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.674285                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.483053                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.483053                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               143894685                       # number of integer regfile reads
system.cpu5.int_regfile_writes               76151912                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                424221104                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               100012537                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23324153                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12889                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            16678                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           66.982094                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           20963072                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            16792                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          1248.396379                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      63780004000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    66.982094                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.523298                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.523298                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         42021405                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        42021405                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14315589                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14315589                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6636704                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6636704                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         4833                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         4833                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         3868                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         3868                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     20952293                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20952293                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     20952293                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20952293                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        22177                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        22177                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        15070                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        15070                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          782                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          782                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         1294                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1294                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        37247                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         37247                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        37247                       # number of overall misses
system.cpu5.dcache.overall_misses::total        37247                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    878847000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    878847000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    589162997                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    589162997                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     21158000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     21158000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     21361000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     21361000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      3519000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      3519000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   1468009997                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1468009997                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   1468009997                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1468009997                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14337766                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14337766                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6651774                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6651774                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5162                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5162                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     20989540                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20989540                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     20989540                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20989540                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.001547                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001547                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.002266                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002266                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.139270                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.139270                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.250678                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.250678                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.001775                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.001775                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.001775                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.001775                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 39628.759526                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 39628.759526                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 39095.089383                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 39095.089383                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 27056.265985                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 27056.265985                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 16507.727975                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 16507.727975                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 39412.838537                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 39412.838537                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 39412.838537                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 39412.838537                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         6918                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              706                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     9.798867                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         8466                       # number of writebacks
system.cpu5.dcache.writebacks::total             8466                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         7903                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         7903                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         8321                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         8321                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data          418                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          418                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        16224                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        16224                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        16224                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        16224                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        14274                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        14274                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         6749                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         6749                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          364                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          364                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         1294                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1294                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        21023                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        21023                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        21023                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        21023                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    577562000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    577562000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    265034151                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    265034151                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      7313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      7313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     18974992                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     18974992                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      3317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      3317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    842596151                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    842596151                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    842596151                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    842596151                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.001015                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001015                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.064826                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.064826                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.250678                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.250678                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.001002                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001002                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.001002                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001002                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 40462.519266                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 40462.519266                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 39270.136465                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 39270.136465                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 20090.659341                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20090.659341                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 14663.826893                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 14663.826893                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 40079.729392                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 40079.729392                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 40079.729392                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 40079.729392                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           218339                       # number of replacements
system.cpu5.icache.tags.tagsinuse           74.390996                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12197436                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           218467                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            55.831938                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      54282440000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    74.390996                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.581180                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.581180                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         25119541                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        25119541                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12197436                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12197436                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12197436                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12197436                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12197436                       # number of overall hits
system.cpu5.icache.overall_hits::total       12197436                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       253099                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       253099                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       253099                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        253099                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       253099                       # number of overall misses
system.cpu5.icache.overall_misses::total       253099                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst  11059613000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total  11059613000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst  11059613000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total  11059613000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst  11059613000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total  11059613000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12450535                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12450535                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12450535                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12450535                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12450535                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12450535                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.020328                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.020328                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.020328                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.020328                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.020328                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.020328                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 43696.786633                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 43696.786633                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 43696.786633                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 43696.786633                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 43696.786633                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 43696.786633                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    12.100000                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       218339                       # number of writebacks
system.cpu5.icache.writebacks::total           218339                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst        34628                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total        34628                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst        34628                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total        34628                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst        34628                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total        34628                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       218471                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       218471                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       218471                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       218471                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       218471                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       218471                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   9787859000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   9787859000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   9787859000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   9787859000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   9787859000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   9787859000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.017547                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.017547                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.017547                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.017547                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.017547                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.017547                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 44801.639577                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 44801.639577                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 44801.639577                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 44801.639577                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 44801.639577                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 44801.639577                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               25480582                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         18945462                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           420558                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            13632688                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12536234                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.957169                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2117148                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             41100                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         539716                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            537139                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            2577                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3016                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        75019158                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          17924973                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     125970356                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   25480582                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15190521                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     53044490                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 939573                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles         5287                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                 12391721                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               138417                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          71444617                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.913372                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.287943                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                19787481     27.70%     27.70% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3256249      4.56%     32.25% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                11758770     16.46%     48.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                36642117     51.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            71444617                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.339654                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.679176                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                17745601                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4499529                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 46750460                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2008248                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                440779                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4408934                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                29263                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             132659794                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                68726                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                440779                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                18956315                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 972636                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1621642                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 47534531                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1918714                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             131719566                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                897112                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                180760                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1094                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          191170634                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            610652849                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       162899494                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            174184599                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                16986034                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             59648                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         54319                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3694007                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            16728704                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6884074                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           872335                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1126692                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 130053562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             108404                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                124064067                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           834149                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        9115569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     29106902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           698                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     71444617                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.736507                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.930301                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            9822135     13.75%     13.75% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13342576     18.68%     32.42% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           34118227     47.75%     80.18% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14161679     19.82%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       71444617                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               27425439     79.92%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     7      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     79.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4747251     13.83%     93.75% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2143521      6.25%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            100288938     80.84%     80.84% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              478644      0.39%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.22% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16517686     13.31%     94.54% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6773393      5.46%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             124064067                       # Type of FU issued
system.cpu6.iq.rate                          1.653765                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   34316218                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.276601                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         354723116                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        139278878                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    123647711                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             158380285                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1758460                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       929151                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1348                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       239357                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        22658                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         2137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                440779                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 928557                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                35580                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          130162095                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           114148                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             16728704                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6884074                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             54133                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  4144                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                11994                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1348                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        180683                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       234046                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              414729                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            123802642                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16468839                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           261423                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          129                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23218820                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                22661935                       # Number of branches executed
system.cpu6.iew.exec_stores                   6749981                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.650280                       # Inst execution rate
system.cpu6.iew.wb_sent                     123711649                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    123647711                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 85082999                       # num instructions producing a value
system.cpu6.iew.wb_consumers                180540088                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.648215                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.471269                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        9115765                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         107706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           391551                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     70110000                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.726521                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.882861                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     13102063     18.69%     18.69% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     34646281     49.42%     68.10% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8371046     11.94%     80.04% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3136905      4.47%     84.52% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5019727      7.16%     91.68% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       438310      0.63%     92.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1204665      1.72%     94.02% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2779163      3.96%     97.99% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1411840      2.01%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     70110000                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           111300262                       # Number of instructions committed
system.cpu6.commit.committedOps             121046397                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22444270                       # Number of memory references committed
system.cpu6.commit.loads                     15799553                       # Number of loads committed
system.cpu6.commit.membars                      54065                       # Number of memory barriers committed
system.cpu6.commit.branches                  22309210                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                104486651                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2431268                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        98131099     81.07%     81.07% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.38%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       15799553     13.05%     94.51% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6644717      5.49%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        121046397                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1411840                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   198235393                       # The number of ROB reads
system.cpu6.rob.rob_writes                  261660743                       # The number of ROB writes
system.cpu6.timesIdled                         189071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                        3574541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    54020644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  111300262                       # Number of Instructions Simulated
system.cpu6.committedOps                    121046397                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.674025                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.674025                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.483625                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.483625                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               143850216                       # number of integer regfile reads
system.cpu6.int_regfile_writes               76031999                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                424056375                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               100299517                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23292212                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 13685                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            17956                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           64.719286                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           20941574                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            18062                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          1159.427195                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      63261492000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    64.719286                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.505619                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.505619                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         41994003                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        41994003                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14312082                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14312082                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6618847                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6618847                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5119                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5119                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         3394                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         3394                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     20930929                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20930929                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     20930929                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20930929                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        25102                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        25102                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        18236                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        18236                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          653                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          653                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1837                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1837                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        43338                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         43338                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        43338                       # number of overall misses
system.cpu6.dcache.overall_misses::total        43338                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    996997000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    996997000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    709497577                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    709497577                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     14459000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     14459000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     31220000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     31220000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data      3212000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      3212000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   1706494577                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1706494577                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   1706494577                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1706494577                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14337184                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14337184                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6637083                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6637083                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5231                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5231                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     20974267                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20974267                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     20974267                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20974267                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.001751                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.001751                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.002748                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.002748                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.113132                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.113132                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.351176                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.351176                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.002066                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.002066                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.002066                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.002066                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 39717.831249                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 39717.831249                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 38906.425587                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 38906.425587                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 22142.419602                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 22142.419602                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 16995.100708                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 16995.100708                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 39376.403549                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 39376.403549                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 39376.403549                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 39376.403549                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         8226                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              875                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     9.401143                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         7840                       # number of writebacks
system.cpu6.dcache.writebacks::total             7840                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         8669                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         8669                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        10420                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        10420                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          270                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          270                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data        19089                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        19089                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data        19089                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        19089                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        16433                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        16433                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         7816                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         7816                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          383                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          383                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1837                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1837                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        24249                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        24249                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        24249                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        24249                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    643142002                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    643142002                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    292930745                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    292930745                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      7712000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      7712000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     27725992                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     27725992                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data      3032000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      3032000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    936072747                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    936072747                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    936072747                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    936072747                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.001178                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001178                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.066355                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.066355                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.351176                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.351176                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.001156                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001156                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.001156                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001156                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 39137.224000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 39137.224000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 37478.345061                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 37478.345061                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 20135.770235                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20135.770235                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 15093.082199                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 15093.082199                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 38602.529878                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 38602.529878                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 38602.529878                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 38602.529878                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           219374                       # number of replacements
system.cpu6.icache.tags.tagsinuse           74.395257                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12138202                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           219502                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            55.298822                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      54288634000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    74.395257                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.581213                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.581213                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         25002948                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        25002948                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12138202                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12138202                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12138202                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12138202                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12138202                       # number of overall hits
system.cpu6.icache.overall_hits::total       12138202                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       253519                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       253519                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       253519                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        253519                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       253519                       # number of overall misses
system.cpu6.icache.overall_misses::total       253519                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst  11116866998                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total  11116866998                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst  11116866998                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total  11116866998                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst  11116866998                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total  11116866998                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12391721                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12391721                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12391721                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12391721                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12391721                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12391721                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.020459                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.020459                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.020459                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.020459                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.020459                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.020459                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 43850.232125                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 43850.232125                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 43850.232125                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 43850.232125                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 43850.232125                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 43850.232125                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     7.888889                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       219374                       # number of writebacks
system.cpu6.icache.writebacks::total           219374                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst        34013                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        34013                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst        34013                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        34013                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst        34013                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        34013                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       219506                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       219506                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       219506                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       219506                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       219506                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       219506                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   9859622998                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   9859622998                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   9859622998                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   9859622998                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   9859622998                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   9859622998                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.017714                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.017714                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.017714                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.017714                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.017714                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.017714                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 44917.327991                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 44917.327991                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 44917.327991                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 44917.327991                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 44917.327991                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 44917.327991                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31466136                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26507572                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           335019                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16534776                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15707316                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.995638                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1633225                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             26229                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         472562                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            470536                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            2026                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2131                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        75018884                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          13364189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     141003550                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31466136                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17811077                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58791206                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 851443                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.TlbCycles                       261                       # Number of cycles fetch has spent waiting for tlb
system.cpu7.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles        16566                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                  9554904                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                87954                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          72598055                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.047383                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.209427                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                16200055     22.31%     22.31% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2856486      3.93%     26.25% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14845009     20.45%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38696505     53.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            72598055                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.419443                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.879574                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                13642206                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              7081286                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48115761                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3352742                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                406060                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3148193                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                19904                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             142077353                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                46765                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                406060                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                15545097                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1098503                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2753571                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49556751                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3238073                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             141045672                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1577244                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                119860                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   934                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          224912221                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            652276467                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       167675589                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            205424070                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                19488150                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             98222                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         94647                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6557252                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18089841                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4844715                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           710896                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          742816                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 139489967                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             188630                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                132605220                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1017507                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10132161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     33299402                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           658                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     72598055                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.826567                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.915284                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            9391912     12.94%     12.94% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9620882     13.25%     26.19% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37771445     52.03%     78.22% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15813816     21.78%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       72598055                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38558626     88.61%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    11      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.61% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3430268      7.88%     96.49% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1527096      3.51%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            109560974     82.62%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319219      0.24%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.87% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17948808     13.54%     96.40% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4772615      3.60%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             132605220                       # Type of FU issued
system.cpu7.iq.rate                          1.767625                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43516001                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.328162                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         382342002                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        149811689                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    132269734                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             176121221                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1162141                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1140776                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          933                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       143871                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        16192                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         1444                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                406060                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1070103                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                22889                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          139678823                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            78186                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18089841                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4844715                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             94492                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  2629                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                 7182                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           933                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        118787                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       211975                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              330762                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            132432767                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17916456                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           172452                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          226                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22674674                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27465831                       # Number of branches executed
system.cpu7.iew.exec_stores                   4758218                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.765326                       # Inst execution rate
system.cpu7.iew.wb_sent                     132370155                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    132269734                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 92792522                       # num instructions producing a value
system.cpu7.iew.wb_consumers                191573038                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.763153                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.484372                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10132443                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         187972                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           315358                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     71144041                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.820904                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.989240                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     11745253     16.51%     16.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     38141327     53.61%     70.12% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5843963      8.21%     78.33% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2195158      3.09%     81.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6275661      8.82%     90.24% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       411276      0.58%     90.82% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       808035      1.14%     91.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4662469      6.55%     98.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1060899      1.49%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     71144041                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           122671147                       # Number of instructions committed
system.cpu7.commit.committedOps             129546436                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21649909                       # Number of memory references committed
system.cpu7.commit.loads                     16949065                       # Number of loads committed
system.cpu7.commit.membars                      93913                       # Number of memory barriers committed
system.cpu7.commit.branches                  27065170                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                106515874                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1723121                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       107582533     83.05%     83.05% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.24%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16949065     13.08%     96.37% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4700844      3.63%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        129546436                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1060899                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   208593252                       # The number of ROB reads
system.cpu7.rob.rob_writes                  280813042                       # The number of ROB writes
system.cpu7.timesIdled                         126219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                        2420829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    54020918                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  122671147                       # Number of Instructions Simulated
system.cpu7.committedOps                    129546436                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.611545                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.611545                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.635204                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.635204                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               151195427                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70565894                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                453170271                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               137751254                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23131342                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                 10702                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            12414                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           61.360518                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21175220                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            12518                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          1691.581722                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      72230831000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    61.360518                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.479379                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.479379                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         42432484                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        42432484                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16485577                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16485577                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4682589                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4682589                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3470                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3470                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2389                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2389                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21168166                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21168166                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21168166                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21168166                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        18233                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18233                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        12740                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        12740                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          883                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1320                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1320                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        30973                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         30973                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        30973                       # number of overall misses
system.cpu7.dcache.overall_misses::total        30973                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    678216000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    678216000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    506607346                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    506607346                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     18169000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     18169000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     21610000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     21610000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      4326000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      4326000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   1184823346                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1184823346                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   1184823346                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1184823346                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16503810                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16503810                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4695329                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4695329                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         4353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         4353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3709                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3709                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21199139                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21199139                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21199139                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21199139                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.001105                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.001105                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.002713                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.002713                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.202849                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.202849                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.355891                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.355891                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.001461                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.001461                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.001461                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.001461                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 37197.169967                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 37197.169967                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 39765.097802                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 39765.097802                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 20576.443941                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 20576.443941                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 16371.212121                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 16371.212121                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 38253.425435                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 38253.425435                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 38253.425435                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 38253.425435                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         6994                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              663                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    10.549020                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         6334                       # number of writebacks
system.cpu7.dcache.writebacks::total             6334                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         5638                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5638                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         7209                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         7209                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          358                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          358                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data        12847                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12847                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data        12847                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12847                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        12595                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        12595                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         5531                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         5531                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          525                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          525                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         1320                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1320                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        18126                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        18126                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        18126                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        18126                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    458006000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    458006000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data    213217153                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    213217153                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data     10619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     10619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     19207991                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     19207991                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      4088000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      4088000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    671223153                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    671223153                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    671223153                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    671223153                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000763                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000763                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.001178                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001178                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.120606                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.120606                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.355891                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.355891                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000855                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000855                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000855                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000855                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 36364.112743                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 36364.112743                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 38549.476225                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 38549.476225                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 20226.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20226.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 14551.508333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 14551.508333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 37030.958457                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 37030.958457                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 37030.958457                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 37030.958457                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           146814                       # number of replacements
system.cpu7.icache.tags.tagsinuse           74.378863                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9385198                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           146942                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            63.870085                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      54306708000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    74.378863                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.581085                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.581085                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         19256751                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        19256751                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9385198                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9385198                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9385198                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9385198                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9385198                       # number of overall hits
system.cpu7.icache.overall_hits::total        9385198                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       169706                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       169706                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       169706                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        169706                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       169706                       # number of overall misses
system.cpu7.icache.overall_misses::total       169706                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   7473615998                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   7473615998                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   7473615998                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   7473615998                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   7473615998                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   7473615998                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9554904                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9554904                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9554904                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9554904                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9554904                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9554904                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.017761                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.017761                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.017761                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.017761                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.017761                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.017761                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 44038.607934                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 44038.607934                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 44038.607934                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 44038.607934                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 44038.607934                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 44038.607934                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       146814                       # number of writebacks
system.cpu7.icache.writebacks::total           146814                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst        22763                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total        22763                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst        22763                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total        22763                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst        22763                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total        22763                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       146943                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       146943                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       146943                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       146943                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       146943                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       146943                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   6627851998                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   6627851998                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   6627851998                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   6627851998                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   6627851998                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   6627851998                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.015379                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015379                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.015379                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015379                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.015379                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015379                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 45104.918220                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 45104.918220                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 45104.918220                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 45104.918220                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 45104.918220                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 45104.918220                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       6122155                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2231358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      2229679                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 129039802000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2795056                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           59                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66257                       # Transaction distribution
system.membus.trans_dist::WritebackClean      2633889                       # Transaction distribution
system.membus.trans_dist::CleanEvict           113396                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7285                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11073                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           14973                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          832                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          832                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53725                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53725                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2634934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        160181                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.physmem.port      3511216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.physmem.port       205713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.physmem.port       660994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.physmem.port        52422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.physmem.port       662534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.physmem.port        52915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.physmem.port       655822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.physmem.port        58198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.physmem.port       658813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.physmem.port        60078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.physmem.port       655276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.physmem.port        56075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.physmem.port       658382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.physmem.port        62446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.physmem.port       440699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.physmem.port        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8496410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.physmem.port    149809152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.physmem.port      5375360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.physmem.port     28199488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.physmem.port      1336256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.physmem.port     28265280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.physmem.port      1360448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.physmem.port     27979008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.physmem.port      1672256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.physmem.port     28106432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.physmem.port      1546752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.physmem.port     27955520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.physmem.port      1610368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.physmem.port     28088064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.physmem.port      1653824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.physmem.port     18800384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.physmem.port      1200384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               352958976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            49807                       # Total snoops (count)
system.membus.snoopTraffic                    2229376                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3201668                       # Request fanout histogram
system.membus.snoop_fanout::mean             1.173231                       # Request fanout histogram
system.membus.snoop_fanout::stdev            1.793874                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1661494     51.89%     51.89% # Request fanout histogram
system.membus.snoop_fanout::1                  604616     18.88%     70.78% # Request fanout histogram
system.membus.snoop_fanout::2                  417589     13.04%     83.82% # Request fanout histogram
system.membus.snoop_fanout::3                  233532      7.29%     91.12% # Request fanout histogram
system.membus.snoop_fanout::4                   91783      2.87%     93.98% # Request fanout histogram
system.membus.snoop_fanout::5                   71758      2.24%     96.22% # Request fanout histogram
system.membus.snoop_fanout::6                   54897      1.71%     97.94% # Request fanout histogram
system.membus.snoop_fanout::7                   38433      1.20%     99.14% # Request fanout histogram
system.membus.snoop_fanout::8                    6093      0.19%     99.33% # Request fanout histogram
system.membus.snoop_fanout::9                    4926      0.15%     99.48% # Request fanout histogram
system.membus.snoop_fanout::10                   3859      0.12%     99.60% # Request fanout histogram
system.membus.snoop_fanout::11                   3348      0.10%     99.71% # Request fanout histogram
system.membus.snoop_fanout::12                   2930      0.09%     99.80% # Request fanout histogram
system.membus.snoop_fanout::13                   2911      0.09%     99.89% # Request fanout histogram
system.membus.snoop_fanout::14                   2412      0.08%     99.97% # Request fanout histogram
system.membus.snoop_fanout::15                   1087      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total             3201668                       # Request fanout histogram
system.membus.reqLayer0.occupancy         17087464844                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5852240000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy          348024842                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1101885000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer6.occupancy          102309156                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1104445000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer10.occupancy         102111913                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy        1093250000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy         102965745                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy        1098250000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer18.occupancy         116947502                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy        1092355000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer22.occupancy         105447923                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer25.occupancy        1097530000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer26.occupancy         120044625                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer29.occupancy         734715000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy          92110430                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
