// Seed: 3240666448
module module_0;
  logic id_1 = -1;
  tri1  id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout tri id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  and primCall (id_1, id_3, id_4, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(id_8 == -1 * id_9 or posedge id_4) begin : LABEL_0
    return -1;
  end
endmodule
