\!(Delay(2500)) tmi 0
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 2
\!(Delay(2500)) tmi 3
\!(Delay(2500)) tmi 4
\!(Delay(2500)) tmi 5
\!(Delay(2500)) tmi 6
\!(Delay(2500)) tmi 7
\!(Delay(2500)) tmi 8
\!(Delay(2500)) reg write 3 4 34 2 0101
\!(Delay(2500)) ms format decor
\!(Delay(2500)) reg write 6 8 128 8 0101000013880000
\!(Delay(2500)) reg write 6 8 136 8 0300000000000000
\!(Delay(2500)) reg write 6 8 144 8 0300000003E80000
\!(Delay(2500)) reg write 6 8 152 8 0000000000000000
\!(Delay(2500)) reg write 6 8 160 8 0201000003E80000
\!(Delay(2500)) reg write 6 8 168 8 72C7000000000000
\!(Delay(2500)) reg write 6 8 176 8 08000000C350000F
\!(Delay(2500)) reg write 6 8 184 8 0000000000000000
\!(Delay(2500)) reg write 6 8 192 8 0201000003E80000
\!(Delay(2500)) reg write 6 8 200 8 72C7000000000000
\!(Delay(2500)) reg write 6 8 208 8 08000000C350000F
\!(Delay(2500)) reg write 6 8 216 8 0000000000000000
\!(Delay(2500)) reg write 6 8 224 8 0201000003E80000
\!(Delay(2500)) reg write 6 8 232 8 72C7000000000000
\!(Delay(2500)) reg write 6 8 240 8 0201000003E80063
\!(Delay(2500)) reg write 6 8 248 8 72C1000000000000
\!(Delay(2500)) reg write 6 8 2176 8 0101000013880000
\!(Delay(2500)) reg write 6 8 2184 8 0300000000000000
\!(Delay(2500)) reg write 6 8 2192 8 0201000003E80000
\!(Delay(2500)) reg write 6 8 2200 8 72C7000000000000
\!(Delay(2500)) reg write 6 8 2208 8 0300000003E80000
\!(Delay(2500)) reg write 6 8 2216 8 0000000000000000
\!(Delay(2500)) reg write 6 8 2224 8 0201000003E80000
\!(Delay(2500)) reg write 6 8 2232 8 72C7000000000000
\!(Delay(2500)) reg write 6 8 2240 8 0201000001F40000
\!(Delay(2500)) reg write 6 8 2248 8 62CA320000000000
\!(Delay(2500)) reg write 6 8 2256 8 0201000003E80004
\!(Delay(2500)) reg write 6 8 2264 8 72C7000000000000
\!(Delay(2500)) reg write 6 8 2272 8 0201000001F40000
\!(Delay(2500)) reg write 6 8 2280 8 62C8C0F930600000
\!(Delay(2500)) reg write 6 8 2288 8 0201000003E80004
\!(Delay(2500)) reg write 6 8 2296 8 72C7000000000000
\!(Delay(2500)) tmi 0
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 2
\!(Delay(2500)) tmi 3
\!(Delay(2500)) tmi 4
\!(Delay(2500)) tmi 5
\!(Delay(2500)) tmi 6
\!(Delay(2500)) tmi 7
\!(Delay(2500)) tmi 8
\!(Delay(2500)) reg get 6 8 128 128
\!(Delay(2500)) reg get 6 8 256 128
\!(Delay(2500)) reg get 6 8 384 128
\!(Delay(2500)) reg get 6 8 2176 128
\!(Delay(2500)) reg get 6 8 2304 128
\!(Delay(2500)) reg get 6 8 2432 128
\!(Delay(2500)) reg write 6 2 3 1 01
\!(Delay(2500)) reg write 6 2 4 1 01
\!(Delay(2500)) tmi 0
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 2
\!(Delay(2500)) tmi 3
\!(Delay(2500)) tmi 4
\!(Delay(2500)) tmi 5
\!(Delay(2500)) tmi 6
\!(Delay(2500)) tmi 7
\!(Delay(2500)) tmi 8
\!(Delay(2500)) ms set pointer flight_task_decor1 0
\!(Delay(2500)) ms get frames flight_task_decor1 4
\!(Delay(7500)) 
\!(Delay(2500)) ms set pointer flight_task_decor2 0
\!(Delay(2500)) ms get frames flight_task_decor2 4
\!(Delay(7500)) 
\!(Delay(2500)) reg write 6 4 28 1 02
\!(Delay(2500)) ms get frames decor 100
\!(Delay(247500)) 
\!(Delay(2500)) tmi 0
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 2
\!(Delay(2500)) tmi 3
\!(Delay(2500)) tmi 4
\!(Delay(2500)) tmi 5
\!(Delay(2500)) tmi 6
\!(Delay(2500)) tmi 7
\!(Delay(2500)) tmi 8
