Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Module_behav xil_defaultlib.Top_Module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Vivado Projects/vending_machine/vending_machine.srcs/sources_1/new/driver_7segment.v:53]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Vivado Projects/vending_machine/vending_machine.srcs/sources_1/new/driver_7segment.v:54]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Vivado Projects/vending_machine/vending_machine.srcs/sources_1/new/driver_7segment.v:55]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Vivado Projects/vending_machine/vending_machine.srcs/sources_1/new/driver_7segment.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
