Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/PC/Desktop/Predmeti/II godina/AR2/ranije/registar4b/tb_ShiftRegister_isim_beh.exe -prj C:/Users/PC/Desktop/Predmeti/II godina/AR2/ranije/registar4b/tb_ShiftRegister_beh.prj work.tb_ShiftRegister 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/ranije/registar4b/clock_divider.vhd" into library work
Parsing VHDL file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/ranije/registar4b/registar.vhd" into library work
Parsing VHDL file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/ranije/registar4b/registar_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity ShiftRegister [shiftregister_default]
Compiling architecture behavioral of entity tb_shiftregister
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/PC/Desktop/Predmeti/II godina/AR2/ranije/registar4b/tb_ShiftRegister_isim_beh.exe
Fuse Memory Usage: 38400 KB
Fuse CPU Usage: 436 ms
