I 000051 55 1574          1532058535071 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1532058535072 2018.07.19 23:48:55)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 09095e0f535f581f0c0c4a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1532024825797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000056 55 2872          1532058535295 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1532058535296 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e4e4b3b7b3b2b5f1bbb6f0beb7e2e5e2b7e3e1e1b2)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 6698          1532058535166 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1532058535167 2018.07.19 23:48:55)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 67673266603136716c35773c336164606760626164)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 73(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 85(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 93(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 70(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 70(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 104(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1684          1532058535341 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1532058535342 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1312101510454206461d0749401510141314161645)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000051 55 1908          1532058535122 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1532058535123 2018.07.19 23:48:55)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 38396c3d356f6b2e30692b636d3e3d3f3a3d6e3e3e)
	(_ent
		(_time 1532029805207)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2850          1532058535249 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1532058535250 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code b5b4e1e1b5e2e6a3b8e7a6eee0b3b0b2b7b0e3b3b3)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000051 55 1626          1532058535027 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1532058535028 2018.07.19 23:48:55)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code dbda8d88808cdacdd98bc38088dd8ddd8edd8ddcde)
	(_ent
		(_time 1532058170988)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000056 55 2360          1532058535206 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1532058535207 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 9697c39899c1978090918ecdc590c090c390c09193)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1532058535300 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f4f5a6a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1532058535346 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2323272725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 81 (register_file_tb))
	(_version vd0)
	(_time 1532058535255 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c5c49790c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1532058535211 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 9697c49995c0c181929784ccc290c39095909e93c0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1533092330134 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1533092330135 2018.07.31 22:58:50)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 00520607095701160250185b530656065506560705)
	(_ent
		(_time 1532058170988)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1574          1533092332539 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1533092332540 2018.07.31 22:58:52)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 66353266333037706363253d326067603561636067)
	(_ent
		(_time 1532024825797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1533092332652 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1533092332653 2018.07.31 22:58:52)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e3b1b4b0e5b4b0f5ebb2f0b8b6e5e6e4e1e6b5e5e5)
	(_ent
		(_time 1532029805207)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1533092332733 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1533092332734 2018.07.31 22:58:52)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 31626435306760273a63216a653732363136343732)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 73(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 85(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 93(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 70(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 70(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 104(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1579          1533092332816 behavioral
(_unit VHDL (alu 0 25(behavioral 0 38))
	(_version vd0)
	(_time 1533092332817 2018.07.31 22:58:52)
	(_source (\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 7f2c287e7a292e697b713c242b797e792c787a797e)
	(_ent
		(_time 1533092332812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 29(_ent(_in))))
		(_port (_int FLAG_CARRY -1 0 30(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 31(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 32(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 42(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 42(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 48(_prcs (_simple)(_trgt(8)(7))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 83(_prcs (_simple)(_trgt(3)(4)(5)(6))(_sens(8)(2)(7))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1913          1533092333017 behavioral
(_unit VHDL (register_file 0 25(behavioral 0 37))
	(_version vd0)
	(_time 1533092333018 2018.07.31 22:58:53)
	(_source (\./../compile/register_file.vhd\))
	(_parameters tan)
	(_code 4b1a49491c1c185d401f58101e4d4e4c494e1d4d4d)
	(_ent
		(_time 1533092333013)
	)
	(_object
		(_port (_int i_rw -1 0 27(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 0 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 1 0 29(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 30(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 2 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 31(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 3 0 31(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 33(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 41(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_trgt(7))(_sens(0)(4)(1))(_dssslsensitivity 2)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_trgt(5))(_sens(2)(7))(_mon))))
			(line__63(_arch 2 0 63(_assignment (_trgt(6))(_sens(3)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2360          1533092333118 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1533092333119 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code a8f9abfea9ffa9beaeafb0f3fbaefeaefdaefeafad)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_rw)(i_rw))
				((i_address)(i_address))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1533092333131 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code b8e9bcecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_rw)(i_rw))
					((i_address)(i_address))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3045          1533092333207 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1533092333208 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 06570500055155100b54155d530003010403500000)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 81 (register_file_tb))
	(_version vd0)
	(_time 1533092333214 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 16471311154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3093          1533092333272 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1533092333273 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 45154547131314501a17511f164344431642404013)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_ZERO)(FLAG_ZERO))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 644 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1533092333279 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 54055157550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
				(_port
					((A)(A))
					((B)(B))
					((OPCODE)(OPCODE))
					((FLAG_CARRY)(FLAG_CARRY))
					((FLAG_NEGATIVE)(FLAG_NEGATIVE))
					((FLAG_OVERFLOW)(FLAG_OVERFLOW))
					((FLAG_ZERO)(FLAG_ZERO))
					((Y)(Y))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1533092333334 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1533092333335 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 83d3818c80d5d296d68d97d9d085808483848686d5)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1533092333340 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 93c2969c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 91 (register_file_tb))
	(_version vd0)
	(_time 1536188182482 2018.09.05 18:56:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e8eaedbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188192267 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188192268 2018.09.05 18:56:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 1e1e14194e494d0812110d454b181b191c1b481818)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 91 (register_file_tb))
	(_version vd0)
	(_time 1536188192296 2018.09.05 18:56:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3d3d31386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188483389 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188483390 2018.09.05 19:01:23)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 53015850550400455f5c4008065556545156055555)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 91 (register_file_tb))
	(_version vd0)
	(_time 1536188483395 2018.09.05 19:01:23)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 53015e5055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188513107 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188513108 2018.09.05 19:01:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 696b3f69653e3a7f653f7a323c6f6c6e6b6c3f6f6f)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1536188513113 2018.09.05 19:01:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 696b3969653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188658260 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188658261 2018.09.05 19:04:18)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e60686e3e393d78623d7d353b686b696c6b386868)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188658267 2018.09.05 19:04:18)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e606e6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188677814 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188677815 2018.09.05 19:04:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c99bcb9cc59e9adfc59ada929ccfcccecbcc9fcfcf)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188677821 2018.09.05 19:04:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code d88adc8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188757456 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188757457 2018.09.05 19:05:57)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f1f7f4a1f5a6a2e7fda2e2aaa4f7f4f6f3f4a7f7f7)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188757463 2018.09.05 19:05:57)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f1f7f2a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3057          1536188782881 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188782882 2018.09.05 19:06:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3f3f6f3a6c686c29336c2c646a393a383d3a693939)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188782889 2018.09.05 19:06:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3f3f693a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188792926 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188792927 2018.09.05 19:06:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7e287e7f2e292d68722d6d252b787b797c7b287878)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188792934 2018.09.05 19:06:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7e28787f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536189053435 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536189053436 2018.09.05 19:10:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 121c4315154541041d140149471417151017441414)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 100 (register_file_tb))
	(_version vd0)
	(_time 1536189053443 2018.09.05 19:10:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 212f7625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536189405310 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536189405311 2018.09.05 19:16:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 95c4c69a95c2c6839a9386cec09390929790c39393)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 100 (register_file_tb))
	(_version vd0)
	(_time 1536189405316 2018.09.05 19:16:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a4f5f1f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3203          1536189696824 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536189696825 2018.09.05 19:21:36)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 50510653550703465f53430b055655575255065656)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int DEBUG 12 0 33(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(7))(_mon)(_read(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 103 (register_file_tb))
	(_version vd0)
	(_time 1536189696832 2018.09.05 19:21:36)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 50510053550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536190059975 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536190059976 2018.09.05 19:27:39)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e4b5e1b7e5b3b7f2ebe2f7bfb1e2e1e3e6e1b2e2e2)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 100 (register_file_tb))
	(_version vd0)
	(_time 1536190059982 2018.09.05 19:27:39)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e4b5e7b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3200          1536190841815 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536190841816 2018.09.05 19:40:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f8aaffa8f5afabeef7f9eba3adfefdfffafdaefefe)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_sig (_int w_loopback -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(7))(_mon))))
			(line__101(_arch 1 0 101(_assignment (_trgt(3))(_sens(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 105 (register_file_tb))
	(_version vd0)
	(_time 1536191208203 2018.09.05 19:46:48)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 1f1f4f184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3200          1536191219429 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536191219430 2018.09.05 19:46:59)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 02540904055551140d031159570407050007540404)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_sig (_int w_loopback -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(7))(_mon))))
			(line__101(_arch 1 0 101(_assignment (_trgt(3))(_sens(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1536194137065 2018.09.05 20:35:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0a0f5b0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3055          1536194142257 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194142258 2018.09.05 20:35:42)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4e4d4e4c1e191d5842405d151b484b494c4b184848)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536194142264 2018.09.05 20:35:42)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4e4d484c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1684          1536194680549 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194680550 2018.09.05 20:44:40)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f7f6fca6f0a1a6e2a2f9e3ada4f1f4f0f7f0f2f2a1)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536194680555 2018.09.05 20:44:40)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 07070a01055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1536194724072 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1536194724073 2018.09.05 20:45:24)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 020702050955031400521a59510454045704540507)
	(_ent
		(_time 1536194723995)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1574          1536194724180 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536194724181 2018.09.05 20:45:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70747271232621667575332b247671762377757671)
	(_ent
		(_time 1536194724150)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1536194724253 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536194724254 2018.09.05 20:45:24)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code aeabaff9fef9fdb8a6ffbdf5fba8aba9acabf8a8a8)
	(_ent
		(_time 1536194724251)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1536194724311 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1536194724312 2018.09.05 20:45:24)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code ede9edbfb9bbbcfbe7e8fdb6b9ebeeeaedeae8ebee)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 77(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 89(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 97(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 74(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 74(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 108(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1579          1536194724400 behavioral
(_unit VHDL (alu 0 25(behavioral 0 38))
	(_version vd0)
	(_time 1536194724401 2018.09.05 20:45:24)
	(_source (\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 4a4e4f48481c1b5c4e4409111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1536194724397)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 29(_ent(_in))))
		(_port (_int FLAG_CARRY -1 0 30(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 31(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 32(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 42(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 42(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 48(_prcs (_simple)(_trgt(8)(7))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 83(_prcs (_simple)(_trgt(3)(4)(5)(6))(_sens(8)(2)(7))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1913          1536194724533 behavioral
(_unit VHDL (register_file 0 25(behavioral 0 37))
	(_version vd0)
	(_time 1536194724534 2018.09.05 20:45:24)
	(_source (\./../compile/register_file.vhd\))
	(_parameters tan)
	(_code c7c2c192c59094d1cc93d49c92c1c2c0c5c291c1c1)
	(_ent
		(_time 1536194724529)
	)
	(_object
		(_port (_int i_rw -1 0 27(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 0 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 1 0 29(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 30(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 2 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 31(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 3 0 31(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 33(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 41(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_trgt(7))(_sens(0)(4)(1))(_dssslsensitivity 2)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_trgt(5))(_sens(7)(2))(_mon))))
			(line__63(_arch 2 0 63(_assignment (_trgt(6))(_sens(7)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2360          1536194724615 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194724616 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 252023202972243323223d7e762373237023732220)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_rw)(i_rw))
				((i_address)(i_address))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536194724625 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 25202421257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_rw)(i_rw))
					((i_address)(i_address))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3055          1536194724678 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194724679 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6461636465333772686a773f316261636661326262)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536194724683 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 64616564653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3093          1536194724723 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536194724724 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9296969dc3c4c387cdc086c8c1949394c1959797c4)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_ZERO)(FLAG_ZERO))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 644 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536194724728 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9297939d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
				(_port
					((A)(A))
					((B)(B))
					((OPCODE)(OPCODE))
					((FLAG_CARRY)(FLAG_CARRY))
					((FLAG_NEGATIVE)(FLAG_NEGATIVE))
					((FLAG_OVERFLOW)(FLAG_OVERFLOW))
					((FLAG_ZERO)(FLAG_ZERO))
					((Y)(Y))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1536194724770 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194724771 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c1c5c795c09790d494cfd59b92c7c2c6c1c6c4c497)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536194724775 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c1c4c094c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1536194777647 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1536194777648 2018.09.05 20:46:17)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 4c1d4b4f161b4d5a4e1c54171f4a1a4a194a1a4b49)
	(_ent
		(_time 1536194777645)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1574          1536194777691 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536194777692 2018.09.05 20:46:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7b2b7e7a7a2d2a6d7e7e38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1536194777689)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1536194777778 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536194777779 2018.09.05 20:46:17)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c998cf9cc59e9adfc198da929ccfcccecbcc9fcfcf)
	(_ent
		(_time 1536194777776)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1536194777836 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1536194777837 2018.09.05 20:46:17)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 08580e0f005e591e020d18535c0e0b0f080f0d0e0b)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 77(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 89(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 97(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 74(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 74(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 108(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2360          1536194777909 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194777910 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 560750545901574050514e0d055000500350005153)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536194777914 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 56075755550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1536194777952 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194777953 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7524727475222663797b662e207370727770237373)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536194777958 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 85d4848b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1536194777998 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536194777999 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a4f4a0f3f3f2f5b1fbf6b0fef7a2a5a2f7a3a1a1f2)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536194778004 2018.09.05 20:46:18)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b4e5b5e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1536194778044 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194778045 2018.09.05 20:46:18)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d383d580d08582c686ddc78980d5d0d4d3d4d6d685)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536194778048 2018.09.05 20:46:18)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d382d281d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1536278341352 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 18))
	(_version vd0)
	(_time 1536278341353 2018.09.06 19:59:01)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 030409040954021501531b58500555055605550406)
	(_ent
		(_time 1536194777644)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 19(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 19(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 21(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 21(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 23(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__35(_arch 1 0 35(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1640          1536278374540 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536278374541 2018.09.06 19:59:34)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code a7a8f5f1a9f0a6b1a6a0bffcf4a1f1a1f2a1f1a0a2)
	(_ent
		(_time 1536278374538)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 22(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 22(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 24(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(std(TEXTIO)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 2281          1536283917820 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536283917821 2018.09.06 21:31:57)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code 181d1b1e194f190e181a00434b1e4e1e4d1e4e1f1d)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 39(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 40(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 40(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 43(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__55(_arch 1 0 55(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 2281          1536283934474 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536283934475 2018.09.06 21:32:14)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code 28292a2d297f293e282830737b2e7e2e7d2e7e2f2d)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 2281          1536284157354 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536284157355 2018.09.06 21:35:57)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code c397c797c994c2d5c3c3db9890c595c596c595c4c6)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 2281          1536284201483 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536284201484 2018.09.06 21:36:41)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code 20202725297721362020387b732676267526762725)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1536284201535 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536284201536 2018.09.06 21:36:41)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5f5e5a5c5a090e495a5a1c040b595e590c585a595e)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1536284201602 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536284201603 2018.09.06 21:36:41)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9d9d9b92cccace8b95cc8ec6c89b989a9f98cb9b9b)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1536284201682 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1536284201683 2018.09.06 21:36:41)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code ecedebbebfbabdfae6e9fcb7b8eaefebecebe9eaef)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 77(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 89(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 97(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 74(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 74(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 108(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2360          1536284201788 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536284201789 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 59595f5b590e584f5f5e41020a5f0f5f0c5f0f5e5c)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536284201806 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 69696869653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1536284201846 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536284201847 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 88888f8685dfdb9e84869bd3dd8e8d8f8a8dde8e8e)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536284201859 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 9797969895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1536284201910 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536284201911 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d6d7d284838087c38984c28c85d0d7d085d1d3d380)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536284201915 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d6d6d784d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1536284201955 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536284201956 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f5f4f3a4f0a3a4e0a0fbe1afa6f3f6f2f5f2f0f0a3)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536284201960 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 05050703055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000054 55 395 1536364231067 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1536364231068 2018.09.07 19:50:31)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code bab5bceee2ededadb8bafce0e8bcecbcefbdbebdb8)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 8)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6812          1536364286608 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1536364286609 2018.09.07 19:51:26)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code a5a4a2f3a0f3f4b3afa4b5fef1a3a6a2a5a2a0a3a6)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 79(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 91(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 99(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 55(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 59(_arch(_uni))))
		(_sig (_int sram_rw -1 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 64(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 65(_arch(_uni))))
		(_sig (_int regf_rw -1 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 68(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 70(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 76(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 76(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 110(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(12)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
V 000051 55 2281          1536364368357 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536364368358 2018.09.07 19:52:48)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code fbaefbaaa0acfaedfbfbe3a0a8fdadfdaefdadfcfe)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
V 000051 55 1574          1536364368441 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536364368442 2018.09.07 19:52:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 590d5c5a030f084f5c5c1a020d5f585f0a5e5c5f58)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 1908          1536364368533 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536364368534 2018.09.07 19:52:48)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a7f2a1f0a5f0f4b1aff6b4fcf2a1a2a0a5a2f1a1a1)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6812          1536364368574 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1536364368575 2018.09.07 19:52:48)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code d682d185d08087c0dcd7c68d82d0d5d1d6d1d3d0d5)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 79(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 91(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 99(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 55(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 59(_arch(_uni))))
		(_sig (_int sram_rw -1 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 64(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 65(_arch(_uni))))
		(_sig (_int regf_rw -1 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 68(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 70(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 76(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 76(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 110(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(12)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
V 000056 55 2360          1536364368645 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536364368646 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 247122212973253222233c7f772272227122722321)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536364368659 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 24712520257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2860          1536364368737 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536364368738 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 72277573752521647e7c6129277477757077247474)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536364368742 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 82d7838c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2872          1536364368797 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536364368798 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b1e5b5e5e3e7e0a4eee3a5ebe2b7b0b7e2b6b4b4e7)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536364368804 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c194c094c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 1684          1536364368867 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536364368868 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ffabf9aea9a9aeeaaaf1eba5acf9fcf8fff8fafaa9)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536364368871 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ffaafeafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 6812          1536364991495 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1536364991496 2018.09.07 20:03:11)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 20252525207671362a2f307b742623272027252623)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 79(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 91(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 99(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 55(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 59(_arch(_uni))))
		(_sig (_int sram_rw -1 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 64(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 65(_arch(_uni))))
		(_sig (_int regf_rw -1 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 68(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 70(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 76(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 76(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 110(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(12)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
