#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a88580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a88710 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a7a2d0 .functor NOT 1, L_0x1ae1350, C4<0>, C4<0>, C4<0>;
L_0x1ae0580 .functor XOR 2, L_0x1ae10d0, L_0x1ae1170, C4<00>, C4<00>;
L_0x1ae0a10 .functor XOR 2, L_0x1ae0580, L_0x1ae1210, C4<00>, C4<00>;
v0x1ada5a0_0 .net *"_ivl_10", 1 0, L_0x1ae1210;  1 drivers
v0x1ada6a0_0 .net *"_ivl_12", 1 0, L_0x1ae0a10;  1 drivers
v0x1ada780_0 .net *"_ivl_2", 1 0, L_0x1ae1030;  1 drivers
v0x1ada840_0 .net *"_ivl_4", 1 0, L_0x1ae10d0;  1 drivers
v0x1ada920_0 .net *"_ivl_6", 1 0, L_0x1ae1170;  1 drivers
v0x1adaa50_0 .net *"_ivl_8", 1 0, L_0x1ae0580;  1 drivers
v0x1adab30_0 .net "a", 0 0, v0x1ad5e50_0;  1 drivers
v0x1adabd0_0 .net "b", 0 0, v0x1ad5ef0_0;  1 drivers
v0x1adac70_0 .net "c", 0 0, v0x1ad5f90_0;  1 drivers
v0x1adad10_0 .var "clk", 0 0;
v0x1adadb0_0 .net "d", 0 0, v0x1ad60d0_0;  1 drivers
v0x1adae50_0 .net "out_pos_dut", 0 0, L_0x1ae0ea0;  1 drivers
v0x1adaef0_0 .net "out_pos_ref", 0 0, L_0x1adc420;  1 drivers
v0x1adaf90_0 .net "out_sop_dut", 0 0, L_0x1adecf0;  1 drivers
v0x1adb030_0 .net "out_sop_ref", 0 0, L_0x1ab0600;  1 drivers
v0x1adb0d0_0 .var/2u "stats1", 223 0;
v0x1adb170_0 .var/2u "strobe", 0 0;
v0x1adb210_0 .net "tb_match", 0 0, L_0x1ae1350;  1 drivers
v0x1adb2e0_0 .net "tb_mismatch", 0 0, L_0x1a7a2d0;  1 drivers
v0x1adb380_0 .net "wavedrom_enable", 0 0, v0x1ad63a0_0;  1 drivers
v0x1adb450_0 .net "wavedrom_title", 511 0, v0x1ad6440_0;  1 drivers
L_0x1ae1030 .concat [ 1 1 0 0], L_0x1adc420, L_0x1ab0600;
L_0x1ae10d0 .concat [ 1 1 0 0], L_0x1adc420, L_0x1ab0600;
L_0x1ae1170 .concat [ 1 1 0 0], L_0x1ae0ea0, L_0x1adecf0;
L_0x1ae1210 .concat [ 1 1 0 0], L_0x1adc420, L_0x1ab0600;
L_0x1ae1350 .cmp/eeq 2, L_0x1ae1030, L_0x1ae0a10;
S_0x1a888a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a88710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a7a6b0 .functor AND 1, v0x1ad5f90_0, v0x1ad60d0_0, C4<1>, C4<1>;
L_0x1a7aa90 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1a7ae70 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b0f0 .functor AND 1, L_0x1a7aa90, L_0x1a7ae70, C4<1>, C4<1>;
L_0x1a93220 .functor AND 1, L_0x1a7b0f0, v0x1ad5f90_0, C4<1>, C4<1>;
L_0x1ab0600 .functor OR 1, L_0x1a7a6b0, L_0x1a93220, C4<0>, C4<0>;
L_0x1adb8a0 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1adb910 .functor OR 1, L_0x1adb8a0, v0x1ad60d0_0, C4<0>, C4<0>;
L_0x1adba20 .functor AND 1, v0x1ad5f90_0, L_0x1adb910, C4<1>, C4<1>;
L_0x1adbae0 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1adbbb0 .functor OR 1, L_0x1adbae0, v0x1ad5ef0_0, C4<0>, C4<0>;
L_0x1adbc20 .functor AND 1, L_0x1adba20, L_0x1adbbb0, C4<1>, C4<1>;
L_0x1adbda0 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1adbe10 .functor OR 1, L_0x1adbda0, v0x1ad60d0_0, C4<0>, C4<0>;
L_0x1adbd30 .functor AND 1, v0x1ad5f90_0, L_0x1adbe10, C4<1>, C4<1>;
L_0x1adbfa0 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1adc0a0 .functor OR 1, L_0x1adbfa0, v0x1ad60d0_0, C4<0>, C4<0>;
L_0x1adc160 .functor AND 1, L_0x1adbd30, L_0x1adc0a0, C4<1>, C4<1>;
L_0x1adc310 .functor XNOR 1, L_0x1adbc20, L_0x1adc160, C4<0>, C4<0>;
v0x1a79c00_0 .net *"_ivl_0", 0 0, L_0x1a7a6b0;  1 drivers
v0x1a7a000_0 .net *"_ivl_12", 0 0, L_0x1adb8a0;  1 drivers
v0x1a7a3e0_0 .net *"_ivl_14", 0 0, L_0x1adb910;  1 drivers
v0x1a7a7c0_0 .net *"_ivl_16", 0 0, L_0x1adba20;  1 drivers
v0x1a7aba0_0 .net *"_ivl_18", 0 0, L_0x1adbae0;  1 drivers
v0x1a7af80_0 .net *"_ivl_2", 0 0, L_0x1a7aa90;  1 drivers
v0x1a7b200_0 .net *"_ivl_20", 0 0, L_0x1adbbb0;  1 drivers
v0x1ad43c0_0 .net *"_ivl_24", 0 0, L_0x1adbda0;  1 drivers
v0x1ad44a0_0 .net *"_ivl_26", 0 0, L_0x1adbe10;  1 drivers
v0x1ad4580_0 .net *"_ivl_28", 0 0, L_0x1adbd30;  1 drivers
v0x1ad4660_0 .net *"_ivl_30", 0 0, L_0x1adbfa0;  1 drivers
v0x1ad4740_0 .net *"_ivl_32", 0 0, L_0x1adc0a0;  1 drivers
v0x1ad4820_0 .net *"_ivl_36", 0 0, L_0x1adc310;  1 drivers
L_0x7f81f0be1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ad48e0_0 .net *"_ivl_38", 0 0, L_0x7f81f0be1018;  1 drivers
v0x1ad49c0_0 .net *"_ivl_4", 0 0, L_0x1a7ae70;  1 drivers
v0x1ad4aa0_0 .net *"_ivl_6", 0 0, L_0x1a7b0f0;  1 drivers
v0x1ad4b80_0 .net *"_ivl_8", 0 0, L_0x1a93220;  1 drivers
v0x1ad4c60_0 .net "a", 0 0, v0x1ad5e50_0;  alias, 1 drivers
v0x1ad4d20_0 .net "b", 0 0, v0x1ad5ef0_0;  alias, 1 drivers
v0x1ad4de0_0 .net "c", 0 0, v0x1ad5f90_0;  alias, 1 drivers
v0x1ad4ea0_0 .net "d", 0 0, v0x1ad60d0_0;  alias, 1 drivers
v0x1ad4f60_0 .net "out_pos", 0 0, L_0x1adc420;  alias, 1 drivers
v0x1ad5020_0 .net "out_sop", 0 0, L_0x1ab0600;  alias, 1 drivers
v0x1ad50e0_0 .net "pos0", 0 0, L_0x1adbc20;  1 drivers
v0x1ad51a0_0 .net "pos1", 0 0, L_0x1adc160;  1 drivers
L_0x1adc420 .functor MUXZ 1, L_0x7f81f0be1018, L_0x1adbc20, L_0x1adc310, C4<>;
S_0x1ad5320 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a88710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ad5e50_0 .var "a", 0 0;
v0x1ad5ef0_0 .var "b", 0 0;
v0x1ad5f90_0 .var "c", 0 0;
v0x1ad6030_0 .net "clk", 0 0, v0x1adad10_0;  1 drivers
v0x1ad60d0_0 .var "d", 0 0;
v0x1ad61c0_0 .var/2u "fail", 0 0;
v0x1ad6260_0 .var/2u "fail1", 0 0;
v0x1ad6300_0 .net "tb_match", 0 0, L_0x1ae1350;  alias, 1 drivers
v0x1ad63a0_0 .var "wavedrom_enable", 0 0;
v0x1ad6440_0 .var "wavedrom_title", 511 0;
E_0x1a86ef0/0 .event negedge, v0x1ad6030_0;
E_0x1a86ef0/1 .event posedge, v0x1ad6030_0;
E_0x1a86ef0 .event/or E_0x1a86ef0/0, E_0x1a86ef0/1;
S_0x1ad5650 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ad5320;
 .timescale -12 -12;
v0x1ad5890_0 .var/2s "i", 31 0;
E_0x1a86d90 .event posedge, v0x1ad6030_0;
S_0x1ad5990 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ad5320;
 .timescale -12 -12;
v0x1ad5b90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ad5c70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ad5320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ad6620 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a88710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1adc5d0 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1adc660 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1adc800 .functor AND 1, L_0x1adc5d0, L_0x1adc660, C4<1>, C4<1>;
L_0x1adc910 .functor NOT 1, v0x1ad5f90_0, C4<0>, C4<0>, C4<0>;
L_0x1adcac0 .functor AND 1, L_0x1adc800, L_0x1adc910, C4<1>, C4<1>;
L_0x1adcbd0 .functor NOT 1, v0x1ad60d0_0, C4<0>, C4<0>, C4<0>;
L_0x1adcd90 .functor AND 1, L_0x1adcac0, L_0x1adcbd0, C4<1>, C4<1>;
L_0x1adcea0 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1add070 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1add0e0 .functor AND 1, L_0x1adcea0, L_0x1add070, C4<1>, C4<1>;
L_0x1add250 .functor AND 1, L_0x1add0e0, v0x1ad5f90_0, C4<1>, C4<1>;
L_0x1add2c0 .functor NOT 1, v0x1ad60d0_0, C4<0>, C4<0>, C4<0>;
L_0x1add3a0 .functor AND 1, L_0x1add250, L_0x1add2c0, C4<1>, C4<1>;
L_0x1add4b0 .functor OR 1, L_0x1adcd90, L_0x1add3a0, C4<0>, C4<0>;
L_0x1add330 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1add640 .functor AND 1, L_0x1add330, v0x1ad5ef0_0, C4<1>, C4<1>;
L_0x1add790 .functor NOT 1, v0x1ad5f90_0, C4<0>, C4<0>, C4<0>;
L_0x1add800 .functor AND 1, L_0x1add640, L_0x1add790, C4<1>, C4<1>;
L_0x1add9b0 .functor NOT 1, v0x1ad60d0_0, C4<0>, C4<0>, C4<0>;
L_0x1adda20 .functor AND 1, L_0x1add800, L_0x1add9b0, C4<1>, C4<1>;
L_0x1addbe0 .functor OR 1, L_0x1add4b0, L_0x1adda20, C4<0>, C4<0>;
L_0x1addcf0 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1adde20 .functor AND 1, v0x1ad5e50_0, L_0x1addcf0, C4<1>, C4<1>;
L_0x1addee0 .functor NOT 1, v0x1ad5f90_0, C4<0>, C4<0>, C4<0>;
L_0x1ade020 .functor AND 1, L_0x1adde20, L_0x1addee0, C4<1>, C4<1>;
L_0x1ade130 .functor NOT 1, v0x1ad60d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ade280 .functor AND 1, L_0x1ade020, L_0x1ade130, C4<1>, C4<1>;
L_0x1ade390 .functor OR 1, L_0x1addbe0, L_0x1ade280, C4<0>, C4<0>;
L_0x1ade590 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1ade600 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ade770 .functor AND 1, L_0x1ade590, L_0x1ade600, C4<1>, C4<1>;
L_0x1ade880 .functor NOT 1, v0x1ad5f90_0, C4<0>, C4<0>, C4<0>;
L_0x1adea00 .functor AND 1, L_0x1ade770, L_0x1ade880, C4<1>, C4<1>;
L_0x1adeb10 .functor AND 1, L_0x1adea00, v0x1ad60d0_0, C4<1>, C4<1>;
L_0x1adecf0 .functor OR 1, L_0x1ade390, L_0x1adeb10, C4<0>, C4<0>;
L_0x1adee50 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1adf1d0 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1adf2e0 .functor NOT 1, v0x1ad60d0_0, C4<0>, C4<0>, C4<0>;
L_0x1adf140 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1adf8e0 .functor NOT 1, v0x1ad5f90_0, C4<0>, C4<0>, C4<0>;
L_0x1adfbe0 .functor NOT 1, v0x1ad60d0_0, C4<0>, C4<0>, C4<0>;
L_0x1adfd90 .functor NOT 1, v0x1ad5e50_0, C4<0>, C4<0>, C4<0>;
L_0x1ae0150 .functor NOT 1, v0x1ad5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae0470 .functor NOT 1, v0x1ad5f90_0, C4<0>, C4<0>, C4<0>;
v0x1ad67e0_0 .net *"_ivl_0", 0 0, L_0x1adc5d0;  1 drivers
v0x1ad68c0_0 .net *"_ivl_10", 0 0, L_0x1adcbd0;  1 drivers
v0x1ad69a0_0 .net *"_ivl_100", 0 0, L_0x1adfcf0;  1 drivers
v0x1ad6a90_0 .net *"_ivl_103", 0 0, L_0x1adff00;  1 drivers
v0x1ad6b70_0 .net *"_ivl_104", 0 0, L_0x1adfd90;  1 drivers
v0x1ad6ca0_0 .net *"_ivl_106", 0 0, L_0x1ae0150;  1 drivers
v0x1ad6d80_0 .net *"_ivl_108", 0 0, L_0x1ae03d0;  1 drivers
v0x1ad6e60_0 .net *"_ivl_110", 0 0, L_0x1ae0470;  1 drivers
v0x1ad6f40_0 .net *"_ivl_112", 0 0, L_0x1ae0970;  1 drivers
v0x1ad70b0_0 .net *"_ivl_114", 0 0, L_0x1ae0b20;  1 drivers
v0x1ad7190_0 .net *"_ivl_12", 0 0, L_0x1adcd90;  1 drivers
v0x1ad7270_0 .net *"_ivl_14", 0 0, L_0x1adcea0;  1 drivers
v0x1ad7350_0 .net *"_ivl_16", 0 0, L_0x1add070;  1 drivers
v0x1ad7430_0 .net *"_ivl_18", 0 0, L_0x1add0e0;  1 drivers
v0x1ad7510_0 .net *"_ivl_2", 0 0, L_0x1adc660;  1 drivers
v0x1ad75f0_0 .net *"_ivl_20", 0 0, L_0x1add250;  1 drivers
v0x1ad76d0_0 .net *"_ivl_22", 0 0, L_0x1add2c0;  1 drivers
v0x1ad78c0_0 .net *"_ivl_24", 0 0, L_0x1add3a0;  1 drivers
v0x1ad79a0_0 .net *"_ivl_26", 0 0, L_0x1add4b0;  1 drivers
v0x1ad7a80_0 .net *"_ivl_28", 0 0, L_0x1add330;  1 drivers
v0x1ad7b60_0 .net *"_ivl_30", 0 0, L_0x1add640;  1 drivers
v0x1ad7c40_0 .net *"_ivl_32", 0 0, L_0x1add790;  1 drivers
v0x1ad7d20_0 .net *"_ivl_34", 0 0, L_0x1add800;  1 drivers
v0x1ad7e00_0 .net *"_ivl_36", 0 0, L_0x1add9b0;  1 drivers
v0x1ad7ee0_0 .net *"_ivl_38", 0 0, L_0x1adda20;  1 drivers
v0x1ad7fc0_0 .net *"_ivl_4", 0 0, L_0x1adc800;  1 drivers
v0x1ad80a0_0 .net *"_ivl_40", 0 0, L_0x1addbe0;  1 drivers
v0x1ad8180_0 .net *"_ivl_42", 0 0, L_0x1addcf0;  1 drivers
v0x1ad8260_0 .net *"_ivl_44", 0 0, L_0x1adde20;  1 drivers
v0x1ad8340_0 .net *"_ivl_46", 0 0, L_0x1addee0;  1 drivers
v0x1ad8420_0 .net *"_ivl_48", 0 0, L_0x1ade020;  1 drivers
v0x1ad8500_0 .net *"_ivl_50", 0 0, L_0x1ade130;  1 drivers
v0x1ad85e0_0 .net *"_ivl_52", 0 0, L_0x1ade280;  1 drivers
v0x1ad88d0_0 .net *"_ivl_54", 0 0, L_0x1ade390;  1 drivers
v0x1ad89b0_0 .net *"_ivl_56", 0 0, L_0x1ade590;  1 drivers
v0x1ad8a90_0 .net *"_ivl_58", 0 0, L_0x1ade600;  1 drivers
v0x1ad8b70_0 .net *"_ivl_6", 0 0, L_0x1adc910;  1 drivers
v0x1ad8c50_0 .net *"_ivl_60", 0 0, L_0x1ade770;  1 drivers
v0x1ad8d30_0 .net *"_ivl_62", 0 0, L_0x1ade880;  1 drivers
v0x1ad8e10_0 .net *"_ivl_64", 0 0, L_0x1adea00;  1 drivers
v0x1ad8ef0_0 .net *"_ivl_66", 0 0, L_0x1adeb10;  1 drivers
v0x1ad8fd0_0 .net *"_ivl_70", 0 0, L_0x1add910;  1 drivers
v0x1ad90b0_0 .net *"_ivl_72", 0 0, L_0x1adeec0;  1 drivers
v0x1ad9190_0 .net *"_ivl_74", 0 0, L_0x1adefb0;  1 drivers
v0x1ad9270_0 .net *"_ivl_76", 0 0, L_0x1adee50;  1 drivers
v0x1ad9350_0 .net *"_ivl_78", 0 0, L_0x1adf1d0;  1 drivers
v0x1ad9430_0 .net *"_ivl_8", 0 0, L_0x1adcac0;  1 drivers
v0x1ad9510_0 .net *"_ivl_80", 0 0, L_0x1adf240;  1 drivers
v0x1ad95f0_0 .net *"_ivl_82", 0 0, L_0x1adf3f0;  1 drivers
v0x1ad96d0_0 .net *"_ivl_84", 0 0, L_0x1adf2e0;  1 drivers
v0x1ad97b0_0 .net *"_ivl_86", 0 0, L_0x1adf0a0;  1 drivers
v0x1ad9890_0 .net *"_ivl_89", 0 0, L_0x1adf700;  1 drivers
v0x1ad9970_0 .net *"_ivl_90", 0 0, L_0x1adf140;  1 drivers
v0x1ad9a50_0 .net *"_ivl_92", 0 0, L_0x1adf840;  1 drivers
v0x1ad9b30_0 .net *"_ivl_94", 0 0, L_0x1adf8e0;  1 drivers
v0x1ad9c10_0 .net *"_ivl_96", 0 0, L_0x1adfb40;  1 drivers
v0x1ad9cf0_0 .net *"_ivl_98", 0 0, L_0x1adfbe0;  1 drivers
v0x1ad9dd0_0 .net "a", 0 0, v0x1ad5e50_0;  alias, 1 drivers
v0x1ad9e70_0 .net "b", 0 0, v0x1ad5ef0_0;  alias, 1 drivers
v0x1ad9f60_0 .net "c", 0 0, v0x1ad5f90_0;  alias, 1 drivers
v0x1ada050_0 .net "d", 0 0, v0x1ad60d0_0;  alias, 1 drivers
v0x1ada140_0 .net "out_pos", 0 0, L_0x1ae0ea0;  alias, 1 drivers
v0x1ada200_0 .net "out_sop", 0 0, L_0x1adecf0;  alias, 1 drivers
L_0x1add910 .arith/sum 1, v0x1ad5e50_0, v0x1ad5ef0_0;
L_0x1adeec0 .arith/sum 1, L_0x1add910, v0x1ad5f90_0;
L_0x1adefb0 .arith/sum 1, L_0x1adeec0, v0x1ad60d0_0;
L_0x1adf240 .arith/sum 1, L_0x1adee50, L_0x1adf1d0;
L_0x1adf3f0 .arith/sum 1, L_0x1adf240, v0x1ad5f90_0;
L_0x1adf0a0 .arith/sum 1, L_0x1adf3f0, L_0x1adf2e0;
L_0x1adf700 .arith/mult 1, L_0x1adefb0, L_0x1adf0a0;
L_0x1adf840 .arith/sum 1, L_0x1adf140, v0x1ad5ef0_0;
L_0x1adfb40 .arith/sum 1, L_0x1adf840, L_0x1adf8e0;
L_0x1adfcf0 .arith/sum 1, L_0x1adfb40, L_0x1adfbe0;
L_0x1adff00 .arith/mult 1, L_0x1adf700, L_0x1adfcf0;
L_0x1ae03d0 .arith/sum 1, L_0x1adfd90, L_0x1ae0150;
L_0x1ae0970 .arith/sum 1, L_0x1ae03d0, L_0x1ae0470;
L_0x1ae0b20 .arith/sum 1, L_0x1ae0970, v0x1ad60d0_0;
L_0x1ae0ea0 .arith/mult 1, L_0x1adff00, L_0x1ae0b20;
S_0x1ada380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a88710;
 .timescale -12 -12;
E_0x1a6f9f0 .event anyedge, v0x1adb170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1adb170_0;
    %nor/r;
    %assign/vec4 v0x1adb170_0, 0;
    %wait E_0x1a6f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ad5320;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad6260_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ad5320;
T_4 ;
    %wait E_0x1a86ef0;
    %load/vec4 v0x1ad6300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ad61c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ad5320;
T_5 ;
    %wait E_0x1a86d90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %wait E_0x1a86d90;
    %load/vec4 v0x1ad61c0_0;
    %store/vec4 v0x1ad6260_0, 0, 1;
    %fork t_1, S_0x1ad5650;
    %jmp t_0;
    .scope S_0x1ad5650;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ad5890_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ad5890_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a86d90;
    %load/vec4 v0x1ad5890_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ad5890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ad5890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ad5320;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a86ef0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad60d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad5ef0_0, 0;
    %assign/vec4 v0x1ad5e50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ad61c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ad6260_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a88710;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1adad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1adb170_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a88710;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1adad10_0;
    %inv;
    %store/vec4 v0x1adad10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a88710;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ad6030_0, v0x1adb2e0_0, v0x1adab30_0, v0x1adabd0_0, v0x1adac70_0, v0x1adadb0_0, v0x1adb030_0, v0x1adaf90_0, v0x1adaef0_0, v0x1adae50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a88710;
T_9 ;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a88710;
T_10 ;
    %wait E_0x1a86ef0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1adb0d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adb0d0_0, 4, 32;
    %load/vec4 v0x1adb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adb0d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1adb0d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adb0d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1adb030_0;
    %load/vec4 v0x1adb030_0;
    %load/vec4 v0x1adaf90_0;
    %xor;
    %load/vec4 v0x1adb030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adb0d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adb0d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1adaef0_0;
    %load/vec4 v0x1adaef0_0;
    %load/vec4 v0x1adae50_0;
    %xor;
    %load/vec4 v0x1adaef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adb0d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1adb0d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adb0d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter3/response3/top_module.sv";
