10:41:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
10:41:05 INFO  : Registering command handlers for Vitis TCF services
10:41:05 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


10:41:05 INFO  : Platform repository initialization has completed.
10:41:08 INFO  : XSCT server has started successfully.
10:41:08 INFO  : Successfully done setting XSCT server connection channel  
10:41:08 INFO  : plnx-install-location is set to ''
10:41:08 INFO  : Successfully done query RDI_DATADIR 
10:41:08 INFO  : Successfully done setting workspace for the tool. 
10:44:29 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
10:44:29 INFO  : Result from executing command 'getPlatforms': 
10:44:29 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:44:29 INFO  : Platform 'zcu106_int_meas_plat_wrapper' is added to custom repositories.
10:44:41 INFO  : Platform 'zcu106_int_meas_plat_wrapper' is added to custom repositories.
10:45:55 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
10:45:55 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
10:45:58 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
11:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:38:02 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:38:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:38:51 INFO  : 'jtag frequency' command is executed.
11:38:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:38:51 INFO  : Context for 'APU' is selected.
11:38:52 INFO  : System reset is completed.
11:38:55 INFO  : 'after 3000' command is executed.
11:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:39:06 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:39:06 INFO  : Context for 'APU' is selected.
11:39:07 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:07 INFO  : Context for 'APU' is selected.
11:39:07 INFO  : Boot mode is read from the target.
11:39:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:08 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:08 INFO  : 'set bp_39_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:39:09 INFO  : 'con -block -timeout 60' command is executed.
11:39:09 INFO  : 'bpremove $bp_39_8_fsbl_bp' command is executed.
11:39:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:09 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_39_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:10 INFO  : 'con' command is executed.
11:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:39:10 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
12:02:14 INFO  : Disconnected from the channel tcfchan#2.
14:25:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
14:25:23 INFO  : Platform repository initialization has completed.
14:25:23 INFO  : Registering command handlers for Vitis TCF services
14:25:25 INFO  : XSCT server has started successfully.
14:25:26 INFO  : plnx-install-location is set to ''
14:25:26 INFO  : Successfully done setting XSCT server connection channel  
14:25:26 INFO  : Successfully done query RDI_DATADIR 
14:25:26 INFO  : Successfully done setting workspace for the tool. 
17:02:16 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
18:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:26:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:26:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:26:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:27:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
18:28:25 INFO  : Platform repository initialization has completed.
18:28:25 INFO  : Registering command handlers for Vitis TCF services
18:28:27 INFO  : XSCT server has started successfully.
18:28:27 INFO  : plnx-install-location is set to ''
18:28:27 INFO  : Successfully done setting XSCT server connection channel  
18:28:27 INFO  : Successfully done query RDI_DATADIR 
18:28:27 INFO  : Successfully done setting workspace for the tool. 
18:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:29:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:30:16 INFO  : 'jtag frequency' command is executed.
18:30:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:30:16 INFO  : Context for 'APU' is selected.
18:30:16 INFO  : System reset is completed.
18:30:19 INFO  : 'after 3000' command is executed.
18:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:30:31 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:30:31 INFO  : Context for 'APU' is selected.
18:30:31 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:31 INFO  : Context for 'APU' is selected.
18:30:31 INFO  : Boot mode is read from the target.
18:30:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:30:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:30:32 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:30:33 INFO  : 'set bp_30_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:30:34 INFO  : 'con -block -timeout 60' command is executed.
18:30:34 INFO  : 'bpremove $bp_30_32_fsbl_bp' command is executed.
18:30:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:30:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:30:34 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
18:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_30_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:30:34 INFO  : 'con' command is executed.
18:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:30:34 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
18:32:03 INFO  : Disconnected from the channel tcfchan#1.
18:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:32:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:32:21 INFO  : 'jtag frequency' command is executed.
18:32:21 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:32:21 INFO  : Context for 'APU' is selected.
18:32:21 INFO  : System reset is completed.
18:32:24 INFO  : 'after 3000' command is executed.
18:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:32:35 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:32:35 INFO  : Context for 'APU' is selected.
18:32:45 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:32:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:45 INFO  : Context for 'APU' is selected.
18:32:45 INFO  : Boot mode is read from the target.
18:32:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:46 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:46 INFO  : 'set bp_32_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:32:47 INFO  : 'con -block -timeout 60' command is executed.
18:32:47 INFO  : 'bpremove $bp_32_46_fsbl_bp' command is executed.
18:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:48 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_32_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:48 INFO  : 'con' command is executed.
18:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:32:48 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
18:55:00 INFO  : Disconnected from the channel tcfchan#2.
10:57:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
10:57:48 INFO  : XSCT server has started successfully.
10:57:48 INFO  : plnx-install-location is set to ''
10:57:48 INFO  : Successfully done setting XSCT server connection channel  
10:57:48 INFO  : Successfully done setting workspace for the tool. 
10:57:49 INFO  : Registering command handlers for Vitis TCF services
10:57:51 INFO  : Platform repository initialization has completed.
10:58:11 INFO  : Successfully done query RDI_DATADIR 
15:50:25 ERROR : (XSDB Server)Terminated

16:48:30 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
16:48:37 INFO  : Platform repository initialization has completed.
16:48:38 INFO  : Registering command handlers for Vitis TCF services
16:48:39 INFO  : XSCT server has started successfully.
16:48:39 INFO  : Successfully done setting XSCT server connection channel  
16:48:48 INFO  : plnx-install-location is set to ''
16:48:48 INFO  : Successfully done setting workspace for the tool. 
16:48:48 INFO  : Successfully done query RDI_DATADIR 
16:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:27 WARN  : Part name present in the hardware specification 'xczu7ev-ffvc1156-2-e' doesn't match the one present on the target 'xczu9'.
16:49:29 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:49:29 INFO  : 'jtag frequency' command is executed.
16:49:29 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:49:29 INFO  : Context for 'APU' is selected.
16:49:29 INFO  : System reset is completed.
16:49:32 INFO  : 'after 3000' command is executed.
16:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:49:32 ERROR : bitstream is not compatible with the target
16:49:32 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: bitstream is not compatible with the target
16:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:49:32 ERROR : bitstream is not compatible with the target
16:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:50:06 INFO  : 'jtag frequency' command is executed.
16:50:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:50:06 INFO  : Context for 'APU' is selected.
16:50:07 INFO  : System reset is completed.
16:50:10 INFO  : 'after 3000' command is executed.
16:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:50:21 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:50:21 INFO  : Context for 'APU' is selected.
16:50:21 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:50:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:21 INFO  : Context for 'APU' is selected.
16:50:21 INFO  : Boot mode is read from the target.
16:50:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:23 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:23 INFO  : 'set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:50:24 INFO  : 'con -block -timeout 60' command is executed.
16:50:24 INFO  : 'bpremove $bp_50_23_fsbl_bp' command is executed.
16:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:24 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:25 INFO  : 'con' command is executed.
16:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:50:25 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
17:11:18 INFO  : Disconnected from the channel tcfchan#1.
17:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:11:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:11:35 INFO  : 'jtag frequency' command is executed.
17:11:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:11:35 INFO  : Context for 'APU' is selected.
17:11:35 INFO  : System reset is completed.
17:11:38 INFO  : 'after 3000' command is executed.
17:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:11:50 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:11:50 INFO  : Context for 'APU' is selected.
17:11:59 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:59 INFO  : Context for 'APU' is selected.
17:11:59 INFO  : Boot mode is read from the target.
17:11:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:00 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:00 INFO  : 'set bp_12_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:12:01 INFO  : 'con -block -timeout 60' command is executed.
17:12:01 INFO  : 'bpremove $bp_12_0_fsbl_bp' command is executed.
17:12:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:02 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_12_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:02 INFO  : 'con' command is executed.
17:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:12:02 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
18:38:58 INFO  : Disconnected from the channel tcfchan#2.
10:58:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
10:59:00 INFO  : Registering command handlers for Vitis TCF services
10:59:01 INFO  : Platform repository initialization has completed.
10:59:04 INFO  : XSCT server has started successfully.
10:59:10 INFO  : Successfully done setting XSCT server connection channel  
10:59:10 INFO  : plnx-install-location is set to ''
10:59:10 INFO  : Successfully done query RDI_DATADIR 
10:59:10 INFO  : Successfully done setting workspace for the tool. 
11:03:52 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
11:03:52 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
11:03:56 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
11:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:07:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:07:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:07:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:29 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:08:29 INFO  : 'jtag frequency' command is executed.
11:08:29 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:08:29 INFO  : Context for 'APU' is selected.
11:08:29 INFO  : System reset is completed.
11:08:32 INFO  : 'after 3000' command is executed.
11:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:08:43 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:08:44 INFO  : Context for 'APU' is selected.
11:08:44 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:44 INFO  : Context for 'APU' is selected.
11:08:44 INFO  : Boot mode is read from the target.
11:08:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:08:45 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:08:45 INFO  : 'set bp_8_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:08:47 INFO  : 'con -block -timeout 60' command is executed.
11:08:47 INFO  : 'bpremove $bp_8_45_fsbl_bp' command is executed.
11:08:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:08:47 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:08:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_8_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:47 INFO  : 'con' command is executed.
11:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:08:47 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
11:27:12 INFO  : Disconnected from the channel tcfchan#2.
11:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:27:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:27:36 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
11:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:44 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:27:44 INFO  : 'jtag frequency' command is executed.
11:27:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:27:44 INFO  : Context for 'APU' is selected.
11:27:45 INFO  : System reset is completed.
11:27:48 INFO  : 'after 3000' command is executed.
11:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:27:59 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:27:59 INFO  : Context for 'APU' is selected.
11:27:59 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:59 INFO  : Context for 'APU' is selected.
11:27:59 INFO  : Boot mode is read from the target.
11:27:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:28:00 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:28:00 INFO  : 'set bp_28_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:28:01 INFO  : 'con -block -timeout 60' command is executed.
11:28:01 INFO  : 'bpremove $bp_28_0_fsbl_bp' command is executed.
11:28:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:28:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:28:02 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_28_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:28:02 INFO  : 'con' command is executed.
11:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:28:02 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
11:44:05 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
11:44:15 INFO  : Disconnected from the channel tcfchan#3.
11:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:44:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:31 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:44:31 INFO  : 'jtag frequency' command is executed.
11:44:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:44:31 INFO  : Context for 'APU' is selected.
11:44:31 INFO  : System reset is completed.
11:44:34 INFO  : 'after 3000' command is executed.
11:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:44:45 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:44:45 INFO  : Context for 'APU' is selected.
11:44:45 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:45 INFO  : Context for 'APU' is selected.
11:44:45 INFO  : Boot mode is read from the target.
11:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:44:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:44:47 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:44:47 INFO  : 'set bp_44_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:44:48 INFO  : 'con -block -timeout 60' command is executed.
11:44:48 INFO  : 'bpremove $bp_44_47_fsbl_bp' command is executed.
11:44:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:44:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:44:48 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:44:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_44_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:44:48 INFO  : 'con' command is executed.
11:44:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:44:48 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
14:15:55 INFO  : Disconnected from the channel tcfchan#4.
14:46:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
14:46:45 INFO  : Platform repository initialization has completed.
14:46:45 INFO  : Registering command handlers for Vitis TCF services
14:46:47 INFO  : XSCT server has started successfully.
14:46:48 INFO  : Successfully done setting XSCT server connection channel  
14:46:48 INFO  : plnx-install-location is set to ''
14:46:48 INFO  : Successfully done query RDI_DATADIR 
14:46:48 INFO  : Successfully done setting workspace for the tool. 
15:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:00:52 INFO  : 'jtag frequency' command is executed.
15:00:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:00:52 INFO  : Context for 'APU' is selected.
15:00:53 INFO  : System reset is completed.
15:00:56 INFO  : 'after 3000' command is executed.
15:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:01:07 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:07 INFO  : Context for 'APU' is selected.
15:01:08 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:08 INFO  : Context for 'APU' is selected.
15:01:08 INFO  : Boot mode is read from the target.
15:01:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:09 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:09 INFO  : 'set bp_1_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:01:10 INFO  : 'con -block -timeout 60' command is executed.
15:01:10 INFO  : 'bpremove $bp_1_9_fsbl_bp' command is executed.
15:01:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:10 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:01:11 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:11 INFO  : 'jtag frequency' command is executed.
15:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_1_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:11 INFO  : Context for 'APU' is selected.
15:01:11 INFO  : System reset is completed.
15:01:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:14 INFO  : 'after 3000' command is executed.
15:01:14 ERROR : Already running
15:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:01:25 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : Boot mode is read from the target.
15:01:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:27 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:27 INFO  : 'set bp_1_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:01:28 INFO  : 'con -block -timeout 60' command is executed.
15:01:28 INFO  : 'bpremove $bp_1_27_fsbl_bp' command is executed.
15:01:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:29 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_1_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:29 INFO  : 'con' command is executed.
15:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:01:29 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
17:09:20 INFO  : Disconnected from the channel tcfchan#1.
12:25:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
12:25:56 INFO  : Platform repository initialization has completed.
12:25:56 INFO  : Registering command handlers for Vitis TCF services
12:25:59 INFO  : XSCT server has started successfully.
12:25:59 INFO  : plnx-install-location is set to ''
12:26:05 INFO  : Successfully done setting XSCT server connection channel  
12:26:05 INFO  : Successfully done query RDI_DATADIR 
12:26:05 INFO  : Successfully done setting workspace for the tool. 
14:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:03 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:24:03 INFO  : 'jtag frequency' command is executed.
14:24:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:24:03 INFO  : Context for 'APU' is selected.
14:24:04 INFO  : System reset is completed.
14:24:07 INFO  : 'after 3000' command is executed.
14:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:24:18 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
14:24:18 INFO  : Context for 'APU' is selected.
14:24:18 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
14:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:19 INFO  : Context for 'APU' is selected.
14:24:19 INFO  : Boot mode is read from the target.
14:24:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:20 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:24:20 INFO  : 'set bp_24_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:24:21 INFO  : 'con -block -timeout 60' command is executed.
14:24:21 INFO  : 'bpremove $bp_24_20_fsbl_bp' command is executed.
14:24:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:22 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_24_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:22 INFO  : 'con' command is executed.
14:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:24:22 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
14:24:51 INFO  : Disconnected from the channel tcfchan#1.
14:30:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
14:30:05 INFO  : Platform repository initialization has completed.
14:30:05 INFO  : Registering command handlers for Vitis TCF services
14:30:08 INFO  : XSCT server has started successfully.
14:30:08 INFO  : Successfully done setting XSCT server connection channel  
14:30:08 INFO  : plnx-install-location is set to ''
14:30:08 INFO  : Successfully done setting workspace for the tool. 
14:30:08 INFO  : Successfully done query RDI_DATADIR 
15:47:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
15:47:35 INFO  : Platform repository initialization has completed.
15:47:35 INFO  : Registering command handlers for Vitis TCF services
15:47:37 INFO  : XSCT server has started successfully.
15:47:37 INFO  : Successfully done setting XSCT server connection channel  
15:47:37 INFO  : plnx-install-location is set to ''
15:47:37 INFO  : Successfully done query RDI_DATADIR 
15:47:37 INFO  : Successfully done setting workspace for the tool. 
10:47:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
10:47:45 INFO  : Registering command handlers for Vitis TCF services
10:47:46 INFO  : Platform repository initialization has completed.
10:47:48 INFO  : XSCT server has started successfully.
10:47:55 INFO  : plnx-install-location is set to ''
10:47:55 INFO  : Successfully done setting XSCT server connection channel  
10:47:55 INFO  : Successfully done query RDI_DATADIR 
10:47:55 INFO  : Successfully done setting workspace for the tool. 
16:32:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
16:32:08 INFO  : Platform repository initialization has completed.
16:32:08 INFO  : Registering command handlers for Vitis TCF services
16:32:10 INFO  : XSCT server has started successfully.
16:32:10 INFO  : plnx-install-location is set to ''
16:32:11 INFO  : Successfully done setting XSCT server connection channel  
16:32:11 INFO  : Successfully done query RDI_DATADIR 
16:32:11 INFO  : Successfully done setting workspace for the tool. 
16:49:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
16:49:41 INFO  : Platform repository initialization has completed.
16:49:41 INFO  : Registering command handlers for Vitis TCF services
16:49:43 INFO  : XSCT server has started successfully.
16:49:43 INFO  : Successfully done setting XSCT server connection channel  
16:49:43 INFO  : plnx-install-location is set to ''
16:49:43 INFO  : Successfully done setting workspace for the tool. 
16:49:43 INFO  : Successfully done query RDI_DATADIR 
16:49:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa is already opened

16:49:59 INFO  : Generated template bif file for interr_measurement_test_system
12:10:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
12:10:55 INFO  : Registering command handlers for Vitis TCF services
12:10:55 INFO  : Platform repository initialization has completed.
12:10:58 INFO  : XSCT server has started successfully.
12:10:58 INFO  : Successfully done setting XSCT server connection channel  
12:10:58 INFO  : plnx-install-location is set to ''
12:11:04 INFO  : Successfully done setting workspace for the tool. 
12:11:04 INFO  : Successfully done query RDI_DATADIR 
17:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:14 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:12:14 INFO  : 'jtag frequency' command is executed.
17:12:14 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:12:14 INFO  : Context for 'APU' is selected.
17:12:14 INFO  : System reset is completed.
17:12:17 INFO  : 'after 3000' command is executed.
17:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:12:28 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:12:28 INFO  : Context for 'APU' is selected.
17:12:29 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:29 INFO  : Context for 'APU' is selected.
17:12:29 INFO  : Boot mode is read from the target.
17:12:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:30 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:30 INFO  : 'set bp_12_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:12:31 INFO  : 'con -block -timeout 60' command is executed.
17:12:31 INFO  : 'bpremove $bp_12_30_fsbl_bp' command is executed.
17:12:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:32 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_12_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:32 INFO  : 'con' command is executed.
17:12:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:12:32 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
17:22:32 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
17:22:32 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
17:22:35 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
17:28:45 INFO  : Disconnected from the channel tcfchan#1.
17:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:47 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:28:47 INFO  : 'jtag frequency' command is executed.
17:28:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:28:47 INFO  : Context for 'APU' is selected.
17:28:47 INFO  : System reset is completed.
17:28:50 INFO  : 'after 3000' command is executed.
17:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:29:02 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:29:02 INFO  : Context for 'APU' is selected.
17:29:02 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:02 INFO  : Context for 'APU' is selected.
17:29:02 INFO  : Boot mode is read from the target.
17:29:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:04 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:04 INFO  : 'set bp_29_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:29:05 INFO  : 'con -block -timeout 60' command is executed.
17:29:05 INFO  : 'bpremove $bp_29_4_fsbl_bp' command is executed.
17:29:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:05 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_29_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:05 INFO  : 'con' command is executed.
17:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:29:05 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
17:30:14 INFO  : Disconnected from the channel tcfchan#3.
17:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:30:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:30:30 INFO  : 'jtag frequency' command is executed.
17:30:30 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:30:30 INFO  : Context for 'APU' is selected.
17:30:31 INFO  : System reset is completed.
17:30:34 INFO  : 'after 3000' command is executed.
17:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:30:45 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:30:45 INFO  : Context for 'APU' is selected.
17:30:45 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:45 INFO  : Context for 'APU' is selected.
17:30:45 INFO  : Boot mode is read from the target.
17:30:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:46 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:46 INFO  : 'set bp_30_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:47 INFO  : 'con -block -timeout 60' command is executed.
17:30:47 INFO  : 'bpremove $bp_30_46_fsbl_bp' command is executed.
17:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:48 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_30_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:48 INFO  : 'con' command is executed.
17:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:30:48 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
17:31:26 INFO  : Disconnected from the channel tcfchan#4.
17:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:31:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:41 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:31:41 INFO  : 'jtag frequency' command is executed.
17:31:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:31:41 INFO  : Context for 'APU' is selected.
17:31:41 INFO  : System reset is completed.
17:31:44 INFO  : 'after 3000' command is executed.
17:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:31:55 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:31:55 INFO  : Context for 'APU' is selected.
17:31:55 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:31:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:55 INFO  : Context for 'APU' is selected.
17:31:55 INFO  : Boot mode is read from the target.
17:31:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:57 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:57 INFO  : 'set bp_31_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:31:58 INFO  : 'con -block -timeout 60' command is executed.
17:31:58 INFO  : 'bpremove $bp_31_57_fsbl_bp' command is executed.
17:31:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:58 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_31_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:58 INFO  : 'con' command is executed.
17:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:31:58 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
17:41:05 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
10:25:24 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
10:25:31 INFO  : Registering command handlers for Vitis TCF services
10:25:32 INFO  : Platform repository initialization has completed.
10:25:32 INFO  : XSCT server has started successfully.
10:25:32 INFO  : Successfully done setting XSCT server connection channel  
10:25:32 INFO  : plnx-install-location is set to ''
10:25:41 INFO  : Successfully done setting workspace for the tool. 
10:25:41 INFO  : Successfully done query RDI_DATADIR 
10:26:23 ERROR : Error encountered while removing '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper' from custom repository paths
Reason: No Platforms Found.


10:26:23 INFO  : Result from executing command 'removePlatformRepo': 
10:27:15 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
10:27:15 INFO  : Result from executing command 'getPlatforms': 
10:27:18 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
10:27:32 ERROR : Error encountered while removing '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper' from custom repository paths
Reason: No Platforms Found.


10:27:32 INFO  : Result from executing command 'removePlatformRepo': 
10:28:23 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
10:28:23 INFO  : Result from executing command 'getPlatforms': 
10:28:27 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
10:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:28:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:29:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
10:29:48 INFO  : 'jtag frequency' command is executed.
10:29:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:29:48 INFO  : Context for 'APU' is selected.
10:29:48 INFO  : System reset is completed.
10:29:51 INFO  : 'after 3000' command is executed.
10:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
10:30:02 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
10:30:02 INFO  : Context for 'APU' is selected.
10:30:03 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
10:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:03 INFO  : Context for 'APU' is selected.
10:30:03 INFO  : Boot mode is read from the target.
10:30:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:30:04 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:30:04 INFO  : 'set bp_30_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:30:06 INFO  : 'con -block -timeout 60' command is executed.
10:30:06 INFO  : 'bpremove $bp_30_4_fsbl_bp' command is executed.
10:30:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:30:06 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_30_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:06 INFO  : 'con' command is executed.
10:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:30:06 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
11:03:08 INFO  : Disconnected from the channel tcfchan#6.
15:08:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
15:08:12 INFO  : Platform repository initialization has completed.
15:08:12 INFO  : Registering command handlers for Vitis TCF services
15:08:15 INFO  : XSCT server has started successfully.
15:08:15 INFO  : Successfully done setting XSCT server connection channel  
15:08:21 INFO  : plnx-install-location is set to ''
15:08:21 INFO  : Successfully done setting workspace for the tool. 
15:08:21 INFO  : Successfully done query RDI_DATADIR 
15:15:41 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
15:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:16:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:16:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:15 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:18:15 INFO  : 'jtag frequency' command is executed.
15:18:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:15 INFO  : Context for 'APU' is selected.
15:18:15 INFO  : System reset is completed.
15:18:18 INFO  : 'after 3000' command is executed.
15:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:18:29 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:18:29 INFO  : Context for 'APU' is selected.
15:18:30 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:30 INFO  : Context for 'APU' is selected.
15:18:30 INFO  : Boot mode is read from the target.
15:18:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:31 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:31 INFO  : 'set bp_18_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:18:32 INFO  : 'con -block -timeout 60' command is executed.
15:18:32 INFO  : 'bpremove $bp_18_31_fsbl_bp' command is executed.
15:18:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:33 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_18_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:33 INFO  : 'con' command is executed.
15:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:18:33 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
15:21:37 INFO  : Disconnected from the channel tcfchan#1.
15:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:21:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:03 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:22:03 INFO  : 'jtag frequency' command is executed.
15:22:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:22:03 INFO  : Context for 'APU' is selected.
15:22:03 INFO  : System reset is completed.
15:22:06 INFO  : 'after 3000' command is executed.
15:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:22:18 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:22:18 INFO  : Context for 'APU' is selected.
15:22:26 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:26 INFO  : Context for 'APU' is selected.
15:22:26 INFO  : Boot mode is read from the target.
15:22:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:27 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:27 INFO  : 'set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:28 INFO  : 'con -block -timeout 60' command is executed.
15:22:28 INFO  : 'bpremove $bp_22_27_fsbl_bp' command is executed.
15:22:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:29 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:29 INFO  : 'con' command is executed.
15:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:29 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
15:28:18 ERROR : Error encountered while removing '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper' from custom repository paths
Reason: No Platforms Found.


15:28:18 INFO  : Result from executing command 'removePlatformRepo': 
15:29:03 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:36:31 INFO  : No changes in MSS file content so sources will not be generated.
16:08:54 INFO  : Disconnected from the channel tcfchan#2.
16:37:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
16:37:33 INFO  : XSCT server has started successfully.
16:37:48 INFO  : Registering command handlers for Vitis TCF services
16:37:49 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


16:37:49 INFO  : Platform repository initialization has completed.
16:38:07 INFO  : Successfully done setting XSCT server connection channel  
16:38:07 INFO  : plnx-install-location is set to ''
16:38:07 INFO  : Successfully done query RDI_DATADIR 
16:38:07 INFO  : Successfully done setting workspace for the tool. 
16:40:46 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_interr_measurement_test-Default'. 
Make sure that the application 'interr_measurement_test' is built properly for configuration 'Debug' before launching.
16:40:54 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_interr_measurement_test-Default'. 
Make sure that the application 'interr_measurement_test' is built properly for configuration 'Debug' before launching.
16:41:53 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
16:41:53 INFO  : Result from executing command 'getPlatforms': 
16:41:57 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
16:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:12 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:42:12 INFO  : 'jtag frequency' command is executed.
16:42:12 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:12 INFO  : Context for 'APU' is selected.
16:42:13 INFO  : System reset is completed.
16:42:16 INFO  : 'after 3000' command is executed.
16:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:42:27 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:42:27 INFO  : Context for 'APU' is selected.
16:42:28 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:28 INFO  : Context for 'APU' is selected.
16:42:28 INFO  : Boot mode is read from the target.
16:42:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:29 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:29 INFO  : 'set bp_42_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:42:30 INFO  : 'con -block -timeout 60' command is executed.
16:42:30 INFO  : 'bpremove $bp_42_29_fsbl_bp' command is executed.
16:42:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:31 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_42_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:31 INFO  : 'con' command is executed.
16:42:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:42:31 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
16:55:00 WARN  : channel "tcfchan#2" closed
16:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:57:35 INFO  : 'jtag frequency' command is executed.
16:57:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:57:35 INFO  : Context for 'APU' is selected.
16:57:35 INFO  : System reset is completed.
16:57:38 INFO  : 'after 3000' command is executed.
16:57:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:57:49 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:57:49 INFO  : Context for 'APU' is selected.
16:57:49 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:50 INFO  : Context for 'APU' is selected.
16:57:50 INFO  : Boot mode is read from the target.
16:57:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:51 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:51 INFO  : 'set bp_57_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:51 INFO  : 'con -block -timeout 60' command is executed.
16:57:51 INFO  : 'bpremove $bp_57_51_fsbl_bp' command is executed.
16:57:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:51 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_57_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
----------------End of Script----------------

16:57:51 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:59 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:57:59 INFO  : 'jtag frequency' command is executed.
16:57:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:57:59 INFO  : Context for 'APU' is selected.
16:57:59 INFO  : System reset is completed.
16:58:02 INFO  : 'after 3000' command is executed.
16:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:58:14 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : Boot mode is read from the target.
16:58:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:15 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:15 INFO  : 'set bp_58_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:58:16 INFO  : 'con -block -timeout 60' command is executed.
16:58:16 INFO  : 'bpremove $bp_58_15_fsbl_bp' command is executed.
16:58:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:16 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_58_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
----------------End of Script----------------

16:58:16 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:58:34 INFO  : 'jtag frequency' command is executed.
16:58:34 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:58:34 INFO  : Context for 'APU' is selected.
16:58:34 INFO  : System reset is completed.
16:58:37 INFO  : 'after 3000' command is executed.
16:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:58:48 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:58:48 INFO  : Context for 'APU' is selected.
16:58:48 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:48 INFO  : Context for 'APU' is selected.
16:58:48 INFO  : Boot mode is read from the target.
16:58:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:50 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:50 INFO  : 'set bp_58_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:58:51 INFO  : 'con -block -timeout 60' command is executed.
16:58:51 INFO  : 'bpremove $bp_58_50_fsbl_bp' command is executed.
16:58:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:51 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_58_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
----------------End of Script----------------

16:58:51 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:59:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:26 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:59:26 INFO  : 'jtag frequency' command is executed.
16:59:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:59:26 INFO  : Context for 'APU' is selected.
16:59:27 INFO  : System reset is completed.
16:59:30 INFO  : 'after 3000' command is executed.
16:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:59:41 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:59:41 INFO  : Context for 'APU' is selected.
16:59:41 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:59:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:41 INFO  : Context for 'APU' is selected.
16:59:41 INFO  : Boot mode is read from the target.
16:59:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:42 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:59:42 INFO  : 'set bp_59_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:59:43 INFO  : 'con -block -timeout 60' command is executed.
16:59:43 INFO  : 'bpremove $bp_59_42_fsbl_bp' command is executed.
16:59:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:44 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:59:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_59_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
----------------End of Script----------------

16:59:44 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
16:59:59 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
17:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:00:18 INFO  : 'jtag frequency' command is executed.
17:00:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:00:18 INFO  : Context for 'APU' is selected.
17:00:19 INFO  : System reset is completed.
17:00:22 INFO  : 'after 3000' command is executed.
17:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:00:33 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:00:33 INFO  : Context for 'APU' is selected.
17:00:33 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:33 INFO  : Context for 'APU' is selected.
17:00:33 INFO  : Boot mode is read from the target.
17:00:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:34 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:34 INFO  : 'set bp_0_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:00:36 INFO  : 'con -block -timeout 60' command is executed.
17:00:36 INFO  : 'bpremove $bp_0_34_fsbl_bp' command is executed.
17:00:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:36 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
17:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_0_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
----------------End of Script----------------

17:00:36 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
17:00:56 ERROR : Error encountered while removing '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper' from custom repository paths
Reason: No Platforms Found.


17:00:56 INFO  : Result from executing command 'removePlatformRepo': 
17:01:56 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_wrapper
17:01:56 INFO  : Result from executing command 'getPlatforms': 
17:01:59 INFO  : Checking for BSP changes to sync application flags for project 'interr_measurement_test'...
17:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:14 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:02:14 INFO  : 'jtag frequency' command is executed.
17:02:14 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:14 INFO  : Context for 'APU' is selected.
17:02:15 INFO  : System reset is completed.
17:02:18 INFO  : 'after 3000' command is executed.
17:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:02:29 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:02:29 INFO  : Context for 'APU' is selected.
17:02:30 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:02:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:30 INFO  : Context for 'APU' is selected.
17:02:30 INFO  : Boot mode is read from the target.
17:02:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:31 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:31 INFO  : 'set bp_2_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:02:32 INFO  : 'con -block -timeout 60' command is executed.
17:02:32 INFO  : 'bpremove $bp_2_31_fsbl_bp' command is executed.
17:02:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:33 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_2_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:33 INFO  : 'con' command is executed.
17:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:02:33 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
17:09:24 INFO  : Disconnected from the channel tcfchan#3.
13:14:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
13:14:45 INFO  : Platform repository initialization has completed.
13:14:45 INFO  : Registering command handlers for Vitis TCF services
13:14:46 INFO  : XSCT server has started successfully.
13:14:46 INFO  : Successfully done setting XSCT server connection channel  
13:14:46 INFO  : plnx-install-location is set to ''
13:14:46 INFO  : Successfully done setting workspace for the tool. 
13:14:46 INFO  : Successfully done query RDI_DATADIR 
13:16:24 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
13:16:24 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_wrapper|/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
14:21:22 WARN  : Failed to update project references for project int_measurement
14:21:22 WARN  : Failed to update project references for project int_measurement_system
14:21:22 WARN  : Failed to update project references for project zcu106_test_plat
14:31:01 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
14:31:01 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v3|/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/zcu106_int_meas_plat_v3.xpfm;zcu106_int_meas_plat_wrapper|/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/zcu106_int_meas_plat_wrapper.xpfm
14:31:05 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
14:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:33:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:35:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:36:11 INFO  : 'jtag frequency' command is executed.
14:36:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:36:11 INFO  : Context for 'APU' is selected.
14:36:11 INFO  : System reset is completed.
14:36:14 INFO  : 'after 3000' command is executed.
14:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:36:26 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
14:36:26 INFO  : Context for 'APU' is selected.
14:36:26 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
14:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:26 INFO  : Context for 'APU' is selected.
14:36:26 INFO  : Boot mode is read from the target.
14:36:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:27 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:27 INFO  : 'set bp_36_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:36:29 INFO  : 'con -block -timeout 60' command is executed.
14:36:29 INFO  : 'bpremove $bp_36_27_fsbl_bp' command is executed.
14:36:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:29 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_36_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:30 INFO  : 'con' command is executed.
14:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:36:30 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
14:37:23 INFO  : Disconnected from the channel tcfchan#2.
14:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:36 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:39:36 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:39:36 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:39:36 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:40:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
14:40:06 INFO  : Platform repository initialization has completed.
14:40:07 INFO  : Registering command handlers for Vitis TCF services
14:40:07 INFO  : XSCT server has started successfully.
14:40:07 INFO  : Successfully done setting XSCT server connection channel  
14:40:07 INFO  : plnx-install-location is set to ''
14:40:07 INFO  : Successfully done setting workspace for the tool. 
14:40:07 INFO  : Successfully done query RDI_DATADIR 
14:43:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
14:43:02 INFO  : Platform repository initialization has completed.
14:43:02 INFO  : Registering command handlers for Vitis TCF services
14:43:04 INFO  : XSCT server has started successfully.
14:43:04 INFO  : Successfully done setting XSCT server connection channel  
14:43:04 INFO  : plnx-install-location is set to ''
14:43:04 INFO  : Successfully done setting workspace for the tool. 
14:43:04 INFO  : Successfully done query RDI_DATADIR 
14:49:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
14:49:37 INFO  : XSCT server has started successfully.
14:49:37 INFO  : Successfully done setting XSCT server connection channel  
14:49:37 INFO  : plnx-install-location is set to ''
14:49:37 INFO  : Successfully done setting workspace for the tool. 
14:49:40 INFO  : Platform repository initialization has completed.
14:49:41 INFO  : Registering command handlers for Vitis TCF services
14:49:56 INFO  : Successfully done query RDI_DATADIR 
14:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:51:16 INFO  : 'jtag frequency' command is executed.
14:51:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:51:16 INFO  : Context for 'APU' is selected.
14:51:16 INFO  : System reset is completed.
14:51:19 INFO  : 'after 3000' command is executed.
14:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:51:30 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
14:51:31 INFO  : Context for 'APU' is selected.
14:51:31 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
14:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:31 INFO  : Context for 'APU' is selected.
14:51:31 INFO  : Boot mode is read from the target.
14:51:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:32 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:33 INFO  : 'set bp_51_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:51:34 INFO  : 'con -block -timeout 60' command is executed.
14:51:34 INFO  : 'bpremove $bp_51_32_fsbl_bp' command is executed.
14:51:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:34 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_51_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:34 INFO  : 'con' command is executed.
14:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:51:34 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
15:00:38 INFO  : Disconnected from the channel tcfchan#1.
15:00:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:40 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:00:40 INFO  : 'jtag frequency' command is executed.
15:00:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:00:40 INFO  : Context for 'APU' is selected.
15:00:40 INFO  : System reset is completed.
15:00:43 INFO  : 'after 3000' command is executed.
15:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:00:54 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:00:54 INFO  : Context for 'APU' is selected.
15:00:55 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:55 INFO  : Context for 'APU' is selected.
15:00:55 INFO  : Boot mode is read from the target.
15:00:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:56 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:56 INFO  : 'set bp_0_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:00:57 INFO  : 'con -block -timeout 60' command is executed.
15:00:57 INFO  : 'bpremove $bp_0_56_fsbl_bp' command is executed.
15:00:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:58 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_0_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:58 INFO  : 'con' command is executed.
15:00:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:58 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
15:14:36 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:15:05 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:18:06 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:18:38 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:18:46 INFO  : Disconnected from the channel tcfchan#2.
15:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:18:48 INFO  : 'jtag frequency' command is executed.
15:18:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:48 INFO  : Context for 'APU' is selected.
15:18:48 INFO  : System reset is completed.
15:18:51 INFO  : 'after 3000' command is executed.
15:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:19:02 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:19:02 INFO  : Context for 'APU' is selected.
15:19:10 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:10 INFO  : Context for 'APU' is selected.
15:19:10 INFO  : Boot mode is read from the target.
15:19:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:11 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:11 INFO  : 'set bp_19_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:12 INFO  : 'con -block -timeout 60' command is executed.
15:19:12 INFO  : 'bpremove $bp_19_11_fsbl_bp' command is executed.
15:19:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:13 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_19_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:13 INFO  : 'con' command is executed.
15:19:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:13 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
15:22:02 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:22:34 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:22:42 INFO  : Disconnected from the channel tcfchan#3.
15:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:22:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:32:47 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:59 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:34:59 INFO  : 'jtag frequency' command is executed.
15:34:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:34:59 INFO  : Context for 'APU' is selected.
15:34:59 INFO  : System reset is completed.
15:35:02 INFO  : 'after 3000' command is executed.
15:35:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:35:14 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:35:14 INFO  : Context for 'APU' is selected.
15:35:14 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:14 INFO  : Context for 'APU' is selected.
15:35:14 INFO  : Boot mode is read from the target.
15:35:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:15 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:15 INFO  : 'set bp_35_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:35:17 INFO  : 'con -block -timeout 60' command is executed.
15:35:17 INFO  : 'bpremove $bp_35_15_fsbl_bp' command is executed.
15:35:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:17 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_35_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:17 INFO  : 'con' command is executed.
15:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:35:17 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
15:43:49 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:44:48 INFO  : Disconnected from the channel tcfchan#4.
15:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:44:49 INFO  : 'jtag frequency' command is executed.
15:44:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:44:49 INFO  : Context for 'APU' is selected.
15:44:49 INFO  : System reset is completed.
15:44:52 INFO  : 'after 3000' command is executed.
15:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:45:04 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:45:04 INFO  : Context for 'APU' is selected.
15:45:11 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:45:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:11 INFO  : Context for 'APU' is selected.
15:45:11 INFO  : Boot mode is read from the target.
15:45:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:13 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:13 INFO  : 'set bp_45_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:45:14 INFO  : 'con -block -timeout 60' command is executed.
15:45:14 INFO  : 'bpremove $bp_45_13_fsbl_bp' command is executed.
15:45:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:15 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_45_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:15 INFO  : 'con' command is executed.
15:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:45:15 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:03:18 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:03:24 INFO  : Disconnected from the channel tcfchan#5.
16:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:03:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:24 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:04:24 INFO  : 'jtag frequency' command is executed.
16:04:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:04:24 INFO  : Context for 'APU' is selected.
16:04:24 INFO  : System reset is completed.
16:04:27 INFO  : 'after 3000' command is executed.
16:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:04:38 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:04:38 INFO  : Context for 'APU' is selected.
16:04:47 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:47 INFO  : Context for 'APU' is selected.
16:04:47 INFO  : Boot mode is read from the target.
16:04:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:48 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:48 INFO  : 'set bp_4_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:04:49 INFO  : 'con -block -timeout 60' command is executed.
16:04:50 INFO  : 'bpremove $bp_4_48_fsbl_bp' command is executed.
16:04:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:50 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_4_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:50 INFO  : 'con' command is executed.
16:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:04:50 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:20:46 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:20:53 INFO  : Disconnected from the channel tcfchan#6.
16:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:54 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:20:54 INFO  : 'jtag frequency' command is executed.
16:20:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:20:54 INFO  : Context for 'APU' is selected.
16:20:54 INFO  : System reset is completed.
16:20:57 INFO  : 'after 3000' command is executed.
16:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:21:08 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:21:09 INFO  : Context for 'APU' is selected.
16:21:17 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:17 INFO  : Context for 'APU' is selected.
16:21:17 INFO  : Boot mode is read from the target.
16:21:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:18 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:18 INFO  : 'set bp_21_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:21:19 INFO  : 'con -block -timeout 60' command is executed.
16:21:19 INFO  : 'bpremove $bp_21_18_fsbl_bp' command is executed.
16:21:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:20 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_21_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:20 INFO  : 'con' command is executed.
16:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:21:20 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:58:33 WARN  : channel "tcfchan#7" closed
17:02:19 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:02:33 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:03:39 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:04:49 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:05:20 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:10:28 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:17:57 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:09 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:18:09 INFO  : 'jtag frequency' command is executed.
17:18:09 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:18:09 INFO  : Context for 'APU' is selected.
17:18:10 INFO  : System reset is completed.
17:18:13 INFO  : 'after 3000' command is executed.
17:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:18:24 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:18:24 INFO  : Context for 'APU' is selected.
17:18:24 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:18:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:24 INFO  : Context for 'APU' is selected.
17:18:24 INFO  : Boot mode is read from the target.
17:18:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:26 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:26 INFO  : 'set bp_18_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:18:27 INFO  : 'con -block -timeout 60' command is executed.
17:18:27 INFO  : 'bpremove $bp_18_26_fsbl_bp' command is executed.
17:18:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:28 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_18_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:28 INFO  : 'con' command is executed.
17:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:18:28 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:22:25 INFO  : Disconnected from the channel tcfchan#8.
17:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:22 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:23:22 INFO  : 'jtag frequency' command is executed.
17:23:22 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:23:22 INFO  : Context for 'APU' is selected.
17:23:22 INFO  : System reset is completed.
17:23:25 INFO  : 'after 3000' command is executed.
17:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:23:37 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:23:37 INFO  : Context for 'APU' is selected.
17:23:45 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:45 INFO  : Context for 'APU' is selected.
17:23:45 INFO  : Boot mode is read from the target.
17:23:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:46 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:46 INFO  : 'set bp_23_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:23:47 INFO  : 'con -block -timeout 60' command is executed.
17:23:48 INFO  : 'bpremove $bp_23_46_fsbl_bp' command is executed.
17:23:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:48 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_23_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:48 INFO  : 'con' command is executed.
17:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:23:48 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:23:57 WARN  : channel "tcfchan#9" closed
17:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:41 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:24:41 INFO  : 'jtag frequency' command is executed.
17:24:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:24:41 INFO  : Context for 'APU' is selected.
17:24:42 INFO  : System reset is completed.
17:24:45 INFO  : 'after 3000' command is executed.
17:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:24:56 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:24:56 INFO  : Context for 'APU' is selected.
17:25:05 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:05 INFO  : Context for 'APU' is selected.
17:25:05 INFO  : Boot mode is read from the target.
17:25:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:06 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:06 INFO  : 'set bp_25_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:25:07 INFO  : 'con -block -timeout 60' command is executed.
17:25:08 INFO  : 'bpremove $bp_25_6_fsbl_bp' command is executed.
17:25:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:08 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_25_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:08 INFO  : 'con' command is executed.
17:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:25:08 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:26:42 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:26:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa is already opened

17:26:59 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:27:04 INFO  : Disconnected from the channel tcfchan#10.
17:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:27:06 INFO  : 'jtag frequency' command is executed.
17:27:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:27:06 INFO  : Context for 'APU' is selected.
17:27:06 INFO  : System reset is completed.
17:27:09 INFO  : 'after 3000' command is executed.
17:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:27:20 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:27:20 INFO  : Context for 'APU' is selected.
17:27:29 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:29 INFO  : Context for 'APU' is selected.
17:27:29 INFO  : Boot mode is read from the target.
17:27:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:30 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:30 INFO  : 'set bp_27_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:27:31 INFO  : 'con -block -timeout 60' command is executed.
17:27:31 INFO  : 'bpremove $bp_27_30_fsbl_bp' command is executed.
17:27:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:32 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_27_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:32 INFO  : 'con' command is executed.
17:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:27:32 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:31:31 INFO  : Disconnected from the channel tcfchan#12.
17:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:32:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:32:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
17:34:15 INFO  : Platform repository initialization has completed.
17:34:15 INFO  : Registering command handlers for Vitis TCF services
17:34:18 INFO  : XSCT server has started successfully.
17:34:18 INFO  : Successfully done setting XSCT server connection channel  
17:34:18 INFO  : plnx-install-location is set to ''
17:34:18 INFO  : Successfully done setting workspace for the tool. 
17:34:18 INFO  : Successfully done query RDI_DATADIR 
17:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:35:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:36:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:01 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:37:01 INFO  : 'jtag frequency' command is executed.
17:37:01 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:01 INFO  : Context for 'APU' is selected.
17:37:01 INFO  : System reset is completed.
17:37:04 INFO  : 'after 3000' command is executed.
17:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:37:15 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:37:16 INFO  : Context for 'APU' is selected.
17:37:16 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:16 INFO  : Context for 'APU' is selected.
17:37:16 INFO  : Boot mode is read from the target.
17:37:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:17 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:17 INFO  : 'set bp_37_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:37:18 INFO  : 'con -block -timeout 60' command is executed.
17:37:19 INFO  : 'bpremove $bp_37_17_fsbl_bp' command is executed.
17:37:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:19 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_37_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:19 INFO  : 'con' command is executed.
17:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:37:19 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:46:52 INFO  : Disconnected from the channel tcfchan#1.
17:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:47:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:22 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:47:22 INFO  : 'jtag frequency' command is executed.
17:47:22 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:47:22 INFO  : Context for 'APU' is selected.
17:47:22 INFO  : System reset is completed.
17:47:25 INFO  : 'after 3000' command is executed.
17:47:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:47:36 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:47:36 INFO  : Context for 'APU' is selected.
17:47:45 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:45 INFO  : Context for 'APU' is selected.
17:47:45 INFO  : Boot mode is read from the target.
17:47:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:47:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:47:46 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:47:46 INFO  : 'set bp_47_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:47:47 INFO  : 'con -block -timeout 60' command is executed.
17:47:48 INFO  : 'bpremove $bp_47_46_fsbl_bp' command is executed.
17:47:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:47:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:47:48 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:47:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_47_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:47:48 INFO  : 'con' command is executed.
17:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:47:48 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:54:16 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:54:36 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:55:10 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
17:55:16 INFO  : Disconnected from the channel tcfchan#2.
17:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:55:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:39 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
17:55:39 INFO  : 'jtag frequency' command is executed.
17:55:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:55:39 INFO  : Context for 'APU' is selected.
17:55:39 INFO  : System reset is completed.
17:55:42 INFO  : 'after 3000' command is executed.
17:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
17:55:53 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
17:55:53 INFO  : Context for 'APU' is selected.
17:56:01 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
17:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:01 INFO  : Context for 'APU' is selected.
17:56:01 INFO  : Boot mode is read from the target.
17:56:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:02 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:02 INFO  : 'set bp_56_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:56:03 INFO  : 'con -block -timeout 60' command is executed.
17:56:03 INFO  : 'bpremove $bp_56_2_fsbl_bp' command is executed.
17:56:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:04 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_56_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:04 INFO  : 'con' command is executed.
17:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:56:04 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:58:43 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:00:38 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:00:44 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
18:00:49 INFO  : Disconnected from the channel tcfchan#3.
18:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:00:50 INFO  : 'jtag frequency' command is executed.
18:00:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:00:50 INFO  : Context for 'APU' is selected.
18:00:51 INFO  : System reset is completed.
18:00:54 INFO  : 'after 3000' command is executed.
18:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:01:05 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:01:05 INFO  : Context for 'APU' is selected.
18:01:12 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:01:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:12 INFO  : Context for 'APU' is selected.
18:01:12 INFO  : Boot mode is read from the target.
18:01:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:01:14 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:01:14 INFO  : 'set bp_1_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:01:15 INFO  : 'con -block -timeout 60' command is executed.
18:01:15 INFO  : 'bpremove $bp_1_14_fsbl_bp' command is executed.
18:01:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:01:16 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_1_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:16 INFO  : 'con' command is executed.
18:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:01:16 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:02:41 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:02:49 INFO  : Disconnected from the channel tcfchan#4.
18:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:02:50 INFO  : 'jtag frequency' command is executed.
18:02:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:50 INFO  : Context for 'APU' is selected.
18:02:51 INFO  : System reset is completed.
18:02:54 INFO  : 'after 3000' command is executed.
18:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:03:05 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:03:05 INFO  : Context for 'APU' is selected.
18:03:13 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:13 INFO  : Context for 'APU' is selected.
18:03:13 INFO  : Boot mode is read from the target.
18:03:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:03:14 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:03:14 INFO  : 'set bp_3_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:03:15 INFO  : 'con -block -timeout 60' command is executed.
18:03:16 INFO  : 'bpremove $bp_3_14_fsbl_bp' command is executed.
18:03:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:03:16 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_3_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:16 INFO  : 'con' command is executed.
18:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:03:16 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:04:17 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:04:23 INFO  : Disconnected from the channel tcfchan#5.
18:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:04:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:40 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:04:40 INFO  : 'jtag frequency' command is executed.
18:04:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:40 INFO  : Context for 'APU' is selected.
18:04:40 INFO  : System reset is completed.
18:04:43 INFO  : 'after 3000' command is executed.
18:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:04:54 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:04:54 INFO  : Context for 'APU' is selected.
18:05:03 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:03 INFO  : Context for 'APU' is selected.
18:05:03 INFO  : Boot mode is read from the target.
18:05:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:04 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:04 INFO  : 'set bp_5_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:05 INFO  : 'con -block -timeout 60' command is executed.
18:05:05 INFO  : 'bpremove $bp_5_4_fsbl_bp' command is executed.
18:05:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:06 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_5_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:06 INFO  : 'con' command is executed.
18:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:06 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:16:17 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:18:49 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:18:59 INFO  : Disconnected from the channel tcfchan#6.
18:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:00 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:19:00 INFO  : 'jtag frequency' command is executed.
18:19:00 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:19:00 INFO  : Context for 'APU' is selected.
18:19:00 INFO  : System reset is completed.
18:19:03 INFO  : 'after 3000' command is executed.
18:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:19:14 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:19:14 INFO  : Context for 'APU' is selected.
18:19:22 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:22 INFO  : Context for 'APU' is selected.
18:19:22 INFO  : Boot mode is read from the target.
18:19:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:24 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:24 INFO  : 'set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:19:25 INFO  : 'con -block -timeout 60' command is executed.
18:19:25 INFO  : 'bpremove $bp_19_24_fsbl_bp' command is executed.
18:19:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:26 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:26 INFO  : 'con' command is executed.
18:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:19:26 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:25:46 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:26:14 INFO  : Disconnected from the channel tcfchan#7.
18:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:15 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:26:15 INFO  : 'jtag frequency' command is executed.
18:26:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:26:15 INFO  : Context for 'APU' is selected.
18:26:16 INFO  : System reset is completed.
18:26:19 INFO  : 'after 3000' command is executed.
18:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:26:30 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:26:30 INFO  : Context for 'APU' is selected.
18:26:38 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:38 INFO  : Context for 'APU' is selected.
18:26:38 INFO  : Boot mode is read from the target.
18:26:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:40 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:40 INFO  : 'set bp_26_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:26:41 INFO  : 'con -block -timeout 60' command is executed.
18:26:41 INFO  : 'bpremove $bp_26_40_fsbl_bp' command is executed.
18:26:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:42 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_26_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:42 INFO  : 'con' command is executed.
18:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:26:42 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:28:51 INFO  : Disconnected from the channel tcfchan#8.
18:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:53 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:28:53 INFO  : 'jtag frequency' command is executed.
18:28:53 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:28:53 INFO  : Context for 'APU' is selected.
18:28:53 INFO  : System reset is completed.
18:28:56 INFO  : 'after 3000' command is executed.
18:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:29:07 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:29:07 INFO  : Context for 'APU' is selected.
18:29:14 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:15 INFO  : Context for 'APU' is selected.
18:29:15 INFO  : Boot mode is read from the target.
18:29:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:16 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:16 INFO  : 'set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:29:17 INFO  : 'con -block -timeout 60' command is executed.
18:29:17 INFO  : 'bpremove $bp_29_16_fsbl_bp' command is executed.
18:29:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:18 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:19 INFO  : 'con' command is executed.
18:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:29:19 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:31:39 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:31:47 INFO  : Disconnected from the channel tcfchan#9.
18:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:31:48 INFO  : 'jtag frequency' command is executed.
18:31:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:31:48 INFO  : Context for 'APU' is selected.
18:31:48 INFO  : System reset is completed.
18:31:51 INFO  : 'after 3000' command is executed.
18:31:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:32:03 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:32:03 INFO  : Context for 'APU' is selected.
18:32:10 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:10 INFO  : Context for 'APU' is selected.
18:32:10 INFO  : Boot mode is read from the target.
18:32:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:11 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:11 INFO  : 'set bp_32_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:32:12 INFO  : 'con -block -timeout 60' command is executed.
18:32:12 INFO  : 'bpremove $bp_32_11_fsbl_bp' command is executed.
18:32:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:14 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_32_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:14 INFO  : 'con' command is executed.
18:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:32:14 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:42:33 INFO  : Disconnected from the channel tcfchan#10.
18:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:42:34 INFO  : 'jtag frequency' command is executed.
18:42:34 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:42:34 INFO  : Context for 'APU' is selected.
18:42:34 INFO  : System reset is completed.
18:42:37 INFO  : 'after 3000' command is executed.
18:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:42:48 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:42:48 INFO  : Context for 'APU' is selected.
18:42:57 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:57 INFO  : Context for 'APU' is selected.
18:42:57 INFO  : Boot mode is read from the target.
18:42:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:58 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:58 INFO  : 'set bp_42_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:42:59 INFO  : 'con -block -timeout 60' command is executed.
18:42:59 INFO  : 'bpremove $bp_42_58_fsbl_bp' command is executed.
18:43:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:01 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_42_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:01 INFO  : 'con' command is executed.
18:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:43:01 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:46:41 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:46:59 INFO  : Disconnected from the channel tcfchan#11.
18:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:47:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:47:20 INFO  : 'jtag frequency' command is executed.
18:47:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:47:20 INFO  : Context for 'APU' is selected.
18:47:21 INFO  : System reset is completed.
18:47:24 INFO  : 'after 3000' command is executed.
18:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:47:35 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:47:35 INFO  : Context for 'APU' is selected.
18:47:42 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:42 INFO  : Context for 'APU' is selected.
18:47:42 INFO  : Boot mode is read from the target.
18:47:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:43 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:43 INFO  : 'set bp_47_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:47:44 INFO  : 'con -block -timeout 60' command is executed.
18:47:45 INFO  : 'bpremove $bp_47_43_fsbl_bp' command is executed.
18:47:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:46 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_47_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:46 INFO  : 'con' command is executed.
18:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:47:46 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:50:20 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:50:27 INFO  : Disconnected from the channel tcfchan#12.
18:50:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:28 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:50:28 INFO  : 'jtag frequency' command is executed.
18:50:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:50:28 INFO  : Context for 'APU' is selected.
18:50:28 INFO  : System reset is completed.
18:50:31 INFO  : 'after 3000' command is executed.
18:50:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:50:42 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:50:43 INFO  : Context for 'APU' is selected.
18:50:50 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:50:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:51 INFO  : Context for 'APU' is selected.
18:50:51 INFO  : Boot mode is read from the target.
18:50:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:52 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:52 INFO  : 'set bp_50_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:50:53 INFO  : 'con -block -timeout 60' command is executed.
18:50:53 INFO  : 'bpremove $bp_50_52_fsbl_bp' command is executed.
18:50:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:54 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_50_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:54 INFO  : 'con' command is executed.
18:50:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:50:54 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:52:59 INFO  : Disconnected from the channel tcfchan#13.
18:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:53:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:53:30 INFO  : 'jtag frequency' command is executed.
18:53:30 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:53:30 INFO  : Context for 'APU' is selected.
18:53:30 INFO  : System reset is completed.
18:53:33 INFO  : 'after 3000' command is executed.
18:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:53:44 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:53:45 INFO  : Context for 'APU' is selected.
18:53:53 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:53 INFO  : Context for 'APU' is selected.
18:53:53 INFO  : Boot mode is read from the target.
18:53:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:53:55 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:53:55 INFO  : 'set bp_53_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:53:56 INFO  : 'con -block -timeout 60' command is executed.
18:53:56 INFO  : 'bpremove $bp_53_55_fsbl_bp' command is executed.
18:53:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:53:57 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_53_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:57 INFO  : 'con' command is executed.
18:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:53:57 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:55:19 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
18:55:24 INFO  : Disconnected from the channel tcfchan#14.
18:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:55:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:55:48 INFO  : 'jtag frequency' command is executed.
18:55:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:55:48 INFO  : Context for 'APU' is selected.
18:55:48 INFO  : System reset is completed.
18:55:51 INFO  : 'after 3000' command is executed.
18:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:56:02 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:56:03 INFO  : Context for 'APU' is selected.
18:56:11 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:11 INFO  : Context for 'APU' is selected.
18:56:12 INFO  : Boot mode is read from the target.
18:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:56:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:56:13 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:56:13 INFO  : 'set bp_56_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:56:14 INFO  : 'con -block -timeout 60' command is executed.
18:56:14 INFO  : 'bpremove $bp_56_13_fsbl_bp' command is executed.
18:56:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:56:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:56:15 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_56_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:56:15 INFO  : 'con' command is executed.
18:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:56:15 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
18:56:57 INFO  : Disconnected from the channel tcfchan#15.
18:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:56:58 INFO  : 'jtag frequency' command is executed.
18:56:58 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:56:59 INFO  : Context for 'APU' is selected.
18:56:59 INFO  : System reset is completed.
18:57:02 INFO  : 'after 3000' command is executed.
18:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:57:13 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
18:57:13 INFO  : Context for 'APU' is selected.
18:57:22 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
18:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:22 INFO  : Context for 'APU' is selected.
18:57:22 INFO  : Boot mode is read from the target.
18:57:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:57:24 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:57:24 INFO  : 'set bp_57_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:57:25 INFO  : 'con -block -timeout 60' command is executed.
18:57:25 INFO  : 'bpremove $bp_57_24_fsbl_bp' command is executed.
18:57:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:57:26 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
18:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_57_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:26 INFO  : 'con' command is executed.
18:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:57:26 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
19:01:42 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
19:01:47 INFO  : Disconnected from the channel tcfchan#16.
19:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:01:49 INFO  : 'jtag frequency' command is executed.
19:01:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:01:49 INFO  : Context for 'APU' is selected.
19:01:49 INFO  : System reset is completed.
19:01:52 INFO  : 'after 3000' command is executed.
19:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:02:03 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
19:02:03 INFO  : Context for 'APU' is selected.
19:02:12 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
19:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:12 INFO  : Context for 'APU' is selected.
19:02:12 INFO  : Boot mode is read from the target.
19:02:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:02:13 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:02:13 INFO  : 'set bp_2_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:02:14 INFO  : 'con -block -timeout 60' command is executed.
19:02:14 INFO  : 'bpremove $bp_2_13_fsbl_bp' command is executed.
19:02:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:02:16 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
19:02:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_2_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:02:16 INFO  : 'con' command is executed.
19:02:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:02:16 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
19:05:10 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
19:05:16 INFO  : Disconnected from the channel tcfchan#17.
19:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:05:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:05:35 INFO  : 'jtag frequency' command is executed.
19:05:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:05:35 INFO  : Context for 'APU' is selected.
19:05:35 INFO  : System reset is completed.
19:05:38 INFO  : 'after 3000' command is executed.
19:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:05:49 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
19:05:49 INFO  : Context for 'APU' is selected.
19:05:56 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
19:05:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:56 INFO  : Context for 'APU' is selected.
19:05:56 INFO  : Boot mode is read from the target.
19:05:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:05:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:05:58 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:05:58 INFO  : 'set bp_5_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:05:59 INFO  : 'con -block -timeout 60' command is executed.
19:05:59 INFO  : 'bpremove $bp_5_58_fsbl_bp' command is executed.
19:05:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:05:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:06:00 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
19:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_5_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:06:00 INFO  : 'con' command is executed.
19:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:06:00 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
19:09:56 INFO  : Disconnected from the channel tcfchan#18.
19:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:09:58 INFO  : 'jtag frequency' command is executed.
19:09:58 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:09:58 INFO  : Context for 'APU' is selected.
19:09:58 INFO  : System reset is completed.
19:10:01 INFO  : 'after 3000' command is executed.
19:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:10:12 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
19:10:12 INFO  : Context for 'APU' is selected.
19:10:13 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa'.
19:10:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:13 INFO  : Context for 'APU' is selected.
19:10:13 INFO  : Boot mode is read from the target.
19:10:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:10:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:10:14 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:10:14 INFO  : 'set bp_10_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:10:15 INFO  : 'con -block -timeout 60' command is executed.
19:10:15 INFO  : 'bpremove $bp_10_14_fsbl_bp' command is executed.
19:10:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:10:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:10:16 INFO  : The application '/home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf' is downloaded to processor 'psu_cortexa53_0'.
19:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/interr_measurement_test/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_wrapper/export/zcu106_int_meas_plat_wrapper/sw/zcu106_int_meas_plat_wrapper/boot/fsbl.elf
set bp_10_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/interr_measurement_test/Debug/interr_measurement_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:10:16 INFO  : 'con' command is executed.
19:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:10:16 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/interr_measurement_test_system/_ide/scripts/debugger_interr_measurement_test-default.tcl'
19:12:15 INFO  : Disconnected from the channel tcfchan#19.
11:34:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
11:34:52 INFO  : Registering command handlers for Vitis TCF services
11:34:53 INFO  : Platform repository initialization has completed.
11:34:54 INFO  : XSCT server has started successfully.
11:34:54 INFO  : Successfully done setting XSCT server connection channel  
11:35:02 INFO  : plnx-install-location is set to ''
11:35:02 INFO  : Successfully done setting workspace for the tool. 
11:35:02 INFO  : Successfully done query RDI_DATADIR 
11:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:35:50 INFO  : 'jtag frequency' command is executed.
11:35:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:35:50 INFO  : Context for 'APU' is selected.
11:35:50 INFO  : System reset is completed.
11:35:53 INFO  : 'after 3000' command is executed.
11:35:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:36:05 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:36:05 INFO  : Context for 'APU' is selected.
11:36:05 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:36:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:05 INFO  : Context for 'APU' is selected.
11:36:05 INFO  : Boot mode is read from the target.
11:36:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:06 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:06 INFO  : 'set bp_36_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:36:08 INFO  : 'con -block -timeout 60' command is executed.
11:36:08 INFO  : 'bpremove $bp_36_6_fsbl_bp' command is executed.
11:36:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:09 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_36_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:09 INFO  : 'con' command is executed.
11:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:36:09 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
11:47:51 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
11:48:04 INFO  : Disconnected from the channel tcfchan#1.
11:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:48:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
11:48:20 INFO  : 'jtag frequency' command is executed.
11:48:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:48:20 INFO  : Context for 'APU' is selected.
11:48:20 INFO  : System reset is completed.
11:48:23 INFO  : 'after 3000' command is executed.
11:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
11:48:35 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
11:48:35 INFO  : Context for 'APU' is selected.
11:48:43 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
11:48:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:43 INFO  : Context for 'APU' is selected.
11:48:43 INFO  : Boot mode is read from the target.
11:48:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:48:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:48:44 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:48:44 INFO  : 'set bp_48_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:48:45 INFO  : 'con -block -timeout 60' command is executed.
11:48:45 INFO  : 'bpremove $bp_48_44_fsbl_bp' command is executed.
11:48:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:48:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:48:47 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
11:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_48_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:48:47 INFO  : 'con' command is executed.
11:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:48:47 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
14:29:40 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
14:29:49 INFO  : Disconnected from the channel tcfchan#2.
14:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:29:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
14:30:30 INFO  : 'jtag frequency' command is executed.
14:30:30 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:30 INFO  : Context for 'APU' is selected.
14:30:30 INFO  : System reset is completed.
14:30:33 INFO  : 'after 3000' command is executed.
14:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
14:30:45 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
14:30:45 INFO  : Context for 'APU' is selected.
14:30:53 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
14:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:53 INFO  : Context for 'APU' is selected.
14:30:53 INFO  : Boot mode is read from the target.
14:30:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:54 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:54 INFO  : 'set bp_30_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:56 INFO  : 'con -block -timeout 60' command is executed.
14:30:56 INFO  : 'bpremove $bp_30_54_fsbl_bp' command is executed.
14:30:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:57 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_30_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:57 INFO  : 'con' command is executed.
14:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:30:57 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
14:37:43 INFO  : Saving repository preferences.
14:37:43 INFO  : plnx-install-location is set to ''
15:10:34 WARN  : channel "tcfchan#3" closed
15:17:06 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:17:29 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:19:09 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:19:29 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:36 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:19:36 INFO  : 'jtag frequency' command is executed.
15:19:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:36 INFO  : Context for 'APU' is selected.
15:19:37 INFO  : System reset is completed.
15:19:40 INFO  : 'after 3000' command is executed.
15:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:19:51 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:19:51 INFO  : Context for 'APU' is selected.
15:19:51 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:51 INFO  : Context for 'APU' is selected.
15:19:51 INFO  : Boot mode is read from the target.
15:19:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:53 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:53 INFO  : 'set bp_19_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:54 INFO  : 'con -block -timeout 60' command is executed.
15:19:54 INFO  : 'bpremove $bp_19_53_fsbl_bp' command is executed.
15:19:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:55 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_19_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:55 INFO  : 'con' command is executed.
15:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:55 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
15:26:22 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:26:30 INFO  : Disconnected from the channel tcfchan#4.
15:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:26:32 INFO  : 'jtag frequency' command is executed.
15:26:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:26:32 INFO  : Context for 'APU' is selected.
15:26:32 INFO  : System reset is completed.
15:26:35 INFO  : 'after 3000' command is executed.
15:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:26:46 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:26:46 INFO  : Context for 'APU' is selected.
15:26:54 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:26:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:54 INFO  : Context for 'APU' is selected.
15:26:54 INFO  : Boot mode is read from the target.
15:26:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:55 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:55 INFO  : 'set bp_26_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:26:56 INFO  : 'con -block -timeout 60' command is executed.
15:26:56 INFO  : 'bpremove $bp_26_55_fsbl_bp' command is executed.
15:26:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:58 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_26_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:58 INFO  : 'con' command is executed.
15:26:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:58 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
15:52:14 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:52:24 INFO  : Disconnected from the channel tcfchan#5.
15:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:52:25 INFO  : 'jtag frequency' command is executed.
15:52:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:52:25 INFO  : Context for 'APU' is selected.
15:52:25 INFO  : System reset is completed.
15:52:28 INFO  : 'after 3000' command is executed.
15:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:52:39 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:52:39 INFO  : Context for 'APU' is selected.
15:52:47 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:52:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:47 INFO  : Context for 'APU' is selected.
15:52:47 INFO  : Boot mode is read from the target.
15:52:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:49 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:49 INFO  : 'set bp_52_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:52:50 INFO  : 'con -block -timeout 60' command is executed.
15:52:50 INFO  : 'bpremove $bp_52_49_fsbl_bp' command is executed.
15:52:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:51 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_52_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:51 INFO  : 'con' command is executed.
15:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:52:51 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
15:58:05 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:58:16 INFO  : Disconnected from the channel tcfchan#6.
15:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
15:58:18 INFO  : 'jtag frequency' command is executed.
15:58:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:58:18 INFO  : Context for 'APU' is selected.
15:58:18 INFO  : System reset is completed.
15:58:21 INFO  : 'after 3000' command is executed.
15:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
15:58:32 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
15:58:32 INFO  : Context for 'APU' is selected.
15:58:40 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
15:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:40 INFO  : Context for 'APU' is selected.
15:58:40 INFO  : Boot mode is read from the target.
15:58:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:41 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:41 INFO  : 'set bp_58_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:58:43 INFO  : 'con -block -timeout 60' command is executed.
15:58:43 INFO  : 'bpremove $bp_58_41_fsbl_bp' command is executed.
15:58:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:44 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_58_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:44 INFO  : 'con' command is executed.
15:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:58:44 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:08:30 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:09:17 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:10:59 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:11:10 INFO  : Disconnected from the channel tcfchan#7.
16:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:11:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:28 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:11:28 INFO  : 'jtag frequency' command is executed.
16:11:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:11:28 INFO  : Context for 'APU' is selected.
16:11:29 INFO  : System reset is completed.
16:11:32 INFO  : 'after 3000' command is executed.
16:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:11:43 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:11:43 INFO  : Context for 'APU' is selected.
16:11:51 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:51 INFO  : Context for 'APU' is selected.
16:11:51 INFO  : Boot mode is read from the target.
16:11:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:53 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:53 INFO  : 'set bp_11_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:11:54 INFO  : 'con -block -timeout 60' command is executed.
16:11:54 INFO  : 'bpremove $bp_11_53_fsbl_bp' command is executed.
16:11:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:55 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_11_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:55 INFO  : 'con' command is executed.
16:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:11:55 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:12:43 INFO  : Disconnected from the channel tcfchan#8.
16:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:44 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:12:44 INFO  : 'jtag frequency' command is executed.
16:12:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:12:44 INFO  : Context for 'APU' is selected.
16:12:45 INFO  : System reset is completed.
16:12:48 INFO  : 'after 3000' command is executed.
16:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:12:59 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:12:59 INFO  : Context for 'APU' is selected.
16:13:07 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:07 INFO  : Context for 'APU' is selected.
16:13:07 INFO  : Boot mode is read from the target.
16:13:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:09 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:09 INFO  : 'set bp_13_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:13:10 INFO  : 'con -block -timeout 60' command is executed.
16:13:10 INFO  : 'bpremove $bp_13_9_fsbl_bp' command is executed.
16:13:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:11 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_13_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:11 INFO  : 'con' command is executed.
16:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:13:11 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:18:45 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:20:02 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:21:11 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:22:18 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:22:31 INFO  : Disconnected from the channel tcfchan#9.
16:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:22:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:22:49 INFO  : 'jtag frequency' command is executed.
16:22:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:22:49 INFO  : Context for 'APU' is selected.
16:22:49 INFO  : System reset is completed.
16:22:52 INFO  : 'after 3000' command is executed.
16:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:23:03 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:23:03 INFO  : Context for 'APU' is selected.
16:23:12 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:12 INFO  : Context for 'APU' is selected.
16:23:12 INFO  : Boot mode is read from the target.
16:23:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:13 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:13 INFO  : 'set bp_23_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:23:14 INFO  : 'con -block -timeout 60' command is executed.
16:23:14 INFO  : 'bpremove $bp_23_13_fsbl_bp' command is executed.
16:23:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:15 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_23_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:15 INFO  : 'con' command is executed.
16:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:23:15 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:24:44 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:24:50 INFO  : Disconnected from the channel tcfchan#10.
16:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:24:51 INFO  : 'jtag frequency' command is executed.
16:24:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:24:51 INFO  : Context for 'APU' is selected.
16:24:51 INFO  : System reset is completed.
16:24:54 INFO  : 'after 3000' command is executed.
16:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:25:05 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:25:06 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Boot mode is read from the target.
16:25:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:15 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:15 INFO  : 'set bp_25_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:25:16 INFO  : 'con -block -timeout 60' command is executed.
16:25:16 INFO  : 'bpremove $bp_25_15_fsbl_bp' command is executed.
16:25:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:18 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_25_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:18 INFO  : 'con' command is executed.
16:25:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:25:18 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:26:50 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:27:41 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:27:58 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:28:05 INFO  : Disconnected from the channel tcfchan#11.
16:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:28:06 INFO  : 'jtag frequency' command is executed.
16:28:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:06 INFO  : Context for 'APU' is selected.
16:28:06 INFO  : System reset is completed.
16:28:09 INFO  : 'after 3000' command is executed.
16:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:28:20 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:28:21 INFO  : Context for 'APU' is selected.
16:28:29 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:28:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:29 INFO  : Context for 'APU' is selected.
16:28:29 INFO  : Boot mode is read from the target.
16:28:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:30 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:30 INFO  : 'set bp_28_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:31 INFO  : 'con -block -timeout 60' command is executed.
16:28:31 INFO  : 'bpremove $bp_28_30_fsbl_bp' command is executed.
16:28:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:33 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_28_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:33 INFO  : 'con' command is executed.
16:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:28:33 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:32:30 INFO  : Disconnected from the channel tcfchan#12.
16:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:31 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:32:31 INFO  : 'jtag frequency' command is executed.
16:32:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:31 INFO  : Context for 'APU' is selected.
16:32:31 INFO  : System reset is completed.
16:32:34 INFO  : 'after 3000' command is executed.
16:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:32:46 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:32:46 INFO  : Context for 'APU' is selected.
16:32:55 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:55 INFO  : Context for 'APU' is selected.
16:32:55 INFO  : Boot mode is read from the target.
16:32:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:56 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:56 INFO  : 'set bp_32_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:57 INFO  : 'con -block -timeout 60' command is executed.
16:32:57 INFO  : 'bpremove $bp_32_56_fsbl_bp' command is executed.
16:32:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:59 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_32_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:59 INFO  : 'con' command is executed.
16:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:59 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:42:13 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:42:22 INFO  : Disconnected from the channel tcfchan#13.
16:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:42:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:42:48 INFO  : 'jtag frequency' command is executed.
16:42:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:48 INFO  : Context for 'APU' is selected.
16:42:48 INFO  : System reset is completed.
16:42:51 INFO  : 'after 3000' command is executed.
16:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:43:02 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:43:02 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:11 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : Boot mode is read from the target.
16:43:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:12 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:12 INFO  : 'set bp_43_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:43:13 INFO  : 'con -block -timeout 60' command is executed.
16:43:13 INFO  : 'bpremove $bp_43_12_fsbl_bp' command is executed.
16:43:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:14 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_43_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:15 INFO  : 'con' command is executed.
16:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:43:15 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:44:48 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:44:53 INFO  : Disconnected from the channel tcfchan#14.
16:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:45:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:45:08 INFO  : 'jtag frequency' command is executed.
16:45:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:45:08 INFO  : Context for 'APU' is selected.
16:45:09 INFO  : System reset is completed.
16:45:12 INFO  : 'after 3000' command is executed.
16:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:45:23 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:45:23 INFO  : Context for 'APU' is selected.
16:45:32 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:32 INFO  : Context for 'APU' is selected.
16:45:32 INFO  : Boot mode is read from the target.
16:45:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:45:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:45:33 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:45:33 INFO  : 'set bp_45_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:45:34 INFO  : 'con -block -timeout 60' command is executed.
16:45:35 INFO  : 'bpremove $bp_45_33_fsbl_bp' command is executed.
16:45:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:45:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:45:36 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:45:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_45_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:45:36 INFO  : 'con' command is executed.
16:45:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:45:36 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:48:31 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
16:48:40 INFO  : Disconnected from the channel tcfchan#15.
16:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:48:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:48:58 INFO  : 'jtag frequency' command is executed.
16:48:58 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:48:58 INFO  : Context for 'APU' is selected.
16:48:59 INFO  : System reset is completed.
16:49:02 INFO  : 'after 3000' command is executed.
16:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:49:13 INFO  : Device configured successfully with "/home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
16:49:13 INFO  : Context for 'APU' is selected.
16:49:22 INFO  : Hardware design and registers information is loaded from '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
16:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:22 INFO  : Context for 'APU' is selected.
16:49:22 INFO  : Boot mode is read from the target.
16:49:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:23 INFO  : The application '/home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:23 INFO  : 'set bp_49_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:49:24 INFO  : 'con -block -timeout 60' command is executed.
16:49:24 INFO  : 'bpremove $bp_49_23_fsbl_bp' command is executed.
16:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:25 INFO  : The application '/home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/daniele/vitis_workspace/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_49_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniele/vitis_workspace/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:26 INFO  : 'con' command is executed.
16:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:49:26 INFO  : Launch script is exported to file '/home/daniele/vitis_workspace/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
16:55:51 INFO  : Disconnected from the channel tcfchan#16.
17:09:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniele/vitis_workspace/temp_xsdb_launch_script.tcl
17:09:21 INFO  : Platform repository initialization has completed.
17:09:21 INFO  : Registering command handlers for Vitis TCF services
17:09:22 INFO  : XSCT server has started successfully.
17:09:31 INFO  : plnx-install-location is set to ''
17:09:31 INFO  : Successfully done setting XSCT server connection channel  
17:09:31 INFO  : Successfully done query RDI_DATADIR 
17:09:31 INFO  : Successfully done setting workspace for the tool. 
19:57:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
19:57:23 INFO  : Platform repository initialization has completed.
19:57:23 INFO  : Registering command handlers for Vitis TCF services
19:57:25 INFO  : XSCT server has started successfully.
19:57:25 INFO  : plnx-install-location is set to ''
19:57:25 INFO  : Successfully done setting XSCT server connection channel  
19:57:25 INFO  : Successfully done query RDI_DATADIR 
19:57:25 INFO  : Successfully done setting workspace for the tool. 
20:00:04 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
20:00:04 INFO  : Result from executing command 'getPlatforms': 
20:00:07 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
20:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:09:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:09:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:10:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:10:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:10:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:11:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:12:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:13:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:47 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
20:13:47 INFO  : 'jtag frequency' command is executed.
20:13:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:13:47 INFO  : Context for 'APU' is selected.
20:13:47 INFO  : System reset is completed.
20:13:50 INFO  : 'after 3000' command is executed.
20:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
20:14:02 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
20:14:02 INFO  : Context for 'APU' is selected.
20:14:02 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
20:14:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:02 INFO  : Context for 'APU' is selected.
20:14:02 INFO  : Boot mode is read from the target.
20:14:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:14:03 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:14:03 INFO  : 'set bp_14_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:14:04 INFO  : 'con -block -timeout 60' command is executed.
20:14:04 INFO  : 'bpremove $bp_14_3_fsbl_bp' command is executed.
20:14:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:14:04 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
20:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_14_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:04 INFO  : 'con' command is executed.
20:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:14:04 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
20:19:50 INFO  : Disconnected from the channel tcfchan#2.
20:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
20:19:52 INFO  : 'jtag frequency' command is executed.
20:19:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:19:52 INFO  : Context for 'APU' is selected.
20:19:52 INFO  : System reset is completed.
20:19:55 INFO  : 'after 3000' command is executed.
20:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
20:20:06 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
20:20:06 INFO  : Context for 'APU' is selected.
20:20:06 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
20:20:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:06 INFO  : Context for 'APU' is selected.
20:20:06 INFO  : Boot mode is read from the target.
20:20:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:20:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:20:07 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:20:07 INFO  : 'set bp_20_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:20:08 INFO  : 'con -block -timeout 60' command is executed.
20:20:08 INFO  : 'bpremove $bp_20_7_fsbl_bp' command is executed.
20:20:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:20:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:20:08 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
20:20:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_20_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:20:08 INFO  : 'con' command is executed.
20:20:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:20:08 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
20:35:05 INFO  : Disconnected from the channel tcfchan#3.
20:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:35:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
20:35:21 INFO  : 'jtag frequency' command is executed.
20:35:21 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:35:21 INFO  : Context for 'APU' is selected.
20:35:21 INFO  : System reset is completed.
20:35:24 INFO  : 'after 3000' command is executed.
20:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
20:35:35 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
20:35:35 INFO  : Context for 'APU' is selected.
20:35:35 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
20:35:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:35 INFO  : Context for 'APU' is selected.
20:35:35 INFO  : Boot mode is read from the target.
20:35:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:35:36 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:35:36 INFO  : 'set bp_35_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:35:37 INFO  : 'con -block -timeout 60' command is executed.
20:35:37 INFO  : 'bpremove $bp_35_36_fsbl_bp' command is executed.
20:35:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:35:37 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
20:35:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_35_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:37 INFO  : 'con' command is executed.
20:35:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:35:37 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
20:45:09 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
20:45:15 INFO  : Disconnected from the channel tcfchan#4.
20:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
20:45:16 INFO  : 'jtag frequency' command is executed.
20:45:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:45:16 INFO  : Context for 'APU' is selected.
20:45:16 INFO  : System reset is completed.
20:45:19 INFO  : 'after 3000' command is executed.
20:45:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
20:45:30 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit"
20:45:30 INFO  : Context for 'APU' is selected.
20:45:30 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa'.
20:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:30 INFO  : Context for 'APU' is selected.
20:45:30 INFO  : Boot mode is read from the target.
20:45:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:31 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:31 INFO  : 'set bp_45_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:45:32 INFO  : 'con -block -timeout 60' command is executed.
20:45:32 INFO  : 'bpremove $bp_45_31_fsbl_bp' command is executed.
20:45:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:32 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/_ide/bitstream/zcu106_int_meas_plat_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/hw/zcu106_int_meas_plat_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/sw/zcu106_int_meas_plat_v3/boot/fsbl.elf
set bp_45_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3/Debug/test_int_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:33 INFO  : 'con' command is executed.
20:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:45:33 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v3_system/_ide/scripts/debugger_test_int_v3-default.tcl'
17:49:43 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
17:49:45 INFO  : Platform repository initialization has completed.
17:49:45 INFO  : Registering command handlers for Vitis TCF services
17:49:46 INFO  : XSCT server has started successfully.
17:49:46 INFO  : Successfully done setting XSCT server connection channel  
17:49:47 INFO  : plnx-install-location is set to ''
17:49:47 INFO  : Successfully done setting workspace for the tool. 
17:49:47 INFO  : Successfully done query RDI_DATADIR 
17:50:03 INFO  : Result from executing command 'removePlatformRepo': 
17:50:32 INFO  : Result from executing command 'getProjects': zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
17:50:32 INFO  : Result from executing command 'getPlatforms': 
17:50:35 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v3'...
15:42:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
15:43:00 INFO  : Platform repository initialization has completed.
15:43:00 INFO  : Registering command handlers for Vitis TCF services
15:43:02 INFO  : XSCT server has started successfully.
15:43:02 INFO  : Successfully done setting XSCT server connection channel  
15:43:02 INFO  : plnx-install-location is set to ''
15:43:02 INFO  : Successfully done query RDI_DATADIR 
15:43:02 INFO  : Successfully done setting workspace for the tool. 
15:44:26 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
15:44:27 INFO  : Platform repository initialization has completed.
15:44:27 INFO  : Registering command handlers for Vitis TCF services
15:44:29 INFO  : XSCT server has started successfully.
15:44:29 INFO  : Successfully done setting XSCT server connection channel  
15:44:29 INFO  : plnx-install-location is set to ''
15:44:29 INFO  : Successfully done setting workspace for the tool. 
15:44:29 INFO  : Successfully done query RDI_DATADIR 
15:45:36 ERROR : Failed to create platform.
15:46:55 ERROR : Failed to create platform.
15:46:55 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:24:12 INFO  : Result from executing command 'getProjects': int_test_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
16:24:12 INFO  : Result from executing command 'getPlatforms': zcu106_int_meas_plat_v3|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/zcu106_int_meas_plat_v3.xpfm
16:26:41 INFO  : Result from executing command 'getProjects': int_test_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
16:26:41 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;zcu106_int_meas_plat_v3|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/zcu106_int_meas_plat_v3/export/zcu106_int_meas_plat_v3/zcu106_int_meas_plat_v3.xpfm
16:26:45 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v4'...
16:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:59 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:28:59 INFO  : 'jtag frequency' command is executed.
16:28:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:59 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : System reset is completed.
16:29:02 INFO  : 'after 3000' command is executed.
16:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:29:13 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
16:29:13 INFO  : Context for 'APU' is selected.
16:29:13 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
16:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:13 INFO  : Context for 'APU' is selected.
16:29:13 INFO  : Boot mode is read from the target.
16:29:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:14 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:14 INFO  : 'set bp_29_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:29:14 INFO  : 'con -block -timeout 60' command is executed.
16:29:14 INFO  : 'bpremove $bp_29_14_fsbl_bp' command is executed.
16:29:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:15 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_29_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:15 INFO  : 'con' command is executed.
16:29:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:29:15 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/debugger_test_int_v4-default.tcl'
16:30:43 INFO  : Disconnected from the channel tcfchan#2.
16:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:31:01 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
16:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:31:06 INFO  : 'jtag frequency' command is executed.
16:31:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:31:06 INFO  : Context for 'APU' is selected.
16:31:06 INFO  : System reset is completed.
16:31:09 INFO  : 'after 3000' command is executed.
16:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:31:20 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
16:31:20 INFO  : Context for 'APU' is selected.
16:31:20 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
16:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:20 INFO  : Context for 'APU' is selected.
16:31:20 INFO  : Boot mode is read from the target.
16:31:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:21 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:21 INFO  : 'set bp_31_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:31:22 INFO  : 'con -block -timeout 60' command is executed.
16:31:22 INFO  : 'bpremove $bp_31_21_fsbl_bp' command is executed.
16:31:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:22 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_31_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:22 INFO  : 'con' command is executed.
16:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:31:22 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/debugger_test_int_v4-default.tcl'
16:32:00 INFO  : Result from executing command 'removePlatformRepo': 
16:32:10 INFO  : Result from executing command 'removePlatformRepo': 
16:32:20 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
16:33:26 INFO  : Result from executing command 'getProjects': int_test_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
16:33:26 INFO  : Result from executing command 'getPlatforms': 
16:33:29 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v4'...
16:34:10 INFO  : XRT server has started successfully on port '4352'
16:34:17 INFO  : Disconnected from the channel tcfchan#3.
16:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:34:18 INFO  : 'jtag frequency' command is executed.
16:34:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:34:18 INFO  : Context for 'APU' is selected.
16:34:18 INFO  : System reset is completed.
16:34:21 INFO  : 'after 3000' command is executed.
16:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:34:32 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
16:34:32 INFO  : Context for 'APU' is selected.
16:34:32 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
16:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:33 INFO  : Context for 'APU' is selected.
16:34:33 INFO  : Boot mode is read from the target.
16:34:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:33 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:33 INFO  : 'set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:34:34 INFO  : 'con -block -timeout 60' command is executed.
16:34:34 INFO  : 'bpremove $bp_34_33_fsbl_bp' command is executed.
16:34:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:35 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:35 INFO  : 'con' command is executed.
16:34:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:34:35 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/systemdebugger_test_int_v4_system_standalone.tcl'
16:35:19 INFO  : Disconnected from the channel tcfchan#9.
16:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:19 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
16:35:19 INFO  : 'jtag frequency' command is executed.
16:35:19 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:35:19 INFO  : Context for 'APU' is selected.
16:35:19 INFO  : System reset is completed.
16:35:22 INFO  : 'after 3000' command is executed.
16:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
16:35:33 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
16:35:33 INFO  : Context for 'APU' is selected.
16:35:33 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
16:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:33 INFO  : Context for 'APU' is selected.
16:35:33 INFO  : Boot mode is read from the target.
16:35:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:34 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:34 INFO  : 'set bp_35_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:35:35 INFO  : 'con -block -timeout 60' command is executed.
16:35:35 INFO  : 'bpremove $bp_35_34_fsbl_bp' command is executed.
16:35:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:35 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_35_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:35 INFO  : 'con' command is executed.
16:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:35:35 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/systemdebugger_test_int_v4_system_standalone.tcl'
16:35:55 INFO  : Disconnected from the channel tcfchan#10.
16:36:27 INFO  : Result from executing command 'removePlatformRepo': 
16:36:54 INFO  : Hardware specification for platform project 'int_test_plat_v4' is updated.
16:38:35 ERROR : Failed to create platform.
16:39:43 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;int_test_plat_v4;interr_measurement_test;interr_measurement_test_system;test_int_v3;test_int_v3_system;test_int_v4;test_int_v4_system;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
16:39:43 WARN  : Failed to closehw "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa"
Reason: /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
16:41:09 ERROR : Failed to create platform.
16:41:09 ERROR : An unexpected exception occurred in the module 'platform project logging'
17:58:23 ERROR : Failed to create platform.
17:58:23 ERROR : An unexpected exception occurred in the module 'platform project logging'
18:00:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
18:00:09 INFO  : Platform repository initialization has completed.
18:00:09 INFO  : Registering command handlers for Vitis TCF services
18:00:12 INFO  : XSCT server has started successfully.
18:00:12 INFO  : plnx-install-location is set to ''
18:00:12 INFO  : Successfully done setting XSCT server connection channel  
18:00:12 INFO  : Successfully done query RDI_DATADIR 
18:00:12 INFO  : Successfully done setting workspace for the tool. 
18:02:24 INFO  : Result from executing command 'getProjects': test_int_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
18:02:24 INFO  : Result from executing command 'getPlatforms': 
18:07:53 INFO  : Result from executing command 'getProjects': test_int_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
18:07:53 INFO  : Result from executing command 'getPlatforms': test_int_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/test_int_plat_v4.xpfm
18:07:56 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v4'...
18:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:30 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
18:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:08:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:36 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:08:36 INFO  : 'jtag frequency' command is executed.
18:08:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:08:36 INFO  : Context for 'APU' is selected.
18:08:36 INFO  : System reset is completed.
18:08:39 INFO  : 'after 3000' command is executed.
18:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:08:50 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
18:08:51 INFO  : Context for 'APU' is selected.
18:08:51 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa'.
18:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:51 INFO  : Context for 'APU' is selected.
18:08:51 INFO  : Boot mode is read from the target.
18:08:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:08:51 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:08:51 INFO  : 'set bp_8_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:08:52 INFO  : 'con -block -timeout 60' command is executed.
18:08:52 INFO  : 'bpremove $bp_8_51_fsbl_bp' command is executed.
18:08:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:08:53 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
18:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf
set bp_8_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:08:53 INFO  : 'con' command is executed.
18:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:08:53 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/debugger_test_int_v4-default.tcl'
18:10:09 INFO  : Disconnected from the channel tcfchan#2.
18:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:10:25 INFO  : 'jtag frequency' command is executed.
18:10:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:10:25 INFO  : Context for 'APU' is selected.
18:10:25 INFO  : System reset is completed.
18:10:28 INFO  : 'after 3000' command is executed.
18:10:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:10:39 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
18:10:39 INFO  : Context for 'APU' is selected.
18:10:39 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa'.
18:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:39 INFO  : Context for 'APU' is selected.
18:10:39 INFO  : Boot mode is read from the target.
18:10:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:40 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:40 INFO  : 'set bp_10_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:10:41 INFO  : 'con -block -timeout 60' command is executed.
18:10:41 INFO  : 'bpremove $bp_10_40_fsbl_bp' command is executed.
18:10:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:42 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf
set bp_10_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:42 INFO  : 'con' command is executed.
18:10:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:10:42 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/debugger_test_int_v4-default.tcl'
18:11:11 INFO  : Disconnected from the channel tcfchan#3.
18:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:11:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:27 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:11:27 INFO  : 'jtag frequency' command is executed.
18:11:27 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:11:27 INFO  : Context for 'APU' is selected.
18:11:27 INFO  : System reset is completed.
18:11:30 INFO  : 'after 3000' command is executed.
18:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:11:41 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
18:11:41 INFO  : Context for 'APU' is selected.
18:11:41 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa'.
18:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:41 INFO  : Context for 'APU' is selected.
18:11:41 INFO  : Boot mode is read from the target.
18:11:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:11:42 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:11:42 INFO  : 'set bp_11_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:11:43 INFO  : 'con -block -timeout 60' command is executed.
18:11:43 INFO  : 'bpremove $bp_11_42_fsbl_bp' command is executed.
18:11:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:11:44 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
18:11:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf
set bp_11_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:44 INFO  : 'con' command is executed.
18:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:11:44 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/debugger_test_int_v4-default.tcl'
18:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:12:14 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
18:12:31 INFO  : Disconnected from the channel tcfchan#4.
18:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:13:02 INFO  : 'jtag frequency' command is executed.
18:13:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:13:02 INFO  : Context for 'APU' is selected.
18:13:03 INFO  : System reset is completed.
18:13:06 INFO  : 'after 3000' command is executed.
18:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:13:17 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
18:13:17 INFO  : Context for 'APU' is selected.
18:13:17 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa'.
18:13:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:17 INFO  : Context for 'APU' is selected.
18:13:17 INFO  : Boot mode is read from the target.
18:13:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:17 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:17 INFO  : 'set bp_13_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:13:18 INFO  : 'con -block -timeout 60' command is executed.
18:13:18 INFO  : 'bpremove $bp_13_17_fsbl_bp' command is executed.
18:13:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:19 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf
set bp_13_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:19 INFO  : 'con' command is executed.
18:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:13:19 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/debugger_test_int_v4-default.tcl'
18:28:33 INFO  : Result from executing command 'getProjects': test_int_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
18:28:33 INFO  : Result from executing command 'getPlatforms': 
18:29:13 ERROR : 
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54)
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
18:29:13 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
18:29:49 ERROR : 
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54)
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
18:29:49 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
18:30:50 ERROR : 
java.lang.NullPointerException
	at org.eclipse.cdt.managedbuilder.internal.core.BuildSettingsUtil.synchBuildInfo(BuildSettingsUtil.java:175)
	at org.eclipse.cdt.managedbuilder.internal.core.BuildSettingsUtil.checkSynchBuildInfo(BuildSettingsUtil.java:166)
	at org.eclipse.cdt.managedbuilder.internal.core.ManagedBuildInfo.setDefaultConfiguration(ManagedBuildInfo.java:800)
	at org.eclipse.cdt.managedbuilder.core.ManagedBuildManager.setDefaultConfiguration(ManagedBuildManager.java:777)
	at com.xilinx.sdk.managedbuilder.XMBSHelper.setDefaultConfiguration(XMBSHelper.java:188)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.createAndInitProject(ManagedAppCreator.java:67)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:52)
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
18:30:50 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
18:30:57 INFO  : Disconnected from the channel tcfchan#5.
18:31:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
18:31:18 INFO  : Platform repository initialization has completed.
18:31:18 INFO  : Registering command handlers for Vitis TCF services
18:31:20 INFO  : XSCT server has started successfully.
18:31:20 INFO  : Successfully done setting XSCT server connection channel  
18:31:20 INFO  : plnx-install-location is set to ''
18:31:20 INFO  : Successfully done query RDI_DATADIR 
18:31:20 INFO  : Successfully done setting workspace for the tool. 
18:32:31 INFO  : Result from executing command 'getProjects': test_int_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
18:32:31 INFO  : Result from executing command 'getPlatforms': test_int_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/test_int_plat_v4.xpfm
18:32:35 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v4'...
18:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:54 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
18:32:54 INFO  : 'jtag frequency' command is executed.
18:32:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:32:54 INFO  : Context for 'APU' is selected.
18:32:54 INFO  : System reset is completed.
18:32:57 INFO  : 'after 3000' command is executed.
18:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
18:33:08 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit"
18:33:08 INFO  : Context for 'APU' is selected.
18:33:09 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa'.
18:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:09 INFO  : Context for 'APU' is selected.
18:33:09 INFO  : Boot mode is read from the target.
18:33:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:09 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:09 INFO  : 'set bp_33_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:33:10 INFO  : 'con -block -timeout 60' command is executed.
18:33:10 INFO  : 'bpremove $bp_33_9_fsbl_bp' command is executed.
18:33:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:11 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/boot/fsbl.elf
set bp_33_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4/Debug/test_int_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:11 INFO  : 'con' command is executed.
18:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:33:11 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v4_system/_ide/scripts/debugger_test_int_v4-default.tcl'
19:31:22 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:31:59 INFO  : Result from executing command 'getProjects': int_test_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
19:31:59 INFO  : Result from executing command 'getPlatforms': 
19:33:31 INFO  : Result from executing command 'getProjects': int_test_plat_v4;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
19:33:31 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm
19:33:34 INFO  : Checking for BSP changes to sync application flags for project 'int_test_v4'...
19:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:33:51 INFO  : 'jtag frequency' command is executed.
19:33:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:33:51 INFO  : Context for 'APU' is selected.
19:33:51 INFO  : System reset is completed.
19:33:55 INFO  : 'after 3000' command is executed.
19:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:34:06 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit"
19:34:06 INFO  : Context for 'APU' is selected.
19:34:06 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
19:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:06 INFO  : Context for 'APU' is selected.
19:34:06 INFO  : Boot mode is read from the target.
19:34:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:07 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:07 INFO  : 'set bp_34_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:34:07 INFO  : 'con -block -timeout 60' command is executed.
19:34:07 INFO  : 'bpremove $bp_34_7_fsbl_bp' command is executed.
19:34:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:07 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
19:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_34_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/Debug/int_test_v4.elf
----------------End of Script----------------

19:34:07 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
19:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:34:30 INFO  : 'jtag frequency' command is executed.
19:34:30 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:34:30 INFO  : Context for 'APU' is selected.
19:34:30 INFO  : System reset is completed.
19:34:33 INFO  : 'after 3000' command is executed.
19:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:34:44 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit"
19:34:44 INFO  : Context for 'APU' is selected.
19:34:44 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
19:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:44 INFO  : Context for 'APU' is selected.
19:34:44 INFO  : Boot mode is read from the target.
19:34:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:45 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:45 INFO  : 'set bp_34_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:34:46 INFO  : 'con -block -timeout 60' command is executed.
19:34:46 INFO  : 'bpremove $bp_34_45_fsbl_bp' command is executed.
19:34:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:47 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
19:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_34_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/Debug/int_test_v4.elf
----------------End of Script----------------

19:34:47 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
19:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:35:06 INFO  : 'jtag frequency' command is executed.
19:35:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:35:06 INFO  : Context for 'APU' is selected.
19:35:07 INFO  : System reset is completed.
19:35:10 INFO  : 'after 3000' command is executed.
19:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:35:21 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit"
19:35:21 INFO  : Context for 'APU' is selected.
19:35:21 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
19:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:21 INFO  : Context for 'APU' is selected.
19:35:21 INFO  : Boot mode is read from the target.
19:35:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:35:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:35:21 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:35:21 INFO  : 'set bp_35_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:35:22 INFO  : 'con -block -timeout 60' command is executed.
19:35:22 INFO  : 'bpremove $bp_35_21_fsbl_bp' command is executed.
19:35:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:35:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:35:23 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
19:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_35_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/Debug/int_test_v4.elf
----------------End of Script----------------

19:35:23 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
19:35:44 INFO  : Disconnected from the channel tcfchan#2.
19:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:41:11 INFO  : 'jtag frequency' command is executed.
19:41:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:41:11 INFO  : Context for 'APU' is selected.
19:41:11 INFO  : System reset is completed.
19:41:15 INFO  : 'after 3000' command is executed.
19:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:41:26 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit"
19:41:26 INFO  : Context for 'APU' is selected.
19:41:26 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
19:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:26 INFO  : Context for 'APU' is selected.
19:41:26 INFO  : Boot mode is read from the target.
19:41:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:41:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:41:26 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:41:26 INFO  : 'set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:41:27 INFO  : 'con -block -timeout 60' command is executed.
19:41:27 INFO  : 'bpremove $bp_41_26_fsbl_bp' command is executed.
19:41:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:41:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:41:28 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/Debug/int_test_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
19:41:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/Debug/int_test_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:41:28 INFO  : 'con' command is executed.
19:41:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:41:28 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4_system/_ide/scripts/debugger_int_test_v4-default.tcl'
19:41:56 INFO  : Disconnected from the channel tcfchan#4.
19:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:42:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 49619' is selected.
19:42:11 INFO  : 'jtag frequency' command is executed.
19:42:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:42:11 INFO  : Context for 'APU' is selected.
19:42:11 INFO  : System reset is completed.
19:42:14 INFO  : 'after 3000' command is executed.
19:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}' command is executed.
19:42:25 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit"
19:42:25 INFO  : Context for 'APU' is selected.
19:42:25 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa'.
19:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:25 INFO  : Context for 'APU' is selected.
19:42:25 INFO  : Boot mode is read from the target.
19:42:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:42:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:42:26 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:42:26 INFO  : 'set bp_42_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:42:27 INFO  : 'con -block -timeout 60' command is executed.
19:42:27 INFO  : 'bpremove $bp_42_26_fsbl_bp' command is executed.
19:42:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:42:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:42:28 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/Debug/int_test_v4.elf' is downloaded to processor 'psu_cortexa53_0'.
19:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 49619" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-49619-14730093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/_ide/bitstream/int_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/hw/int_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/boot/fsbl.elf
set bp_42_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4/Debug/int_test_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:42:28 INFO  : 'con' command is executed.
19:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:42:28 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_v4_system/_ide/scripts/debugger_int_test_v4-default.tcl'
22:10:49 INFO  : Disconnected from the channel tcfchan#5.
15:16:53 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
15:16:54 INFO  : Platform repository initialization has completed.
15:16:54 INFO  : Registering command handlers for Vitis TCF services
15:16:56 INFO  : XSCT server has started successfully.
15:16:56 INFO  : plnx-install-location is set to ''
15:16:56 INFO  : Successfully done setting XSCT server connection channel  
15:16:56 INFO  : Successfully done query RDI_DATADIR 
15:16:56 INFO  : Successfully done setting workspace for the tool. 
15:18:10 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
15:18:10 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm
15:20:35 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
15:20:35 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm
15:20:38 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
15:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:05 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
15:21:05 INFO  : 'jtag frequency' command is executed.
15:21:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:21:05 INFO  : Context for 'APU' is selected.
15:21:05 INFO  : System reset is completed.
15:21:08 INFO  : 'after 3000' command is executed.
15:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
15:21:23 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
15:21:23 INFO  : Context for 'APU' is selected.
15:21:24 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
15:21:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:24 INFO  : Context for 'APU' is selected.
15:21:24 INFO  : Boot mode is read from the target.
15:21:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:24 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:24 INFO  : 'set bp_21_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:21:25 INFO  : 'con -block -timeout 60' command is executed.
15:21:25 INFO  : 'bpremove $bp_21_24_fsbl_bp' command is executed.
15:21:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:26 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_21_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:26 INFO  : 'con' command is executed.
15:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:21:26 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
15:33:42 INFO  : Disconnected from the channel tcfchan#2.
15:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:33:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:01 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
15:35:01 INFO  : 'jtag frequency' command is executed.
15:35:01 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:35:01 INFO  : Context for 'APU' is selected.
15:35:01 INFO  : System reset is completed.
15:35:04 INFO  : 'after 3000' command is executed.
15:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
15:35:19 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
15:35:19 INFO  : Context for 'APU' is selected.
15:35:19 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
15:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:19 INFO  : Context for 'APU' is selected.
15:35:19 INFO  : Boot mode is read from the target.
15:35:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:20 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:20 INFO  : 'set bp_35_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:35:21 INFO  : 'con -block -timeout 60' command is executed.
15:35:21 INFO  : 'bpremove $bp_35_20_fsbl_bp' command is executed.
15:35:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:22 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_35_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:22 INFO  : 'con' command is executed.
15:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:35:22 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:01:03 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:01:25 INFO  : Disconnected from the channel tcfchan#3.
16:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:01:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:39 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:01:39 INFO  : 'jtag frequency' command is executed.
16:01:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:39 INFO  : Context for 'APU' is selected.
16:01:40 INFO  : System reset is completed.
16:01:43 INFO  : 'after 3000' command is executed.
16:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:01:58 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:01:58 INFO  : Context for 'APU' is selected.
16:01:58 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:58 INFO  : Context for 'APU' is selected.
16:01:58 INFO  : Boot mode is read from the target.
16:01:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:59 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:59 INFO  : 'set bp_1_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:02:00 INFO  : 'con -block -timeout 60' command is executed.
16:02:00 INFO  : 'bpremove $bp_1_59_fsbl_bp' command is executed.
16:02:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:00 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_1_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:00 INFO  : 'con' command is executed.
16:02:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:02:00 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:25:05 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:25:24 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
16:25:29 INFO  : Disconnected from the channel tcfchan#4.
16:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:43 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:25:43 INFO  : 'jtag frequency' command is executed.
16:25:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:25:43 INFO  : Context for 'APU' is selected.
16:25:43 INFO  : System reset is completed.
16:25:46 INFO  : 'after 3000' command is executed.
16:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:26:01 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:26:01 INFO  : Context for 'APU' is selected.
16:26:02 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:02 INFO  : Context for 'APU' is selected.
16:26:02 INFO  : Boot mode is read from the target.
16:26:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:02 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:02 INFO  : 'set bp_26_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:26:03 INFO  : 'con -block -timeout 60' command is executed.
16:26:03 INFO  : 'bpremove $bp_26_2_fsbl_bp' command is executed.
16:26:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:04 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_26_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:04 INFO  : 'con' command is executed.
16:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:26:04 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:27:33 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:27:38 INFO  : Disconnected from the channel tcfchan#5.
16:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:51 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:27:51 INFO  : 'jtag frequency' command is executed.
16:27:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:51 INFO  : Context for 'APU' is selected.
16:27:51 INFO  : System reset is completed.
16:27:54 INFO  : 'after 3000' command is executed.
16:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:28:10 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:28:10 INFO  : Context for 'APU' is selected.
16:28:10 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:10 INFO  : Context for 'APU' is selected.
16:28:10 INFO  : Boot mode is read from the target.
16:28:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:10 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:10 INFO  : 'set bp_28_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:11 INFO  : 'con -block -timeout 60' command is executed.
16:28:11 INFO  : 'bpremove $bp_28_10_fsbl_bp' command is executed.
16:28:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:12 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_28_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:12 INFO  : 'con' command is executed.
16:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:28:12 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
17:55:48 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
17:56:25 INFO  : Disconnected from the channel tcfchan#6.
17:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:26 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
17:56:26 INFO  : 'jtag frequency' command is executed.
17:56:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:56:26 INFO  : Context for 'APU' is selected.
17:56:26 INFO  : System reset is completed.
17:56:29 INFO  : 'after 3000' command is executed.
17:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
17:56:44 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
17:56:44 INFO  : Context for 'APU' is selected.
17:56:44 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
17:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:44 INFO  : Context for 'APU' is selected.
17:56:44 INFO  : Boot mode is read from the target.
17:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:45 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:45 INFO  : 'set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:56:46 INFO  : 'con -block -timeout 60' command is executed.
17:56:46 INFO  : 'bpremove $bp_56_45_fsbl_bp' command is executed.
17:56:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:47 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:47 INFO  : 'con' command is executed.
17:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:56:47 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
17:58:43 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
17:58:50 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
17:58:56 INFO  : Disconnected from the channel tcfchan#7.
17:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:57 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
17:58:57 INFO  : 'jtag frequency' command is executed.
17:58:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:58:57 INFO  : Context for 'APU' is selected.
17:58:58 INFO  : System reset is completed.
17:59:01 INFO  : 'after 3000' command is executed.
17:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
17:59:16 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
17:59:16 INFO  : Context for 'APU' is selected.
17:59:16 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
17:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:16 INFO  : Context for 'APU' is selected.
17:59:16 INFO  : Boot mode is read from the target.
17:59:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:17 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:17 INFO  : 'set bp_59_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:59:18 INFO  : 'con -block -timeout 60' command is executed.
17:59:18 INFO  : 'bpremove $bp_59_17_fsbl_bp' command is executed.
17:59:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:18 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_59_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:18 INFO  : 'con' command is executed.
17:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:59:18 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
18:01:00 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
18:01:20 INFO  : Disconnected from the channel tcfchan#8.
18:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:01:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:49 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
18:01:49 INFO  : 'jtag frequency' command is executed.
18:01:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:01:49 INFO  : Context for 'APU' is selected.
18:01:49 INFO  : System reset is completed.
18:01:52 INFO  : 'after 3000' command is executed.
18:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
18:02:07 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
18:02:07 INFO  : Context for 'APU' is selected.
18:02:07 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
18:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:08 INFO  : Context for 'APU' is selected.
18:02:08 INFO  : Boot mode is read from the target.
18:02:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:08 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:08 INFO  : 'set bp_2_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:02:09 INFO  : 'con -block -timeout 60' command is executed.
18:02:09 INFO  : 'bpremove $bp_2_8_fsbl_bp' command is executed.
18:02:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:10 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_2_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:10 INFO  : 'con' command is executed.
18:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:10 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
18:03:53 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
19:38:32 INFO  : Disconnected from the channel tcfchan#9.
20:30:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
20:30:20 INFO  : Platform repository initialization has completed.
20:30:20 INFO  : Registering command handlers for Vitis TCF services
20:30:21 INFO  : XSCT server has started successfully.
20:30:21 INFO  : plnx-install-location is set to ''
20:30:21 INFO  : Successfully done setting XSCT server connection channel  
20:30:21 INFO  : Successfully done query RDI_DATADIR 
20:30:21 INFO  : Successfully done setting workspace for the tool. 
20:30:40 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
20:44:54 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:23:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
16:23:46 INFO  : Platform repository initialization has completed.
16:23:46 INFO  : Registering command handlers for Vitis TCF services
16:23:48 INFO  : XSCT server has started successfully.
16:23:48 INFO  : Successfully done setting XSCT server connection channel  
16:23:48 INFO  : plnx-install-location is set to ''
16:23:48 INFO  : Successfully done query RDI_DATADIR 
16:23:48 INFO  : Successfully done setting workspace for the tool. 
16:29:43 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:14 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:30:14 INFO  : 'jtag frequency' command is executed.
16:30:14 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:14 INFO  : Context for 'APU' is selected.
16:30:14 INFO  : System reset is completed.
16:30:17 INFO  : 'after 3000' command is executed.
16:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:30:32 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:30:32 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : Boot mode is read from the target.
16:30:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:33 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:33 INFO  : 'set bp_30_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:34 INFO  : 'con -block -timeout 60' command is executed.
16:30:34 INFO  : 'bpremove $bp_30_33_fsbl_bp' command is executed.
16:30:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:35 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_30_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:35 INFO  : 'con' command is executed.
16:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:30:35 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:31:25 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:31:29 INFO  : Disconnected from the channel tcfchan#1.
16:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:31 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:31:31 INFO  : 'jtag frequency' command is executed.
16:31:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:31:31 INFO  : Context for 'APU' is selected.
16:31:31 INFO  : System reset is completed.
16:31:34 INFO  : 'after 3000' command is executed.
16:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:31:49 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:31:49 INFO  : Context for 'APU' is selected.
16:31:54 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:54 INFO  : Context for 'APU' is selected.
16:31:54 INFO  : Boot mode is read from the target.
16:31:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:55 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:55 INFO  : 'set bp_31_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:31:56 INFO  : 'con -block -timeout 60' command is executed.
16:31:56 INFO  : 'bpremove $bp_31_55_fsbl_bp' command is executed.
16:31:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:31:57 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:31:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_31_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:31:57 INFO  : 'con' command is executed.
16:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:31:57 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:32:51 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:33:30 INFO  : Disconnected from the channel tcfchan#2.
16:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:33:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:00 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:34:00 INFO  : 'jtag frequency' command is executed.
16:34:00 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:34:00 INFO  : Context for 'APU' is selected.
16:34:00 INFO  : System reset is completed.
16:34:03 INFO  : 'after 3000' command is executed.
16:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:34:18 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:34:18 INFO  : Context for 'APU' is selected.
16:34:22 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:34:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:22 INFO  : Context for 'APU' is selected.
16:34:22 INFO  : Boot mode is read from the target.
16:34:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:23 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:23 INFO  : 'set bp_34_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:34:24 INFO  : 'con -block -timeout 60' command is executed.
16:34:24 INFO  : 'bpremove $bp_34_23_fsbl_bp' command is executed.
16:34:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:25 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_34_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:25 INFO  : 'con' command is executed.
16:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:34:25 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:34:54 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:35:03 INFO  : Disconnected from the channel tcfchan#3.
16:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:35:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:20 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:35:20 INFO  : 'jtag frequency' command is executed.
16:35:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:35:20 INFO  : Context for 'APU' is selected.
16:35:20 INFO  : System reset is completed.
16:35:23 INFO  : 'after 3000' command is executed.
16:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:35:39 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:35:39 INFO  : Context for 'APU' is selected.
16:35:44 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:44 INFO  : Context for 'APU' is selected.
16:35:44 INFO  : Boot mode is read from the target.
16:35:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:44 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:45 INFO  : 'set bp_35_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:35:46 INFO  : 'con -block -timeout 60' command is executed.
16:35:46 INFO  : 'bpremove $bp_35_44_fsbl_bp' command is executed.
16:35:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:46 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_35_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:46 INFO  : 'con' command is executed.
16:35:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:35:46 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:36:38 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:36:45 INFO  : Disconnected from the channel tcfchan#4.
16:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:17 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:38:17 INFO  : 'jtag frequency' command is executed.
16:38:17 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:38:17 INFO  : Context for 'APU' is selected.
16:38:17 INFO  : System reset is completed.
16:38:20 INFO  : 'after 3000' command is executed.
16:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:38:35 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:38:35 INFO  : Context for 'APU' is selected.
16:38:41 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:41 INFO  : Context for 'APU' is selected.
16:38:41 INFO  : Boot mode is read from the target.
16:38:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:38:41 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:38:42 INFO  : 'set bp_38_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:38:43 INFO  : 'con -block -timeout 60' command is executed.
16:38:43 INFO  : 'bpremove $bp_38_41_fsbl_bp' command is executed.
16:38:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:38:43 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_38_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:43 INFO  : 'con' command is executed.
16:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:38:43 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:39:29 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:39:33 INFO  : Disconnected from the channel tcfchan#5.
16:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:39:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:49 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:39:49 INFO  : 'jtag frequency' command is executed.
16:39:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:39:49 INFO  : Context for 'APU' is selected.
16:39:49 INFO  : System reset is completed.
16:39:52 INFO  : 'after 3000' command is executed.
16:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:40:07 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:40:07 INFO  : Context for 'APU' is selected.
16:40:12 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:12 INFO  : Context for 'APU' is selected.
16:40:12 INFO  : Boot mode is read from the target.
16:40:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:40:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:40:13 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:40:13 INFO  : 'set bp_40_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:40:14 INFO  : 'con -block -timeout 60' command is executed.
16:40:14 INFO  : 'bpremove $bp_40_13_fsbl_bp' command is executed.
16:40:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:40:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:40:15 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_40_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:40:15 INFO  : 'con' command is executed.
16:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:40:15 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:41:04 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
16:41:08 INFO  : Disconnected from the channel tcfchan#6.
16:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:09 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A7A329' is selected.
16:41:09 INFO  : 'jtag frequency' command is executed.
16:41:09 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:09 INFO  : Context for 'APU' is selected.
16:41:10 INFO  : System reset is completed.
16:41:13 INFO  : 'after 3000' command is executed.
16:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}' command is executed.
16:41:28 INFO  : Device configured successfully with "/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit"
16:41:28 INFO  : Context for 'APU' is selected.
16:41:33 INFO  : Hardware design and registers information is loaded from '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa'.
16:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:33 INFO  : Context for 'APU' is selected.
16:41:33 INFO  : Boot mode is read from the target.
16:41:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:34 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:34 INFO  : 'set bp_41_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:35 INFO  : 'con -block -timeout 60' command is executed.
16:41:35 INFO  : 'bpremove $bp_41_34_fsbl_bp' command is executed.
16:41:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:35 INFO  : The application '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A7A329" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A7A329-24738093-0"}
fpga -file /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/_ide/bitstream/zcu102_design_int_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/hw/zcu102_design_int_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/sw/int_test_plat_v5/boot/fsbl.elf
set bp_41_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5/Debug/test_int_v5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:35 INFO  : 'con' command is executed.
16:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:41:35 INFO  : Launch script is exported to file '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_v5_system/_ide/scripts/debugger_test_int_v5-default.tcl'
16:44:53 INFO  : Disconnected from the channel tcfchan#7.
16:46:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
16:46:14 INFO  : Platform repository initialization has completed.
16:46:14 INFO  : Registering command handlers for Vitis TCF services
16:46:16 INFO  : XSCT server has started successfully.
16:46:16 INFO  : Successfully done setting XSCT server connection channel  
16:46:16 INFO  : plnx-install-location is set to ''
16:46:16 INFO  : Successfully done setting workspace for the tool. 
16:46:16 INFO  : Successfully done query RDI_DATADIR 
19:26:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
19:26:29 INFO  : Platform repository initialization has completed.
19:26:29 INFO  : Registering command handlers for Vitis TCF services
19:26:31 INFO  : XSCT server has started successfully.
19:26:31 INFO  : plnx-install-location is set to ''
19:26:31 INFO  : Successfully done setting XSCT server connection channel  
19:26:31 INFO  : Successfully done query RDI_DATADIR 
19:26:31 INFO  : Successfully done setting workspace for the tool. 
09:57:30 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
09:57:32 INFO  : Platform repository initialization has completed.
09:57:32 INFO  : Registering command handlers for Vitis TCF services
09:57:33 INFO  : XSCT server has started successfully.
09:57:34 INFO  : Successfully done setting XSCT server connection channel  
09:57:34 INFO  : plnx-install-location is set to ''
09:57:34 INFO  : Successfully done query RDI_DATADIR 
09:57:34 INFO  : Successfully done setting workspace for the tool. 
10:03:53 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;z7_int_test_v1_plat;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
10:03:53 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm
12:08:29 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;z7_int_test_v1_plat;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
12:08:29 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm;z7_int_test_v1_plat|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v1_plat/export/z7_int_test_v1_plat/z7_int_test_v1_plat.xpfm
12:08:32 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v1'...
12:09:42 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v1'...
12:10:13 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v1'...
15:10:19 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;z7_int_test_v1_plat;z7_int_test_v2;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
15:10:19 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm;z7_int_test_v1_plat|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v1_plat/export/z7_int_test_v1_plat/z7_int_test_v1_plat.xpfm
15:11:50 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;z7_int_test_v1_plat;z7_int_test_v2;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
15:11:50 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm;z7_int_test_v1_plat|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v1_plat/export/z7_int_test_v1_plat/z7_int_test_v1_plat.xpfm;z7_int_test_v2|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v2/export/z7_int_test_v2/z7_int_test_v2.xpfm
15:11:53 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:23:38 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v1'...
17:31:57 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
11:54:46 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
11:54:48 INFO  : Platform repository initialization has completed.
11:54:48 INFO  : Registering command handlers for Vitis TCF services
11:54:49 INFO  : XSCT server has started successfully.
11:54:49 INFO  : plnx-install-location is set to ''
11:54:50 INFO  : Successfully done setting XSCT server connection channel  
11:54:50 INFO  : Successfully done query RDI_DATADIR 
11:54:50 INFO  : Successfully done setting workspace for the tool. 
13:04:00 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;z7_int_test_v1_plat;z7_int_test_v2;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
13:04:00 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm;z7_int_test_v1_plat|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v1_plat/export/z7_int_test_v1_plat/z7_int_test_v1_plat.xpfm;z7_int_test_v2|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v2/export/z7_int_test_v2/z7_int_test_v2.xpfm
13:04:03 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
13:11:33 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
15:17:42 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
15:17:58 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
16:52:46 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
16:54:52 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
16:55:46 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
16:56:08 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
16:56:41 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:02:34 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:02:59 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:03:16 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:04:49 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:17:58 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:18:39 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:19:21 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:20:10 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:20:44 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:22:12 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:22:51 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:30:32 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:33:17 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:36:14 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:47:09 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:51:14 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:51:23 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
16:14:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/temp_xsdb_launch_script.tcl
16:14:50 INFO  : Platform repository initialization has completed.
16:14:50 INFO  : Registering command handlers for Vitis TCF services
16:14:51 INFO  : XSCT server has started successfully.
16:14:51 INFO  : Successfully done setting XSCT server connection channel  
16:14:52 INFO  : plnx-install-location is set to ''
16:14:52 INFO  : Successfully done setting workspace for the tool. 
16:14:52 INFO  : Successfully done query RDI_DATADIR 
16:16:22 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;z7_int_test_v1_plat;z7_int_test_v2;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
16:16:22 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm;z7_int_test_v1_plat|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v1_plat/export/z7_int_test_v1_plat/z7_int_test_v1_plat.xpfm;z7_int_test_v2|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v2/export/z7_int_test_v2/z7_int_test_v2.xpfm
16:16:25 INFO  : Checking for BSP changes to sync application flags for project 'test_int_v5'...
17:55:38 INFO  : Result from executing command 'getProjects': int_test_plat_v4;int_test_plat_v5;z7_int_test_v1_plat;z7_int_test_v2;zcu106_int_meas_plat_v3;zcu106_int_meas_plat_wrapper
17:55:38 INFO  : Result from executing command 'getPlatforms': int_test_plat_v4|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/int_test_plat_v4.xpfm;int_test_plat_v5|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v5/export/int_test_plat_v5/int_test_plat_v5.xpfm;z7_int_test_v1_plat|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v1_plat/export/z7_int_test_v1_plat/z7_int_test_v1_plat.xpfm;z7_int_test_v2|/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/z7_int_test_v2/export/z7_int_test_v2/z7_int_test_v2.xpfm
17:55:41 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
17:59:43 INFO  : Checking for BSP changes to sync application flags for project 'z7_int_test_v2_sw'...
