Analysis & Synthesis report for Monitoring
Thu Dec 15 13:16:41 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now|scur
 11. State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now|scur
 12. State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR|scur
 13. State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter|scur
 14. State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR|scur
 15. State Machine - |MonitoringSys|mainVGA:VGA|addingExtraDigits
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component|altsyncram_88u3:auto_generated
 22. Source assignments for Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram
 23. Source assignments for Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram
 24. Source assignments for Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram
 25. Source assignments for mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component|altsyncram_1b14:auto_generated
 26. Source assignments for mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated
 27. Source assignments for mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated
 28. Source assignments for Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated
 29. Source assignments for Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated
 30. Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component
 31. Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32|lpm_divide:LPM_DIVIDE_component
 32. Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength|lpm_divide:LPM_DIVIDE_component
 33. Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority|lpm_divide:LPM_DIVIDE_component
 35. Parameter Settings for User Entity Instance: Receive_Buffer:RX_buff|scfifo:scfifo_component
 36. Parameter Settings for User Entity Instance: Transmit_Buffer:TX_buff|scfifo:scfifo_component
 37. Parameter Settings for User Entity Instance: Forward_Buffer:FWD_buff|scfifo:scfifo_component
 38. Parameter Settings for User Entity Instance: lpm_shiftreg:RX_Latch
 39. Parameter Settings for User Entity Instance: lpm_shiftreg:TX_Latch
 40. Parameter Settings for User Entity Instance: lpm_shiftreg:FWD_Latch
 41. Parameter Settings for User Entity Instance: mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst|altera_pll:altera_pll_i
 43. Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|video_sync_generator:LTM_ins
 44. Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|debounce:trigger_debounce
 47. Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR
 49. Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter
 50. Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR
 51. Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component
 52. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div2
 53. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod4
 54. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod6
 55. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod5
 56. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div3
 57. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod7
 58. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod2
 59. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod1
 60. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div1
 61. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div0
 62. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod3
 63. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod0
 64. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div4
 65. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod8
 66. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod10
 67. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod9
 68. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div5
 69. Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod11
 70. altsyncram Parameter Settings by Entity Instance
 71. scfifo Parameter Settings by Entity Instance
 72. lpm_shiftreg Parameter Settings by Entity Instance
 73. Port Connectivity Checks: "Monitor_Tester:Test_Harness"
 74. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_9:nine"
 75. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_8:eight"
 76. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_7:seven"
 77. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_6:six"
 78. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_5:five"
 79. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_4:four"
 80. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_3:three"
 81. Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_2:two"
 82. Port Connectivity Checks: "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst"
 83. Port Connectivity Checks: "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst"
 84. Port Connectivity Checks: "mainVGA:VGA|vga_controller_test:controller"
 85. Port Connectivity Checks: "mainVGA:VGA|numberRAM:main_RAM"
 86. Port Connectivity Checks: "Forward_Buffer:FWD_buff"
 87. Port Connectivity Checks: "Transmit_Buffer:TX_buff"
 88. Port Connectivity Checks: "Receive_Buffer:RX_buff"
 89. Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority"
 90. Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength"
 91. Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32"
 92. Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv"
 93. Port Connectivity Checks: "final_project_monitoring:IMEM"
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages
 97. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 15 13:16:41 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; Monitoring                                  ;
; Top-level Entity Name           ; MonitoringSys                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 529                                         ;
; Total pins                      ; 110                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 598,040                                     ;
; Total DSP Blocks                ; 11                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; MonitoringSys      ; Monitoring         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                     ; Library   ;
+-----------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------+
; Monitor_TestHarness/XMT_Counter.vhd     ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd     ;           ;
; Monitor_TestHarness/Test_Frames.vhd     ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd     ;           ;
; Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd ;           ;
; Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd ;           ;
; Monitor_TestHarness/Monitor_Tester.vhd  ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd  ;           ;
; Monitor_TestHarness/look_now_FSM_tx.vhd ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd ;           ;
; Monitor_TestHarness/look_now_FSM_rx.vhd ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd ;           ;
; Monitor_TestHarness/debounce.vhd        ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/debounce.vhd        ;           ;
; monitoring_ram.vhd                      ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd                      ;           ;
; lpm_div_32.vhd                          ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd                          ;           ;
; reg32.vhd                               ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg32.vhd                               ;           ;
; reg16.vhd                               ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg16.vhd                               ;           ;
; internal_memory_updated.vhd             ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd             ;           ;
; MonitoringSys.vhd                       ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd                       ;           ;
; Receive_Buffer.vhd                      ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd                      ;           ;
; Transmit_Buffer.vhd                     ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd                     ;           ;
; mainVGA.v                               ; yes             ; User Verilog HDL File            ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v                               ;           ;
; MainRamMif.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MainRamMif.mif                          ;           ;
; Reset_Delay.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Reset_Delay.v                           ;           ;
; alteraPLL.v                             ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL.v                             ; alteraPLL ;
; alteraPLL/alteraPLL_0002.v              ; yes             ; User Verilog HDL File            ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v              ; alteraPLL ;
; index_logo.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo.mif                          ;           ;
; img_data_logo.mif                       ; yes             ; User Memory Initialization File  ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_logo.mif                       ;           ;
; video_sync_generator.vhd                ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd                ;           ;
; vga_controller_test.vhd                 ; yes             ; User VHDL File                   ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd                 ;           ;
; numberRAM.vhd                           ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd                           ;           ;
; img_data_3.vhd                          ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd                          ;           ;
; index_logo_3.vhd                        ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd                        ;           ;
; Forward_Buffer.vhd                      ; yes             ; User Wizard-Generated File       ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd                      ;           ;
; lpm_divide.tdf                          ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                               ;           ;
; abs_divider.inc                         ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc                                                              ;           ;
; sign_div_unsign.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                          ;           ;
; aglobal151.inc                          ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                               ;           ;
; db/lpm_divide_irp.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_irp.tdf                   ;           ;
; db/sign_div_unsign_9nh.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_9nh.tdf              ;           ;
; db/alt_u_div_o2f.tdf                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_o2f.tdf                    ;           ;
; altsyncram.tdf                          ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;           ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;           ;
; lpm_mux.inc                             ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;           ;
; lpm_decode.inc                          ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;           ;
; a_rdenreg.inc                           ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;           ;
; altrom.inc                              ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;           ;
; altram.inc                              ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                   ;           ;
; altdpram.inc                            ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;           ;
; db/altsyncram_88u3.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_88u3.tdf                  ;           ;
; scfifo.tdf                              ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;           ;
; a_regfifo.inc                           ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;           ;
; a_dpfifo.inc                            ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;           ;
; a_i2fifo.inc                            ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;           ;
; a_fffifo.inc                            ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;           ;
; a_f2fifo.inc                            ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;           ;
; db/scfifo_ibd1.tdf                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf                      ;           ;
; db/a_dpfifo_6ba1.tdf                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf                    ;           ;
; db/a_fefifo_08f.tdf                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_08f.tdf                     ;           ;
; db/cntr_1h7.tdf                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_1h7.tdf                         ;           ;
; db/altsyncram_8us1.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf                  ;           ;
; db/cntr_lgb.tdf                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_lgb.tdf                         ;           ;
; db/scfifo_eed1.tdf                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf                      ;           ;
; db/a_dpfifo_pda1.tdf                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf                    ;           ;
; db/a_fefifo_jaf.tdf                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_jaf.tdf                     ;           ;
; db/cntr_ai7.tdf                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_ai7.tdf                         ;           ;
; db/altsyncram_e3t1.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf                  ;           ;
; db/cntr_uhb.tdf                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_uhb.tdf                         ;           ;
; lpm_shiftreg.tdf                        ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                             ;           ;
; lpm_constant.inc                        ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                             ;           ;
; dffeea.inc                              ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                   ;           ;
; db/altsyncram_1b14.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_1b14.tdf                  ;           ;
; altera_pll.v                            ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v                                                                 ;           ;
; db/altsyncram_qp14.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf                  ;           ;
; db/decode_3na.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/decode_3na.tdf                       ;           ;
; db/decode_s2a.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/decode_s2a.tdf                       ;           ;
; db/mux_chb.tdf                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/mux_chb.tdf                          ;           ;
; db/altsyncram_7o14.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf                  ;           ;
; db/altsyncram_om24.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf                  ;           ;
; db/lpm_divide_ebm.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_ebm.tdf                   ;           ;
; db/sign_div_unsign_klh.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_klh.tdf              ;           ;
; db/alt_u_div_eve.tdf                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_eve.tdf                    ;           ;
; db/lpm_divide_h3m.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_h3m.tdf                   ;           ;
; db/lpm_divide_k3m.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_k3m.tdf                   ;           ;
; db/sign_div_unsign_nlh.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_nlh.tdf              ;           ;
; db/alt_u_div_kve.tdf                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_kve.tdf                    ;           ;
; db/lpm_divide_72m.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_72m.tdf                   ;           ;
; db/sign_div_unsign_akh.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_akh.tdf              ;           ;
; db/alt_u_div_qse.tdf                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_qse.tdf                    ;           ;
; db/lpm_divide_hbm.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_hbm.tdf                   ;           ;
+-----------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 3086            ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 5759            ;
;     -- 7 input functions                    ; 16              ;
;     -- 6 input functions                    ; 385             ;
;     -- 5 input functions                    ; 630             ;
;     -- 4 input functions                    ; 2520            ;
;     -- <=3 input functions                  ; 2208            ;
;                                             ;                 ;
; Dedicated logic registers                   ; 529             ;
;                                             ;                 ;
; I/O pins                                    ; 110             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 598040          ;
;                                             ;                 ;
; Total DSP Blocks                            ; 11              ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; sys_clock~input ;
; Maximum fan-out                             ; 583             ;
; Total fan-out                               ; 27324           ;
; Average fan-out                             ; 4.11            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                     ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MonitoringSys                                     ; 5759 (1)          ; 529 (0)      ; 598040            ; 11         ; 110  ; 0            ; |MonitoringSys                                                                                                                                                                                          ; work         ;
;    |Monitor_Tester:Test_Harness|                   ; 125 (0)           ; 107 (0)      ; 147456            ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness                                                                                                                                                              ; work         ;
;       |ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR|      ; 28 (28)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR                                                                                                                        ; work         ;
;       |ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR|      ; 28 (28)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR                                                                                                                        ; work         ;
;       |Test_Frames:RCVROM_Test_Frame|              ; 0 (0)             ; 0 (0)        ; 98304             ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 98304             ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_om24:auto_generated|       ; 0 (0)             ; 0 (0)        ; 98304             ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated                                                                 ; work         ;
;       |Test_Frames:XMTROM_Test_Frame|              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_om24:auto_generated|       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated                                                                 ; work         ;
;       |XMT_Counter:XMT_LatencyCounter|             ; 24 (24)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter                                                                                                                               ; work         ;
;       |debounce:trigger_debounce|                  ; 29 (29)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|debounce:trigger_debounce                                                                                                                                    ; work         ;
;       |look_now_FSM_rx:RCV_Look_Now|               ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now                                                                                                                                 ; work         ;
;       |look_now_FSM_tx:XMT_Look_Now|               ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now                                                                                                                                 ; work         ;
;    |final_project_monitoring:IMEM|                 ; 3594 (311)        ; 240 (32)     ; 131072            ; 1          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM                                                                                                                                                            ; work         ;
;       |lpm_div_32:counter_inst_highPriority|       ; 1077 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority                                                                                                                       ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|         ; 1077 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority|lpm_divide:LPM_DIVIDE_component                                                                                       ; work         ;
;             |lpm_divide_irp:auto_generated|        ; 1077 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated                                                         ; work         ;
;                |sign_div_unsign_9nh:divider|       ; 1077 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider                             ; work         ;
;                   |alt_u_div_o2f:divider|          ; 1077 (1077)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider       ; work         ;
;       |lpm_div_32:counter_inst_lpmdiv_32|          ; 1105 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32                                                                                                                          ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|         ; 1105 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32|lpm_divide:LPM_DIVIDE_component                                                                                          ; work         ;
;             |lpm_divide_irp:auto_generated|        ; 1105 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated                                                            ; work         ;
;                |sign_div_unsign_9nh:divider|       ; 1105 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider                                ; work         ;
;                   |alt_u_div_o2f:divider|          ; 1105 (1105)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider          ; work         ;
;       |lpm_div_32:counter_inst_lpmdiv_frameLength| ; 1099 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength                                                                                                                 ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|         ; 1099 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength|lpm_divide:LPM_DIVIDE_component                                                                                 ; work         ;
;             |lpm_divide_irp:auto_generated|        ; 1099 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated                                                   ; work         ;
;                |sign_div_unsign_9nh:divider|       ; 1099 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                   |alt_u_div_o2f:divider|          ; 1099 (1099)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; work         ;
;       |monitoring_ram:mem_ram|                     ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|monitoring_ram:mem_ram                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component                                                                                                     ; work         ;
;             |altsyncram_88u3:auto_generated|       ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component|altsyncram_88u3:auto_generated                                                                      ; work         ;
;       |reg16:reg_highPriority|                     ; 1 (1)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|reg16:reg_highPriority                                                                                                                                     ; work         ;
;       |reg32:reg_numCycles|                        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|reg32:reg_numCycles                                                                                                                                        ; work         ;
;       |reg32:reg_numOfValidFrames|                 ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|reg32:reg_numOfValidFrames                                                                                                                                 ; work         ;
;       |reg32:reg_sumOfFrameLengths|                ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|reg32:reg_sumOfFrameLengths                                                                                                                                ; work         ;
;       |reg32:reg_sumOfLatencies|                   ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|reg32:reg_sumOfLatencies                                                                                                                                   ; work         ;
;       |reg32:reg_timeData|                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|reg32:reg_timeData                                                                                                                                         ; work         ;
;       |reg32:reg_totalFrames|                      ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|final_project_monitoring:IMEM|reg32:reg_totalFrames                                                                                                                                      ; work         ;
;    |mainVGA:VGA|                                   ; 2039 (192)        ; 182 (50)     ; 319512            ; 10         ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA                                                                                                                                                                              ; work         ;
;       |dmem_addr_controller:dmemaddrcontroller|    ; 23 (23)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|dmem_addr_controller:dmemaddrcontroller                                                                                                                                      ; work         ;
;       |index_to_pixels_converter_0:zero|           ; 54 (54)           ; 11 (11)      ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_0:zero                                                                                                                                             ; work         ;
;       |index_to_pixels_converter_1:one|            ; 42 (42)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_1:one                                                                                                                                              ; work         ;
;       |index_to_pixels_converter_2:two|            ; 52 (52)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_2:two                                                                                                                                              ; work         ;
;       |index_to_pixels_converter_3:three|          ; 46 (46)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_3:three                                                                                                                                            ; work         ;
;       |index_to_pixels_converter_4:four|           ; 42 (42)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_4:four                                                                                                                                             ; work         ;
;       |index_to_pixels_converter_5:five|           ; 39 (39)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_5:five                                                                                                                                             ; work         ;
;       |index_to_pixels_converter_6:six|            ; 40 (40)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_6:six                                                                                                                                              ; work         ;
;       |index_to_pixels_converter_7:seven|          ; 40 (40)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_7:seven                                                                                                                                            ; work         ;
;       |index_to_pixels_converter_8:eight|          ; 39 (39)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_8:eight                                                                                                                                            ; work         ;
;       |index_to_pixels_converter_9:nine|           ; 62 (62)           ; 1 (1)        ; 0                 ; 1          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_9:nine                                                                                                                                             ; work         ;
;       |lpm_divide:Div0|                            ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div0                                                                                                                                                              ; work         ;
;          |lpm_divide_ebm:auto_generated|           ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Div1|                            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div1                                                                                                                                                              ; work         ;
;          |lpm_divide_hbm:auto_generated|           ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_nlh:divider|          ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                    ; work         ;
;                |alt_u_div_kve:divider|             ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                              ; work         ;
;       |lpm_divide:Div2|                            ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div2                                                                                                                                                              ; work         ;
;          |lpm_divide_ebm:auto_generated|           ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div2|lpm_divide_ebm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div2|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div2|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Div3|                            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div3                                                                                                                                                              ; work         ;
;          |lpm_divide_hbm:auto_generated|           ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div3|lpm_divide_hbm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_nlh:divider|          ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                    ; work         ;
;                |alt_u_div_kve:divider|             ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                              ; work         ;
;       |lpm_divide:Div4|                            ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div4                                                                                                                                                              ; work         ;
;          |lpm_divide_ebm:auto_generated|           ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div4|lpm_divide_ebm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div4|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div4|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Div5|                            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div5                                                                                                                                                              ; work         ;
;          |lpm_divide_hbm:auto_generated|           ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div5|lpm_divide_hbm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_nlh:divider|          ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div5|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                    ; work         ;
;                |alt_u_div_kve:divider|             ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Div5|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                              ; work         ;
;       |lpm_divide:Mod0|                            ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod0                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|           ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Mod10|                           ; 86 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod10                                                                                                                                                             ; work         ;
;          |lpm_divide_k3m:auto_generated|           ; 86 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod10|lpm_divide_k3m:auto_generated                                                                                                                               ; work         ;
;             |sign_div_unsign_nlh:divider|          ; 86 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod10|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                                                                                   ; work         ;
;                |alt_u_div_kve:divider|             ; 86 (86)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod10|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                             ; work         ;
;       |lpm_divide:Mod11|                           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod11                                                                                                                                                             ; work         ;
;          |lpm_divide_h3m:auto_generated|           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod11|lpm_divide_h3m:auto_generated                                                                                                                               ; work         ;
;             |sign_div_unsign_klh:divider|          ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod11|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                   ; work         ;
;                |alt_u_div_eve:divider|             ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod11|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                             ; work         ;
;       |lpm_divide:Mod1|                            ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod1                                                                                                                                                              ; work         ;
;          |lpm_divide_72m:auto_generated|           ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod1|lpm_divide_72m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_akh:divider|          ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                    ; work         ;
;                |alt_u_div_qse:divider|             ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                              ; work         ;
;       |lpm_divide:Mod2|                            ; 86 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod2                                                                                                                                                              ; work         ;
;          |lpm_divide_k3m:auto_generated|           ; 86 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod2|lpm_divide_k3m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_nlh:divider|          ; 86 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod2|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                                                                                    ; work         ;
;                |alt_u_div_kve:divider|             ; 86 (86)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod2|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                              ; work         ;
;       |lpm_divide:Mod3|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod3                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod3|lpm_divide_h3m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod3|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod3|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Mod4|                            ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod4                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|           ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod4|lpm_divide_h3m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod4|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod4|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Mod5|                            ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod5                                                                                                                                                              ; work         ;
;          |lpm_divide_72m:auto_generated|           ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod5|lpm_divide_72m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_akh:divider|          ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod5|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                    ; work         ;
;                |alt_u_div_qse:divider|             ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod5|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                              ; work         ;
;       |lpm_divide:Mod6|                            ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod6                                                                                                                                                              ; work         ;
;          |lpm_divide_k3m:auto_generated|           ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod6|lpm_divide_k3m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_nlh:divider|          ; 87 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod6|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                                                                                    ; work         ;
;                |alt_u_div_kve:divider|             ; 87 (87)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod6|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                              ; work         ;
;       |lpm_divide:Mod7|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod7                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod7|lpm_divide_h3m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod7|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod7|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Mod8|                            ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod8                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|           ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod8|lpm_divide_h3m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|          ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod8|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|             ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod8|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                              ; work         ;
;       |lpm_divide:Mod9|                            ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod9                                                                                                                                                              ; work         ;
;          |lpm_divide_72m:auto_generated|           ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod9|lpm_divide_72m:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_akh:divider|          ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod9|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                    ; work         ;
;                |alt_u_div_qse:divider|             ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|lpm_divide:Mod9|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                              ; work         ;
;       |numberRAM:main_RAM|                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|numberRAM:main_RAM                                                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;             |altsyncram_1b14:auto_generated|       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component|altsyncram_1b14:auto_generated                                                                                            ; work         ;
;       |vga_controller_test:controller|             ; 188 (35)          ; 90 (33)      ; 307224            ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller                                                                                                                                               ; work         ;
;          |Reset_Delay:r0|                          ; 24 (24)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|Reset_Delay:r0                                                                                                                                ; work         ;
;          |alteraPLL:u1|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1                                                                                                                                  ; alteraPLL    ;
;             |alteraPLL_0002:alterapll_inst|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst                                                                                                    ; alteraPLL    ;
;                |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst|altera_pll:altera_pll_i                                                                            ; work         ;
;          |img_data_3:img_data_inst|                ; 88 (0)            ; 12 (0)       ; 307200            ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst                                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|      ; 88 (0)            ; 12 (0)       ; 307200            ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component                                                                                      ; work         ;
;                |altsyncram_qp14:auto_generated|    ; 88 (0)            ; 12 (12)      ; 307200            ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated                                                       ; work         ;
;                   |decode_3na:decode2|             ; 38 (38)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated|decode_3na:decode2                                    ; work         ;
;                   |decode_s2a:rden_decode_b|       ; 38 (38)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated|decode_s2a:rden_decode_b                              ; work         ;
;                   |mux_chb:mux3|                   ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated|mux_chb:mux3                                          ; work         ;
;          |index_logo_3:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 24                ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 24                ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component                                                                                   ; work         ;
;                |altsyncram_7o14:auto_generated|    ; 0 (0)             ; 0 (0)        ; 24                ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated                                                    ; work         ;
;          |video_sync_generator:LTM_ins|            ; 41 (41)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|video_sync_generator:LTM_ins                                                                                                                  ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 4096         ; 24           ; --           ; --           ; 98304  ; test_frames.mif   ;
; Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 4096         ; 24           ; --           ; --           ; 98304  ; test_frames.mif   ;
; final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component|altsyncram_88u3:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None              ;
; mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component|altsyncram_1b14:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 768          ; 16           ; 768          ; 16           ; 12288  ; MainRamMif.mif    ;
; mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 307200       ; 1            ; 307200 ; img_data_logo.mif ;
; mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2            ; 24           ; --           ; --           ; 48     ; index_logo.mif    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 11          ;
; Total number of DSP blocks      ; 11          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 11          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-------------------------------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |MonitoringSys|Receive_Buffer:RX_buff                                                 ; Receive_Buffer.vhd                  ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame              ; Monitor_TestHarness/Test_Frames.vhd ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame              ; Monitor_TestHarness/Test_Frames.vhd ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |MonitoringSys|Transmit_Buffer:TX_buff                                                ; Transmit_Buffer.vhd                 ;
; Altera ; RAM: 2-PORT  ; 15.1    ; N/A          ; N/A          ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst    ; img_data_3.vhd                      ;
; Altera ; ROM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst ; index_logo_3.vhd                    ;
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |MonitoringSys|mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1                ; alteraPLL.v                         ;
; Altera ; RAM: 2-PORT  ; 15.1    ; N/A          ; N/A          ; |MonitoringSys|mainVGA:VGA|numberRAM:main_RAM                                         ; numberRAM.vhd                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now|scur ;
+-------------+-------------+----------+------------+------------------------------------------+
; Name        ; scur.TOGGLE ; scur.SET ; scur.IDLE1 ; scur.IDLE                                ;
+-------------+-------------+----------+------------+------------------------------------------+
; scur.IDLE   ; 0           ; 0        ; 0          ; 0                                        ;
; scur.IDLE1  ; 0           ; 0        ; 1          ; 1                                        ;
; scur.SET    ; 0           ; 1        ; 0          ; 1                                        ;
; scur.TOGGLE ; 1           ; 0        ; 0          ; 1                                        ;
+-------------+-------------+----------+------------+------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now|scur ;
+-------------+-------------+----------+------------+------------------------------------------+
; Name        ; scur.TOGGLE ; scur.SET ; scur.IDLE1 ; scur.IDLE                                ;
+-------------+-------------+----------+------------+------------------------------------------+
; scur.IDLE   ; 0           ; 0        ; 0          ; 0                                        ;
; scur.IDLE1  ; 0           ; 0        ; 1          ; 1                                        ;
; scur.SET    ; 0           ; 1        ; 0          ; 1                                        ;
; scur.TOGGLE ; 1           ; 0        ; 0          ; 1                                        ;
+-------------+-------------+----------+------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR|scur ;
+------------+------------+----------+----------+------------+------------------------------------------+
; Name       ; scur.DELAY ; scur.GEN ; scur.SET ; scur.IDLE1 ; scur.IDLE0                               ;
+------------+------------+----------+----------+------------+------------------------------------------+
; scur.IDLE0 ; 0          ; 0        ; 0        ; 0          ; 0                                        ;
; scur.IDLE1 ; 0          ; 0        ; 0        ; 1          ; 1                                        ;
; scur.SET   ; 0          ; 0        ; 1        ; 0          ; 1                                        ;
; scur.GEN   ; 0          ; 1        ; 0        ; 0          ; 1                                        ;
; scur.DELAY ; 1          ; 0        ; 0        ; 0          ; 1                                        ;
+------------+------------+----------+----------+------------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter|scur ;
+-------------+-------------+----------+---------------------------------------------------------+
; Name        ; scur.OVRFLW ; scur.SET ; scur.IDLE0                                              ;
+-------------+-------------+----------+---------------------------------------------------------+
; scur.IDLE0  ; 0           ; 0        ; 0                                                       ;
; scur.SET    ; 0           ; 1        ; 1                                                       ;
; scur.OVRFLW ; 1           ; 0        ; 1                                                       ;
+-------------+-------------+----------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR|scur ;
+------------+------------+----------+----------+------------+------------------------------------------+
; Name       ; scur.DELAY ; scur.GEN ; scur.SET ; scur.IDLE1 ; scur.IDLE0                               ;
+------------+------------+----------+----------+------------+------------------------------------------+
; scur.IDLE0 ; 0          ; 0        ; 0        ; 0          ; 0                                        ;
; scur.IDLE1 ; 0          ; 0        ; 0        ; 1          ; 1                                        ;
; scur.SET   ; 0          ; 0        ; 1        ; 0          ; 1                                        ;
; scur.GEN   ; 0          ; 1        ; 0        ; 0          ; 1                                        ;
; scur.DELAY ; 1          ; 0        ; 0        ; 0          ; 1                                        ;
+------------+------------+----------+----------+------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |MonitoringSys|mainVGA:VGA|addingExtraDigits                              ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; addingExtraDigits.00 ; addingExtraDigits.10 ; addingExtraDigits.01 ;
+----------------------+----------------------+----------------------+----------------------+
; addingExtraDigits.00 ; 0                    ; 0                    ; 0                    ;
; addingExtraDigits.01 ; 1                    ; 0                    ; 1                    ;
; addingExtraDigits.10 ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; lpm_shiftreg:FWD_Latch|dffs[0..23]                                                                                                                                 ; Lost fanout                                                      ;
; lpm_shiftreg:TX_Latch|dffs[0..23]                                                                                                                                  ; Lost fanout                                                      ;
; lpm_shiftreg:RX_Latch|dffs[0..23]                                                                                                                                  ; Lost fanout                                                      ;
; Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]                              ; Lost fanout                                                      ;
; Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0..7]                        ; Lost fanout                                                      ;
; Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state|b_full                                     ; Lost fanout                                                      ;
; Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                ; Lost fanout                                                      ;
; Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0..7] ; Lost fanout                                                      ;
; Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[0..9]                              ; Lost fanout                                                      ;
; Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|cntr_uhb:rd_ptr_count|counter_reg_bit[0..9]                        ; Lost fanout                                                      ;
; Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|a_fefifo_jaf:fifo_state|b_full                                     ; Lost fanout                                                      ;
; Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                                ; Lost fanout                                                      ;
; Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|a_fefifo_jaf:fifo_state|cntr_ai7:count_usedw|counter_reg_bit[0..9] ; Lost fanout                                                      ;
; Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]                               ; Lost fanout                                                      ;
; Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0..7]                         ; Lost fanout                                                      ;
; Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state|b_full                                      ; Lost fanout                                                      ;
; Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                 ; Lost fanout                                                      ;
; Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0..7]  ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff10                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff11                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff12                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff13                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff14                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff15                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff16                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff17                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff18                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff19                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff20                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff21                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff22                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff23                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff24                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff25                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff26                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff27                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff28                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff29                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff30                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff31                                                                                                              ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff10                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff11                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff12                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff13                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff14                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff15                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff16                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff17                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff18                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff19                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff20                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff21                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff22                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff23                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff24                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff25                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff26                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff27                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff28                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff29                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff30                                                                                                                 ; Lost fanout                                                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff31                                                                                                                 ; Lost fanout                                                      ;
; mainVGA:VGA|input_data[11..15]                                                                                                                                     ; Merged with mainVGA:VGA|input_data[10]                           ;
; mainVGA:VGA|writeAddressMain[9]                                                                                                                                    ; Merged with mainVGA:VGA|writeAddressMain[3]                      ;
; mainVGA:VGA|writeAddressMain[5]                                                                                                                                    ; Merged with mainVGA:VGA|writeAddressMain[4]                      ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff5                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff7                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff1                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff6                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff0                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff7                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff2                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff2                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff9                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff6                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff4                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff8                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff1                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff9                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff5                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff3                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff3                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff8                                                                                                               ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; final_project_monitoring:IMEM|reg32:reg_full|Dff4                                                                                                                  ; Merged with final_project_monitoring:IMEM|reg32:reg_invalid|Dff0 ;
; mainVGA:VGA|index_to_pixels_converter_1:one|j[0]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|j[0]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|j[0]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|j[0]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|j[0]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|j[0]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|j[0]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|j[0]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|j[0]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|j[1]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|j[1]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|j[1]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|j[1]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|j[1]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|j[1]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|j[1]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|j[1]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|j[1]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[1]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|i[0]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|i[0]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|i[0]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|i[0]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|i[0]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|i[0]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|i[0]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|i[0]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|i[0]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[0]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|i[1]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|i[1]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|i[1]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|i[1]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|i[1]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|i[1]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|i[1]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|i[1]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|i[1]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[1]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|i[4]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|i[4]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|i[4]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|i[4]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|i[4]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|i[4]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|i[4]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|i[4]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|i[4]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[4]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|i[3]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|i[3]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|i[3]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|i[3]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|i[3]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|i[3]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|i[3]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|i[3]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|i[3]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[3]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|i[2]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|i[2]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|i[2]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|i[2]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|i[2]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|i[2]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|i[2]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|i[2]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|i[2]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|i[2]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|j[2]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|j[2]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|j[2]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|j[2]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|j[2]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|j[2]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|j[2]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|j[2]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|j[2]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[2]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|j[3]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|j[3]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|j[3]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|j[3]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|j[3]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|j[3]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|j[3]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|j[3]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|j[3]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[3]    ;
; mainVGA:VGA|index_to_pixels_converter_1:one|j[4]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_2:two|j[4]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_3:three|j[4]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_4:four|j[4]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_5:five|j[4]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_6:six|j[4]                                                                                                                   ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_7:seven|j[4]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_8:eight|j[4]                                                                                                                 ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|index_to_pixels_converter_9:nine|j[4]                                                                                                                  ; Merged with mainVGA:VGA|index_to_pixels_converter_0:zero|j[4]    ;
; mainVGA:VGA|writeAddressMain[3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                           ;
; final_project_monitoring:IMEM|reg32:reg_invalid|Dff0                                                                                                               ; Stuck at GND due to stuck port data_in                           ;
; mainVGA:VGA|input_data[10]                                                                                                                                         ; Merged with mainVGA:VGA|writeAddressMain[4]                      ;
; mainVGA:VGA|input_data[9]                                                                                                                                          ; Merged with mainVGA:VGA|input_data[8]                            ;
; mainVGA:VGA|input_data[8]                                                                                                                                          ; Merged with mainVGA:VGA|input_data[7]                            ;
; mainVGA:VGA|input_data[7]                                                                                                                                          ; Merged with mainVGA:VGA|writeAddressMain[4]                      ;
; Total Number of Removed Registers = 322                                                                                                                            ;                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+---------------------------------+--------------------+-------------------------------------------------------------------+
; Register name                   ; Reason for Removal ; Registers Removed due to This Register                            ;
+---------------------------------+--------------------+-------------------------------------------------------------------+
; lpm_shiftreg:FWD_Latch|dffs[23] ; Lost Fanouts       ; lpm_shiftreg:FWD_Latch|dffs[22], lpm_shiftreg:FWD_Latch|dffs[21], ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[20], lpm_shiftreg:FWD_Latch|dffs[19], ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[18], lpm_shiftreg:FWD_Latch|dffs[17], ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[16], lpm_shiftreg:FWD_Latch|dffs[15], ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[14], lpm_shiftreg:FWD_Latch|dffs[13], ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[12], lpm_shiftreg:FWD_Latch|dffs[11], ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[10], lpm_shiftreg:FWD_Latch|dffs[9],  ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[8], lpm_shiftreg:FWD_Latch|dffs[7],   ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[6], lpm_shiftreg:FWD_Latch|dffs[5],   ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[4], lpm_shiftreg:FWD_Latch|dffs[3],   ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[2], lpm_shiftreg:FWD_Latch|dffs[1],   ;
;                                 ;                    ; lpm_shiftreg:FWD_Latch|dffs[0]                                    ;
; lpm_shiftreg:TX_Latch|dffs[23]  ; Lost Fanouts       ; lpm_shiftreg:TX_Latch|dffs[22], lpm_shiftreg:TX_Latch|dffs[21],   ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[20], lpm_shiftreg:TX_Latch|dffs[19],   ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[18], lpm_shiftreg:TX_Latch|dffs[17],   ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[16], lpm_shiftreg:TX_Latch|dffs[15],   ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[14], lpm_shiftreg:TX_Latch|dffs[13],   ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[12], lpm_shiftreg:TX_Latch|dffs[11],   ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[10], lpm_shiftreg:TX_Latch|dffs[9],    ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[8], lpm_shiftreg:TX_Latch|dffs[7],     ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[6], lpm_shiftreg:TX_Latch|dffs[5],     ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[4], lpm_shiftreg:TX_Latch|dffs[3],     ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[2], lpm_shiftreg:TX_Latch|dffs[1],     ;
;                                 ;                    ; lpm_shiftreg:TX_Latch|dffs[0]                                     ;
; lpm_shiftreg:RX_Latch|dffs[23]  ; Lost Fanouts       ; lpm_shiftreg:RX_Latch|dffs[22], lpm_shiftreg:RX_Latch|dffs[21],   ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[20], lpm_shiftreg:RX_Latch|dffs[19],   ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[18], lpm_shiftreg:RX_Latch|dffs[17],   ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[16], lpm_shiftreg:RX_Latch|dffs[15],   ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[14], lpm_shiftreg:RX_Latch|dffs[13],   ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[12], lpm_shiftreg:RX_Latch|dffs[11],   ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[10], lpm_shiftreg:RX_Latch|dffs[9],    ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[8], lpm_shiftreg:RX_Latch|dffs[7],     ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[6], lpm_shiftreg:RX_Latch|dffs[5],     ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[4], lpm_shiftreg:RX_Latch|dffs[3],     ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[2], lpm_shiftreg:RX_Latch|dffs[1],     ;
;                                 ;                    ; lpm_shiftreg:RX_Latch|dffs[0]                                     ;
+---------------------------------+--------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 529   ;
; Number of registers using Synchronous Clear  ; 157   ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 239   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 308   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; mainVGA:VGA|input_data[0]              ; 1       ;
; mainVGA:VGA|input_data[3]              ; 1       ;
; mainVGA:VGA|input_data[4]              ; 1       ;
; mainVGA:VGA|input_data[5]              ; 1       ;
; mainVGA:VGA|input_data[6]              ; 1       ;
; mainVGA:VGA|input_data[1]              ; 1       ;
; mainVGA:VGA|input_data[2]              ; 1       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MonitoringSys|final_project_monitoring:IMEM|reg32:reg_sumOfLatencies|Dff9                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MonitoringSys|mainVGA:VGA|index_to_pixels_converter_0:zero|j[0]                             ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|debounce:trigger_debounce|counter_out[2]          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter|counter[10]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now|counter[0]           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now|counter[2]           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MonitoringSys|mainVGA:VGA|statsCounter[1]                                                   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR|counter[11] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR|counter2[3] ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR|counter[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR|counter2[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MonitoringSys|mainVGA:VGA|writeAddressMain[1]                                               ;
; 11:1               ; 20 bits   ; 140 LEs       ; 120 LEs              ; 20 LEs                 ; Yes        ; |MonitoringSys|mainVGA:VGA|write_address[15]                                                 ;
; 28:1               ; 3 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |MonitoringSys|mainVGA:VGA|input_data[9]                                                     ;
; 31:1               ; 3 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |MonitoringSys|mainVGA:VGA|input_data[4]                                                     ;
; 31:1               ; 4 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MonitoringSys|mainVGA:VGA|input_data[0]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MonitoringSys|mainVGA:VGA|addingExtraDigits                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component|altsyncram_88u3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component|altsyncram_1b14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                  ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_irp ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                     ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_irp ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                              ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_irp ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_88u3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                        ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_irp ; Untyped                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receive_Buffer:RX_buff|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; lpm_width               ; 24          ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ALMOST_FULL_VALUE       ; 231         ; Signed Integer                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                             ;
; CBXI_PARAMETER          ; scfifo_ibd1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Transmit_Buffer:TX_buff|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                 ;
+-------------------------+-------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                       ;
; lpm_width               ; 24          ; Signed Integer                                       ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                       ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                              ;
; ALMOST_FULL_VALUE       ; 924         ; Signed Integer                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                              ;
; USE_EAB                 ; ON          ; Untyped                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                              ;
; CBXI_PARAMETER          ; scfifo_eed1 ; Untyped                                              ;
+-------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Forward_Buffer:FWD_buff|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                 ;
+-------------------------+-------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                       ;
; lpm_width               ; 24          ; Signed Integer                                       ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                       ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                              ;
; ALMOST_FULL_VALUE       ; 231         ; Signed Integer                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                              ;
; USE_EAB                 ; ON          ; Untyped                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                              ;
; CBXI_PARAMETER          ; scfifo_ibd1 ; Untyped                                              ;
+-------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_shiftreg:RX_Latch ;
+------------------------+-----------+-------------------------------+
; Parameter Name         ; Value     ; Type                          ;
+------------------------+-----------+-------------------------------+
; LPM_WIDTH              ; 32        ; Untyped                       ;
; LPM_DIRECTION          ; LEFT      ; Untyped                       ;
; LPM_AVALUE             ; UNUSED    ; Untyped                       ;
; LPM_SVALUE             ; UNUSED    ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                ;
+------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_shiftreg:TX_Latch ;
+------------------------+-----------+-------------------------------+
; Parameter Name         ; Value     ; Type                          ;
+------------------------+-----------+-------------------------------+
; LPM_WIDTH              ; 32        ; Untyped                       ;
; LPM_DIRECTION          ; LEFT      ; Untyped                       ;
; LPM_AVALUE             ; UNUSED    ; Untyped                       ;
; LPM_SVALUE             ; UNUSED    ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                ;
+------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_shiftreg:FWD_Latch ;
+------------------------+-----------+--------------------------------+
; Parameter Name         ; Value     ; Type                           ;
+------------------------+-----------+--------------------------------+
; LPM_WIDTH              ; 32        ; Untyped                        ;
; LPM_DIRECTION          ; LEFT      ; Untyped                        ;
; LPM_AVALUE             ; UNUSED    ; Untyped                        ;
; LPM_SVALUE             ; UNUSED    ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                 ;
+------------------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 768                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 768                  ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; MainRamMif.mif       ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_1b14      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                                     ;
; pll_type                             ; General                ; String                                                                                     ;
; pll_subtype                          ; General                ; String                                                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                             ;
; operation_mode                       ; normal                 ; String                                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                             ;
; clock_name_0                         ;                        ; String                                                                                     ;
; clock_name_1                         ;                        ; String                                                                                     ;
; clock_name_2                         ;                        ; String                                                                                     ;
; clock_name_3                         ;                        ; String                                                                                     ;
; clock_name_4                         ;                        ; String                                                                                     ;
; clock_name_5                         ;                        ; String                                                                                     ;
; clock_name_6                         ;                        ; String                                                                                     ;
; clock_name_7                         ;                        ; String                                                                                     ;
; clock_name_8                         ;                        ; String                                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|video_sync_generator:LTM_ins ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                                              ;
; hori_back      ; 144   ; Signed Integer                                                                              ;
; hori_front     ; 16    ; Signed Integer                                                                              ;
; vert_line      ; 525   ; Signed Integer                                                                              ;
; vert_back      ; 34    ; Signed Integer                                                                              ;
; vert_front     ; 11    ; Signed Integer                                                                              ;
; H_sync_cycle   ; 96    ; Signed Integer                                                                              ;
; V_sync_cycle   ; 2     ; Signed Integer                                                                              ;
; H_BLANK        ; 112   ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 307200               ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; img_data_logo.mif    ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_qp14      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; index_logo.mif       ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_7o14      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|debounce:trigger_debounce ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; counter_size   ; 26    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; test_frames.mif      ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_om24      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; counter_size   ; 11    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; counter_size   ; 12    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; counter_size   ; 11    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; test_frames.mif      ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_om24      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod7 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod8 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod9 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Div5 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainVGA:VGA|lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                      ;
; Entity Instance                           ; final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                               ;
; Entity Instance                           ; mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                     ;
;     -- NUMWORDS_A                         ; 768                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                     ;
;     -- NUMWORDS_B                         ; 768                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                      ;
;     -- NUMWORDS_A                         ; 307200                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 307200                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                     ;
;     -- NUMWORDS_A                         ; 2                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                 ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 3                                               ;
; Entity Instance            ; Receive_Buffer:RX_buff|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                    ;
;     -- lpm_width           ; 24                                              ;
;     -- LPM_NUMWORDS        ; 256                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                             ;
;     -- USE_EAB             ; ON                                              ;
; Entity Instance            ; Transmit_Buffer:TX_buff|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                    ;
;     -- lpm_width           ; 24                                              ;
;     -- LPM_NUMWORDS        ; 1024                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                             ;
;     -- USE_EAB             ; ON                                              ;
; Entity Instance            ; Forward_Buffer:FWD_buff|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                    ;
;     -- lpm_width           ; 24                                              ;
;     -- LPM_NUMWORDS        ; 256                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                             ;
;     -- USE_EAB             ; ON                                              ;
+----------------------------+-------------------------------------------------+


+-----------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance  ;
+----------------------------+------------------------+
; Name                       ; Value                  ;
+----------------------------+------------------------+
; Number of entity instances ; 3                      ;
; Entity Instance            ; lpm_shiftreg:RX_Latch  ;
;     -- LPM_WIDTH           ; 32                     ;
;     -- LPM_DIRECTION       ; LEFT                   ;
; Entity Instance            ; lpm_shiftreg:TX_Latch  ;
;     -- LPM_WIDTH           ; 32                     ;
;     -- LPM_DIRECTION       ; LEFT                   ;
; Entity Instance            ; lpm_shiftreg:FWD_Latch ;
;     -- LPM_WIDTH           ; 32                     ;
;     -- LPM_DIRECTION       ; LEFT                   ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Monitor_Tester:Test_Harness"                                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_ctrl_blockout[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_9:nine"                                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_8:eight"                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_7:seven"                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_6:six"                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_5:five"                                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_4:four"                                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_3:three"                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|index_to_pixels_converter_2:two"                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst"                                          ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity         ; Details                                                                                             ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; address   ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
; clock     ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
; q[19..16] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; q[11..8]  ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; q[3..0]   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; q         ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst"                                             ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity         ; Details                                                                                             ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; wren      ; Input  ; Info             ; Stuck at VCC                                                                                        ;
; wren      ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
; rdaddress ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
; rdclock   ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
; q         ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|vga_controller_test:controller"                                                                               ;
+---------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity         ; Details                                                                                                  ;
+---------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; write_address ; Input  ; Critical Warning ; Can't connect array with 19 elements in array dimension 1 to port with 24 elements in the same dimension ;
; oblank_n      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+---------------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainVGA:VGA|numberRAM:main_RAM"                                                                                      ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity         ; Details                                                                                                  ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Critical Warning ; Can't connect array with 12 elements in array dimension 1 to port with 10 elements in the same dimension ;
; wren      ; Input ; Info             ; Stuck at VCC                                                                                             ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Forward_Buffer:FWD_buff"                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Transmit_Buffer:TX_buff"                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receive_Buffer:RX_buff"                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_highPriority"                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; numer[31..23] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; remain        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_frameLength"                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; remain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv_32"                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; remain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv"                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; remain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_monitoring:IMEM"                                                                                ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; numer                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; denom                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; quotient                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; timedata                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; numofcyclesout                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sumoflatenciesout              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; totalframesout                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; numofhighpriorityout           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; numofvalidframesout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; framelengthaverage[31..10]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sumofframelengthsout           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; totalfullout[31..10]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; totalinvalidout[31..10]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; percentagehighpriority[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 529                         ;
;     CLR               ; 93                          ;
;     ENA               ; 69                          ;
;     ENA CLR           ; 50                          ;
;     ENA CLR SLD       ; 96                          ;
;     ENA SCLR          ; 91                          ;
;     ENA SLD           ; 2                           ;
;     SCLR              ; 66                          ;
;     SLD               ; 1                           ;
;     plain             ; 61                          ;
; arriav_lcell_comb     ; 5759                        ;
;     arith             ; 2767                        ;
;         0 data inputs ; 354                         ;
;         1 data inputs ; 400                         ;
;         2 data inputs ; 180                         ;
;         3 data inputs ; 227                         ;
;         4 data inputs ; 1416                        ;
;         5 data inputs ; 190                         ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 2536                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 362                         ;
;         3 data inputs ; 204                         ;
;         4 data inputs ; 1104                        ;
;         5 data inputs ; 440                         ;
;         6 data inputs ; 385                         ;
;     shared            ; 440                         ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 76                          ;
;         2 data inputs ; 212                         ;
;         3 data inputs ; 92                          ;
; arriav_mac            ; 11                          ;
; boundary_port         ; 110                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 134                         ;
;                       ;                             ;
; Max LUT depth         ; 124.70                      ;
; Average LUT depth     ; 79.65                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Dec 15 13:15:19 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Monitoring -c Monitoring
Warning (125092): Tcl Script File img_index.qip not found
    Info (125063): set_global_assignment -name QIP_FILE img_index.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/xmt_counter.vhd
    Info (12022): Found design unit 1: XMT_Counter-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd Line: 20
    Info (12023): Found entity 1: XMT_Counter File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/test_frames.vhd
    Info (12022): Found design unit 1: test_frames-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd Line: 54
    Info (12023): Found entity 1: Test_Frames File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/rom_addr_gen_tx.vhd
    Info (12022): Found design unit 1: ROM_ADDR_GEN_tx-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd Line: 20
    Info (12023): Found entity 1: ROM_ADDR_GEN_tx File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/rom_addr_gen_rx.vhd
    Info (12022): Found design unit 1: ROM_ADDR_GEN_rx-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd Line: 20
    Info (12023): Found entity 1: ROM_ADDR_GEN_rx File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/rom_addr_gen.vhd
    Info (12022): Found design unit 1: ROM_ADDR_GEN-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN.vhd Line: 20
    Info (12023): Found entity 1: ROM_ADDR_GEN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/monitor_tester.vhd
    Info (12022): Found design unit 1: Monitor_Tester-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 37
    Info (12023): Found entity 1: Monitor_Tester File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/look_now_fsm_tx.vhd
    Info (12022): Found design unit 1: look_now_FSM_tx-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd Line: 17
    Info (12023): Found entity 1: look_now_FSM_tx File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/look_now_fsm_rx.vhd
    Info (12022): Found design unit 1: look_now_FSM_rx-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd Line: 17
    Info (12023): Found entity 1: look_now_FSM_rx File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/look_now_fsm.vhd
    Info (12022): Found design unit 1: look_now_FSM-internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM.vhd Line: 17
    Info (12023): Found entity 1: look_now_FSM File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file monitor_testharness/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file register32.vhd
    Info (12022): Found design unit 1: register32-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register32.vhd Line: 55
    Info (12023): Found entity 1: register32 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register32.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file register16.vhd
    Info (12022): Found design unit 1: register16-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register16.vhd Line: 55
    Info (12023): Found entity 1: register16 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register16.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file monitoring_ram.vhd
    Info (12022): Found design unit 1: monitoring_ram-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd Line: 56
    Info (12023): Found entity 1: monitoring_ram File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file monitoringramtwoport.vhd
    Info (12022): Found design unit 1: monitoringramtwoport-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoringRamTwoPort.vhd Line: 60
    Info (12023): Found entity 1: monitoringRamTwoPort File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoringRamTwoPort.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lpm_div_32.vhd
    Info (12022): Found design unit 1: lpm_div_32-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd Line: 54
    Info (12023): Found entity 1: lpm_div_32 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lpm_div.vhd
    Info (12022): Found design unit 1: lpm_div-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div.vhd Line: 54
    Info (12023): Found entity 1: lpm_div File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file division.vhd
    Info (12022): Found design unit 1: division-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/division.vhd Line: 54
    Info (12023): Found entity 1: division File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/division.vhd Line: 43
Info (12021): Found 6 design units, including 3 entities, in source file alt_div.vhd
    Info (12022): Found design unit 1: alt_div_altfp_div_pst_dqe-RTL File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd Line: 66
    Info (12022): Found design unit 2: alt_div_altfp_div_b6h-RTL File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd Line: 2804
    Info (12022): Found design unit 3: alt_div-RTL File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd Line: 2853
    Info (12023): Found entity 1: alt_div_altfp_div_pst_dqe File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd Line: 54
    Info (12023): Found entity 2: alt_div_altfp_div_b6h File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd Line: 2794
    Info (12023): Found entity 3: alt_div File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd Line: 2842
Info (12021): Found 2 design units, including 1 entities, in source file reg32.vhd
    Info (12022): Found design unit 1: reg32-bhv File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg32.vhd Line: 14
    Info (12023): Found entity 1: reg32 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg16.vhd
    Info (12022): Found design unit 1: reg16-bhv File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg16.vhd Line: 14
    Info (12023): Found entity 1: reg16 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file internal_memory_updated.vhd
    Info (12022): Found design unit 1: final_project_monitoring-mem File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 47
    Info (12023): Found entity 1: final_project_monitoring File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file monitoringsys.vhd
    Info (12022): Found design unit 1: MonitoringSys-monitor_internal File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 78
    Info (12023): Found entity 1: MonitoringSys File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file receive_buffer.vhd
    Info (12022): Found design unit 1: receive_buffer-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd Line: 60
    Info (12023): Found entity 1: Receive_Buffer File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file transmit_buffer.vhd
    Info (12022): Found design unit 1: transmit_buffer-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd Line: 60
    Info (12023): Found entity 1: Transmit_Buffer File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file latch_24bit.vhd
    Info (12022): Found design unit 1: latch_24bit-Behavioral_latch File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/latch_24bit.vhd Line: 14
    Info (12023): Found entity 1: latch_24bit File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/latch_24bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rx_reg24bit.vhd
    Info (12022): Found design unit 1: rx_reg24bit-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/RX_reg24bit.vhd Line: 56
    Info (12023): Found entity 1: RX_reg24bit File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/RX_reg24bit.vhd Line: 43
Info (12021): Found 12 design units, including 12 entities, in source file mainvga.v
    Info (12023): Found entity 1: mainVGA File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1
    Info (12023): Found entity 2: dmem_addr_controller File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 932
    Info (12023): Found entity 3: index_to_pixels_converter_1 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 960
    Info (12023): Found entity 4: index_to_pixels_converter_0 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1022
    Info (12023): Found entity 5: index_to_pixels_converter_2 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1084
    Info (12023): Found entity 6: index_to_pixels_converter_3 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1147
    Info (12023): Found entity 7: index_to_pixels_converter_4 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1210
    Info (12023): Found entity 8: index_to_pixels_converter_5 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1273
    Info (12023): Found entity 9: index_to_pixels_converter_6 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1336
    Info (12023): Found entity 10: index_to_pixels_converter_7 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1399
    Info (12023): Found entity 11: index_to_pixels_converter_8 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1462
    Info (12023): Found entity 12: index_to_pixels_converter_9 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1525
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alterapll.v
    Info (12023): Found entity 1: alteraPLL File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file alterapll/alterapll_0002.v
    Info (12023): Found entity 1: alteraPLL_0002 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v Line: 2
Info (12021): Found 4 design units, including 1 entities, in source file video_sync_generator.vhd
    Info (12022): Found design unit 1: vl2vh_common_pack File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd Line: 4
    Info (12022): Found design unit 2: vl2vh_common_pack-body File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd Line: 15
    Info (12022): Found design unit 3: video_sync_generator-rtl File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd Line: 72
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller_test.vhd
    Info (12022): Found design unit 1: vga_controller_test-rtl File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd Line: 24
    Info (12023): Found entity 1: vga_controller_test File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file numberram.vhd
    Info (12022): Found design unit 1: numberram-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd Line: 57
    Info (12023): Found entity 1: numberRAM File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file img_data_3.vhd
    Info (12022): Found design unit 1: img_data_3-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd Line: 57
    Info (12023): Found entity 1: img_data_3 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file index_logo_3.vhd
    Info (12022): Found design unit 1: index_logo_3-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd Line: 53
    Info (12023): Found entity 1: index_logo_3 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file forward_buffer.vhd
    Info (12022): Found design unit 1: forward_buffer-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd Line: 60
    Info (12023): Found entity 1: Forward_Buffer File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fiftytotenpll.vhd
    Info (12022): Found design unit 1: fiftyToTenPLL-rtl File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/fiftyToTenPLL.vhd Line: 19
    Info (12023): Found entity 1: fiftyToTenPLL File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/fiftyToTenPLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fiftytotenpll/fiftytotenpll_0002.v
    Info (12023): Found entity 1: fiftyToTenPLL_0002 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/fiftyToTenPLL/fiftyToTenPLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file numberram2.vhd
    Info (12022): Found design unit 1: numberram2-SYN File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM2.vhd Line: 58
    Info (12023): Found entity 1: numberRAM2 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM2.vhd Line: 43
Info (12127): Elaborating entity "MonitoringSys" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(263): used implicit default value for signal "rx_rdreq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 263
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(263): used implicit default value for signal "rx_wrreq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 263
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(263): used implicit default value for signal "rx_latch_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 263
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(264): object "rx_empt" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(264): object "rx_fll" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(264): object "rx_afll" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(265): object "rx_q" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 265
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(265): used implicit default value for signal "rx_latch_din" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 265
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(266): object "rx_usedw" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 266
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(270): used implicit default value for signal "tx_rdreq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 270
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(270): used implicit default value for signal "tx_wrreq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 270
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(271): object "tx_empt" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 271
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(271): object "tx_fll" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 271
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(271): object "tx_afll" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 271
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(272): object "tx_q" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 272
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(273): object "tx_usedw" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 273
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(276): used implicit default value for signal "tx_latch_din" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 276
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(277): used implicit default value for signal "tx_latch_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 277
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(281): used implicit default value for signal "fwd_rdreq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 281
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(281): used implicit default value for signal "fwd_wrreq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 281
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(282): object "fwd_empt" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 282
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(282): object "fwd_fll" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 282
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(282): object "fwd_afll" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 282
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(283): object "fwd_q" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 283
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(284): object "fwd_usedw" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 284
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(286): used implicit default value for signal "fwd_latch_din" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 286
Warning (10541): VHDL Signal Declaration warning at MonitoringSys.vhd(287): used implicit default value for signal "fwd_latch_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 287
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(311): object "numerTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 311
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(312): object "denomTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 312
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(313): object "quotientTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 313
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(315): object "timeDataTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 315
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(317): object "sumOfLatenciesOutTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 317
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(320): object "frameLengthsTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 320
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(321): object "numHighPriorityTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 321
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(322): object "framesOutTest" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 322
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(326): object "rcv_valid_frames" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 326
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(339): object "tx_frame_id_test" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 339
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(340): object "rx_frame_id_test" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 340
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(341): object "rx_look_now_test" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 341
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(342): object "tx_look_now_test" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 342
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(345): object "tx_discard_test" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 345
Warning (10036): Verilog HDL or VHDL warning at MonitoringSys.vhd(346): object "rx_frame_validity_test" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 346
Info (12128): Elaborating entity "final_project_monitoring" for hierarchy "final_project_monitoring:IMEM" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 359
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(291): signal "totalFramesOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 291
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(294): signal "totalFramesOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 294
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(303): signal "totalInvalidOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 303
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(305): signal "totalInvalidOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 305
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(307): signal "totalInvalidOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 307
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(315): signal "numOfHighPriorityOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 315
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(317): signal "numOfHighPriorityOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 317
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(370): signal "frameLengthAverage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 370
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(381): signal "frameLengthAverage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 381
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(389): signal "numOfFullOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 389
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(393): signal "totalFullOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 393
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(398): signal "numOfFullOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 398
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(402): signal "totalFullOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 402
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(407): signal "numOfFullOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 407
Warning (10492): VHDL Process Statement warning at internal_memory_updated.vhd(411): signal "totalFullOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 411
Info (12128): Elaborating entity "lpm_div_32" for hierarchy "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 144
Info (12128): Elaborating entity "lpm_divide" for hierarchy "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd Line: 82
Info (12133): Instantiated megafunction "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd Line: 82
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_irp.tdf
    Info (12023): Found entity 1: lpm_divide_irp File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_irp.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_irp" for hierarchy "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_9nh.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_9nh" for hierarchy "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_irp.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_o2f.tdf Line: 23
Info (12128): Elaborating entity "alt_u_div_o2f" for hierarchy "final_project_monitoring:IMEM|lpm_div_32:counter_inst_lpmdiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_9nh.tdf Line: 33
Info (12128): Elaborating entity "monitoring_ram" for hierarchy "final_project_monitoring:IMEM|monitoring_ram:mem_ram" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd Line: 63
Info (12133): Instantiated megafunction "final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88u3.tdf
    Info (12023): Found entity 1: altsyncram_88u3 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_88u3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_88u3" for hierarchy "final_project_monitoring:IMEM|monitoring_ram:mem_ram|altsyncram:altsyncram_component|altsyncram_88u3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "reg32" for hierarchy "final_project_monitoring:IMEM|reg32:reg_numCycles" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 195
Info (12128): Elaborating entity "reg16" for hierarchy "final_project_monitoring:IMEM|reg16:reg_numOfFull" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd Line: 223
Info (12128): Elaborating entity "Receive_Buffer" for hierarchy "Receive_Buffer:RX_buff" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 407
Info (12128): Elaborating entity "scfifo" for hierarchy "Receive_Buffer:RX_buff|scfifo:scfifo_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd Line: 105
Info (12130): Elaborated megafunction instantiation "Receive_Buffer:RX_buff|scfifo:scfifo_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd Line: 105
Info (12133): Instantiated megafunction "Receive_Buffer:RX_buff|scfifo:scfifo_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd Line: 105
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "231"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ibd1.tdf
    Info (12023): Found entity 1: scfifo_ibd1 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ibd1" for hierarchy "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6ba1.tdf
    Info (12023): Found entity 1: a_dpfifo_6ba1 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_6ba1" for hierarchy "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf
    Info (12023): Found entity 1: a_fefifo_08f File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_08f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_08f" for hierarchy "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_1h7.tdf Line: 26
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_08f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8us1.tdf
    Info (12023): Found entity 1: altsyncram_8us1 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8us1" for hierarchy "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_lgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_lgb:rd_ptr_count" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf Line: 45
Info (12128): Elaborating entity "Transmit_Buffer" for hierarchy "Transmit_Buffer:TX_buff" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 421
Info (12128): Elaborating entity "scfifo" for hierarchy "Transmit_Buffer:TX_buff|scfifo:scfifo_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd Line: 105
Info (12130): Elaborated megafunction instantiation "Transmit_Buffer:TX_buff|scfifo:scfifo_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd Line: 105
Info (12133): Instantiated megafunction "Transmit_Buffer:TX_buff|scfifo:scfifo_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd Line: 105
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "924"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_eed1.tdf
    Info (12023): Found entity 1: scfifo_eed1 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_eed1" for hierarchy "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_pda1.tdf
    Info (12023): Found entity 1: a_dpfifo_pda1 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_pda1" for hierarchy "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf
    Info (12023): Found entity 1: a_fefifo_jaf File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_jaf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_jaf" for hierarchy "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|a_fefifo_jaf:fifo_state" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf
    Info (12023): Found entity 1: cntr_ai7 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_ai7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ai7" for hierarchy "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|a_fefifo_jaf:fifo_state|cntr_ai7:count_usedw" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_jaf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3t1.tdf
    Info (12023): Found entity 1: altsyncram_e3t1 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e3t1" for hierarchy "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf
    Info (12023): Found entity 1: cntr_uhb File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_uhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_uhb" for hierarchy "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|cntr_uhb:rd_ptr_count" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf Line: 45
Info (12128): Elaborating entity "Forward_Buffer" for hierarchy "Forward_Buffer:FWD_buff" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 434
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "lpm_shiftreg:RX_Latch" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 448
Info (12130): Elaborated megafunction instantiation "lpm_shiftreg:RX_Latch" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 448
Info (12133): Instantiated megafunction "lpm_shiftreg:RX_Latch" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 448
Info (12128): Elaborating entity "mainVGA" for hierarchy "mainVGA:VGA" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 478
Warning (10036): Verilog HDL or VHDL warning at mainVGA.v(48): object "counterToFiftyMil" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 48
Warning (10230): Verilog HDL assignment warning at mainVGA.v(92): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 92
Warning (10230): Verilog HDL assignment warning at mainVGA.v(98): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 98
Warning (10230): Verilog HDL assignment warning at mainVGA.v(102): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 102
Warning (10230): Verilog HDL assignment warning at mainVGA.v(108): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 108
Warning (10230): Verilog HDL assignment warning at mainVGA.v(115): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 115
Warning (10230): Verilog HDL assignment warning at mainVGA.v(117): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 117
Warning (10230): Verilog HDL assignment warning at mainVGA.v(122): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 122
Warning (10230): Verilog HDL assignment warning at mainVGA.v(126): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 126
Warning (10230): Verilog HDL assignment warning at mainVGA.v(128): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 128
Warning (10230): Verilog HDL assignment warning at mainVGA.v(148): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 148
Warning (10230): Verilog HDL assignment warning at mainVGA.v(154): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 154
Warning (10230): Verilog HDL assignment warning at mainVGA.v(158): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 158
Warning (10230): Verilog HDL assignment warning at mainVGA.v(164): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 164
Warning (10230): Verilog HDL assignment warning at mainVGA.v(171): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 171
Warning (10230): Verilog HDL assignment warning at mainVGA.v(173): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 173
Warning (10230): Verilog HDL assignment warning at mainVGA.v(178): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 178
Warning (10230): Verilog HDL assignment warning at mainVGA.v(182): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 182
Warning (10230): Verilog HDL assignment warning at mainVGA.v(184): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 184
Warning (10230): Verilog HDL assignment warning at mainVGA.v(204): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 204
Warning (10230): Verilog HDL assignment warning at mainVGA.v(210): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 210
Warning (10230): Verilog HDL assignment warning at mainVGA.v(214): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 214
Warning (10230): Verilog HDL assignment warning at mainVGA.v(220): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 220
Warning (10230): Verilog HDL assignment warning at mainVGA.v(227): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 227
Warning (10230): Verilog HDL assignment warning at mainVGA.v(229): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 229
Warning (10230): Verilog HDL assignment warning at mainVGA.v(234): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 234
Warning (10230): Verilog HDL assignment warning at mainVGA.v(238): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 238
Warning (10230): Verilog HDL assignment warning at mainVGA.v(240): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 240
Warning (10230): Verilog HDL assignment warning at mainVGA.v(261): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 261
Warning (10230): Verilog HDL assignment warning at mainVGA.v(267): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 267
Warning (10230): Verilog HDL assignment warning at mainVGA.v(271): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 271
Warning (10230): Verilog HDL assignment warning at mainVGA.v(277): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 277
Warning (10230): Verilog HDL assignment warning at mainVGA.v(284): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 284
Warning (10230): Verilog HDL assignment warning at mainVGA.v(286): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 286
Warning (10230): Verilog HDL assignment warning at mainVGA.v(291): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 291
Warning (10230): Verilog HDL assignment warning at mainVGA.v(295): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 295
Warning (10230): Verilog HDL assignment warning at mainVGA.v(297): truncated value with size 32 to match size of target (3) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 297
Warning (10230): Verilog HDL assignment warning at mainVGA.v(323): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 323
Warning (10230): Verilog HDL assignment warning at mainVGA.v(327): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 327
Warning (10230): Verilog HDL assignment warning at mainVGA.v(340): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 340
Warning (10230): Verilog HDL assignment warning at mainVGA.v(342): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 342
Warning (10230): Verilog HDL assignment warning at mainVGA.v(347): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 347
Warning (10230): Verilog HDL assignment warning at mainVGA.v(351): truncated value with size 32 to match size of target (16) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 351
Warning (10230): Verilog HDL assignment warning at mainVGA.v(803): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 803
Warning (10230): Verilog HDL assignment warning at mainVGA.v(804): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 804
Info (12128): Elaborating entity "numberRAM" for hierarchy "mainVGA:VGA|numberRAM:main_RAM" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 781
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd Line: 64
Info (12133): Instantiated megafunction "mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "MainRamMif.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "768"
    Info (12134): Parameter "numwords_b" = "768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1b14.tdf
    Info (12023): Found entity 1: altsyncram_1b14 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_1b14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1b14" for hierarchy "mainVGA:VGA|numberRAM:main_RAM|altsyncram:altsyncram_component|altsyncram_1b14:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_controller_test" for hierarchy "mainVGA:VGA|vga_controller_test:controller" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 793
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "mainVGA:VGA|vga_controller_test:controller|Reset_Delay:r0" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd Line: 85
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "alteraPLL" for hierarchy "mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd Line: 90
Info (12128): Elaborating entity "alteraPLL_0002" for hierarchy "mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst|altera_pll:altera_pll_i" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst|altera_pll:altera_pll_i" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v Line: 85
Info (12133): Instantiated megafunction "mainVGA:VGA|vga_controller_test:controller|alteraPLL:u1|alteraPLL_0002:alterapll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "mainVGA:VGA|vga_controller_test:controller|video_sync_generator:LTM_ins" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd Line: 96
Info (12128): Elaborating entity "img_data_3" for hierarchy "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd Line: 64
Info (12133): Instantiated megafunction "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "img_data_logo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf
    Info (12023): Found entity 1: altsyncram_qp14 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qp14" for hierarchy "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated|decode_3na:decode2" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated|decode_s2a:rden_decode_b" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "mainVGA:VGA|vga_controller_test:controller|img_data_3:img_data_inst|altsyncram:altsyncram_component|altsyncram_qp14:auto_generated|mux_chb:mux3" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf Line: 50
Info (12128): Elaborating entity "index_logo_3" for hierarchy "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd Line: 60
Info (12133): Instantiated megafunction "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "index_logo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7o14.tdf
    Info (12023): Found entity 1: altsyncram_7o14 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7o14" for hierarchy "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem_addr_controller" for hierarchy "mainVGA:VGA|dmem_addr_controller:dmemaddrcontroller" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 797
Warning (10230): Verilog HDL assignment warning at mainVGA.v(946): truncated value with size 32 to match size of target (9) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 946
Warning (10230): Verilog HDL assignment warning at mainVGA.v(950): truncated value with size 32 to match size of target (12) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 950
Info (12128): Elaborating entity "index_to_pixels_converter_0" for hierarchy "mainVGA:VGA|index_to_pixels_converter_0:zero" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 822
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1038): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1038
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1041): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1041
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1043): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1043
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1043): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1043
Info (12128): Elaborating entity "index_to_pixels_converter_1" for hierarchy "mainVGA:VGA|index_to_pixels_converter_1:one" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 830
Warning (10230): Verilog HDL assignment warning at mainVGA.v(976): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 976
Warning (10230): Verilog HDL assignment warning at mainVGA.v(979): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 979
Warning (10230): Verilog HDL assignment warning at mainVGA.v(981): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 981
Critical Warning (10237): Verilog HDL warning at mainVGA.v(981): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 981
Info (12128): Elaborating entity "index_to_pixels_converter_2" for hierarchy "mainVGA:VGA|index_to_pixels_converter_2:two" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 838
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1101): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1101
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1104): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1104
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1106): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1106
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1106): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1106
Info (12128): Elaborating entity "index_to_pixels_converter_3" for hierarchy "mainVGA:VGA|index_to_pixels_converter_3:three" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 846
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1164): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1164
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1167): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1167
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1169): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1169
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1169): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1169
Info (12128): Elaborating entity "index_to_pixels_converter_4" for hierarchy "mainVGA:VGA|index_to_pixels_converter_4:four" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 854
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1227): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1227
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1230): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1230
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1232): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1232
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1232): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1232
Info (12128): Elaborating entity "index_to_pixels_converter_5" for hierarchy "mainVGA:VGA|index_to_pixels_converter_5:five" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 862
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1290): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1290
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1293): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1293
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1295): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1295
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1295): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1295
Info (12128): Elaborating entity "index_to_pixels_converter_6" for hierarchy "mainVGA:VGA|index_to_pixels_converter_6:six" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 870
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1353): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1353
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1356): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1356
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1358): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1358
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1358): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1358
Info (12128): Elaborating entity "index_to_pixels_converter_7" for hierarchy "mainVGA:VGA|index_to_pixels_converter_7:seven" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 878
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1416): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1416
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1419): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1419
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1421): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1421
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1421): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1421
Info (12128): Elaborating entity "index_to_pixels_converter_8" for hierarchy "mainVGA:VGA|index_to_pixels_converter_8:eight" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 886
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1479): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1479
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1482): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1482
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1484): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1484
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1484): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1484
Info (12128): Elaborating entity "index_to_pixels_converter_9" for hierarchy "mainVGA:VGA|index_to_pixels_converter_9:nine" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 894
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1542): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1542
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1545): truncated value with size 32 to match size of target (5) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1545
Warning (10230): Verilog HDL assignment warning at mainVGA.v(1547): truncated value with size 32 to match size of target (19) File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1547
Critical Warning (10237): Verilog HDL warning at mainVGA.v(1547): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 1547
Info (12128): Elaborating entity "Monitor_Tester" for hierarchy "Monitor_Tester:Test_Harness" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 496
Info (12128): Elaborating entity "debounce" for hierarchy "Monitor_Tester:Test_Harness|debounce:trigger_debounce" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 124
Info (12128): Elaborating entity "Test_Frames" for hierarchy "Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd Line: 61
Info (12133): Instantiated megafunction "Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "test_frames.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_om24.tdf
    Info (12023): Found entity 1: altsyncram_om24 File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_om24" for hierarchy "Monitor_Tester:Test_Harness|Test_Frames:RCVROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ROM_ADDR_GEN_rx" for hierarchy "Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 139
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(70): signal "enable_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd Line: 70
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(79): signal "enable_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd Line: 79
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(89): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd Line: 89
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(98): signal "counter2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd Line: 98
Info (12128): Elaborating entity "XMT_Counter" for hierarchy "Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at XMT_Counter.vhd(28): object "actual_latency" assigned a value but never read File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd Line: 28
Warning (10492): VHDL Process Statement warning at XMT_Counter.vhd(62): signal "enable_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd Line: 62
Warning (10492): VHDL Process Statement warning at XMT_Counter.vhd(68): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd Line: 68
Warning (10492): VHDL Process Statement warning at XMT_Counter.vhd(68): signal "latency_select" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd Line: 68
Info (12128): Elaborating entity "ROM_ADDR_GEN_tx" for hierarchy "Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 161
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(70): signal "enable_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd Line: 70
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(79): signal "enable_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd Line: 79
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(89): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd Line: 89
Warning (10492): VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(97): signal "counter2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd Line: 97
Info (12128): Elaborating entity "look_now_FSM_rx" for hierarchy "Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 179
Warning (10492): VHDL Process Statement warning at look_now_FSM_rx.vhd(57): signal "trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd Line: 57
Warning (10492): VHDL Process Statement warning at look_now_FSM_rx.vhd(65): signal "trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd Line: 65
Warning (10492): VHDL Process Statement warning at look_now_FSM_rx.vhd(71): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd Line: 71
Info (12128): Elaborating entity "look_now_FSM_tx" for hierarchy "Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd Line: 188
Warning (10492): VHDL Process Statement warning at look_now_FSM_tx.vhd(57): signal "trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd Line: 57
Warning (10492): VHDL Process Statement warning at look_now_FSM_tx.vhd(65): signal "trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd Line: 65
Warning (10492): VHDL Process Statement warning at look_now_FSM_tx.vhd(71): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd Line: 71
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[0]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 36
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[1]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 59
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[2]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 82
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[3]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 105
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[4]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 128
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[5]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 151
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[6]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 174
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[7]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 197
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[8]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 220
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[9]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 243
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[10]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 266
        Warning (14320): Synthesized away node "Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|q_a[11]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf Line: 289
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[0]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 35
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[1]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 58
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[2]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 81
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[3]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 104
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[8]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 219
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[9]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 242
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[10]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 265
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[11]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 288
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[16]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 403
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[17]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 426
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[18]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 449
        Warning (14320): Synthesized away node "mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|q_a[19]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf Line: 472
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[0]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 40
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[1]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 70
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[2]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 100
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[3]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 130
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[4]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 160
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[5]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 190
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[6]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 220
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[7]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 250
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[8]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 280
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[9]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 310
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[10]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 340
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[11]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 370
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[12]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 400
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[13]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 430
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[14]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 460
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[15]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 490
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[16]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 520
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[17]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 550
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[18]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 580
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[19]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 610
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[20]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 640
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[21]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 670
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[22]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 700
        Warning (14320): Synthesized away node "Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[23]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 730
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[0]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 40
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[1]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 70
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[2]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 100
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[3]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 130
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[4]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 160
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[5]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 190
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[6]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 220
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[7]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 250
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[8]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 280
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[9]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 310
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[10]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 340
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[11]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 370
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[12]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 400
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[13]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 430
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[14]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 460
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[15]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 490
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[16]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 520
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[17]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 550
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[18]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 580
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[19]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 610
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[20]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 640
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[21]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 670
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[22]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 700
        Warning (14320): Synthesized away node "Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|q_b[23]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf Line: 730
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[0]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 40
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[1]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 70
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[2]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 100
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[3]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 130
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[4]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 160
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[5]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 190
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[6]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 220
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[7]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 250
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[8]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 280
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[9]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 310
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[10]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 340
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[11]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 370
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[12]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 400
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[13]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 430
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[14]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 460
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[15]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 490
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[16]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 520
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[17]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 550
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[18]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 580
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[19]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 610
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[20]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 640
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[21]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 670
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[22]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 700
        Warning (14320): Synthesized away node "Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|q_b[23]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf Line: 730
Info (278001): Inferred 18 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Div2" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod4" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod6" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 173
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod5" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Div3" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 182
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod7" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod2" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod1" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Div1" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 126
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Div0" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 122
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod3" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 122
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod0" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 98
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Div4" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 234
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod8" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 210
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod10" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 229
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod9" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 227
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Div5" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 238
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainVGA:VGA|Mod11" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 234
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|lpm_divide:Div2" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 178
Info (12133): Instantiated megafunction "mainVGA:VGA|lpm_divide:Div2" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 178
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_ebm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|lpm_divide:Mod4" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 154
Info (12133): Instantiated megafunction "mainVGA:VGA|lpm_divide:Mod4" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 154
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_h3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|lpm_divide:Mod6" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 173
Info (12133): Instantiated megafunction "mainVGA:VGA|lpm_divide:Mod6" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 173
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf
    Info (12023): Found entity 1: lpm_divide_k3m File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_k3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|lpm_divide:Mod5" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 171
Info (12133): Instantiated megafunction "mainVGA:VGA|lpm_divide:Mod5" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 171
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_72m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_qse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "mainVGA:VGA|lpm_divide:Div3" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 182
Info (12133): Instantiated megafunction "mainVGA:VGA|lpm_divide:Div3" with the following parameter: File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v Line: 182
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_hbm.tdf Line: 25
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 200 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "fiftyToTenPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL was ignored
Warning (20013): Ignored 318 assignments for entity "fiftyToTenPLL_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/output_files/Monitoring.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "test_look_now" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 27
    Warning (15610): No output dependent on input pin "test_result_correct" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 28
    Warning (15610): No output dependent on input pin "fwd_tagged_sig" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 32
    Warning (15610): No output dependent on input pin "fwd_frame_id[0]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[1]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[2]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[3]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[4]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[5]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[6]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[7]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[8]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[9]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[10]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[11]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[12]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[13]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[14]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[15]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[16]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[17]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[18]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[19]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[20]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[21]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[22]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
    Warning (15610): No output dependent on input pin "fwd_frame_id[23]" File: C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd Line: 34
Info (21057): Implemented 6127 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 5871 logic cells
    Info (21064): Implemented 134 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 11 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 297 warnings
    Info: Peak virtual memory: 1022 megabytes
    Info: Processing ended: Thu Dec 15 13:16:41 2016
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:01:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/output_files/Monitoring.map.smsg.


