.include "macros.inc"

.section .text, "ax"  # 0x80039220 - 0x804F5900

.fn GetTRKConnected, global
/* 802CDC90 00297250  80 6D B4 1C */	lwz r3, IsTRKConnected@sda21(r13)
/* 802CDC94 00297254  4E 80 00 20 */	blr 
.endfn GetTRKConnected

.fn TRK_DoConnect, global
/* 802CDC98 00297258  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 802CDC9C 0029725C  7C 08 02 A6 */	mflr r0
/* 802CDCA0 00297260  38 80 00 00 */	li r4, 0
/* 802CDCA4 00297264  38 A0 00 40 */	li r5, 0x40
/* 802CDCA8 00297268  90 01 00 54 */	stw r0, 0x54(r1)
/* 802CDCAC 0029726C  38 00 00 01 */	li r0, 1
/* 802CDCB0 00297270  38 61 00 08 */	addi r3, r1, 8
/* 802CDCB4 00297274  90 0D B4 1C */	stw r0, IsTRKConnected@sda21(r13)
/* 802CDCB8 00297278  4B FF E0 01 */	bl TRK_memset
/* 802CDCBC 0029727C  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CDCC0 00297280  38 00 00 80 */	li r0, 0x80
/* 802CDCC4 00297284  38 80 00 40 */	li r4, 0x40
/* 802CDCC8 00297288  38 A0 00 00 */	li r5, 0
/* 802CDCCC 0029728C  38 C3 00 01 */	addi r6, r3, 1
/* 802CDCD0 00297290  98 01 00 0C */	stb r0, 0xc(r1)
/* 802CDCD4 00297294  38 06 00 01 */	addi r0, r6, 1
/* 802CDCD8 00297298  38 61 00 08 */	addi r3, r1, 8
/* 802CDCDC 0029729C  90 81 00 08 */	stw r4, 8(r1)
/* 802CDCE0 002972A0  38 80 00 40 */	li r4, 0x40
/* 802CDCE4 002972A4  98 A1 00 10 */	stb r5, 0x10(r1)
/* 802CDCE8 002972A8  90 C1 00 14 */	stw r6, 0x14(r1)
/* 802CDCEC 002972AC  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CDCF0 002972B0  4B FF E8 01 */	bl TRKWriteUARTN
/* 802CDCF4 002972B4  80 01 00 54 */	lwz r0, 0x54(r1)
/* 802CDCF8 002972B8  38 60 00 00 */	li r3, 0
/* 802CDCFC 002972BC  7C 08 03 A6 */	mtlr r0
/* 802CDD00 002972C0  38 21 00 50 */	addi r1, r1, 0x50
/* 802CDD04 002972C4  4E 80 00 20 */	blr 
.endfn TRK_DoConnect

.fn TRKDoDisconnect, global
/* 802CDD08 002972C8  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 802CDD0C 002972CC  7C 08 02 A6 */	mflr r0
/* 802CDD10 002972D0  38 80 00 00 */	li r4, 0
/* 802CDD14 002972D4  38 A0 00 40 */	li r5, 0x40
/* 802CDD18 002972D8  90 01 00 64 */	stw r0, 0x64(r1)
/* 802CDD1C 002972DC  38 61 00 18 */	addi r3, r1, 0x18
/* 802CDD20 002972E0  93 E1 00 5C */	stw r31, 0x5c(r1)
/* 802CDD24 002972E4  3B E0 00 00 */	li r31, 0
/* 802CDD28 002972E8  93 ED B4 1C */	stw r31, IsTRKConnected@sda21(r13)
/* 802CDD2C 002972EC  4B FF DF 8D */	bl TRK_memset
/* 802CDD30 002972F0  80 8D B4 18 */	lwz r4, g_CurrentSequence@sda21(r13)
/* 802CDD34 002972F4  38 00 00 80 */	li r0, 0x80
/* 802CDD38 002972F8  38 60 00 40 */	li r3, 0x40
/* 802CDD3C 002972FC  90 61 00 18 */	stw r3, 0x18(r1)
/* 802CDD40 00297300  38 A4 00 01 */	addi r5, r4, 1
/* 802CDD44 00297304  38 80 00 40 */	li r4, 0x40
/* 802CDD48 00297308  98 01 00 1C */	stb r0, 0x1c(r1)
/* 802CDD4C 0029730C  38 05 00 01 */	addi r0, r5, 1
/* 802CDD50 00297310  38 61 00 18 */	addi r3, r1, 0x18
/* 802CDD54 00297314  9B E1 00 20 */	stb r31, 0x20(r1)
/* 802CDD58 00297318  90 A1 00 24 */	stw r5, 0x24(r1)
/* 802CDD5C 0029731C  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CDD60 00297320  4B FF E7 91 */	bl TRKWriteUARTN
/* 802CDD64 00297324  38 61 00 08 */	addi r3, r1, 8
/* 802CDD68 00297328  38 80 00 01 */	li r4, 1
/* 802CDD6C 0029732C  4B FF EA 61 */	bl TRKConstructEvent
/* 802CDD70 00297330  38 61 00 08 */	addi r3, r1, 8
/* 802CDD74 00297334  4B FF E9 8D */	bl TRKPostEvent
/* 802CDD78 00297338  83 E1 00 5C */	lwz r31, 0x5c(r1)
/* 802CDD7C 0029733C  38 60 00 00 */	li r3, 0
/* 802CDD80 00297340  80 01 00 64 */	lwz r0, 0x64(r1)
/* 802CDD84 00297344  7C 08 03 A6 */	mtlr r0
/* 802CDD88 00297348  38 21 00 60 */	addi r1, r1, 0x60
/* 802CDD8C 0029734C  4E 80 00 20 */	blr 
.endfn TRKDoDisconnect

.fn TRKDoReset, global
/* 802CDD90 00297350  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 802CDD94 00297354  7C 08 02 A6 */	mflr r0
/* 802CDD98 00297358  38 80 00 00 */	li r4, 0
/* 802CDD9C 0029735C  38 A0 00 40 */	li r5, 0x40
/* 802CDDA0 00297360  90 01 00 54 */	stw r0, 0x54(r1)
/* 802CDDA4 00297364  38 61 00 08 */	addi r3, r1, 8
/* 802CDDA8 00297368  4B FF DF 11 */	bl TRK_memset
/* 802CDDAC 0029736C  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CDDB0 00297370  38 00 00 80 */	li r0, 0x80
/* 802CDDB4 00297374  38 80 00 40 */	li r4, 0x40
/* 802CDDB8 00297378  38 A0 00 00 */	li r5, 0
/* 802CDDBC 0029737C  38 C3 00 01 */	addi r6, r3, 1
/* 802CDDC0 00297380  98 01 00 0C */	stb r0, 0xc(r1)
/* 802CDDC4 00297384  38 06 00 01 */	addi r0, r6, 1
/* 802CDDC8 00297388  38 61 00 08 */	addi r3, r1, 8
/* 802CDDCC 0029738C  90 81 00 08 */	stw r4, 8(r1)
/* 802CDDD0 00297390  38 80 00 40 */	li r4, 0x40
/* 802CDDD4 00297394  98 A1 00 10 */	stb r5, 0x10(r1)
/* 802CDDD8 00297398  90 C1 00 14 */	stw r6, 0x14(r1)
/* 802CDDDC 0029739C  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CDDE0 002973A0  4B FF E7 11 */	bl TRKWriteUARTN
/* 802CDDE4 002973A4  4B FF E4 31 */	bl __TRKreset
/* 802CDDE8 002973A8  80 01 00 54 */	lwz r0, 0x54(r1)
/* 802CDDEC 002973AC  38 60 00 00 */	li r3, 0
/* 802CDDF0 002973B0  7C 08 03 A6 */	mtlr r0
/* 802CDDF4 002973B4  38 21 00 50 */	addi r1, r1, 0x50
/* 802CDDF8 002973B8  4E 80 00 20 */	blr 
.endfn TRKDoReset

.fn TRKDoOverride, global
/* 802CDDFC 002973BC  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 802CDE00 002973C0  7C 08 02 A6 */	mflr r0
/* 802CDE04 002973C4  38 80 00 00 */	li r4, 0
/* 802CDE08 002973C8  38 A0 00 40 */	li r5, 0x40
/* 802CDE0C 002973CC  90 01 00 54 */	stw r0, 0x54(r1)
/* 802CDE10 002973D0  38 61 00 08 */	addi r3, r1, 8
/* 802CDE14 002973D4  4B FF DE A5 */	bl TRK_memset
/* 802CDE18 002973D8  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CDE1C 002973DC  38 00 00 80 */	li r0, 0x80
/* 802CDE20 002973E0  38 80 00 40 */	li r4, 0x40
/* 802CDE24 002973E4  38 A0 00 00 */	li r5, 0
/* 802CDE28 002973E8  38 C3 00 01 */	addi r6, r3, 1
/* 802CDE2C 002973EC  98 01 00 0C */	stb r0, 0xc(r1)
/* 802CDE30 002973F0  38 06 00 01 */	addi r0, r6, 1
/* 802CDE34 002973F4  38 61 00 08 */	addi r3, r1, 8
/* 802CDE38 002973F8  90 81 00 08 */	stw r4, 8(r1)
/* 802CDE3C 002973FC  38 80 00 40 */	li r4, 0x40
/* 802CDE40 00297400  98 A1 00 10 */	stb r5, 0x10(r1)
/* 802CDE44 00297404  90 C1 00 14 */	stw r6, 0x14(r1)
/* 802CDE48 00297408  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CDE4C 0029740C  4B FF E6 A5 */	bl TRKWriteUARTN
/* 802CDE50 00297410  4B FF E2 49 */	bl __TRK_copy_vectors
/* 802CDE54 00297414  80 01 00 54 */	lwz r0, 0x54(r1)
/* 802CDE58 00297418  38 60 00 00 */	li r3, 0
/* 802CDE5C 0029741C  7C 08 03 A6 */	mtlr r0
/* 802CDE60 00297420  38 21 00 50 */	addi r1, r1, 0x50
/* 802CDE64 00297424  4E 80 00 20 */	blr 
.endfn TRKDoOverride

.fn TRKDoReadMemory, global
/* 802CDE68 00297428  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 802CDE6C 0029742C  7C 2C 0B 78 */	mr r12, r1
/* 802CDE70 00297430  21 6B F6 C0 */	subfic r11, r11, -2368
/* 802CDE74 00297434  7C 21 59 6E */	stwux r1, r1, r11
/* 802CDE78 00297438  7C 08 02 A6 */	mflr r0
/* 802CDE7C 0029743C  90 0C 00 04 */	stw r0, 4(r12)
/* 802CDE80 00297440  93 EC FF FC */	stw r31, -4(r12)
/* 802CDE84 00297444  3B E0 00 00 */	li r31, 0
/* 802CDE88 00297448  93 CC FF F8 */	stw r30, -8(r12)
/* 802CDE8C 0029744C  93 AC FF F4 */	stw r29, -0xc(r12)
/* 802CDE90 00297450  93 8C FF F0 */	stw r28, -0x10(r12)
/* 802CDE94 00297454  7C 7C 1B 78 */	mr r28, r3
/* 802CDE98 00297458  8B C3 00 14 */	lbz r30, 0x14(r3)
/* 802CDE9C 0029745C  83 A3 00 1C */	lwz r29, 0x1c(r3)
/* 802CDEA0 00297460  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 802CDEA4 00297464  A0 63 00 18 */	lhz r3, 0x18(r3)
/* 802CDEA8 00297468  41 82 00 54 */	beq .L_802CDEFC
/* 802CDEAC 0029746C  38 61 00 68 */	addi r3, r1, 0x68
/* 802CDEB0 00297470  38 80 00 00 */	li r4, 0
/* 802CDEB4 00297474  38 A0 00 40 */	li r5, 0x40
/* 802CDEB8 00297478  4B FF DE 01 */	bl TRK_memset
/* 802CDEBC 0029747C  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CDEC0 00297480  38 00 00 80 */	li r0, 0x80
/* 802CDEC4 00297484  38 80 00 40 */	li r4, 0x40
/* 802CDEC8 00297488  38 A0 00 12 */	li r5, 0x12
/* 802CDECC 0029748C  38 C3 00 01 */	addi r6, r3, 1
/* 802CDED0 00297490  98 01 00 6C */	stb r0, 0x6c(r1)
/* 802CDED4 00297494  38 06 00 01 */	addi r0, r6, 1
/* 802CDED8 00297498  38 61 00 68 */	addi r3, r1, 0x68
/* 802CDEDC 0029749C  90 81 00 68 */	stw r4, 0x68(r1)
/* 802CDEE0 002974A0  38 80 00 40 */	li r4, 0x40
/* 802CDEE4 002974A4  98 A1 00 70 */	stb r5, 0x70(r1)
/* 802CDEE8 002974A8  90 C1 00 74 */	stw r6, 0x74(r1)
/* 802CDEEC 002974AC  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CDEF0 002974B0  4B FF E6 01 */	bl TRKWriteUARTN
/* 802CDEF4 002974B4  38 60 00 00 */	li r3, 0
/* 802CDEF8 002974B8  48 00 01 80 */	b .L_802CE078
.L_802CDEFC:
/* 802CDEFC 002974BC  2C 1F 00 00 */	cmpwi r31, 0
/* 802CDF00 002974C0  40 82 00 CC */	bne .L_802CDFCC
/* 802CDF04 002974C4  57 C0 07 39 */	rlwinm. r0, r30, 0, 0x1c, 0x1c
/* 802CDF08 002974C8  90 61 00 20 */	stw r3, 0x20(r1)
/* 802CDF0C 002974CC  41 82 00 0C */	beq .L_802CDF18
/* 802CDF10 002974D0  38 C0 00 00 */	li r6, 0
/* 802CDF14 002974D4  48 00 00 08 */	b .L_802CDF1C
.L_802CDF18:
/* 802CDF18 002974D8  38 C0 00 01 */	li r6, 1
.L_802CDF1C:
/* 802CDF1C 002974DC  7F A4 EB 78 */	mr r4, r29
/* 802CDF20 002974E0  38 61 01 00 */	addi r3, r1, 0x100
/* 802CDF24 002974E4  38 A1 00 20 */	addi r5, r1, 0x20
/* 802CDF28 002974E8  38 E0 00 01 */	li r7, 1
/* 802CDF2C 002974EC  48 00 10 49 */	bl TRKTargetReadInstruction
/* 802CDF30 002974F0  7C 7F 1B 78 */	mr r31, r3
/* 802CDF34 002974F4  7F 83 E3 78 */	mr r3, r28
/* 802CDF38 002974F8  38 80 00 00 */	li r4, 0
/* 802CDF3C 002974FC  4B FF F6 51 */	bl TRKResetBuffer
/* 802CDF40 00297500  2C 1F 00 00 */	cmpwi r31, 0
/* 802CDF44 00297504  40 82 00 88 */	bne .L_802CDFCC
/* 802CDF48 00297508  38 61 00 A8 */	addi r3, r1, 0xa8
/* 802CDF4C 0029750C  38 80 00 00 */	li r4, 0
/* 802CDF50 00297510  38 A0 00 40 */	li r5, 0x40
/* 802CDF54 00297514  4B FF DD 65 */	bl TRK_memset
/* 802CDF58 00297518  80 CD B4 18 */	lwz r6, g_CurrentSequence@sda21(r13)
/* 802CDF5C 0029751C  38 E0 00 80 */	li r7, 0x80
/* 802CDF60 00297520  80 81 00 20 */	lwz r4, 0x20(r1)
/* 802CDF64 00297524  7F 83 E3 78 */	mr r3, r28
/* 802CDF68 00297528  38 06 00 01 */	addi r0, r6, 1
/* 802CDF6C 0029752C  9B E1 00 B0 */	stb r31, 0xb0(r1)
/* 802CDF70 00297530  38 A4 00 40 */	addi r5, r4, 0x40
/* 802CDF74 00297534  38 81 00 A8 */	addi r4, r1, 0xa8
/* 802CDF78 00297538  90 A1 00 A8 */	stw r5, 0xa8(r1)
/* 802CDF7C 0029753C  38 A0 00 40 */	li r5, 0x40
/* 802CDF80 00297540  98 E1 00 AC */	stb r7, 0xac(r1)
/* 802CDF84 00297544  90 C1 00 B4 */	stw r6, 0xb4(r1)
/* 802CDF88 00297548  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CDF8C 0029754C  4B FF F6 59 */	bl TRK_AppendBuffer
/* 802CDF90 00297550  57 C0 06 73 */	rlwinm. r0, r30, 0, 0x19, 0x19
/* 802CDF94 00297554  41 82 00 24 */	beq .L_802CDFB8
/* 802CDF98 00297558  57 A0 06 FE */	clrlwi r0, r29, 0x1b
/* 802CDF9C 0029755C  38 81 01 00 */	addi r4, r1, 0x100
/* 802CDFA0 00297560  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 802CDFA4 00297564  7F 83 E3 78 */	mr r3, r28
/* 802CDFA8 00297568  7C 84 02 14 */	add r4, r4, r0
/* 802CDFAC 0029756C  4B FF F6 39 */	bl TRK_AppendBuffer
/* 802CDFB0 00297570  7C 7F 1B 78 */	mr r31, r3
/* 802CDFB4 00297574  48 00 00 18 */	b .L_802CDFCC
.L_802CDFB8:
/* 802CDFB8 00297578  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 802CDFBC 0029757C  7F 83 E3 78 */	mr r3, r28
/* 802CDFC0 00297580  38 81 01 00 */	addi r4, r1, 0x100
/* 802CDFC4 00297584  4B FF F6 21 */	bl TRK_AppendBuffer
/* 802CDFC8 00297588  7C 7F 1B 78 */	mr r31, r3
.L_802CDFCC:
/* 802CDFCC 0029758C  2C 1F 00 00 */	cmpwi r31, 0
/* 802CDFD0 00297590  41 82 00 A0 */	beq .L_802CE070
/* 802CDFD4 00297594  38 1F F9 00 */	addi r0, r31, -0x700
/* 802CDFD8 00297598  28 00 00 06 */	cmplwi r0, 6
/* 802CDFDC 0029759C  41 81 00 44 */	bgt .L_802CE020
/* 802CDFE0 002975A0  3C 60 80 54 */	lis r3, jumptable_8053FF40@ha
/* 802CDFE4 002975A4  54 00 10 3A */	slwi r0, r0, 2
/* 802CDFE8 002975A8  38 63 FF 40 */	addi r3, r3, jumptable_8053FF40@l
/* 802CDFEC 002975AC  7C 63 00 2E */	lwzx r3, r3, r0
/* 802CDFF0 002975B0  7C 69 03 A6 */	mtctr r3
/* 802CDFF4 002975B4  4E 80 04 20 */	bctr 
.L_802CDFF8:
/* 802CDFF8 002975B8  3B E0 00 15 */	li r31, 0x15
/* 802CDFFC 002975BC  48 00 00 28 */	b .L_802CE024
.L_802CE000:
/* 802CE000 002975C0  3B E0 00 13 */	li r31, 0x13
/* 802CE004 002975C4  48 00 00 20 */	b .L_802CE024
.L_802CE008:
/* 802CE008 002975C8  3B E0 00 21 */	li r31, 0x21
/* 802CE00C 002975CC  48 00 00 18 */	b .L_802CE024
.L_802CE010:
/* 802CE010 002975D0  3B E0 00 22 */	li r31, 0x22
/* 802CE014 002975D4  48 00 00 10 */	b .L_802CE024
.L_802CE018:
/* 802CE018 002975D8  3B E0 00 20 */	li r31, 0x20
/* 802CE01C 002975DC  48 00 00 08 */	b .L_802CE024
.L_802CE020:
/* 802CE020 002975E0  3B E0 00 03 */	li r31, 3
.L_802CE024:
/* 802CE024 002975E4  38 61 00 28 */	addi r3, r1, 0x28
/* 802CE028 002975E8  38 80 00 00 */	li r4, 0
/* 802CE02C 002975EC  38 A0 00 40 */	li r5, 0x40
/* 802CE030 002975F0  4B FF DC 89 */	bl TRK_memset
/* 802CE034 002975F4  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE038 002975F8  38 00 00 80 */	li r0, 0x80
/* 802CE03C 002975FC  38 80 00 40 */	li r4, 0x40
/* 802CE040 00297600  90 81 00 28 */	stw r4, 0x28(r1)
/* 802CE044 00297604  38 A3 00 01 */	addi r5, r3, 1
/* 802CE048 00297608  38 61 00 28 */	addi r3, r1, 0x28
/* 802CE04C 0029760C  98 01 00 2C */	stb r0, 0x2c(r1)
/* 802CE050 00297610  38 05 00 01 */	addi r0, r5, 1
/* 802CE054 00297614  38 80 00 40 */	li r4, 0x40
/* 802CE058 00297618  9B E1 00 30 */	stb r31, 0x30(r1)
/* 802CE05C 0029761C  90 A1 00 34 */	stw r5, 0x34(r1)
/* 802CE060 00297620  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE064 00297624  4B FF E4 8D */	bl TRKWriteUARTN
/* 802CE068 00297628  38 60 00 00 */	li r3, 0
/* 802CE06C 0029762C  48 00 00 0C */	b .L_802CE078
.L_802CE070:
/* 802CE070 00297630  7F 83 E3 78 */	mr r3, r28
/* 802CE074 00297634  4B FF F3 AD */	bl TRK_MessageSend
.L_802CE078:
/* 802CE078 00297638  81 41 00 00 */	lwz r10, 0(r1)
/* 802CE07C 0029763C  80 0A 00 04 */	lwz r0, 4(r10)
/* 802CE080 00297640  83 EA FF FC */	lwz r31, -4(r10)
/* 802CE084 00297644  83 CA FF F8 */	lwz r30, -8(r10)
/* 802CE088 00297648  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 802CE08C 0029764C  83 8A FF F0 */	lwz r28, -0x10(r10)
/* 802CE090 00297650  7C 08 03 A6 */	mtlr r0
/* 802CE094 00297654  7D 41 53 78 */	mr r1, r10
/* 802CE098 00297658  4E 80 00 20 */	blr 
.endfn TRKDoReadMemory

.fn TRKDoWriteMemory, global
/* 802CE09C 0029765C  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 802CE0A0 00297660  7C 2C 0B 78 */	mr r12, r1
/* 802CE0A4 00297664  21 6B F6 C0 */	subfic r11, r11, -2368
/* 802CE0A8 00297668  7C 21 59 6E */	stwux r1, r1, r11
/* 802CE0AC 0029766C  7C 08 02 A6 */	mflr r0
/* 802CE0B0 00297670  90 0C 00 04 */	stw r0, 4(r12)
/* 802CE0B4 00297674  93 EC FF FC */	stw r31, -4(r12)
/* 802CE0B8 00297678  3B E0 00 00 */	li r31, 0
/* 802CE0BC 0029767C  93 CC FF F8 */	stw r30, -8(r12)
/* 802CE0C0 00297680  93 AC FF F4 */	stw r29, -0xc(r12)
/* 802CE0C4 00297684  93 8C FF F0 */	stw r28, -0x10(r12)
/* 802CE0C8 00297688  7C 7C 1B 78 */	mr r28, r3
/* 802CE0CC 0029768C  8B C3 00 14 */	lbz r30, 0x14(r3)
/* 802CE0D0 00297690  83 A3 00 1C */	lwz r29, 0x1c(r3)
/* 802CE0D4 00297694  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 802CE0D8 00297698  A0 03 00 18 */	lhz r0, 0x18(r3)
/* 802CE0DC 0029769C  41 82 00 54 */	beq .L_802CE130
/* 802CE0E0 002976A0  38 61 00 68 */	addi r3, r1, 0x68
/* 802CE0E4 002976A4  38 80 00 00 */	li r4, 0
/* 802CE0E8 002976A8  38 A0 00 40 */	li r5, 0x40
/* 802CE0EC 002976AC  4B FF DB CD */	bl TRK_memset
/* 802CE0F0 002976B0  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE0F4 002976B4  38 00 00 80 */	li r0, 0x80
/* 802CE0F8 002976B8  38 80 00 40 */	li r4, 0x40
/* 802CE0FC 002976BC  38 A0 00 12 */	li r5, 0x12
/* 802CE100 002976C0  38 C3 00 01 */	addi r6, r3, 1
/* 802CE104 002976C4  98 01 00 6C */	stb r0, 0x6c(r1)
/* 802CE108 002976C8  38 06 00 01 */	addi r0, r6, 1
/* 802CE10C 002976CC  38 61 00 68 */	addi r3, r1, 0x68
/* 802CE110 002976D0  90 81 00 68 */	stw r4, 0x68(r1)
/* 802CE114 002976D4  38 80 00 40 */	li r4, 0x40
/* 802CE118 002976D8  98 A1 00 70 */	stb r5, 0x70(r1)
/* 802CE11C 002976DC  90 C1 00 74 */	stw r6, 0x74(r1)
/* 802CE120 002976E0  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE124 002976E4  4B FF E3 CD */	bl TRKWriteUARTN
/* 802CE128 002976E8  38 60 00 00 */	li r3, 0
/* 802CE12C 002976EC  48 00 01 5C */	b .L_802CE288
.L_802CE130:
/* 802CE130 002976F0  2C 1F 00 00 */	cmpwi r31, 0
/* 802CE134 002976F4  40 82 00 A8 */	bne .L_802CE1DC
/* 802CE138 002976F8  90 01 00 20 */	stw r0, 0x20(r1)
/* 802CE13C 002976FC  38 80 00 40 */	li r4, 0x40
/* 802CE140 00297700  4B FF F4 75 */	bl TRKSetBufferPosition
/* 802CE144 00297704  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 802CE148 00297708  7F 83 E3 78 */	mr r3, r28
/* 802CE14C 0029770C  38 81 01 00 */	addi r4, r1, 0x100
/* 802CE150 00297710  4B FF F5 39 */	bl TRK_ReadBuffer
/* 802CE154 00297714  57 C0 07 39 */	rlwinm. r0, r30, 0, 0x1c, 0x1c
/* 802CE158 00297718  41 82 00 0C */	beq .L_802CE164
/* 802CE15C 0029771C  38 C0 00 00 */	li r6, 0
/* 802CE160 00297720  48 00 00 08 */	b .L_802CE168
.L_802CE164:
/* 802CE164 00297724  38 C0 00 01 */	li r6, 1
.L_802CE168:
/* 802CE168 00297728  7F A4 EB 78 */	mr r4, r29
/* 802CE16C 0029772C  38 61 01 00 */	addi r3, r1, 0x100
/* 802CE170 00297730  38 A1 00 20 */	addi r5, r1, 0x20
/* 802CE174 00297734  38 E0 00 00 */	li r7, 0
/* 802CE178 00297738  48 00 0D FD */	bl TRKTargetReadInstruction
/* 802CE17C 0029773C  7C 7F 1B 78 */	mr r31, r3
/* 802CE180 00297740  7F 83 E3 78 */	mr r3, r28
/* 802CE184 00297744  38 80 00 00 */	li r4, 0
/* 802CE188 00297748  4B FF F4 05 */	bl TRKResetBuffer
/* 802CE18C 0029774C  2C 1F 00 00 */	cmpwi r31, 0
/* 802CE190 00297750  40 82 00 4C */	bne .L_802CE1DC
/* 802CE194 00297754  38 61 00 A8 */	addi r3, r1, 0xa8
/* 802CE198 00297758  38 80 00 00 */	li r4, 0
/* 802CE19C 0029775C  38 A0 00 40 */	li r5, 0x40
/* 802CE1A0 00297760  4B FF DB 19 */	bl TRK_memset
/* 802CE1A4 00297764  80 CD B4 18 */	lwz r6, g_CurrentSequence@sda21(r13)
/* 802CE1A8 00297768  38 00 00 40 */	li r0, 0x40
/* 802CE1AC 0029776C  38 80 00 80 */	li r4, 0x80
/* 802CE1B0 00297770  90 01 00 A8 */	stw r0, 0xa8(r1)
/* 802CE1B4 00297774  38 06 00 01 */	addi r0, r6, 1
/* 802CE1B8 00297778  7F 83 E3 78 */	mr r3, r28
/* 802CE1BC 0029777C  98 81 00 AC */	stb r4, 0xac(r1)
/* 802CE1C0 00297780  38 81 00 A8 */	addi r4, r1, 0xa8
/* 802CE1C4 00297784  38 A0 00 40 */	li r5, 0x40
/* 802CE1C8 00297788  9B E1 00 B0 */	stb r31, 0xb0(r1)
/* 802CE1CC 0029778C  90 C1 00 B4 */	stw r6, 0xb4(r1)
/* 802CE1D0 00297790  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE1D4 00297794  4B FF F4 11 */	bl TRK_AppendBuffer
/* 802CE1D8 00297798  7C 7F 1B 78 */	mr r31, r3
.L_802CE1DC:
/* 802CE1DC 0029779C  2C 1F 00 00 */	cmpwi r31, 0
/* 802CE1E0 002977A0  41 82 00 A0 */	beq .L_802CE280
/* 802CE1E4 002977A4  38 1F F9 00 */	addi r0, r31, -1792
/* 802CE1E8 002977A8  28 00 00 06 */	cmplwi r0, 6
/* 802CE1EC 002977AC  41 81 00 44 */	bgt .L_802CE230
/* 802CE1F0 002977B0  3C 60 80 54 */	lis r3, jumptable_8053FF5C@ha
/* 802CE1F4 002977B4  54 00 10 3A */	slwi r0, r0, 2
/* 802CE1F8 002977B8  38 63 FF 5C */	addi r3, r3, jumptable_8053FF5C@l
/* 802CE1FC 002977BC  7C 63 00 2E */	lwzx r3, r3, r0
/* 802CE200 002977C0  7C 69 03 A6 */	mtctr r3
/* 802CE204 002977C4  4E 80 04 20 */	bctr 
.L_802CE208:
/* 802CE208 002977C8  3B E0 00 15 */	li r31, 0x15
/* 802CE20C 002977CC  48 00 00 28 */	b .L_802CE234
.L_802CE210:
/* 802CE210 002977D0  3B E0 00 13 */	li r31, 0x13
/* 802CE214 002977D4  48 00 00 20 */	b .L_802CE234
.L_802CE218:
/* 802CE218 002977D8  3B E0 00 21 */	li r31, 0x21
/* 802CE21C 002977DC  48 00 00 18 */	b .L_802CE234
.L_802CE220:
/* 802CE220 002977E0  3B E0 00 22 */	li r31, 0x22
/* 802CE224 002977E4  48 00 00 10 */	b .L_802CE234
.L_802CE228:
/* 802CE228 002977E8  3B E0 00 20 */	li r31, 0x20
/* 802CE22C 002977EC  48 00 00 08 */	b .L_802CE234
.L_802CE230:
/* 802CE230 002977F0  3B E0 00 03 */	li r31, 3
.L_802CE234:
/* 802CE234 002977F4  38 61 00 28 */	addi r3, r1, 0x28
/* 802CE238 002977F8  38 80 00 00 */	li r4, 0
/* 802CE23C 002977FC  38 A0 00 40 */	li r5, 0x40
/* 802CE240 00297800  4B FF DA 79 */	bl TRK_memset
/* 802CE244 00297804  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE248 00297808  38 00 00 80 */	li r0, 0x80
/* 802CE24C 0029780C  38 80 00 40 */	li r4, 0x40
/* 802CE250 00297810  90 81 00 28 */	stw r4, 0x28(r1)
/* 802CE254 00297814  38 A3 00 01 */	addi r5, r3, 1
/* 802CE258 00297818  38 61 00 28 */	addi r3, r1, 0x28
/* 802CE25C 0029781C  98 01 00 2C */	stb r0, 0x2c(r1)
/* 802CE260 00297820  38 05 00 01 */	addi r0, r5, 1
/* 802CE264 00297824  38 80 00 40 */	li r4, 0x40
/* 802CE268 00297828  9B E1 00 30 */	stb r31, 0x30(r1)
/* 802CE26C 0029782C  90 A1 00 34 */	stw r5, 0x34(r1)
/* 802CE270 00297830  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE274 00297834  4B FF E2 7D */	bl TRKWriteUARTN
/* 802CE278 00297838  38 60 00 00 */	li r3, 0
/* 802CE27C 0029783C  48 00 00 0C */	b .L_802CE288
.L_802CE280:
/* 802CE280 00297840  7F 83 E3 78 */	mr r3, r28
/* 802CE284 00297844  4B FF F1 9D */	bl TRK_MessageSend
.L_802CE288:
/* 802CE288 00297848  81 41 00 00 */	lwz r10, 0(r1)
/* 802CE28C 0029784C  80 0A 00 04 */	lwz r0, 4(r10)
/* 802CE290 00297850  83 EA FF FC */	lwz r31, -4(r10)
/* 802CE294 00297854  83 CA FF F8 */	lwz r30, -8(r10)
/* 802CE298 00297858  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 802CE29C 0029785C  83 8A FF F0 */	lwz r28, -0x10(r10)
/* 802CE2A0 00297860  7C 08 03 A6 */	mtlr r0
/* 802CE2A4 00297864  7D 41 53 78 */	mr r1, r10
/* 802CE2A8 00297868  4E 80 00 20 */	blr 
.endfn TRKDoWriteMemory

.fn TRKDoReadRegisters, global
/* 802CE2AC 0029786C  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 802CE2B0 00297870  7C 08 02 A6 */	mflr r0
/* 802CE2B4 00297874  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 802CE2B8 00297878  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 802CE2BC 0029787C  7C 7F 1B 78 */	mr r31, r3
/* 802CE2C0 00297880  A0 83 00 18 */	lhz r4, 0x18(r3)
/* 802CE2C4 00297884  A0 03 00 1C */	lhz r0, 0x1c(r3)
/* 802CE2C8 00297888  7C 04 00 40 */	cmplw r4, r0
/* 802CE2CC 0029788C  40 81 00 54 */	ble .L_802CE320
/* 802CE2D0 00297890  38 61 00 50 */	addi r3, r1, 0x50
/* 802CE2D4 00297894  38 80 00 00 */	li r4, 0
/* 802CE2D8 00297898  38 A0 00 40 */	li r5, 0x40
/* 802CE2DC 0029789C  4B FF D9 DD */	bl TRK_memset
/* 802CE2E0 002978A0  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE2E4 002978A4  38 00 00 80 */	li r0, 0x80
/* 802CE2E8 002978A8  38 80 00 40 */	li r4, 0x40
/* 802CE2EC 002978AC  38 A0 00 14 */	li r5, 0x14
/* 802CE2F0 002978B0  38 C3 00 01 */	addi r6, r3, 1
/* 802CE2F4 002978B4  98 01 00 54 */	stb r0, 0x54(r1)
/* 802CE2F8 002978B8  38 06 00 01 */	addi r0, r6, 1
/* 802CE2FC 002978BC  38 61 00 50 */	addi r3, r1, 0x50
/* 802CE300 002978C0  90 81 00 50 */	stw r4, 0x50(r1)
/* 802CE304 002978C4  38 80 00 40 */	li r4, 0x40
/* 802CE308 002978C8  98 A1 00 58 */	stb r5, 0x58(r1)
/* 802CE30C 002978CC  90 C1 00 5C */	stw r6, 0x5c(r1)
/* 802CE310 002978D0  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE314 002978D4  4B FF E1 DD */	bl TRKWriteUARTN
/* 802CE318 002978D8  38 60 00 00 */	li r3, 0
/* 802CE31C 002978DC  48 00 01 78 */	b .L_802CE494
.L_802CE320:
/* 802CE320 002978E0  80 AD B4 18 */	lwz r5, g_CurrentSequence@sda21(r13)
/* 802CE324 002978E4  38 00 00 80 */	li r0, 0x80
/* 802CE328 002978E8  38 C0 04 68 */	li r6, 0x468
/* 802CE32C 002978EC  98 01 00 94 */	stb r0, 0x94(r1)
/* 802CE330 002978F0  38 05 00 01 */	addi r0, r5, 1
/* 802CE334 002978F4  38 80 00 00 */	li r4, 0
/* 802CE338 002978F8  90 C1 00 90 */	stw r6, 0x90(r1)
/* 802CE33C 002978FC  90 A1 00 9C */	stw r5, 0x9c(r1)
/* 802CE340 00297900  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE344 00297904  4B FF F2 49 */	bl TRKResetBuffer
/* 802CE348 00297908  7F E3 FB 78 */	mr r3, r31
/* 802CE34C 0029790C  38 81 00 90 */	addi r4, r1, 0x90
/* 802CE350 00297910  38 A0 00 40 */	li r5, 0x40
/* 802CE354 00297914  4B FF F5 89 */	bl TRKAppendBuffer_ui8
/* 802CE358 00297918  7F E5 FB 78 */	mr r5, r31
/* 802CE35C 0029791C  38 C1 00 08 */	addi r6, r1, 8
/* 802CE360 00297920  38 60 00 00 */	li r3, 0
/* 802CE364 00297924  38 80 00 24 */	li r4, 0x24
/* 802CE368 00297928  38 E0 00 01 */	li r7, 1
/* 802CE36C 0029792C  48 00 0D 59 */	bl TRKTargetAccessDefault
/* 802CE370 00297930  2C 03 00 00 */	cmpwi r3, 0
/* 802CE374 00297934  40 82 00 1C */	bne .L_802CE390
/* 802CE378 00297938  7F E5 FB 78 */	mr r5, r31
/* 802CE37C 0029793C  38 C1 00 08 */	addi r6, r1, 8
/* 802CE380 00297940  38 60 00 00 */	li r3, 0
/* 802CE384 00297944  38 80 00 21 */	li r4, 0x21
/* 802CE388 00297948  38 E0 00 01 */	li r7, 1
/* 802CE38C 0029794C  48 00 0E 31 */	bl TRKTargetAccessFP
.L_802CE390:
/* 802CE390 00297950  2C 03 00 00 */	cmpwi r3, 0
/* 802CE394 00297954  40 82 00 1C */	bne .L_802CE3B0
/* 802CE398 00297958  7F E5 FB 78 */	mr r5, r31
/* 802CE39C 0029795C  38 C1 00 08 */	addi r6, r1, 8
/* 802CE3A0 00297960  38 60 00 00 */	li r3, 0
/* 802CE3A4 00297964  38 80 00 60 */	li r4, 0x60
/* 802CE3A8 00297968  38 E0 00 01 */	li r7, 1
/* 802CE3AC 0029796C  48 00 0F 4D */	bl TRKTargetAccessExtended1
.L_802CE3B0:
/* 802CE3B0 00297970  2C 03 00 00 */	cmpwi r3, 0
/* 802CE3B4 00297974  40 82 00 1C */	bne .L_802CE3D0
/* 802CE3B8 00297978  7F E5 FB 78 */	mr r5, r31
/* 802CE3BC 0029797C  38 C1 00 08 */	addi r6, r1, 8
/* 802CE3C0 00297980  38 60 00 00 */	li r3, 0
/* 802CE3C4 00297984  38 80 00 1F */	li r4, 0x1f
/* 802CE3C8 00297988  38 E0 00 01 */	li r7, 1
/* 802CE3CC 0029798C  48 00 10 91 */	bl TRKTargetAccessExtended2
.L_802CE3D0:
/* 802CE3D0 00297990  2C 03 00 00 */	cmpwi r3, 0
/* 802CE3D4 00297994  41 82 00 B8 */	beq .L_802CE48C
/* 802CE3D8 00297998  2C 03 07 03 */	cmpwi r3, 0x703
/* 802CE3DC 0029799C  41 82 00 30 */	beq .L_802CE40C
/* 802CE3E0 002979A0  2C 03 07 01 */	cmpwi r3, 0x701
/* 802CE3E4 002979A4  41 82 00 30 */	beq .L_802CE414
/* 802CE3E8 002979A8  2C 03 07 02 */	cmpwi r3, 0x702
/* 802CE3EC 002979AC  41 82 00 30 */	beq .L_802CE41C
/* 802CE3F0 002979B0  2C 03 07 04 */	cmpwi r3, 0x704
/* 802CE3F4 002979B4  41 82 00 30 */	beq .L_802CE424
/* 802CE3F8 002979B8  2C 03 07 05 */	cmpwi r3, 0x705
/* 802CE3FC 002979BC  41 82 00 30 */	beq .L_802CE42C
/* 802CE400 002979C0  2C 03 07 06 */	cmpwi r3, 0x706
/* 802CE404 002979C4  41 82 00 30 */	beq .L_802CE434
/* 802CE408 002979C8  48 00 00 34 */	b .L_802CE43C
.L_802CE40C:
/* 802CE40C 002979CC  3B E0 00 12 */	li r31, 0x12
/* 802CE410 002979D0  48 00 00 30 */	b .L_802CE440
.L_802CE414:
/* 802CE414 002979D4  3B E0 00 14 */	li r31, 0x14
/* 802CE418 002979D8  48 00 00 28 */	b .L_802CE440
.L_802CE41C:
/* 802CE41C 002979DC  3B E0 00 15 */	li r31, 0x15
/* 802CE420 002979E0  48 00 00 20 */	b .L_802CE440
.L_802CE424:
/* 802CE424 002979E4  3B E0 00 21 */	li r31, 0x21
/* 802CE428 002979E8  48 00 00 18 */	b .L_802CE440
.L_802CE42C:
/* 802CE42C 002979EC  3B E0 00 22 */	li r31, 0x22
/* 802CE430 002979F0  48 00 00 10 */	b .L_802CE440
.L_802CE434:
/* 802CE434 002979F4  3B E0 00 20 */	li r31, 0x20
/* 802CE438 002979F8  48 00 00 08 */	b .L_802CE440
.L_802CE43C:
/* 802CE43C 002979FC  3B E0 00 03 */	li r31, 3
.L_802CE440:
/* 802CE440 00297A00  38 61 00 10 */	addi r3, r1, 0x10
/* 802CE444 00297A04  38 80 00 00 */	li r4, 0
/* 802CE448 00297A08  38 A0 00 40 */	li r5, 0x40
/* 802CE44C 00297A0C  4B FF D8 6D */	bl TRK_memset
/* 802CE450 00297A10  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE454 00297A14  38 00 00 80 */	li r0, 0x80
/* 802CE458 00297A18  38 80 00 40 */	li r4, 0x40
/* 802CE45C 00297A1C  90 81 00 10 */	stw r4, 0x10(r1)
/* 802CE460 00297A20  38 A3 00 01 */	addi r5, r3, 1
/* 802CE464 00297A24  38 61 00 10 */	addi r3, r1, 0x10
/* 802CE468 00297A28  98 01 00 14 */	stb r0, 0x14(r1)
/* 802CE46C 00297A2C  38 05 00 01 */	addi r0, r5, 1
/* 802CE470 00297A30  38 80 00 40 */	li r4, 0x40
/* 802CE474 00297A34  9B E1 00 18 */	stb r31, 0x18(r1)
/* 802CE478 00297A38  90 A1 00 1C */	stw r5, 0x1c(r1)
/* 802CE47C 00297A3C  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE480 00297A40  4B FF E0 71 */	bl TRKWriteUARTN
/* 802CE484 00297A44  38 60 00 00 */	li r3, 0
/* 802CE488 00297A48  48 00 00 0C */	b .L_802CE494
.L_802CE48C:
/* 802CE48C 00297A4C  7F E3 FB 78 */	mr r3, r31
/* 802CE490 00297A50  4B FF EF 91 */	bl TRK_MessageSend
.L_802CE494:
/* 802CE494 00297A54  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 802CE498 00297A58  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 802CE49C 00297A5C  7C 08 03 A6 */	mtlr r0
/* 802CE4A0 00297A60  38 21 00 E0 */	addi r1, r1, 0xe0
/* 802CE4A4 00297A64  4E 80 00 20 */	blr 
.endfn TRKDoReadRegisters

.fn TRKDoWriteRegisters, global
/* 802CE4A8 00297A68  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 802CE4AC 00297A6C  7C 08 02 A6 */	mflr r0
/* 802CE4B0 00297A70  38 80 00 00 */	li r4, 0
/* 802CE4B4 00297A74  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 802CE4B8 00297A78  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 802CE4BC 00297A7C  93 C1 00 D8 */	stw r30, 0xd8(r1)
/* 802CE4C0 00297A80  93 A1 00 D4 */	stw r29, 0xd4(r1)
/* 802CE4C4 00297A84  93 81 00 D0 */	stw r28, 0xd0(r1)
/* 802CE4C8 00297A88  7C 7C 1B 78 */	mr r28, r3
/* 802CE4CC 00297A8C  8B E3 00 14 */	lbz r31, 0x14(r3)
/* 802CE4D0 00297A90  A3 C3 00 18 */	lhz r30, 0x18(r3)
/* 802CE4D4 00297A94  A3 A3 00 1C */	lhz r29, 0x1c(r3)
/* 802CE4D8 00297A98  4B FF F0 DD */	bl TRKSetBufferPosition
/* 802CE4DC 00297A9C  7C 1E E8 40 */	cmplw r30, r29
/* 802CE4E0 00297AA0  40 81 00 54 */	ble .L_802CE534
/* 802CE4E4 00297AA4  38 61 00 50 */	addi r3, r1, 0x50
/* 802CE4E8 00297AA8  38 80 00 00 */	li r4, 0
/* 802CE4EC 00297AAC  38 A0 00 40 */	li r5, 0x40
/* 802CE4F0 00297AB0  4B FF D7 C9 */	bl TRK_memset
/* 802CE4F4 00297AB4  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE4F8 00297AB8  38 00 00 80 */	li r0, 0x80
/* 802CE4FC 00297ABC  38 80 00 40 */	li r4, 0x40
/* 802CE500 00297AC0  38 A0 00 14 */	li r5, 0x14
/* 802CE504 00297AC4  38 C3 00 01 */	addi r6, r3, 1
/* 802CE508 00297AC8  98 01 00 54 */	stb r0, 0x54(r1)
/* 802CE50C 00297ACC  38 06 00 01 */	addi r0, r6, 1
/* 802CE510 00297AD0  38 61 00 50 */	addi r3, r1, 0x50
/* 802CE514 00297AD4  90 81 00 50 */	stw r4, 0x50(r1)
/* 802CE518 00297AD8  38 80 00 40 */	li r4, 0x40
/* 802CE51C 00297ADC  98 A1 00 58 */	stb r5, 0x58(r1)
/* 802CE520 00297AE0  90 C1 00 5C */	stw r6, 0x5c(r1)
/* 802CE524 00297AE4  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE528 00297AE8  4B FF DF C9 */	bl TRKWriteUARTN
/* 802CE52C 00297AEC  38 60 00 00 */	li r3, 0
/* 802CE530 00297AF0  48 00 01 F8 */	b .L_802CE728
.L_802CE534:
/* 802CE534 00297AF4  7F 83 E3 78 */	mr r3, r28
/* 802CE538 00297AF8  38 80 00 40 */	li r4, 0x40
/* 802CE53C 00297AFC  4B FF F0 79 */	bl TRKSetBufferPosition
/* 802CE540 00297B00  2C 1F 00 00 */	cmpwi r31, 0
/* 802CE544 00297B04  41 82 00 20 */	beq .L_802CE564
/* 802CE548 00297B08  2C 1F 00 01 */	cmpwi r31, 1
/* 802CE54C 00297B0C  41 82 00 38 */	beq .L_802CE584
/* 802CE550 00297B10  2C 1F 00 02 */	cmpwi r31, 2
/* 802CE554 00297B14  41 82 00 50 */	beq .L_802CE5A4
/* 802CE558 00297B18  2C 1F 00 03 */	cmpwi r31, 3
/* 802CE55C 00297B1C  41 82 00 68 */	beq .L_802CE5C4
/* 802CE560 00297B20  48 00 00 84 */	b .L_802CE5E4
.L_802CE564:
/* 802CE564 00297B24  7F C3 F3 78 */	mr r3, r30
/* 802CE568 00297B28  7F A4 EB 78 */	mr r4, r29
/* 802CE56C 00297B2C  7F 85 E3 78 */	mr r5, r28
/* 802CE570 00297B30  38 C1 00 08 */	addi r6, r1, 8
/* 802CE574 00297B34  38 E0 00 00 */	li r7, 0
/* 802CE578 00297B38  48 00 0B 4D */	bl TRKTargetAccessDefault
/* 802CE57C 00297B3C  7C 7F 1B 78 */	mr r31, r3
/* 802CE580 00297B40  48 00 00 68 */	b .L_802CE5E8
.L_802CE584:
/* 802CE584 00297B44  7F C3 F3 78 */	mr r3, r30
/* 802CE588 00297B48  7F A4 EB 78 */	mr r4, r29
/* 802CE58C 00297B4C  7F 85 E3 78 */	mr r5, r28
/* 802CE590 00297B50  38 C1 00 08 */	addi r6, r1, 8
/* 802CE594 00297B54  38 E0 00 00 */	li r7, 0
/* 802CE598 00297B58  48 00 0C 25 */	bl TRKTargetAccessFP
/* 802CE59C 00297B5C  7C 7F 1B 78 */	mr r31, r3
/* 802CE5A0 00297B60  48 00 00 48 */	b .L_802CE5E8
.L_802CE5A4:
/* 802CE5A4 00297B64  7F C3 F3 78 */	mr r3, r30
/* 802CE5A8 00297B68  7F A4 EB 78 */	mr r4, r29
/* 802CE5AC 00297B6C  7F 85 E3 78 */	mr r5, r28
/* 802CE5B0 00297B70  38 C1 00 08 */	addi r6, r1, 8
/* 802CE5B4 00297B74  38 E0 00 00 */	li r7, 0
/* 802CE5B8 00297B78  48 00 0D 41 */	bl TRKTargetAccessExtended1
/* 802CE5BC 00297B7C  7C 7F 1B 78 */	mr r31, r3
/* 802CE5C0 00297B80  48 00 00 28 */	b .L_802CE5E8
.L_802CE5C4:
/* 802CE5C4 00297B84  7F C3 F3 78 */	mr r3, r30
/* 802CE5C8 00297B88  7F A4 EB 78 */	mr r4, r29
/* 802CE5CC 00297B8C  7F 85 E3 78 */	mr r5, r28
/* 802CE5D0 00297B90  38 C1 00 08 */	addi r6, r1, 8
/* 802CE5D4 00297B94  38 E0 00 00 */	li r7, 0
/* 802CE5D8 00297B98  48 00 0E 85 */	bl TRKTargetAccessExtended2
/* 802CE5DC 00297B9C  7C 7F 1B 78 */	mr r31, r3
/* 802CE5E0 00297BA0  48 00 00 08 */	b .L_802CE5E8
.L_802CE5E4:
/* 802CE5E4 00297BA4  3B E0 07 03 */	li r31, 0x703
.L_802CE5E8:
/* 802CE5E8 00297BA8  7F 83 E3 78 */	mr r3, r28
/* 802CE5EC 00297BAC  38 80 00 00 */	li r4, 0
/* 802CE5F0 00297BB0  4B FF EF 9D */	bl TRKResetBuffer
/* 802CE5F4 00297BB4  2C 1F 00 00 */	cmpwi r31, 0
/* 802CE5F8 00297BB8  40 82 00 4C */	bne .L_802CE644
/* 802CE5FC 00297BBC  38 61 00 90 */	addi r3, r1, 0x90
/* 802CE600 00297BC0  38 80 00 00 */	li r4, 0
/* 802CE604 00297BC4  38 A0 00 40 */	li r5, 0x40
/* 802CE608 00297BC8  4B FF D6 B1 */	bl TRK_memset
/* 802CE60C 00297BCC  80 CD B4 18 */	lwz r6, g_CurrentSequence@sda21(r13)
/* 802CE610 00297BD0  38 00 00 40 */	li r0, 0x40
/* 802CE614 00297BD4  38 80 00 80 */	li r4, 0x80
/* 802CE618 00297BD8  90 01 00 90 */	stw r0, 0x90(r1)
/* 802CE61C 00297BDC  38 06 00 01 */	addi r0, r6, 1
/* 802CE620 00297BE0  7F 83 E3 78 */	mr r3, r28
/* 802CE624 00297BE4  98 81 00 94 */	stb r4, 0x94(r1)
/* 802CE628 00297BE8  38 81 00 90 */	addi r4, r1, 0x90
/* 802CE62C 00297BEC  38 A0 00 40 */	li r5, 0x40
/* 802CE630 00297BF0  9B E1 00 98 */	stb r31, 0x98(r1)
/* 802CE634 00297BF4  90 C1 00 9C */	stw r6, 0x9c(r1)
/* 802CE638 00297BF8  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE63C 00297BFC  4B FF EF A9 */	bl TRK_AppendBuffer
/* 802CE640 00297C00  7C 7F 1B 78 */	mr r31, r3
.L_802CE644:
/* 802CE644 00297C04  2C 1F 07 02 */	cmpwi r31, 0x702
/* 802CE648 00297C08  41 82 00 68 */	beq .L_802CE6B0
/* 802CE64C 00297C0C  40 80 00 28 */	bge .L_802CE674
/* 802CE650 00297C10  2C 1F 03 02 */	cmpwi r31, 0x302
/* 802CE654 00297C14  41 82 00 54 */	beq .L_802CE6A8
/* 802CE658 00297C18  40 80 00 10 */	bge .L_802CE668
/* 802CE65C 00297C1C  2C 1F 00 00 */	cmpwi r31, 0
/* 802CE660 00297C20  41 82 00 C0 */	beq .L_802CE720
/* 802CE664 00297C24  48 00 00 6C */	b .L_802CE6D0
.L_802CE668:
/* 802CE668 00297C28  2C 1F 07 01 */	cmpwi r31, 0x701
/* 802CE66C 00297C2C  40 80 00 34 */	bge .L_802CE6A0
/* 802CE670 00297C30  48 00 00 60 */	b .L_802CE6D0
.L_802CE674:
/* 802CE674 00297C34  2C 1F 07 05 */	cmpwi r31, 0x705
/* 802CE678 00297C38  41 82 00 48 */	beq .L_802CE6C0
/* 802CE67C 00297C3C  40 80 00 10 */	bge .L_802CE68C
/* 802CE680 00297C40  2C 1F 07 04 */	cmpwi r31, 0x704
/* 802CE684 00297C44  40 80 00 34 */	bge .L_802CE6B8
/* 802CE688 00297C48  48 00 00 10 */	b .L_802CE698
.L_802CE68C:
/* 802CE68C 00297C4C  2C 1F 07 07 */	cmpwi r31, 0x707
/* 802CE690 00297C50  40 80 00 40 */	bge .L_802CE6D0
/* 802CE694 00297C54  48 00 00 34 */	b .L_802CE6C8
.L_802CE698:
/* 802CE698 00297C58  3B E0 00 12 */	li r31, 0x12
/* 802CE69C 00297C5C  48 00 00 38 */	b .L_802CE6D4
.L_802CE6A0:
/* 802CE6A0 00297C60  3B E0 00 14 */	li r31, 0x14
/* 802CE6A4 00297C64  48 00 00 30 */	b .L_802CE6D4
.L_802CE6A8:
/* 802CE6A8 00297C68  3B E0 00 02 */	li r31, 2
/* 802CE6AC 00297C6C  48 00 00 28 */	b .L_802CE6D4
.L_802CE6B0:
/* 802CE6B0 00297C70  3B E0 00 15 */	li r31, 0x15
/* 802CE6B4 00297C74  48 00 00 20 */	b .L_802CE6D4
.L_802CE6B8:
/* 802CE6B8 00297C78  3B E0 00 21 */	li r31, 0x21
/* 802CE6BC 00297C7C  48 00 00 18 */	b .L_802CE6D4
.L_802CE6C0:
/* 802CE6C0 00297C80  3B E0 00 22 */	li r31, 0x22
/* 802CE6C4 00297C84  48 00 00 10 */	b .L_802CE6D4
.L_802CE6C8:
/* 802CE6C8 00297C88  3B E0 00 20 */	li r31, 0x20
/* 802CE6CC 00297C8C  48 00 00 08 */	b .L_802CE6D4
.L_802CE6D0:
/* 802CE6D0 00297C90  3B E0 00 03 */	li r31, 3
.L_802CE6D4:
/* 802CE6D4 00297C94  38 61 00 10 */	addi r3, r1, 0x10
/* 802CE6D8 00297C98  38 80 00 00 */	li r4, 0
/* 802CE6DC 00297C9C  38 A0 00 40 */	li r5, 0x40
/* 802CE6E0 00297CA0  4B FF D5 D9 */	bl TRK_memset
/* 802CE6E4 00297CA4  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE6E8 00297CA8  38 00 00 80 */	li r0, 0x80
/* 802CE6EC 00297CAC  38 80 00 40 */	li r4, 0x40
/* 802CE6F0 00297CB0  90 81 00 10 */	stw r4, 0x10(r1)
/* 802CE6F4 00297CB4  38 A3 00 01 */	addi r5, r3, 1
/* 802CE6F8 00297CB8  38 61 00 10 */	addi r3, r1, 0x10
/* 802CE6FC 00297CBC  98 01 00 14 */	stb r0, 0x14(r1)
/* 802CE700 00297CC0  38 05 00 01 */	addi r0, r5, 1
/* 802CE704 00297CC4  38 80 00 40 */	li r4, 0x40
/* 802CE708 00297CC8  9B E1 00 18 */	stb r31, 0x18(r1)
/* 802CE70C 00297CCC  90 A1 00 1C */	stw r5, 0x1c(r1)
/* 802CE710 00297CD0  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE714 00297CD4  4B FF DD DD */	bl TRKWriteUARTN
/* 802CE718 00297CD8  38 60 00 00 */	li r3, 0
/* 802CE71C 00297CDC  48 00 00 0C */	b .L_802CE728
.L_802CE720:
/* 802CE720 00297CE0  7F 83 E3 78 */	mr r3, r28
/* 802CE724 00297CE4  4B FF EC FD */	bl TRK_MessageSend
.L_802CE728:
/* 802CE728 00297CE8  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 802CE72C 00297CEC  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 802CE730 00297CF0  83 C1 00 D8 */	lwz r30, 0xd8(r1)
/* 802CE734 00297CF4  83 A1 00 D4 */	lwz r29, 0xd4(r1)
/* 802CE738 00297CF8  83 81 00 D0 */	lwz r28, 0xd0(r1)
/* 802CE73C 00297CFC  7C 08 03 A6 */	mtlr r0
/* 802CE740 00297D00  38 21 00 E0 */	addi r1, r1, 0xe0
/* 802CE744 00297D04  4E 80 00 20 */	blr 
.endfn TRKDoWriteRegisters

.fn TRKDoContinue, global
/* 802CE748 00297D08  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 802CE74C 00297D0C  7C 08 02 A6 */	mflr r0
/* 802CE750 00297D10  90 01 00 94 */	stw r0, 0x94(r1)
/* 802CE754 00297D14  48 00 19 95 */	bl TRKTargetStopped
/* 802CE758 00297D18  2C 03 00 00 */	cmpwi r3, 0
/* 802CE75C 00297D1C  40 82 00 54 */	bne .L_802CE7B0
/* 802CE760 00297D20  38 61 00 48 */	addi r3, r1, 0x48
/* 802CE764 00297D24  38 80 00 00 */	li r4, 0
/* 802CE768 00297D28  38 A0 00 40 */	li r5, 0x40
/* 802CE76C 00297D2C  4B FF D5 4D */	bl TRK_memset
/* 802CE770 00297D30  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE774 00297D34  38 00 00 80 */	li r0, 0x80
/* 802CE778 00297D38  38 80 00 40 */	li r4, 0x40
/* 802CE77C 00297D3C  38 A0 00 16 */	li r5, 0x16
/* 802CE780 00297D40  38 C3 00 01 */	addi r6, r3, 1
/* 802CE784 00297D44  98 01 00 4C */	stb r0, 0x4c(r1)
/* 802CE788 00297D48  38 06 00 01 */	addi r0, r6, 1
/* 802CE78C 00297D4C  38 61 00 48 */	addi r3, r1, 0x48
/* 802CE790 00297D50  90 81 00 48 */	stw r4, 0x48(r1)
/* 802CE794 00297D54  38 80 00 40 */	li r4, 0x40
/* 802CE798 00297D58  98 A1 00 50 */	stb r5, 0x50(r1)
/* 802CE79C 00297D5C  90 C1 00 54 */	stw r6, 0x54(r1)
/* 802CE7A0 00297D60  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE7A4 00297D64  4B FF DD 4D */	bl TRKWriteUARTN
/* 802CE7A8 00297D68  38 60 00 00 */	li r3, 0
/* 802CE7AC 00297D6C  48 00 00 50 */	b .L_802CE7FC
.L_802CE7B0:
/* 802CE7B0 00297D70  38 61 00 08 */	addi r3, r1, 8
/* 802CE7B4 00297D74  38 80 00 00 */	li r4, 0
/* 802CE7B8 00297D78  38 A0 00 40 */	li r5, 0x40
/* 802CE7BC 00297D7C  4B FF D4 FD */	bl TRK_memset
/* 802CE7C0 00297D80  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE7C4 00297D84  38 00 00 80 */	li r0, 0x80
/* 802CE7C8 00297D88  38 80 00 40 */	li r4, 0x40
/* 802CE7CC 00297D8C  38 A0 00 00 */	li r5, 0
/* 802CE7D0 00297D90  38 C3 00 01 */	addi r6, r3, 1
/* 802CE7D4 00297D94  98 01 00 0C */	stb r0, 0xc(r1)
/* 802CE7D8 00297D98  38 06 00 01 */	addi r0, r6, 1
/* 802CE7DC 00297D9C  38 61 00 08 */	addi r3, r1, 8
/* 802CE7E0 00297DA0  90 81 00 08 */	stw r4, 8(r1)
/* 802CE7E4 00297DA4  38 80 00 40 */	li r4, 0x40
/* 802CE7E8 00297DA8  98 A1 00 10 */	stb r5, 0x10(r1)
/* 802CE7EC 00297DAC  90 C1 00 14 */	stw r6, 0x14(r1)
/* 802CE7F0 00297DB0  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE7F4 00297DB4  4B FF DC FD */	bl TRKWriteUARTN
/* 802CE7F8 00297DB8  4B FF E8 CD */	bl TRKTargetContinue
.L_802CE7FC:
/* 802CE7FC 00297DBC  80 01 00 94 */	lwz r0, 0x94(r1)
/* 802CE800 00297DC0  7C 08 03 A6 */	mtlr r0
/* 802CE804 00297DC4  38 21 00 90 */	addi r1, r1, 0x90
/* 802CE808 00297DC8  4E 80 00 20 */	blr 
.endfn TRKDoContinue

.fn TRKDoStep, global
/* 802CE80C 00297DCC  94 21 FE A0 */	stwu r1, -0x160(r1)
/* 802CE810 00297DD0  7C 08 02 A6 */	mflr r0
/* 802CE814 00297DD4  38 80 00 00 */	li r4, 0
/* 802CE818 00297DD8  90 01 01 64 */	stw r0, 0x164(r1)
/* 802CE81C 00297DDC  93 E1 01 5C */	stw r31, 0x15c(r1)
/* 802CE820 00297DE0  93 C1 01 58 */	stw r30, 0x158(r1)
/* 802CE824 00297DE4  7C 7E 1B 78 */	mr r30, r3
/* 802CE828 00297DE8  93 A1 01 54 */	stw r29, 0x154(r1)
/* 802CE82C 00297DEC  93 81 01 50 */	stw r28, 0x150(r1)
/* 802CE830 00297DF0  4B FF ED 85 */	bl TRKSetBufferPosition
/* 802CE834 00297DF4  8B FE 00 14 */	lbz r31, 0x14(r30)
/* 802CE838 00297DF8  83 BE 00 1C */	lwz r29, 0x1c(r30)
/* 802CE83C 00297DFC  2C 1F 00 00 */	cmpwi r31, 0
/* 802CE840 00297E00  83 9E 00 20 */	lwz r28, 0x20(r30)
/* 802CE844 00297E04  41 82 00 20 */	beq .L_802CE864
/* 802CE848 00297E08  2C 1F 00 10 */	cmpwi r31, 0x10
/* 802CE84C 00297E0C  41 82 00 18 */	beq .L_802CE864
/* 802CE850 00297E10  2C 1F 00 01 */	cmpwi r31, 1
/* 802CE854 00297E14  41 82 00 6C */	beq .L_802CE8C0
/* 802CE858 00297E18  2C 1F 00 11 */	cmpwi r31, 0x11
/* 802CE85C 00297E1C  41 82 00 64 */	beq .L_802CE8C0
/* 802CE860 00297E20  48 00 00 C4 */	b .L_802CE924
.L_802CE864:
/* 802CE864 00297E24  8B DE 00 18 */	lbz r30, 0x18(r30)
/* 802CE868 00297E28  28 1E 00 01 */	cmplwi r30, 1
/* 802CE86C 00297E2C  40 80 01 08 */	bge .L_802CE974
/* 802CE870 00297E30  38 61 01 08 */	addi r3, r1, 0x108
/* 802CE874 00297E34  38 80 00 00 */	li r4, 0
/* 802CE878 00297E38  38 A0 00 40 */	li r5, 0x40
/* 802CE87C 00297E3C  4B FF D4 3D */	bl TRK_memset
/* 802CE880 00297E40  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE884 00297E44  38 00 00 80 */	li r0, 0x80
/* 802CE888 00297E48  38 80 00 40 */	li r4, 0x40
/* 802CE88C 00297E4C  38 A0 00 11 */	li r5, 0x11
/* 802CE890 00297E50  38 C3 00 01 */	addi r6, r3, 1
/* 802CE894 00297E54  98 01 01 0C */	stb r0, 0x10c(r1)
/* 802CE898 00297E58  38 06 00 01 */	addi r0, r6, 1
/* 802CE89C 00297E5C  38 61 01 08 */	addi r3, r1, 0x108
/* 802CE8A0 00297E60  90 81 01 08 */	stw r4, 0x108(r1)
/* 802CE8A4 00297E64  38 80 00 40 */	li r4, 0x40
/* 802CE8A8 00297E68  98 A1 01 10 */	stb r5, 0x110(r1)
/* 802CE8AC 00297E6C  90 C1 01 14 */	stw r6, 0x114(r1)
/* 802CE8B0 00297E70  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE8B4 00297E74  4B FF DC 3D */	bl TRKWriteUARTN
/* 802CE8B8 00297E78  38 60 00 00 */	li r3, 0
/* 802CE8BC 00297E7C  48 00 01 B4 */	b .L_802CEA70
.L_802CE8C0:
/* 802CE8C0 00297E80  48 00 16 25 */	bl TRKTargetGetPC
/* 802CE8C4 00297E84  7C 03 E8 40 */	cmplw r3, r29
/* 802CE8C8 00297E88  41 80 00 0C */	blt .L_802CE8D4
/* 802CE8CC 00297E8C  7C 03 E0 40 */	cmplw r3, r28
/* 802CE8D0 00297E90  40 81 00 A4 */	ble .L_802CE974
.L_802CE8D4:
/* 802CE8D4 00297E94  38 61 00 C8 */	addi r3, r1, 0xc8
/* 802CE8D8 00297E98  38 80 00 00 */	li r4, 0
/* 802CE8DC 00297E9C  38 A0 00 40 */	li r5, 0x40
/* 802CE8E0 00297EA0  4B FF D3 D9 */	bl TRK_memset
/* 802CE8E4 00297EA4  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE8E8 00297EA8  38 00 00 80 */	li r0, 0x80
/* 802CE8EC 00297EAC  38 80 00 40 */	li r4, 0x40
/* 802CE8F0 00297EB0  38 A0 00 11 */	li r5, 0x11
/* 802CE8F4 00297EB4  38 C3 00 01 */	addi r6, r3, 1
/* 802CE8F8 00297EB8  98 01 00 CC */	stb r0, 0xcc(r1)
/* 802CE8FC 00297EBC  38 06 00 01 */	addi r0, r6, 1
/* 802CE900 00297EC0  38 61 00 C8 */	addi r3, r1, 0xc8
/* 802CE904 00297EC4  90 81 00 C8 */	stw r4, 0xc8(r1)
/* 802CE908 00297EC8  38 80 00 40 */	li r4, 0x40
/* 802CE90C 00297ECC  98 A1 00 D0 */	stb r5, 0xd0(r1)
/* 802CE910 00297ED0  90 C1 00 D4 */	stw r6, 0xd4(r1)
/* 802CE914 00297ED4  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE918 00297ED8  4B FF DB D9 */	bl TRKWriteUARTN
/* 802CE91C 00297EDC  38 60 00 00 */	li r3, 0
/* 802CE920 00297EE0  48 00 01 50 */	b .L_802CEA70
.L_802CE924:
/* 802CE924 00297EE4  38 61 00 88 */	addi r3, r1, 0x88
/* 802CE928 00297EE8  38 80 00 00 */	li r4, 0
/* 802CE92C 00297EEC  38 A0 00 40 */	li r5, 0x40
/* 802CE930 00297EF0  4B FF D3 89 */	bl TRK_memset
/* 802CE934 00297EF4  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE938 00297EF8  38 00 00 80 */	li r0, 0x80
/* 802CE93C 00297EFC  38 80 00 40 */	li r4, 0x40
/* 802CE940 00297F00  38 A0 00 12 */	li r5, 0x12
/* 802CE944 00297F04  38 C3 00 01 */	addi r6, r3, 1
/* 802CE948 00297F08  98 01 00 8C */	stb r0, 0x8c(r1)
/* 802CE94C 00297F0C  38 06 00 01 */	addi r0, r6, 1
/* 802CE950 00297F10  38 61 00 88 */	addi r3, r1, 0x88
/* 802CE954 00297F14  90 81 00 88 */	stw r4, 0x88(r1)
/* 802CE958 00297F18  38 80 00 40 */	li r4, 0x40
/* 802CE95C 00297F1C  98 A1 00 90 */	stb r5, 0x90(r1)
/* 802CE960 00297F20  90 C1 00 94 */	stw r6, 0x94(r1)
/* 802CE964 00297F24  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE968 00297F28  4B FF DB 89 */	bl TRKWriteUARTN
/* 802CE96C 00297F2C  38 60 00 00 */	li r3, 0
/* 802CE970 00297F30  48 00 01 00 */	b .L_802CEA70
.L_802CE974:
/* 802CE974 00297F34  48 00 17 75 */	bl TRKTargetStopped
/* 802CE978 00297F38  2C 03 00 00 */	cmpwi r3, 0
/* 802CE97C 00297F3C  40 82 00 54 */	bne .L_802CE9D0
/* 802CE980 00297F40  38 61 00 48 */	addi r3, r1, 0x48
/* 802CE984 00297F44  38 80 00 00 */	li r4, 0
/* 802CE988 00297F48  38 A0 00 40 */	li r5, 0x40
/* 802CE98C 00297F4C  4B FF D3 2D */	bl TRK_memset
/* 802CE990 00297F50  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE994 00297F54  38 00 00 80 */	li r0, 0x80
/* 802CE998 00297F58  38 80 00 40 */	li r4, 0x40
/* 802CE99C 00297F5C  38 A0 00 16 */	li r5, 0x16
/* 802CE9A0 00297F60  38 C3 00 01 */	addi r6, r3, 1
/* 802CE9A4 00297F64  98 01 00 4C */	stb r0, 0x4c(r1)
/* 802CE9A8 00297F68  38 06 00 01 */	addi r0, r6, 1
/* 802CE9AC 00297F6C  38 61 00 48 */	addi r3, r1, 0x48
/* 802CE9B0 00297F70  90 81 00 48 */	stw r4, 0x48(r1)
/* 802CE9B4 00297F74  38 80 00 40 */	li r4, 0x40
/* 802CE9B8 00297F78  98 A1 00 50 */	stb r5, 0x50(r1)
/* 802CE9BC 00297F7C  90 C1 00 54 */	stw r6, 0x54(r1)
/* 802CE9C0 00297F80  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CE9C4 00297F84  4B FF DB 2D */	bl TRKWriteUARTN
/* 802CE9C8 00297F88  38 60 00 00 */	li r3, 0
/* 802CE9CC 00297F8C  48 00 00 A4 */	b .L_802CEA70
.L_802CE9D0:
/* 802CE9D0 00297F90  38 61 00 08 */	addi r3, r1, 8
/* 802CE9D4 00297F94  38 80 00 00 */	li r4, 0
/* 802CE9D8 00297F98  38 A0 00 40 */	li r5, 0x40
/* 802CE9DC 00297F9C  4B FF D2 DD */	bl TRK_memset
/* 802CE9E0 00297FA0  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CE9E4 00297FA4  38 00 00 80 */	li r0, 0x80
/* 802CE9E8 00297FA8  38 80 00 40 */	li r4, 0x40
/* 802CE9EC 00297FAC  38 A0 00 00 */	li r5, 0
/* 802CE9F0 00297FB0  38 C3 00 01 */	addi r6, r3, 1
/* 802CE9F4 00297FB4  98 01 00 0C */	stb r0, 0xc(r1)
/* 802CE9F8 00297FB8  38 06 00 01 */	addi r0, r6, 1
/* 802CE9FC 00297FBC  38 61 00 08 */	addi r3, r1, 8
/* 802CEA00 00297FC0  90 81 00 08 */	stw r4, 8(r1)
/* 802CEA04 00297FC4  38 80 00 40 */	li r4, 0x40
/* 802CEA08 00297FC8  98 A1 00 10 */	stb r5, 0x10(r1)
/* 802CEA0C 00297FCC  90 C1 00 14 */	stw r6, 0x14(r1)
/* 802CEA10 00297FD0  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CEA14 00297FD4  4B FF DA DD */	bl TRKWriteUARTN
/* 802CEA18 00297FD8  2C 1F 00 00 */	cmpwi r31, 0
/* 802CEA1C 00297FDC  38 60 00 00 */	li r3, 0
/* 802CEA20 00297FE0  41 82 00 20 */	beq .L_802CEA40
/* 802CEA24 00297FE4  2C 1F 00 10 */	cmpwi r31, 0x10
/* 802CEA28 00297FE8  41 82 00 18 */	beq .L_802CEA40
/* 802CEA2C 00297FEC  2C 1F 00 01 */	cmpwi r31, 1
/* 802CEA30 00297FF0  41 82 00 28 */	beq .L_802CEA58
/* 802CEA34 00297FF4  2C 1F 00 11 */	cmpwi r31, 0x11
/* 802CEA38 00297FF8  41 82 00 20 */	beq .L_802CEA58
/* 802CEA3C 00297FFC  48 00 00 34 */	b .L_802CEA70
.L_802CEA40:
/* 802CEA40 00298000  38 1F FF F0 */	addi r0, r31, -16
/* 802CEA44 00298004  7F C3 F3 78 */	mr r3, r30
/* 802CEA48 00298008  7C 00 00 34 */	cntlzw r0, r0
/* 802CEA4C 0029800C  54 04 D9 7E */	srwi r4, r0, 5
/* 802CEA50 00298010  48 00 13 99 */	bl TRKTargetSingleStep
/* 802CEA54 00298014  48 00 00 1C */	b .L_802CEA70
.L_802CEA58:
/* 802CEA58 00298018  38 1F FF EF */	addi r0, r31, -17
/* 802CEA5C 0029801C  7F A3 EB 78 */	mr r3, r29
/* 802CEA60 00298020  7C 00 00 34 */	cntlzw r0, r0
/* 802CEA64 00298024  7F 84 E3 78 */	mr r4, r28
/* 802CEA68 00298028  54 05 D9 7E */	srwi r5, r0, 5
/* 802CEA6C 0029802C  48 00 14 05 */	bl TRKTargetStepOutOfRange
.L_802CEA70:
/* 802CEA70 00298030  80 01 01 64 */	lwz r0, 0x164(r1)
/* 802CEA74 00298034  83 E1 01 5C */	lwz r31, 0x15c(r1)
/* 802CEA78 00298038  83 C1 01 58 */	lwz r30, 0x158(r1)
/* 802CEA7C 0029803C  83 A1 01 54 */	lwz r29, 0x154(r1)
/* 802CEA80 00298040  83 81 01 50 */	lwz r28, 0x150(r1)
/* 802CEA84 00298044  7C 08 03 A6 */	mtlr r0
/* 802CEA88 00298048  38 21 01 60 */	addi r1, r1, 0x160
/* 802CEA8C 0029804C  4E 80 00 20 */	blr 
.endfn TRKDoStep

.fn TRKDoStop, global
/* 802CEA90 00298050  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 802CEA94 00298054  7C 08 02 A6 */	mflr r0
/* 802CEA98 00298058  90 01 00 54 */	stw r0, 0x54(r1)
/* 802CEA9C 0029805C  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 802CEAA0 00298060  48 00 16 69 */	bl TRKTargetStop
/* 802CEAA4 00298064  2C 03 00 00 */	cmpwi r3, 0
/* 802CEAA8 00298068  41 82 00 20 */	beq .L_802CEAC8
/* 802CEAAC 0029806C  2C 03 07 04 */	cmpwi r3, 0x704
/* 802CEAB0 00298070  41 82 00 20 */	beq .L_802CEAD0
/* 802CEAB4 00298074  2C 03 07 05 */	cmpwi r3, 0x705
/* 802CEAB8 00298078  41 82 00 20 */	beq .L_802CEAD8
/* 802CEABC 0029807C  2C 03 07 06 */	cmpwi r3, 0x706
/* 802CEAC0 00298080  41 82 00 20 */	beq .L_802CEAE0
/* 802CEAC4 00298084  48 00 00 24 */	b .L_802CEAE8
.L_802CEAC8:
/* 802CEAC8 00298088  3B E0 00 00 */	li r31, 0
/* 802CEACC 0029808C  48 00 00 20 */	b .L_802CEAEC
.L_802CEAD0:
/* 802CEAD0 00298090  3B E0 00 21 */	li r31, 0x21
/* 802CEAD4 00298094  48 00 00 18 */	b .L_802CEAEC
.L_802CEAD8:
/* 802CEAD8 00298098  3B E0 00 22 */	li r31, 0x22
/* 802CEADC 0029809C  48 00 00 10 */	b .L_802CEAEC
.L_802CEAE0:
/* 802CEAE0 002980A0  3B E0 00 20 */	li r31, 0x20
/* 802CEAE4 002980A4  48 00 00 08 */	b .L_802CEAEC
.L_802CEAE8:
/* 802CEAE8 002980A8  3B E0 00 01 */	li r31, 1
.L_802CEAEC:
/* 802CEAEC 002980AC  38 61 00 08 */	addi r3, r1, 8
/* 802CEAF0 002980B0  38 80 00 00 */	li r4, 0
/* 802CEAF4 002980B4  38 A0 00 40 */	li r5, 0x40
/* 802CEAF8 002980B8  4B FF D1 C1 */	bl TRK_memset
/* 802CEAFC 002980BC  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CEB00 002980C0  38 00 00 80 */	li r0, 0x80
/* 802CEB04 002980C4  38 80 00 40 */	li r4, 0x40
/* 802CEB08 002980C8  90 81 00 08 */	stw r4, 8(r1)
/* 802CEB0C 002980CC  38 A3 00 01 */	addi r5, r3, 1
/* 802CEB10 002980D0  38 61 00 08 */	addi r3, r1, 8
/* 802CEB14 002980D4  98 01 00 0C */	stb r0, 0xc(r1)
/* 802CEB18 002980D8  38 05 00 01 */	addi r0, r5, 1
/* 802CEB1C 002980DC  38 80 00 40 */	li r4, 0x40
/* 802CEB20 002980E0  9B E1 00 10 */	stb r31, 0x10(r1)
/* 802CEB24 002980E4  90 A1 00 14 */	stw r5, 0x14(r1)
/* 802CEB28 002980E8  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CEB2C 002980EC  4B FF D9 C5 */	bl TRKWriteUARTN
/* 802CEB30 002980F0  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 802CEB34 002980F4  38 60 00 00 */	li r3, 0
/* 802CEB38 002980F8  80 01 00 54 */	lwz r0, 0x54(r1)
/* 802CEB3C 002980FC  7C 08 03 A6 */	mtlr r0
/* 802CEB40 00298100  38 21 00 50 */	addi r1, r1, 0x50
/* 802CEB44 00298104  4E 80 00 20 */	blr 
.endfn TRKDoStop

.fn TRKDoSetOption, global
/* 802CEB48 00298108  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 802CEB4C 0029810C  7C 08 02 A6 */	mflr r0
/* 802CEB50 00298110  90 01 00 54 */	stw r0, 0x54(r1)
/* 802CEB54 00298114  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 802CEB58 00298118  93 C1 00 48 */	stw r30, 0x48(r1)
/* 802CEB5C 0029811C  88 03 00 14 */	lbz r0, 0x14(r3)
/* 802CEB60 00298120  8B C3 00 18 */	lbz r30, 0x18(r3)
/* 802CEB64 00298124  28 00 00 01 */	cmplwi r0, 1
/* 802CEB68 00298128  40 82 00 48 */	bne .L_802CEBB0
/* 802CEB6C 0029812C  3F E0 80 54 */	lis r31, lbl_8053FF78@ha
/* 802CEB70 00298130  38 7F FF 78 */	addi r3, r31, lbl_8053FF78@l
/* 802CEB74 00298134  4C C6 31 82 */	crclr 6
/* 802CEB78 00298138  48 08 63 79 */	bl OSReport
/* 802CEB7C 0029813C  2C 1E 00 00 */	cmpwi r30, 0
/* 802CEB80 00298140  41 82 00 18 */	beq .L_802CEB98
/* 802CEB84 00298144  38 7F FF 78 */	addi r3, r31, lbl_8053FF78@l
/* 802CEB88 00298148  38 63 00 1F */	addi r3, r3, 0x1f
/* 802CEB8C 0029814C  4C C6 31 82 */	crclr 6
/* 802CEB90 00298150  48 08 63 61 */	bl OSReport
/* 802CEB94 00298154  48 00 00 14 */	b .L_802CEBA8
.L_802CEB98:
/* 802CEB98 00298158  38 7F FF 78 */	addi r3, r31, lbl_8053FF78@l
/* 802CEB9C 0029815C  38 63 00 27 */	addi r3, r3, 0x27
/* 802CEBA0 00298160  4C C6 31 82 */	crclr 6
/* 802CEBA4 00298164  48 08 63 4D */	bl OSReport
.L_802CEBA8:
/* 802CEBA8 00298168  7F C3 F3 78 */	mr r3, r30
/* 802CEBAC 0029816C  48 00 1A 19 */	bl SetUseSerialIO
.L_802CEBB0:
/* 802CEBB0 00298170  38 61 00 08 */	addi r3, r1, 8
/* 802CEBB4 00298174  38 80 00 00 */	li r4, 0
/* 802CEBB8 00298178  38 A0 00 40 */	li r5, 0x40
/* 802CEBBC 0029817C  4B FF D0 FD */	bl TRK_memset
/* 802CEBC0 00298180  80 6D B4 18 */	lwz r3, g_CurrentSequence@sda21(r13)
/* 802CEBC4 00298184  38 00 00 80 */	li r0, 0x80
/* 802CEBC8 00298188  38 80 00 40 */	li r4, 0x40
/* 802CEBCC 0029818C  38 A0 00 00 */	li r5, 0
/* 802CEBD0 00298190  38 C3 00 01 */	addi r6, r3, 1
/* 802CEBD4 00298194  98 01 00 0C */	stb r0, 0xc(r1)
/* 802CEBD8 00298198  38 06 00 01 */	addi r0, r6, 1
/* 802CEBDC 0029819C  38 61 00 08 */	addi r3, r1, 8
/* 802CEBE0 002981A0  90 81 00 08 */	stw r4, 8(r1)
/* 802CEBE4 002981A4  38 80 00 40 */	li r4, 0x40
/* 802CEBE8 002981A8  98 A1 00 10 */	stb r5, 0x10(r1)
/* 802CEBEC 002981AC  90 C1 00 14 */	stw r6, 0x14(r1)
/* 802CEBF0 002981B0  90 0D B4 18 */	stw r0, g_CurrentSequence@sda21(r13)
/* 802CEBF4 002981B4  4B FF D8 FD */	bl TRKWriteUARTN
/* 802CEBF8 002981B8  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 802CEBFC 002981BC  38 60 00 00 */	li r3, 0
/* 802CEC00 002981C0  83 C1 00 48 */	lwz r30, 0x48(r1)
/* 802CEC04 002981C4  80 01 00 54 */	lwz r0, 0x54(r1)
/* 802CEC08 002981C8  7C 08 03 A6 */	mtlr r0
/* 802CEC0C 002981CC  38 21 00 50 */	addi r1, r1, 0x50
/* 802CEC10 002981D0  4E 80 00 20 */	blr
.endfn TRKDoSetOption

.section .data, "wa"  # 0x805281E0 - 0x80573C60

.balign 8

.obj jumptable_8053FF40, global
	.4byte .L_802CE000
	.4byte .L_802CE020
	.4byte .L_802CDFF8
	.4byte .L_802CE020
	.4byte .L_802CE008
	.4byte .L_802CE010
	.4byte .L_802CE018
.endobj jumptable_8053FF40


.obj jumptable_8053FF5C, global
	.4byte .L_802CE210
	.4byte .L_802CE230
	.4byte .L_802CE208
	.4byte .L_802CE230
	.4byte .L_802CE218
	.4byte .L_802CE220
	.4byte .L_802CE228
.endobj jumptable_8053FF5C


.obj lbl_8053FF78, global
	.asciz "\nMetroTRK Option : SerialIO - "
	.asciz "Enable\n"
	.asciz "Disable\n"
.endobj lbl_8053FF78

.section .sbss, "wa"  # 0x80666600 - 0x8066836F

.balign 8

.obj g_CurrentSequence, local
	.skip 0x4
.endobj g_CurrentSequence

.obj IsTRKConnected, local
	.skip 0x4
.endobj IsTRKConnected
