// Seed: 2483140133
module module_0 ();
  uwire id_1;
  assign module_1.id_0 = 0;
  assign id_2 = 1;
  uwire id_3;
  localparam id_4 = -1;
  assign id_2 = 1;
  parameter id_5 = 1;
  wor id_6;
  id_7 :
  assert property (@(posedge id_1 & id_3 or 1) 1);
  assign (pull1, strong0) id_2 = id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wire id_2,
    output wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    output logic id_8,
    input tri0 id_9,
    input tri1 id_10,
    id_14,
    output tri0 id_11,
    input wor id_12
);
  wire id_15;
  always id_8 <= 1;
  wire id_16;
  assign id_11 = id_9;
  module_0 modCall_1 ();
endmodule
