

================================================================
== Vivado HLS Report for 'compute_inverse_hess'
================================================================
* Date:           Sat Oct 26 12:53:32 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  298|  298|  298|  298|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- compute_hessian  |  263|  263|        12|          4|          1|    64|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ref_patch_dx_60_wri = alloca float"   --->   Operation 48 'alloca' 'ref_patch_dx_60_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ref_patch_dx_61_wri = alloca float"   --->   Operation 49 'alloca' 'ref_patch_dx_61_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ref_patch_dx_62_wri = alloca float"   --->   Operation 50 'alloca' 'ref_patch_dx_62_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ref_patch_dx_63_wri = alloca float"   --->   Operation 51 'alloca' 'ref_patch_dx_63_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ref_patch_dx_59_wri = alloca float"   --->   Operation 52 'alloca' 'ref_patch_dx_59_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ref_patch_dx_27_wri = alloca float"   --->   Operation 53 'alloca' 'ref_patch_dx_27_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ref_patch_dx_58_wri = alloca float"   --->   Operation 54 'alloca' 'ref_patch_dx_58_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ref_patch_dx_57_wri = alloca float"   --->   Operation 55 'alloca' 'ref_patch_dx_57_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ref_patch_dx_28_wri = alloca float"   --->   Operation 56 'alloca' 'ref_patch_dx_28_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ref_patch_dx_56_wri = alloca float"   --->   Operation 57 'alloca' 'ref_patch_dx_56_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ref_patch_dx_55_wri = alloca float"   --->   Operation 58 'alloca' 'ref_patch_dx_55_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ref_patch_dx_29_wri = alloca float"   --->   Operation 59 'alloca' 'ref_patch_dx_29_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ref_patch_dx_54_wri = alloca float"   --->   Operation 60 'alloca' 'ref_patch_dx_54_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ref_patch_dx_53_wri = alloca float"   --->   Operation 61 'alloca' 'ref_patch_dx_53_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ref_patch_dx_30_wri = alloca float"   --->   Operation 62 'alloca' 'ref_patch_dx_30_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ref_patch_dx_52_wri = alloca float"   --->   Operation 63 'alloca' 'ref_patch_dx_52_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ref_patch_dx_51_wri = alloca float"   --->   Operation 64 'alloca' 'ref_patch_dx_51_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ref_patch_dx_31_wri = alloca float"   --->   Operation 65 'alloca' 'ref_patch_dx_31_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ref_patch_dx_50_wri = alloca float"   --->   Operation 66 'alloca' 'ref_patch_dx_50_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ref_patch_dx_49_wri = alloca float"   --->   Operation 67 'alloca' 'ref_patch_dx_49_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ref_patch_dx_32_wri = alloca float"   --->   Operation 68 'alloca' 'ref_patch_dx_32_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ref_patch_dx_48_wri = alloca float"   --->   Operation 69 'alloca' 'ref_patch_dx_48_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ref_patch_dx_47_wri = alloca float"   --->   Operation 70 'alloca' 'ref_patch_dx_47_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ref_patch_dx_33_wri = alloca float"   --->   Operation 71 'alloca' 'ref_patch_dx_33_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ref_patch_dx_46_wri = alloca float"   --->   Operation 72 'alloca' 'ref_patch_dx_46_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ref_patch_dx_45_wri = alloca float"   --->   Operation 73 'alloca' 'ref_patch_dx_45_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ref_patch_dx_34_wri = alloca float"   --->   Operation 74 'alloca' 'ref_patch_dx_34_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ref_patch_dx_44_wri = alloca float"   --->   Operation 75 'alloca' 'ref_patch_dx_44_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%ref_patch_dx_43_wri = alloca float"   --->   Operation 76 'alloca' 'ref_patch_dx_43_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ref_patch_dx_35_wri = alloca float"   --->   Operation 77 'alloca' 'ref_patch_dx_35_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ref_patch_dx_42_wri = alloca float"   --->   Operation 78 'alloca' 'ref_patch_dx_42_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ref_patch_dx_41_wri = alloca float"   --->   Operation 79 'alloca' 'ref_patch_dx_41_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ref_patch_dx_36_wri = alloca float"   --->   Operation 80 'alloca' 'ref_patch_dx_36_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ref_patch_dx_40_wri = alloca float"   --->   Operation 81 'alloca' 'ref_patch_dx_40_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%ref_patch_dx_39_wri = alloca float"   --->   Operation 82 'alloca' 'ref_patch_dx_39_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ref_patch_dx_37_wri = alloca float"   --->   Operation 83 'alloca' 'ref_patch_dx_37_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ref_patch_dx_38_wri = alloca float"   --->   Operation 84 'alloca' 'ref_patch_dx_38_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ref_patch_dx_26_wri = alloca float"   --->   Operation 85 'alloca' 'ref_patch_dx_26_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ref_patch_dx_25_wri = alloca float"   --->   Operation 86 'alloca' 'ref_patch_dx_25_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%ref_patch_dx_24_wri = alloca float"   --->   Operation 87 'alloca' 'ref_patch_dx_24_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ref_patch_dx_23_wri = alloca float"   --->   Operation 88 'alloca' 'ref_patch_dx_23_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ref_patch_dx_22_wri = alloca float"   --->   Operation 89 'alloca' 'ref_patch_dx_22_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ref_patch_dx_21_wri = alloca float"   --->   Operation 90 'alloca' 'ref_patch_dx_21_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ref_patch_dx_20_wri = alloca float"   --->   Operation 91 'alloca' 'ref_patch_dx_20_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%ref_patch_dx_19_wri = alloca float"   --->   Operation 92 'alloca' 'ref_patch_dx_19_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%ref_patch_dx_18_wri = alloca float"   --->   Operation 93 'alloca' 'ref_patch_dx_18_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%ref_patch_dx_17_wri = alloca float"   --->   Operation 94 'alloca' 'ref_patch_dx_17_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%ref_patch_dx_16_wri = alloca float"   --->   Operation 95 'alloca' 'ref_patch_dx_16_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%ref_patch_dx_15_wri = alloca float"   --->   Operation 96 'alloca' 'ref_patch_dx_15_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%ref_patch_dx_14_wri = alloca float"   --->   Operation 97 'alloca' 'ref_patch_dx_14_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%ref_patch_dx_13_wri = alloca float"   --->   Operation 98 'alloca' 'ref_patch_dx_13_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%ref_patch_dx_12_wri = alloca float"   --->   Operation 99 'alloca' 'ref_patch_dx_12_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_writ = alloca float"   --->   Operation 100 'alloca' 'ref_patch_dx_0_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%ref_patch_dx_11_wri = alloca float"   --->   Operation 101 'alloca' 'ref_patch_dx_11_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%ref_patch_dx_10_wri = alloca float"   --->   Operation 102 'alloca' 'ref_patch_dx_10_wri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_writ = alloca float"   --->   Operation 103 'alloca' 'ref_patch_dx_1_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%ref_patch_dx_9_writ = alloca float"   --->   Operation 104 'alloca' 'ref_patch_dx_9_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%ref_patch_dx_8_writ = alloca float"   --->   Operation 105 'alloca' 'ref_patch_dx_8_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_writ = alloca float"   --->   Operation 106 'alloca' 'ref_patch_dx_2_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%ref_patch_dx_7_writ = alloca float"   --->   Operation 107 'alloca' 'ref_patch_dx_7_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%ref_patch_dx_6_writ = alloca float"   --->   Operation 108 'alloca' 'ref_patch_dx_6_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_writ = alloca float"   --->   Operation 109 'alloca' 'ref_patch_dx_3_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%ref_patch_dx_5_writ = alloca float"   --->   Operation 110 'alloca' 'ref_patch_dx_5_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ref_patch_dx_4_writ = alloca float"   --->   Operation 111 'alloca' 'ref_patch_dx_4_writ' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_read_173 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read99)" [batch_align2d_hls/align2d.c:19]   --->   Operation 112 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_read_174 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read98)" [batch_align2d_hls/align2d.c:19]   --->   Operation 113 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_read_175 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read97)" [batch_align2d_hls/align2d.c:19]   --->   Operation 114 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_read_176 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read96)" [batch_align2d_hls/align2d.c:19]   --->   Operation 115 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_read_177 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read95)" [batch_align2d_hls/align2d.c:19]   --->   Operation 116 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_read_178 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read94)" [batch_align2d_hls/align2d.c:19]   --->   Operation 117 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_read_179 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read93)" [batch_align2d_hls/align2d.c:19]   --->   Operation 118 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_read_180 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read92)" [batch_align2d_hls/align2d.c:19]   --->   Operation 119 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_read_181 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read91)" [batch_align2d_hls/align2d.c:19]   --->   Operation 120 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_read_182 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read90)" [batch_align2d_hls/align2d.c:19]   --->   Operation 121 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_read_183 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read89)" [batch_align2d_hls/align2d.c:19]   --->   Operation 122 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_read_184 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read88)" [batch_align2d_hls/align2d.c:19]   --->   Operation 123 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_read_185 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read87)" [batch_align2d_hls/align2d.c:19]   --->   Operation 124 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_read_186 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read86)" [batch_align2d_hls/align2d.c:19]   --->   Operation 125 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_read_187 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read85)" [batch_align2d_hls/align2d.c:19]   --->   Operation 126 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_read_188 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read84)" [batch_align2d_hls/align2d.c:19]   --->   Operation 127 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_read_189 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read83)" [batch_align2d_hls/align2d.c:19]   --->   Operation 128 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_read_190 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read82)" [batch_align2d_hls/align2d.c:19]   --->   Operation 129 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_read_191 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read81)" [batch_align2d_hls/align2d.c:19]   --->   Operation 130 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_read80180 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read80)" [batch_align2d_hls/align2d.c:19]   --->   Operation 131 'read' 'p_read80180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_read_192 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read79)" [batch_align2d_hls/align2d.c:19]   --->   Operation 132 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_read_193 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read78)" [batch_align2d_hls/align2d.c:19]   --->   Operation 133 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_read_194 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read77)" [batch_align2d_hls/align2d.c:19]   --->   Operation 134 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_read_195 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read76)" [batch_align2d_hls/align2d.c:19]   --->   Operation 135 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_read_196 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read75)" [batch_align2d_hls/align2d.c:19]   --->   Operation 136 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_read_197 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read74)" [batch_align2d_hls/align2d.c:19]   --->   Operation 137 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_read_198 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read73)" [batch_align2d_hls/align2d.c:19]   --->   Operation 138 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_read_199 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read72)" [batch_align2d_hls/align2d.c:19]   --->   Operation 139 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_read_200 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read71)" [batch_align2d_hls/align2d.c:19]   --->   Operation 140 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_read70170 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read70)" [batch_align2d_hls/align2d.c:19]   --->   Operation 141 'read' 'p_read70170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_read_201 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read69)" [batch_align2d_hls/align2d.c:19]   --->   Operation 142 'read' 'p_read_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_read_202 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read68)" [batch_align2d_hls/align2d.c:19]   --->   Operation 143 'read' 'p_read_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_read_203 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read67)" [batch_align2d_hls/align2d.c:19]   --->   Operation 144 'read' 'p_read_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_read_204 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read66)" [batch_align2d_hls/align2d.c:19]   --->   Operation 145 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_read_205 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read65)" [batch_align2d_hls/align2d.c:19]   --->   Operation 146 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_read_206 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read64)" [batch_align2d_hls/align2d.c:19]   --->   Operation 147 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_read_207 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read63)" [batch_align2d_hls/align2d.c:19]   --->   Operation 148 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_read_208 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read62)" [batch_align2d_hls/align2d.c:19]   --->   Operation 149 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_read_209 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read61)" [batch_align2d_hls/align2d.c:19]   --->   Operation 150 'read' 'p_read_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_read60160 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read60)" [batch_align2d_hls/align2d.c:19]   --->   Operation 151 'read' 'p_read60160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_read_210 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read59)" [batch_align2d_hls/align2d.c:19]   --->   Operation 152 'read' 'p_read_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_read_211 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read58)" [batch_align2d_hls/align2d.c:19]   --->   Operation 153 'read' 'p_read_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_read_212 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read57)" [batch_align2d_hls/align2d.c:19]   --->   Operation 154 'read' 'p_read_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_read_213 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read56)" [batch_align2d_hls/align2d.c:19]   --->   Operation 155 'read' 'p_read_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_read_214 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read55)" [batch_align2d_hls/align2d.c:19]   --->   Operation 156 'read' 'p_read_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_read_215 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read54)" [batch_align2d_hls/align2d.c:19]   --->   Operation 157 'read' 'p_read_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_read_216 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read53)" [batch_align2d_hls/align2d.c:19]   --->   Operation 158 'read' 'p_read_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_read_217 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read52)" [batch_align2d_hls/align2d.c:19]   --->   Operation 159 'read' 'p_read_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_read_218 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read51)" [batch_align2d_hls/align2d.c:19]   --->   Operation 160 'read' 'p_read_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_read50150 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read50)" [batch_align2d_hls/align2d.c:19]   --->   Operation 161 'read' 'p_read50150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_read_219 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read49)" [batch_align2d_hls/align2d.c:19]   --->   Operation 162 'read' 'p_read_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_read_220 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read48)" [batch_align2d_hls/align2d.c:19]   --->   Operation 163 'read' 'p_read_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_read_221 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read47)" [batch_align2d_hls/align2d.c:19]   --->   Operation 164 'read' 'p_read_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_read_222 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read46)" [batch_align2d_hls/align2d.c:19]   --->   Operation 165 'read' 'p_read_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_read_223 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read45)" [batch_align2d_hls/align2d.c:19]   --->   Operation 166 'read' 'p_read_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_read_224 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read44)" [batch_align2d_hls/align2d.c:19]   --->   Operation 167 'read' 'p_read_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_read_225 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read43)" [batch_align2d_hls/align2d.c:19]   --->   Operation 168 'read' 'p_read_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_read_226 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read42)" [batch_align2d_hls/align2d.c:19]   --->   Operation 169 'read' 'p_read_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_read_227 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read41)" [batch_align2d_hls/align2d.c:19]   --->   Operation 170 'read' 'p_read_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_read40140 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read40)" [batch_align2d_hls/align2d.c:19]   --->   Operation 171 'read' 'p_read40140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_read_228 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read39)" [batch_align2d_hls/align2d.c:19]   --->   Operation 172 'read' 'p_read_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_read_229 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read38)" [batch_align2d_hls/align2d.c:19]   --->   Operation 173 'read' 'p_read_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_read_230 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read37)" [batch_align2d_hls/align2d.c:19]   --->   Operation 174 'read' 'p_read_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_read_231 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read36)" [batch_align2d_hls/align2d.c:19]   --->   Operation 175 'read' 'p_read_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_read_232 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read35)" [batch_align2d_hls/align2d.c:19]   --->   Operation 176 'read' 'p_read_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_read_233 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read34)" [batch_align2d_hls/align2d.c:19]   --->   Operation 177 'read' 'p_read_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_read_234 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read33)" [batch_align2d_hls/align2d.c:19]   --->   Operation 178 'read' 'p_read_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_read_235 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read32)" [batch_align2d_hls/align2d.c:19]   --->   Operation 179 'read' 'p_read_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_read_236 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read31)" [batch_align2d_hls/align2d.c:19]   --->   Operation 180 'read' 'p_read_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_read30130 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read30)" [batch_align2d_hls/align2d.c:19]   --->   Operation 181 'read' 'p_read30130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_read_237 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read29)" [batch_align2d_hls/align2d.c:19]   --->   Operation 182 'read' 'p_read_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_read_238 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read28)" [batch_align2d_hls/align2d.c:19]   --->   Operation 183 'read' 'p_read_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_read_239 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read27)" [batch_align2d_hls/align2d.c:19]   --->   Operation 184 'read' 'p_read_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_read_240 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read26)" [batch_align2d_hls/align2d.c:19]   --->   Operation 185 'read' 'p_read_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_read_241 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read25)" [batch_align2d_hls/align2d.c:19]   --->   Operation 186 'read' 'p_read_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_read_242 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read24)" [batch_align2d_hls/align2d.c:19]   --->   Operation 187 'read' 'p_read_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_read_243 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read23)" [batch_align2d_hls/align2d.c:19]   --->   Operation 188 'read' 'p_read_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_read_244 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read22)" [batch_align2d_hls/align2d.c:19]   --->   Operation 189 'read' 'p_read_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_read_245 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read21)" [batch_align2d_hls/align2d.c:19]   --->   Operation 190 'read' 'p_read_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_read20120 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read20)" [batch_align2d_hls/align2d.c:19]   --->   Operation 191 'read' 'p_read20120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_read_246 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read19)" [batch_align2d_hls/align2d.c:19]   --->   Operation 192 'read' 'p_read_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_read_247 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read18)" [batch_align2d_hls/align2d.c:19]   --->   Operation 193 'read' 'p_read_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_read_248 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read17)" [batch_align2d_hls/align2d.c:19]   --->   Operation 194 'read' 'p_read_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_read_249 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read16)" [batch_align2d_hls/align2d.c:19]   --->   Operation 195 'read' 'p_read_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_read_250 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read15)" [batch_align2d_hls/align2d.c:19]   --->   Operation 196 'read' 'p_read_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_read_251 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read14)" [batch_align2d_hls/align2d.c:19]   --->   Operation 197 'read' 'p_read_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_read_252 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read13)" [batch_align2d_hls/align2d.c:19]   --->   Operation 198 'read' 'p_read_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_read_253 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read12)" [batch_align2d_hls/align2d.c:19]   --->   Operation 199 'read' 'p_read_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%p_read_254 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read11)" [batch_align2d_hls/align2d.c:19]   --->   Operation 200 'read' 'p_read_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_read10110 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read10)" [batch_align2d_hls/align2d.c:19]   --->   Operation 201 'read' 'p_read10110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_read9109 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read9)" [batch_align2d_hls/align2d.c:19]   --->   Operation 202 'read' 'p_read9109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_read8108 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read8)" [batch_align2d_hls/align2d.c:19]   --->   Operation 203 'read' 'p_read8108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%p_read7107 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read7)" [batch_align2d_hls/align2d.c:19]   --->   Operation 204 'read' 'p_read7107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_read6106 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read6)" [batch_align2d_hls/align2d.c:19]   --->   Operation 205 'read' 'p_read6106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_read5105 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read5)" [batch_align2d_hls/align2d.c:19]   --->   Operation 206 'read' 'p_read5105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_read4104 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read4)" [batch_align2d_hls/align2d.c:19]   --->   Operation 207 'read' 'p_read4104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_read3103 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read3)" [batch_align2d_hls/align2d.c:19]   --->   Operation 208 'read' 'p_read3103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_read2102 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read2)" [batch_align2d_hls/align2d.c:19]   --->   Operation 209 'read' 'p_read2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_read1101 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read1)" [batch_align2d_hls/align2d.c:19]   --->   Operation 210 'read' 'p_read1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_read_255 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read)" [batch_align2d_hls/align2d.c:19]   --->   Operation 211 'read' 'p_read_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.65ns)   --->   "br label %0" [batch_align2d_hls/align2d.c:19]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_s = phi float [ %tmp_129, %branch13804 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:40]   --->   Operation 213 'phi' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_67 = phi float [ %tmp_128, %branch13804 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:39]   --->   Operation 214 'phi' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_68 = phi float [ %tmp_126, %branch13804 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:38]   --->   Operation 215 'phi' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_69 = phi float [ %tmp_125, %branch13804 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:37]   --->   Operation 216 'phi' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_70 = phi float [ %tmp_123, %branch13804 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:36]   --->   Operation 217 'phi' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%i = phi i7 [ %i_1, %branch13804 ], [ 0, %.preheader ]"   --->   Operation 218 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.81ns)   --->   "%exitcond = icmp eq i7 %i, -64" [batch_align2d_hls/align2d.c:19]   --->   Operation 219 'icmp' 'exitcond' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 220 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.77ns)   --->   "%i_1 = add i7 %i, 1" [batch_align2d_hls/align2d.c:19]   --->   Operation 221 'add' 'i_1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %branch12, label %branch314" [batch_align2d_hls/align2d.c:19]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i7 %i to i6" [batch_align2d_hls/align2d.c:25]   --->   Operation 223 'trunc' 'tmp_105' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i7 %i to i3" [batch_align2d_hls/align2d.c:29]   --->   Operation 224 'trunc' 'tmp_106' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_107 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %i, i32 3, i32 5)" [batch_align2d_hls/align2d.c:19]   --->   Operation 225 'partselect' 'tmp_107' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_108 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_107, i1 false)" [batch_align2d_hls/align2d.c:29]   --->   Operation 226 'bitconcatenate' 'tmp_108' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i4 %tmp_108 to i7" [batch_align2d_hls/align2d.c:29]   --->   Operation 227 'zext' 'tmp_117_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_109 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_107, i3 0)" [batch_align2d_hls/align2d.c:29]   --->   Operation 228 'bitconcatenate' 'tmp_109' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i6 %tmp_109 to i7" [batch_align2d_hls/align2d.c:29]   --->   Operation 229 'zext' 'tmp_118_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.78ns)   --->   "%tmp_110 = add i7 %tmp_118_cast, %tmp_117_cast" [batch_align2d_hls/align2d.c:29]   --->   Operation 230 'add' 'tmp_110' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i3 %tmp_106 to i5" [batch_align2d_hls/align2d.c:29]   --->   Operation 231 'zext' 'tmp_121_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.78ns)   --->   "%tmp73 = add i5 12, %tmp_121_cast" [batch_align2d_hls/align2d.c:29]   --->   Operation 232 'add' 'tmp73' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp100_cast = zext i5 %tmp73 to i7" [batch_align2d_hls/align2d.c:29]   --->   Operation 233 'zext' 'tmp100_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.77ns)   --->   "%tmp_111 = add i7 %tmp_110, %tmp100_cast" [batch_align2d_hls/align2d.c:29]   --->   Operation 234 'add' 'tmp_111' <Predicate = (!exitcond)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (1.18ns)   --->   "%tmp_112 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read_255, i8 %p_read1101, i8 %p_read2102, i8 %p_read3103, i8 %p_read4104, i8 %p_read5105, i8 %p_read6106, i8 %p_read7107, i8 %p_read8108, i8 %p_read9109, i8 %p_read10110, i8 %p_read_254, i8 %p_read_253, i8 %p_read_252, i8 %p_read_251, i8 %p_read_250, i8 %p_read_249, i8 %p_read_248, i8 %p_read_247, i8 %p_read_246, i8 %p_read20120, i8 %p_read_245, i8 %p_read_244, i8 %p_read_243, i8 %p_read_242, i8 %p_read_241, i8 %p_read_240, i8 %p_read_239, i8 %p_read_238, i8 %p_read_237, i8 %p_read30130, i8 %p_read_236, i8 %p_read_235, i8 %p_read_234, i8 %p_read_233, i8 %p_read_232, i8 %p_read_231, i8 %p_read_230, i8 %p_read_229, i8 %p_read_228, i8 %p_read40140, i8 %p_read_227, i8 %p_read_226, i8 %p_read_225, i8 %p_read_224, i8 %p_read_223, i8 %p_read_222, i8 %p_read_221, i8 %p_read_220, i8 %p_read_219, i8 %p_read50150, i8 %p_read_218, i8 %p_read_217, i8 %p_read_216, i8 %p_read_215, i8 %p_read_214, i8 %p_read_213, i8 %p_read_212, i8 %p_read_211, i8 %p_read_210, i8 %p_read60160, i8 %p_read_209, i8 %p_read_208, i8 %p_read_207, i8 %p_read_206, i8 %p_read_205, i8 %p_read_204, i8 %p_read_203, i8 %p_read_202, i8 %p_read_201, i8 %p_read70170, i8 %p_read_200, i8 %p_read_199, i8 %p_read_198, i8 %p_read_197, i8 %p_read_196, i8 %p_read_195, i8 %p_read_194, i8 %p_read_193, i8 %p_read_192, i8 %p_read80180, i8 %p_read_191, i8 %p_read_190, i8 %p_read_189, i8 %p_read_188, i8 %p_read_187, i8 %p_read_186, i8 %p_read_185, i8 %p_read_184, i8 %p_read_183, i8 %p_read_182, i8 %p_read_181, i8 %p_read_180, i8 %p_read_179, i8 %p_read_178, i8 %p_read_177, i8 %p_read_176, i8 %p_read_175, i8 %p_read_174, i8 %p_read_173, i7 %tmp_111)" [batch_align2d_hls/align2d.c:29]   --->   Operation 235 'mux' 'tmp_112' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_124_cast = zext i8 %tmp_112 to i9" [batch_align2d_hls/align2d.c:29]   --->   Operation 236 'zext' 'tmp_124_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.78ns)   --->   "%tmp101 = add i5 10, %tmp_121_cast" [batch_align2d_hls/align2d.c:29]   --->   Operation 237 'add' 'tmp101' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp101_cast = zext i5 %tmp101 to i7" [batch_align2d_hls/align2d.c:29]   --->   Operation 238 'zext' 'tmp101_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.77ns)   --->   "%tmp_113 = add i7 %tmp_110, %tmp101_cast" [batch_align2d_hls/align2d.c:29]   --->   Operation 239 'add' 'tmp_113' <Predicate = (!exitcond)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (1.18ns)   --->   "%tmp_114 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read_255, i8 %p_read1101, i8 %p_read2102, i8 %p_read3103, i8 %p_read4104, i8 %p_read5105, i8 %p_read6106, i8 %p_read7107, i8 %p_read8108, i8 %p_read9109, i8 %p_read10110, i8 %p_read_254, i8 %p_read_253, i8 %p_read_252, i8 %p_read_251, i8 %p_read_250, i8 %p_read_249, i8 %p_read_248, i8 %p_read_247, i8 %p_read_246, i8 %p_read20120, i8 %p_read_245, i8 %p_read_244, i8 %p_read_243, i8 %p_read_242, i8 %p_read_241, i8 %p_read_240, i8 %p_read_239, i8 %p_read_238, i8 %p_read_237, i8 %p_read30130, i8 %p_read_236, i8 %p_read_235, i8 %p_read_234, i8 %p_read_233, i8 %p_read_232, i8 %p_read_231, i8 %p_read_230, i8 %p_read_229, i8 %p_read_228, i8 %p_read40140, i8 %p_read_227, i8 %p_read_226, i8 %p_read_225, i8 %p_read_224, i8 %p_read_223, i8 %p_read_222, i8 %p_read_221, i8 %p_read_220, i8 %p_read_219, i8 %p_read50150, i8 %p_read_218, i8 %p_read_217, i8 %p_read_216, i8 %p_read_215, i8 %p_read_214, i8 %p_read_213, i8 %p_read_212, i8 %p_read_211, i8 %p_read_210, i8 %p_read60160, i8 %p_read_209, i8 %p_read_208, i8 %p_read_207, i8 %p_read_206, i8 %p_read_205, i8 %p_read_204, i8 %p_read_203, i8 %p_read_202, i8 %p_read_201, i8 %p_read70170, i8 %p_read_200, i8 %p_read_199, i8 %p_read_198, i8 %p_read_197, i8 %p_read_196, i8 %p_read_195, i8 %p_read_194, i8 %p_read_193, i8 %p_read_192, i8 %p_read80180, i8 %p_read_191, i8 %p_read_190, i8 %p_read_189, i8 %p_read_188, i8 %p_read_187, i8 %p_read_186, i8 %p_read_185, i8 %p_read_184, i8 %p_read_183, i8 %p_read_182, i8 %p_read_181, i8 %p_read_180, i8 %p_read_179, i8 %p_read_178, i8 %p_read_177, i8 %p_read_176, i8 %p_read_175, i8 %p_read_174, i8 %p_read_173, i7 %tmp_113)" [batch_align2d_hls/align2d.c:29]   --->   Operation 240 'mux' 'tmp_114' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_128_cast = zext i8 %tmp_114 to i9" [batch_align2d_hls/align2d.c:29]   --->   Operation 241 'zext' 'tmp_128_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.76ns)   --->   "%tmp_115 = sub i9 %tmp_124_cast, %tmp_128_cast" [batch_align2d_hls/align2d.c:29]   --->   Operation 242 'sub' 'tmp_115' <Predicate = (!exitcond)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.84ns)   --->   "switch i6 %tmp_105, label %branch144 [
    i6 0, label %branch314.branch13804_crit_edge
    i6 1, label %branch82
    i6 2, label %branch83
    i6 3, label %branch84
    i6 4, label %branch85
    i6 5, label %branch86
    i6 6, label %branch87
    i6 7, label %branch88
    i6 8, label %branch89
    i6 9, label %branch90
    i6 10, label %branch91
    i6 11, label %branch92
    i6 12, label %branch93
    i6 13, label %branch94
    i6 14, label %branch95
    i6 15, label %branch96
    i6 16, label %branch97
    i6 17, label %branch98
    i6 18, label %branch99
    i6 19, label %branch100
    i6 20, label %branch101
    i6 21, label %branch102
    i6 22, label %branch103
    i6 23, label %branch104
    i6 24, label %branch105
    i6 25, label %branch106
    i6 26, label %branch107
    i6 27, label %branch108
    i6 28, label %branch109
    i6 29, label %branch110
    i6 30, label %branch111
    i6 31, label %branch112
    i6 -32, label %branch113
    i6 -31, label %branch114
    i6 -30, label %branch115
    i6 -29, label %branch116
    i6 -28, label %branch117
    i6 -27, label %branch118
    i6 -26, label %branch119
    i6 -25, label %branch120
    i6 -24, label %branch121
    i6 -23, label %branch122
    i6 -22, label %branch123
    i6 -21, label %branch124
    i6 -20, label %branch125
    i6 -19, label %branch126
    i6 -18, label %branch127
    i6 -17, label %branch128
    i6 -16, label %branch129
    i6 -15, label %branch130
    i6 -14, label %branch131
    i6 -13, label %branch132
    i6 -12, label %branch133
    i6 -11, label %branch134
    i6 -10, label %branch135
    i6 -9, label %branch136
    i6 -8, label %branch137
    i6 -7, label %branch138
    i6 -6, label %branch139
    i6 -5, label %branch140
    i6 -4, label %branch141
    i6 -3, label %branch142
    i6 -2, label %branch143
  ]" [batch_align2d_hls/align2d.c:29]   --->   Operation 243 'switch' <Predicate = (!exitcond)> <Delay = 0.84>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 244 'br' <Predicate = (!exitcond & tmp_105 == 62)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 245 'br' <Predicate = (!exitcond & tmp_105 == 61)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 246 'br' <Predicate = (!exitcond & tmp_105 == 60)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 247 'br' <Predicate = (!exitcond & tmp_105 == 59)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 248 'br' <Predicate = (!exitcond & tmp_105 == 58)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 249 'br' <Predicate = (!exitcond & tmp_105 == 57)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 250 'br' <Predicate = (!exitcond & tmp_105 == 56)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 251 'br' <Predicate = (!exitcond & tmp_105 == 55)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 252 'br' <Predicate = (!exitcond & tmp_105 == 54)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 253 'br' <Predicate = (!exitcond & tmp_105 == 53)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 254 'br' <Predicate = (!exitcond & tmp_105 == 52)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 255 'br' <Predicate = (!exitcond & tmp_105 == 51)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 256 'br' <Predicate = (!exitcond & tmp_105 == 50)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 257 'br' <Predicate = (!exitcond & tmp_105 == 49)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 258 'br' <Predicate = (!exitcond & tmp_105 == 48)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 259 'br' <Predicate = (!exitcond & tmp_105 == 47)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 260 'br' <Predicate = (!exitcond & tmp_105 == 46)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 261 'br' <Predicate = (!exitcond & tmp_105 == 45)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 262 'br' <Predicate = (!exitcond & tmp_105 == 44)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 263 'br' <Predicate = (!exitcond & tmp_105 == 43)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 264 'br' <Predicate = (!exitcond & tmp_105 == 42)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 265 'br' <Predicate = (!exitcond & tmp_105 == 41)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 266 'br' <Predicate = (!exitcond & tmp_105 == 40)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 267 'br' <Predicate = (!exitcond & tmp_105 == 39)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 268 'br' <Predicate = (!exitcond & tmp_105 == 38)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 269 'br' <Predicate = (!exitcond & tmp_105 == 37)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 270 'br' <Predicate = (!exitcond & tmp_105 == 36)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 271 'br' <Predicate = (!exitcond & tmp_105 == 35)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 272 'br' <Predicate = (!exitcond & tmp_105 == 34)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 273 'br' <Predicate = (!exitcond & tmp_105 == 33)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 274 'br' <Predicate = (!exitcond & tmp_105 == 32)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 275 'br' <Predicate = (!exitcond & tmp_105 == 31)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 276 'br' <Predicate = (!exitcond & tmp_105 == 30)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 277 'br' <Predicate = (!exitcond & tmp_105 == 29)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 278 'br' <Predicate = (!exitcond & tmp_105 == 28)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 279 'br' <Predicate = (!exitcond & tmp_105 == 27)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 280 'br' <Predicate = (!exitcond & tmp_105 == 26)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 281 'br' <Predicate = (!exitcond & tmp_105 == 25)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 282 'br' <Predicate = (!exitcond & tmp_105 == 24)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 283 'br' <Predicate = (!exitcond & tmp_105 == 23)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 284 'br' <Predicate = (!exitcond & tmp_105 == 22)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 285 'br' <Predicate = (!exitcond & tmp_105 == 21)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 286 'br' <Predicate = (!exitcond & tmp_105 == 20)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 287 'br' <Predicate = (!exitcond & tmp_105 == 19)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 288 'br' <Predicate = (!exitcond & tmp_105 == 18)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 289 'br' <Predicate = (!exitcond & tmp_105 == 17)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 290 'br' <Predicate = (!exitcond & tmp_105 == 16)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 291 'br' <Predicate = (!exitcond & tmp_105 == 15)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 292 'br' <Predicate = (!exitcond & tmp_105 == 14)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 293 'br' <Predicate = (!exitcond & tmp_105 == 13)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 294 'br' <Predicate = (!exitcond & tmp_105 == 12)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 295 'br' <Predicate = (!exitcond & tmp_105 == 11)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 296 'br' <Predicate = (!exitcond & tmp_105 == 10)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 297 'br' <Predicate = (!exitcond & tmp_105 == 9)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 298 'br' <Predicate = (!exitcond & tmp_105 == 8)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 299 'br' <Predicate = (!exitcond & tmp_105 == 7)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 300 'br' <Predicate = (!exitcond & tmp_105 == 6)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 301 'br' <Predicate = (!exitcond & tmp_105 == 5)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 302 'br' <Predicate = (!exitcond & tmp_105 == 4)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 303 'br' <Predicate = (!exitcond & tmp_105 == 3)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 304 'br' <Predicate = (!exitcond & tmp_105 == 2)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 305 'br' <Predicate = (!exitcond & tmp_105 == 1)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 306 'br' <Predicate = (!exitcond & tmp_105 == 0)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "br label %branch13804" [batch_align2d_hls/align2d.c:29]   --->   Operation 307 'br' <Predicate = (!exitcond & tmp_105 == 63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.89>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_121_cast1 = zext i3 %tmp_106 to i7" [batch_align2d_hls/align2d.c:29]   --->   Operation 308 'zext' 'tmp_121_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%ref_patch_dx1 = sext i9 %tmp_115 to i32" [batch_align2d_hls/align2d.c:29]   --->   Operation 309 'sext' 'ref_patch_dx1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 310 [3/3] (7.89ns)   --->   "%ref_patch_dx = sitofp i32 %ref_patch_dx1 to float" [batch_align2d_hls/align2d.c:29]   --->   Operation 310 'sitofp' 'ref_patch_dx' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.78ns)   --->   "%tmp103 = add i5 %tmp_121_cast, -11" [batch_align2d_hls/align2d.c:30]   --->   Operation 311 'add' 'tmp103' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp103_cast = zext i5 %tmp103 to i7" [batch_align2d_hls/align2d.c:30]   --->   Operation 312 'zext' 'tmp103_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.77ns)   --->   "%tmp_116 = add i7 %tmp103_cast, %tmp_110" [batch_align2d_hls/align2d.c:30]   --->   Operation 313 'add' 'tmp_116' <Predicate = (!exitcond)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (1.18ns)   --->   "%tmp_117 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read_255, i8 %p_read1101, i8 %p_read2102, i8 %p_read3103, i8 %p_read4104, i8 %p_read5105, i8 %p_read6106, i8 %p_read7107, i8 %p_read8108, i8 %p_read9109, i8 %p_read10110, i8 %p_read_254, i8 %p_read_253, i8 %p_read_252, i8 %p_read_251, i8 %p_read_250, i8 %p_read_249, i8 %p_read_248, i8 %p_read_247, i8 %p_read_246, i8 %p_read20120, i8 %p_read_245, i8 %p_read_244, i8 %p_read_243, i8 %p_read_242, i8 %p_read_241, i8 %p_read_240, i8 %p_read_239, i8 %p_read_238, i8 %p_read_237, i8 %p_read30130, i8 %p_read_236, i8 %p_read_235, i8 %p_read_234, i8 %p_read_233, i8 %p_read_232, i8 %p_read_231, i8 %p_read_230, i8 %p_read_229, i8 %p_read_228, i8 %p_read40140, i8 %p_read_227, i8 %p_read_226, i8 %p_read_225, i8 %p_read_224, i8 %p_read_223, i8 %p_read_222, i8 %p_read_221, i8 %p_read_220, i8 %p_read_219, i8 %p_read50150, i8 %p_read_218, i8 %p_read_217, i8 %p_read_216, i8 %p_read_215, i8 %p_read_214, i8 %p_read_213, i8 %p_read_212, i8 %p_read_211, i8 %p_read_210, i8 %p_read60160, i8 %p_read_209, i8 %p_read_208, i8 %p_read_207, i8 %p_read_206, i8 %p_read_205, i8 %p_read_204, i8 %p_read_203, i8 %p_read_202, i8 %p_read_201, i8 %p_read70170, i8 %p_read_200, i8 %p_read_199, i8 %p_read_198, i8 %p_read_197, i8 %p_read_196, i8 %p_read_195, i8 %p_read_194, i8 %p_read_193, i8 %p_read_192, i8 %p_read80180, i8 %p_read_191, i8 %p_read_190, i8 %p_read_189, i8 %p_read_188, i8 %p_read_187, i8 %p_read_186, i8 %p_read_185, i8 %p_read_184, i8 %p_read_183, i8 %p_read_182, i8 %p_read_181, i8 %p_read_180, i8 %p_read_179, i8 %p_read_178, i8 %p_read_177, i8 %p_read_176, i8 %p_read_175, i8 %p_read_174, i8 %p_read_173, i7 %tmp_116)" [batch_align2d_hls/align2d.c:30]   --->   Operation 314 'mux' 'tmp_117' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_134_cast = zext i8 %tmp_117 to i9" [batch_align2d_hls/align2d.c:30]   --->   Operation 315 'zext' 'tmp_134_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node tmp_119)   --->   "%tmp_118 = or i7 %tmp_110, 1" [batch_align2d_hls/align2d.c:29]   --->   Operation 316 'or' 'tmp_118' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_119 = add i7 %tmp_121_cast1, %tmp_118" [batch_align2d_hls/align2d.c:30]   --->   Operation 317 'add' 'tmp_119' <Predicate = (!exitcond)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (1.18ns)   --->   "%tmp_120 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read_255, i8 %p_read1101, i8 %p_read2102, i8 %p_read3103, i8 %p_read4104, i8 %p_read5105, i8 %p_read6106, i8 %p_read7107, i8 %p_read8108, i8 %p_read9109, i8 %p_read10110, i8 %p_read_254, i8 %p_read_253, i8 %p_read_252, i8 %p_read_251, i8 %p_read_250, i8 %p_read_249, i8 %p_read_248, i8 %p_read_247, i8 %p_read_246, i8 %p_read20120, i8 %p_read_245, i8 %p_read_244, i8 %p_read_243, i8 %p_read_242, i8 %p_read_241, i8 %p_read_240, i8 %p_read_239, i8 %p_read_238, i8 %p_read_237, i8 %p_read30130, i8 %p_read_236, i8 %p_read_235, i8 %p_read_234, i8 %p_read_233, i8 %p_read_232, i8 %p_read_231, i8 %p_read_230, i8 %p_read_229, i8 %p_read_228, i8 %p_read40140, i8 %p_read_227, i8 %p_read_226, i8 %p_read_225, i8 %p_read_224, i8 %p_read_223, i8 %p_read_222, i8 %p_read_221, i8 %p_read_220, i8 %p_read_219, i8 %p_read50150, i8 %p_read_218, i8 %p_read_217, i8 %p_read_216, i8 %p_read_215, i8 %p_read_214, i8 %p_read_213, i8 %p_read_212, i8 %p_read_211, i8 %p_read_210, i8 %p_read60160, i8 %p_read_209, i8 %p_read_208, i8 %p_read_207, i8 %p_read_206, i8 %p_read_205, i8 %p_read_204, i8 %p_read_203, i8 %p_read_202, i8 %p_read_201, i8 %p_read70170, i8 %p_read_200, i8 %p_read_199, i8 %p_read_198, i8 %p_read_197, i8 %p_read_196, i8 %p_read_195, i8 %p_read_194, i8 %p_read_193, i8 %p_read_192, i8 %p_read80180, i8 %p_read_191, i8 %p_read_190, i8 %p_read_189, i8 %p_read_188, i8 %p_read_187, i8 %p_read_186, i8 %p_read_185, i8 %p_read_184, i8 %p_read_183, i8 %p_read_182, i8 %p_read_181, i8 %p_read_180, i8 %p_read_179, i8 %p_read_178, i8 %p_read_177, i8 %p_read_176, i8 %p_read_175, i8 %p_read_174, i8 %p_read_173, i7 %tmp_119)" [batch_align2d_hls/align2d.c:30]   --->   Operation 318 'mux' 'tmp_120' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_138_cast = zext i8 %tmp_120 to i9" [batch_align2d_hls/align2d.c:30]   --->   Operation 319 'zext' 'tmp_138_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.76ns)   --->   "%tmp_121 = sub i9 %tmp_134_cast, %tmp_138_cast" [batch_align2d_hls/align2d.c:30]   --->   Operation 320 'sub' 'tmp_121' <Predicate = (!exitcond)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.89>
ST_4 : Operation 321 [2/3] (7.89ns)   --->   "%ref_patch_dx = sitofp i32 %ref_patch_dx1 to float" [batch_align2d_hls/align2d.c:29]   --->   Operation 321 'sitofp' 'ref_patch_dx' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%ref_patch_dy1 = sext i9 %tmp_121 to i32" [batch_align2d_hls/align2d.c:30]   --->   Operation 322 'sext' 'ref_patch_dy1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 323 [3/3] (7.89ns)   --->   "%ref_patch_dy = sitofp i32 %ref_patch_dy1 to float" [batch_align2d_hls/align2d.c:30]   --->   Operation 323 'sitofp' 'ref_patch_dy' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.89>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [batch_align2d_hls/align2d.c:19]   --->   Operation 324 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2) nounwind" [batch_align2d_hls/align2d.c:19]   --->   Operation 325 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:21]   --->   Operation 326 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 327 [1/3] (7.89ns)   --->   "%ref_patch_dx = sitofp i32 %ref_patch_dx1 to float" [batch_align2d_hls/align2d.c:29]   --->   Operation 327 'sitofp' 'ref_patch_dx' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_62_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 328 'store' <Predicate = (!exitcond & tmp_105 == 62)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_61_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 329 'store' <Predicate = (!exitcond & tmp_105 == 61)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_60_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 330 'store' <Predicate = (!exitcond & tmp_105 == 60)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_59_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 331 'store' <Predicate = (!exitcond & tmp_105 == 59)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_58_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 332 'store' <Predicate = (!exitcond & tmp_105 == 58)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_57_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 333 'store' <Predicate = (!exitcond & tmp_105 == 57)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_56_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 334 'store' <Predicate = (!exitcond & tmp_105 == 56)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_55_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 335 'store' <Predicate = (!exitcond & tmp_105 == 55)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_54_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 336 'store' <Predicate = (!exitcond & tmp_105 == 54)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_53_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 337 'store' <Predicate = (!exitcond & tmp_105 == 53)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_52_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 338 'store' <Predicate = (!exitcond & tmp_105 == 52)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_51_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 339 'store' <Predicate = (!exitcond & tmp_105 == 51)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_50_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 340 'store' <Predicate = (!exitcond & tmp_105 == 50)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_49_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 341 'store' <Predicate = (!exitcond & tmp_105 == 49)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_48_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 342 'store' <Predicate = (!exitcond & tmp_105 == 48)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_47_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 343 'store' <Predicate = (!exitcond & tmp_105 == 47)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_46_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 344 'store' <Predicate = (!exitcond & tmp_105 == 46)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_45_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 345 'store' <Predicate = (!exitcond & tmp_105 == 45)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_44_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 346 'store' <Predicate = (!exitcond & tmp_105 == 44)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_43_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 347 'store' <Predicate = (!exitcond & tmp_105 == 43)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_42_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 348 'store' <Predicate = (!exitcond & tmp_105 == 42)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_41_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 349 'store' <Predicate = (!exitcond & tmp_105 == 41)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_40_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 350 'store' <Predicate = (!exitcond & tmp_105 == 40)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_39_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 351 'store' <Predicate = (!exitcond & tmp_105 == 39)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_38_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 352 'store' <Predicate = (!exitcond & tmp_105 == 38)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_37_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 353 'store' <Predicate = (!exitcond & tmp_105 == 37)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_36_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 354 'store' <Predicate = (!exitcond & tmp_105 == 36)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_35_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 355 'store' <Predicate = (!exitcond & tmp_105 == 35)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_34_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 356 'store' <Predicate = (!exitcond & tmp_105 == 34)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_33_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 357 'store' <Predicate = (!exitcond & tmp_105 == 33)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_32_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 358 'store' <Predicate = (!exitcond & tmp_105 == 32)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_31_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 359 'store' <Predicate = (!exitcond & tmp_105 == 31)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_30_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 360 'store' <Predicate = (!exitcond & tmp_105 == 30)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_29_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 361 'store' <Predicate = (!exitcond & tmp_105 == 29)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_28_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 362 'store' <Predicate = (!exitcond & tmp_105 == 28)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_27_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 363 'store' <Predicate = (!exitcond & tmp_105 == 27)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_26_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 364 'store' <Predicate = (!exitcond & tmp_105 == 26)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_25_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 365 'store' <Predicate = (!exitcond & tmp_105 == 25)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_24_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 366 'store' <Predicate = (!exitcond & tmp_105 == 24)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_23_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 367 'store' <Predicate = (!exitcond & tmp_105 == 23)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_22_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 368 'store' <Predicate = (!exitcond & tmp_105 == 22)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_21_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 369 'store' <Predicate = (!exitcond & tmp_105 == 21)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_20_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 370 'store' <Predicate = (!exitcond & tmp_105 == 20)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_19_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 371 'store' <Predicate = (!exitcond & tmp_105 == 19)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_18_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 372 'store' <Predicate = (!exitcond & tmp_105 == 18)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_17_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 373 'store' <Predicate = (!exitcond & tmp_105 == 17)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_16_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 374 'store' <Predicate = (!exitcond & tmp_105 == 16)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_15_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 375 'store' <Predicate = (!exitcond & tmp_105 == 15)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_14_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 376 'store' <Predicate = (!exitcond & tmp_105 == 14)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_13_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 377 'store' <Predicate = (!exitcond & tmp_105 == 13)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_12_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 378 'store' <Predicate = (!exitcond & tmp_105 == 12)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_11_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 379 'store' <Predicate = (!exitcond & tmp_105 == 11)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_10_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 380 'store' <Predicate = (!exitcond & tmp_105 == 10)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_9_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 381 'store' <Predicate = (!exitcond & tmp_105 == 9)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_8_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 382 'store' <Predicate = (!exitcond & tmp_105 == 8)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_7_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 383 'store' <Predicate = (!exitcond & tmp_105 == 7)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_6_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 384 'store' <Predicate = (!exitcond & tmp_105 == 6)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_5_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 385 'store' <Predicate = (!exitcond & tmp_105 == 5)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_4_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 386 'store' <Predicate = (!exitcond & tmp_105 == 4)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_3_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 387 'store' <Predicate = (!exitcond & tmp_105 == 3)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_2_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 388 'store' <Predicate = (!exitcond & tmp_105 == 2)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_1_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 389 'store' <Predicate = (!exitcond & tmp_105 == 1)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_0_writ" [batch_align2d_hls/align2d.c:29]   --->   Operation 390 'store' <Predicate = (!exitcond & tmp_105 == 0)> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "store float %ref_patch_dx, float* %ref_patch_dx_63_wri" [batch_align2d_hls/align2d.c:29]   --->   Operation 391 'store' <Predicate = (!exitcond & tmp_105 == 63)> <Delay = 0.00>
ST_5 : Operation 392 [2/3] (7.89ns)   --->   "%ref_patch_dy = sitofp i32 %ref_patch_dy1 to float" [batch_align2d_hls/align2d.c:30]   --->   Operation 392 'sitofp' 'ref_patch_dy' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 393 [1/3] (7.89ns)   --->   "%ref_patch_dy = sitofp i32 %ref_patch_dy1 to float" [batch_align2d_hls/align2d.c:30]   --->   Operation 393 'sitofp' 'ref_patch_dy' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 394 [2/2] (8.41ns)   --->   "%tmp_122 = fmul float %ref_patch_dx, %ref_patch_dx" [batch_align2d_hls/align2d.c:36]   --->   Operation 394 'fmul' 'tmp_122' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [4/4] (6.43ns)   --->   "%tmp_126 = fadd float %ref_patch_dx, %tmp_68" [batch_align2d_hls/align2d.c:38]   --->   Operation 395 'fadd' 'tmp_126' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 396 [1/2] (8.41ns)   --->   "%tmp_122 = fmul float %ref_patch_dx, %ref_patch_dx" [batch_align2d_hls/align2d.c:36]   --->   Operation 396 'fmul' 'tmp_122' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [2/2] (8.41ns)   --->   "%tmp_124 = fmul float %ref_patch_dx, %ref_patch_dy" [batch_align2d_hls/align2d.c:37]   --->   Operation 397 'fmul' 'tmp_124' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [3/4] (6.43ns)   --->   "%tmp_126 = fadd float %ref_patch_dx, %tmp_68" [batch_align2d_hls/align2d.c:38]   --->   Operation 398 'fadd' 'tmp_126' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [4/4] (6.43ns)   --->   "%tmp_129 = fadd float %ref_patch_dy, %tmp_s" [batch_align2d_hls/align2d.c:40]   --->   Operation 399 'fadd' 'tmp_129' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 400 [4/4] (6.43ns)   --->   "%tmp_123 = fadd float %tmp_122, %tmp_70" [batch_align2d_hls/align2d.c:36]   --->   Operation 400 'fadd' 'tmp_123' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [1/2] (8.41ns)   --->   "%tmp_124 = fmul float %ref_patch_dx, %ref_patch_dy" [batch_align2d_hls/align2d.c:37]   --->   Operation 401 'fmul' 'tmp_124' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 402 [2/4] (6.43ns)   --->   "%tmp_126 = fadd float %ref_patch_dx, %tmp_68" [batch_align2d_hls/align2d.c:38]   --->   Operation 402 'fadd' 'tmp_126' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [2/2] (8.41ns)   --->   "%tmp_127 = fmul float %ref_patch_dy, %ref_patch_dy" [batch_align2d_hls/align2d.c:39]   --->   Operation 403 'fmul' 'tmp_127' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 404 [3/4] (6.43ns)   --->   "%tmp_129 = fadd float %ref_patch_dy, %tmp_s" [batch_align2d_hls/align2d.c:40]   --->   Operation 404 'fadd' 'tmp_129' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 405 [3/4] (6.43ns)   --->   "%tmp_123 = fadd float %tmp_122, %tmp_70" [batch_align2d_hls/align2d.c:36]   --->   Operation 405 'fadd' 'tmp_123' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [4/4] (6.43ns)   --->   "%tmp_125 = fadd float %tmp_124, %tmp_69" [batch_align2d_hls/align2d.c:37]   --->   Operation 406 'fadd' 'tmp_125' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/4] (6.43ns)   --->   "%tmp_126 = fadd float %ref_patch_dx, %tmp_68" [batch_align2d_hls/align2d.c:38]   --->   Operation 407 'fadd' 'tmp_126' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [1/2] (8.41ns)   --->   "%tmp_127 = fmul float %ref_patch_dy, %ref_patch_dy" [batch_align2d_hls/align2d.c:39]   --->   Operation 408 'fmul' 'tmp_127' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [2/4] (6.43ns)   --->   "%tmp_129 = fadd float %ref_patch_dy, %tmp_s" [batch_align2d_hls/align2d.c:40]   --->   Operation 409 'fadd' 'tmp_129' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 410 [2/4] (6.43ns)   --->   "%tmp_123 = fadd float %tmp_122, %tmp_70" [batch_align2d_hls/align2d.c:36]   --->   Operation 410 'fadd' 'tmp_123' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 411 [3/4] (6.43ns)   --->   "%tmp_125 = fadd float %tmp_124, %tmp_69" [batch_align2d_hls/align2d.c:37]   --->   Operation 411 'fadd' 'tmp_125' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [4/4] (6.43ns)   --->   "%tmp_128 = fadd float %tmp_127, %tmp_67" [batch_align2d_hls/align2d.c:39]   --->   Operation 412 'fadd' 'tmp_128' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [1/4] (6.43ns)   --->   "%tmp_129 = fadd float %ref_patch_dy, %tmp_s" [batch_align2d_hls/align2d.c:40]   --->   Operation 413 'fadd' 'tmp_129' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 414 [1/4] (6.43ns)   --->   "%tmp_123 = fadd float %tmp_122, %tmp_70" [batch_align2d_hls/align2d.c:36]   --->   Operation 414 'fadd' 'tmp_123' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [2/4] (6.43ns)   --->   "%tmp_125 = fadd float %tmp_124, %tmp_69" [batch_align2d_hls/align2d.c:37]   --->   Operation 415 'fadd' 'tmp_125' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [3/4] (6.43ns)   --->   "%tmp_128 = fadd float %tmp_127, %tmp_67" [batch_align2d_hls/align2d.c:39]   --->   Operation 416 'fadd' 'tmp_128' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 417 [1/4] (6.43ns)   --->   "%tmp_125 = fadd float %tmp_124, %tmp_69" [batch_align2d_hls/align2d.c:37]   --->   Operation 417 'fadd' 'tmp_125' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 418 [2/4] (6.43ns)   --->   "%tmp_128 = fadd float %tmp_127, %tmp_67" [batch_align2d_hls/align2d.c:39]   --->   Operation 418 'fadd' 'tmp_128' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 419 [1/4] (6.43ns)   --->   "%tmp_128 = fadd float %tmp_127, %tmp_67" [batch_align2d_hls/align2d.c:39]   --->   Operation 419 'fadd' 'tmp_128' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp) nounwind" [batch_align2d_hls/align2d.c:41]   --->   Operation 420 'specregionend' 'empty_30' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "br label %0" [batch_align2d_hls/align2d.c:19]   --->   Operation 421 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 8.41>
ST_14 : Operation 422 [2/2] (8.41ns)   --->   "%tmp_72 = fmul float %tmp_69, 2.500000e-01" [batch_align2d_hls/align2d.c:47]   --->   Operation 422 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [2/2] (8.41ns)   --->   "%tmp_73 = fmul float %tmp_68, 5.000000e-01" [batch_align2d_hls/align2d.c:48]   --->   Operation 423 'fmul' 'tmp_73' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [2/2] (8.41ns)   --->   "%tmp_75 = fmul float %tmp_s, 5.000000e-01" [batch_align2d_hls/align2d.c:50]   --->   Operation 424 'fmul' 'tmp_75' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 3> <Delay = 8.41>
ST_15 : Operation 425 [1/2] (8.41ns)   --->   "%tmp_72 = fmul float %tmp_69, 2.500000e-01" [batch_align2d_hls/align2d.c:47]   --->   Operation 425 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 426 [1/2] (8.41ns)   --->   "%tmp_73 = fmul float %tmp_68, 5.000000e-01" [batch_align2d_hls/align2d.c:48]   --->   Operation 426 'fmul' 'tmp_73' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/2] (8.41ns)   --->   "%tmp_75 = fmul float %tmp_s, 5.000000e-01" [batch_align2d_hls/align2d.c:50]   --->   Operation 427 'fmul' 'tmp_75' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 4> <Delay = 8.41>
ST_16 : Operation 428 [2/2] (8.41ns)   --->   "%tmp_78 = fmul float %tmp_72, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 428 'fmul' 'tmp_78' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [2/2] (8.41ns)   --->   "%tmp_80 = fmul float %tmp_73, %tmp_72" [batch_align2d_hls/align2d.c:64]   --->   Operation 429 'fmul' 'tmp_80' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 8.41>
ST_17 : Operation 430 [1/2] (8.41ns)   --->   "%tmp_78 = fmul float %tmp_72, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 430 'fmul' 'tmp_78' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 431 [1/2] (8.41ns)   --->   "%tmp_80 = fmul float %tmp_73, %tmp_72" [batch_align2d_hls/align2d.c:64]   --->   Operation 431 'fmul' 'tmp_80' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 8.41>
ST_18 : Operation 432 [2/2] (8.41ns)   --->   "%tmp_71 = fmul float %tmp_70, 2.500000e-01" [batch_align2d_hls/align2d.c:46]   --->   Operation 432 'fmul' 'tmp_71' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 433 [2/2] (8.41ns)   --->   "%tmp_74 = fmul float %tmp_67, 2.500000e-01" [batch_align2d_hls/align2d.c:49]   --->   Operation 433 'fmul' 'tmp_74' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 434 [2/2] (8.41ns)   --->   "%tmp_79 = fmul float %tmp_78, %tmp_73" [batch_align2d_hls/align2d.c:64]   --->   Operation 434 'fmul' 'tmp_79' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 435 [2/2] (8.41ns)   --->   "%tmp_81 = fmul float %tmp_80, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 435 'fmul' 'tmp_81' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 8.41>
ST_19 : Operation 436 [1/2] (8.41ns)   --->   "%tmp_71 = fmul float %tmp_70, 2.500000e-01" [batch_align2d_hls/align2d.c:46]   --->   Operation 436 'fmul' 'tmp_71' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 437 [1/2] (8.41ns)   --->   "%tmp_74 = fmul float %tmp_67, 2.500000e-01" [batch_align2d_hls/align2d.c:49]   --->   Operation 437 'fmul' 'tmp_74' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 438 [1/2] (8.41ns)   --->   "%tmp_79 = fmul float %tmp_78, %tmp_73" [batch_align2d_hls/align2d.c:64]   --->   Operation 438 'fmul' 'tmp_79' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 439 [1/2] (8.41ns)   --->   "%tmp_81 = fmul float %tmp_80, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 439 'fmul' 'tmp_81' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 8.41>
ST_20 : Operation 440 [2/2] (8.41ns)   --->   "%tmp_76 = fmul float %tmp_71, %tmp_74" [batch_align2d_hls/align2d.c:64]   --->   Operation 440 'fmul' 'tmp_76' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [4/4] (6.43ns)   --->   "%tmp72 = fadd float %tmp_79, %tmp_81" [batch_align2d_hls/align2d.c:64]   --->   Operation 441 'fadd' 'tmp72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 8.41>
ST_21 : Operation 442 [1/2] (8.41ns)   --->   "%tmp_76 = fmul float %tmp_71, %tmp_74" [batch_align2d_hls/align2d.c:64]   --->   Operation 442 'fmul' 'tmp_76' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 443 [3/4] (6.43ns)   --->   "%tmp72 = fadd float %tmp_79, %tmp_81" [batch_align2d_hls/align2d.c:64]   --->   Operation 443 'fadd' 'tmp72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 8.41>
ST_22 : Operation 444 [2/2] (8.41ns)   --->   "%tmp_77 = fmul float %tmp_76, 6.400000e+01" [batch_align2d_hls/align2d.c:64]   --->   Operation 444 'fmul' 'tmp_77' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 445 [2/4] (6.43ns)   --->   "%tmp72 = fadd float %tmp_79, %tmp_81" [batch_align2d_hls/align2d.c:64]   --->   Operation 445 'fadd' 'tmp72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 8.41>
ST_23 : Operation 446 [1/2] (8.41ns)   --->   "%tmp_77 = fmul float %tmp_76, 6.400000e+01" [batch_align2d_hls/align2d.c:64]   --->   Operation 446 'fmul' 'tmp_77' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [1/4] (6.43ns)   --->   "%tmp72 = fadd float %tmp_79, %tmp_81" [batch_align2d_hls/align2d.c:64]   --->   Operation 447 'fadd' 'tmp72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 8.41>
ST_24 : Operation 448 [4/4] (6.43ns)   --->   "%tmp_82 = fadd float %tmp72, %tmp_77" [batch_align2d_hls/align2d.c:64]   --->   Operation 448 'fadd' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 449 [2/2] (8.41ns)   --->   "%tmp_83 = fmul float %tmp_73, %tmp_74" [batch_align2d_hls/align2d.c:64]   --->   Operation 449 'fmul' 'tmp_83' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 8.41>
ST_25 : Operation 450 [3/4] (6.43ns)   --->   "%tmp_82 = fadd float %tmp72, %tmp_77" [batch_align2d_hls/align2d.c:64]   --->   Operation 450 'fadd' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 451 [1/2] (8.41ns)   --->   "%tmp_83 = fmul float %tmp_73, %tmp_74" [batch_align2d_hls/align2d.c:64]   --->   Operation 451 'fmul' 'tmp_83' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 8.41>
ST_26 : Operation 452 [2/4] (6.43ns)   --->   "%tmp_82 = fadd float %tmp72, %tmp_77" [batch_align2d_hls/align2d.c:64]   --->   Operation 452 'fadd' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 453 [2/2] (8.41ns)   --->   "%tmp_84 = fmul float %tmp_83, %tmp_73" [batch_align2d_hls/align2d.c:64]   --->   Operation 453 'fmul' 'tmp_84' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 454 [4/4] (6.43ns)   --->   "%tmp_98 = fsub float %tmp_78, %tmp_83" [batch_align2d_hls/align2d.c:68]   --->   Operation 454 'fsub' 'tmp_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 8.41>
ST_27 : Operation 455 [1/4] (6.43ns)   --->   "%tmp_82 = fadd float %tmp72, %tmp_77" [batch_align2d_hls/align2d.c:64]   --->   Operation 455 'fadd' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 456 [1/2] (8.41ns)   --->   "%tmp_84 = fmul float %tmp_83, %tmp_73" [batch_align2d_hls/align2d.c:64]   --->   Operation 456 'fmul' 'tmp_84' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 457 [3/4] (6.43ns)   --->   "%tmp_98 = fsub float %tmp_78, %tmp_83" [batch_align2d_hls/align2d.c:68]   --->   Operation 457 'fsub' 'tmp_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 8.41>
ST_28 : Operation 458 [4/4] (6.43ns)   --->   "%tmp_85 = fsub float %tmp_82, %tmp_84" [batch_align2d_hls/align2d.c:64]   --->   Operation 458 'fsub' 'tmp_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 459 [2/2] (8.41ns)   --->   "%tmp_86 = fmul float %tmp_72, %tmp_72" [batch_align2d_hls/align2d.c:64]   --->   Operation 459 'fmul' 'tmp_86' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 460 [2/2] (8.41ns)   --->   "%tmp_89 = fmul float %tmp_71, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 460 'fmul' 'tmp_89' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 461 [2/2] (8.41ns)   --->   "%tmp_94 = fmul float %tmp_72, 6.400000e+01" [batch_align2d_hls/align2d.c:67]   --->   Operation 461 'fmul' 'tmp_94' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 462 [2/2] (8.41ns)   --->   "%tmp_95 = fmul float %tmp_75, %tmp_73" [batch_align2d_hls/align2d.c:67]   --->   Operation 462 'fmul' 'tmp_95' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 463 [2/4] (6.43ns)   --->   "%tmp_98 = fsub float %tmp_78, %tmp_83" [batch_align2d_hls/align2d.c:68]   --->   Operation 463 'fsub' 'tmp_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 464 [2/2] (8.41ns)   --->   "%tmp_99 = fmul float %tmp_71, 6.400000e+01" [batch_align2d_hls/align2d.c:71]   --->   Operation 464 'fmul' 'tmp_99' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 465 [2/2] (8.41ns)   --->   "%tmp_100 = fmul float %tmp_73, %tmp_73" [batch_align2d_hls/align2d.c:71]   --->   Operation 465 'fmul' 'tmp_100' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 8.41>
ST_29 : Operation 466 [3/4] (6.43ns)   --->   "%tmp_85 = fsub float %tmp_82, %tmp_84" [batch_align2d_hls/align2d.c:64]   --->   Operation 466 'fsub' 'tmp_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 467 [1/2] (8.41ns)   --->   "%tmp_86 = fmul float %tmp_72, %tmp_72" [batch_align2d_hls/align2d.c:64]   --->   Operation 467 'fmul' 'tmp_86' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 468 [1/2] (8.41ns)   --->   "%tmp_89 = fmul float %tmp_71, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 468 'fmul' 'tmp_89' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 469 [1/2] (8.41ns)   --->   "%tmp_94 = fmul float %tmp_72, 6.400000e+01" [batch_align2d_hls/align2d.c:67]   --->   Operation 469 'fmul' 'tmp_94' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [1/2] (8.41ns)   --->   "%tmp_95 = fmul float %tmp_75, %tmp_73" [batch_align2d_hls/align2d.c:67]   --->   Operation 470 'fmul' 'tmp_95' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [1/4] (6.43ns)   --->   "%tmp_98 = fsub float %tmp_78, %tmp_83" [batch_align2d_hls/align2d.c:68]   --->   Operation 471 'fsub' 'tmp_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 472 [1/2] (8.41ns)   --->   "%tmp_99 = fmul float %tmp_71, 6.400000e+01" [batch_align2d_hls/align2d.c:71]   --->   Operation 472 'fmul' 'tmp_99' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 473 [1/2] (8.41ns)   --->   "%tmp_100 = fmul float %tmp_73, %tmp_73" [batch_align2d_hls/align2d.c:71]   --->   Operation 473 'fmul' 'tmp_100' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 8.41>
ST_30 : Operation 474 [2/4] (6.43ns)   --->   "%tmp_85 = fsub float %tmp_82, %tmp_84" [batch_align2d_hls/align2d.c:64]   --->   Operation 474 'fsub' 'tmp_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 475 [2/2] (8.41ns)   --->   "%tmp_87 = fmul float %tmp_86, 6.400000e+01" [batch_align2d_hls/align2d.c:64]   --->   Operation 475 'fmul' 'tmp_87' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 476 [2/2] (8.41ns)   --->   "%tmp_90 = fmul float %tmp_89, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 476 'fmul' 'tmp_90' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 477 [2/2] (8.41ns)   --->   "%tmp_91 = fmul float %tmp_74, 6.400000e+01" [batch_align2d_hls/align2d.c:66]   --->   Operation 477 'fmul' 'tmp_91' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 478 [2/2] (8.41ns)   --->   "%tmp_92 = fmul float %tmp_75, %tmp_75" [batch_align2d_hls/align2d.c:66]   --->   Operation 478 'fmul' 'tmp_92' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 479 [4/4] (6.43ns)   --->   "%tmp_96 = fsub float %tmp_94, %tmp_95" [batch_align2d_hls/align2d.c:67]   --->   Operation 479 'fsub' 'tmp_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 480 [4/4] (6.43ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [batch_align2d_hls/align2d.c:71]   --->   Operation 480 'fsub' 'tmp_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [4/4] (6.43ns)   --->   "%tmp_102 = fsub float %tmp_89, %tmp_80" [batch_align2d_hls/align2d.c:72]   --->   Operation 481 'fsub' 'tmp_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 482 [4/4] (6.43ns)   --->   "%tmp_104 = fsub float %tmp_76, %tmp_86" [batch_align2d_hls/align2d.c:76]   --->   Operation 482 'fsub' 'tmp_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 8.41>
ST_31 : Operation 483 [1/4] (6.43ns)   --->   "%tmp_85 = fsub float %tmp_82, %tmp_84" [batch_align2d_hls/align2d.c:64]   --->   Operation 483 'fsub' 'tmp_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 484 [1/2] (8.41ns)   --->   "%tmp_87 = fmul float %tmp_86, 6.400000e+01" [batch_align2d_hls/align2d.c:64]   --->   Operation 484 'fmul' 'tmp_87' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 485 [1/2] (8.41ns)   --->   "%tmp_90 = fmul float %tmp_89, %tmp_75" [batch_align2d_hls/align2d.c:64]   --->   Operation 485 'fmul' 'tmp_90' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 486 [1/2] (8.41ns)   --->   "%tmp_91 = fmul float %tmp_74, 6.400000e+01" [batch_align2d_hls/align2d.c:66]   --->   Operation 486 'fmul' 'tmp_91' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 487 [1/2] (8.41ns)   --->   "%tmp_92 = fmul float %tmp_75, %tmp_75" [batch_align2d_hls/align2d.c:66]   --->   Operation 487 'fmul' 'tmp_92' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 488 [3/4] (6.43ns)   --->   "%tmp_96 = fsub float %tmp_94, %tmp_95" [batch_align2d_hls/align2d.c:67]   --->   Operation 488 'fsub' 'tmp_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 489 [3/4] (6.43ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [batch_align2d_hls/align2d.c:71]   --->   Operation 489 'fsub' 'tmp_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 490 [3/4] (6.43ns)   --->   "%tmp_102 = fsub float %tmp_89, %tmp_80" [batch_align2d_hls/align2d.c:72]   --->   Operation 490 'fsub' 'tmp_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 491 [3/4] (6.43ns)   --->   "%tmp_104 = fsub float %tmp_76, %tmp_86" [batch_align2d_hls/align2d.c:76]   --->   Operation 491 'fsub' 'tmp_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 6.43>
ST_32 : Operation 492 [4/4] (6.43ns)   --->   "%tmp_88 = fsub float %tmp_85, %tmp_87" [batch_align2d_hls/align2d.c:64]   --->   Operation 492 'fsub' 'tmp_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 493 [4/4] (6.43ns)   --->   "%tmp_93 = fsub float %tmp_91, %tmp_92" [batch_align2d_hls/align2d.c:66]   --->   Operation 493 'fsub' 'tmp_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 494 [2/4] (6.43ns)   --->   "%tmp_96 = fsub float %tmp_94, %tmp_95" [batch_align2d_hls/align2d.c:67]   --->   Operation 494 'fsub' 'tmp_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 495 [2/4] (6.43ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [batch_align2d_hls/align2d.c:71]   --->   Operation 495 'fsub' 'tmp_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 496 [2/4] (6.43ns)   --->   "%tmp_102 = fsub float %tmp_89, %tmp_80" [batch_align2d_hls/align2d.c:72]   --->   Operation 496 'fsub' 'tmp_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 497 [2/4] (6.43ns)   --->   "%tmp_104 = fsub float %tmp_76, %tmp_86" [batch_align2d_hls/align2d.c:76]   --->   Operation 497 'fsub' 'tmp_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 6.43>
ST_33 : Operation 498 [3/4] (6.43ns)   --->   "%tmp_88 = fsub float %tmp_85, %tmp_87" [batch_align2d_hls/align2d.c:64]   --->   Operation 498 'fsub' 'tmp_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 499 [3/4] (6.43ns)   --->   "%tmp_93 = fsub float %tmp_91, %tmp_92" [batch_align2d_hls/align2d.c:66]   --->   Operation 499 'fsub' 'tmp_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 500 [1/4] (6.43ns)   --->   "%tmp_96 = fsub float %tmp_94, %tmp_95" [batch_align2d_hls/align2d.c:67]   --->   Operation 500 'fsub' 'tmp_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 501 [1/4] (6.43ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [batch_align2d_hls/align2d.c:71]   --->   Operation 501 'fsub' 'tmp_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 502 [1/4] (6.43ns)   --->   "%tmp_102 = fsub float %tmp_89, %tmp_80" [batch_align2d_hls/align2d.c:72]   --->   Operation 502 'fsub' 'tmp_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 503 [1/4] (6.43ns)   --->   "%tmp_104 = fsub float %tmp_76, %tmp_86" [batch_align2d_hls/align2d.c:76]   --->   Operation 503 'fsub' 'tmp_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 6.43>
ST_34 : Operation 504 [2/4] (6.43ns)   --->   "%tmp_88 = fsub float %tmp_85, %tmp_87" [batch_align2d_hls/align2d.c:64]   --->   Operation 504 'fsub' 'tmp_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 505 [2/4] (6.43ns)   --->   "%tmp_93 = fsub float %tmp_91, %tmp_92" [batch_align2d_hls/align2d.c:66]   --->   Operation 505 'fsub' 'tmp_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 6.43>
ST_35 : Operation 506 [1/4] (6.43ns)   --->   "%tmp_88 = fsub float %tmp_85, %tmp_87" [batch_align2d_hls/align2d.c:64]   --->   Operation 506 'fsub' 'tmp_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 507 [1/4] (6.43ns)   --->   "%tmp_93 = fsub float %tmp_91, %tmp_92" [batch_align2d_hls/align2d.c:66]   --->   Operation 507 'fsub' 'tmp_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.43>
ST_36 : Operation 508 [4/4] (6.43ns)   --->   "%det = fsub float %tmp_88, %tmp_90" [batch_align2d_hls/align2d.c:64]   --->   Operation 508 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.43>
ST_37 : Operation 509 [3/4] (6.43ns)   --->   "%det = fsub float %tmp_88, %tmp_90" [batch_align2d_hls/align2d.c:64]   --->   Operation 509 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 6.43>
ST_38 : Operation 510 [2/4] (6.43ns)   --->   "%det = fsub float %tmp_88, %tmp_90" [batch_align2d_hls/align2d.c:64]   --->   Operation 510 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 6.43>
ST_39 : Operation 511 [1/4] (6.43ns)   --->   "%det = fsub float %tmp_88, %tmp_90" [batch_align2d_hls/align2d.c:64]   --->   Operation 511 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 8.62>
ST_40 : Operation 512 [8/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 512 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_127_to_int = bitcast float %tmp_96 to i32" [batch_align2d_hls/align2d.c:67]   --->   Operation 513 'bitcast' 'tmp_127_to_int' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 514 [1/1] (0.35ns)   --->   "%tmp_127_neg = xor i32 %tmp_127_to_int, -2147483648" [batch_align2d_hls/align2d.c:67]   --->   Operation 514 'xor' 'tmp_127_neg' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_97 = bitcast i32 %tmp_127_neg to float" [batch_align2d_hls/align2d.c:67]   --->   Operation 515 'bitcast' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 516 [8/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 516 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 517 [8/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 517 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 518 [8/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 518 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_136_to_int = bitcast float %tmp_102 to i32" [batch_align2d_hls/align2d.c:72]   --->   Operation 519 'bitcast' 'tmp_136_to_int' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 520 [1/1] (0.35ns)   --->   "%tmp_136_neg = xor i32 %tmp_136_to_int, -2147483648" [batch_align2d_hls/align2d.c:72]   --->   Operation 520 'xor' 'tmp_136_neg' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_103 = bitcast i32 %tmp_136_neg to float" [batch_align2d_hls/align2d.c:72]   --->   Operation 521 'bitcast' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 522 [8/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 522 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 523 [8/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 523 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 8.27>
ST_41 : Operation 524 [7/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 524 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 525 [7/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 525 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 526 [7/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 526 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 527 [7/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 527 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 528 [7/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 528 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 529 [7/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 529 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 8.27>
ST_42 : Operation 530 [6/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 530 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 531 [6/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 531 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 532 [6/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 532 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 533 [6/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 533 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 534 [6/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 534 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 535 [6/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 535 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 8.27>
ST_43 : Operation 536 [5/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 536 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 537 [5/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 537 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 538 [5/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 538 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 539 [5/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 539 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 540 [5/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 540 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 541 [5/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 541 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 32> <Delay = 8.27>
ST_44 : Operation 542 [4/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 542 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 543 [4/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 543 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 544 [4/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 544 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 545 [4/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 545 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 546 [4/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 546 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 547 [4/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 547 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 33> <Delay = 8.27>
ST_45 : Operation 548 [3/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 548 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 549 [3/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 549 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 550 [3/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 550 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 551 [3/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 551 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 552 [3/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 552 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 553 [3/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 553 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 34> <Delay = 8.27>
ST_46 : Operation 554 [2/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 554 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 555 [2/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 555 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 556 [2/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 556 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 557 [2/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 557 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 558 [2/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 558 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 559 [2/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 559 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 35> <Delay = 8.27>
ST_47 : Operation 560 [1/1] (0.00ns)   --->   "%ref_patch_dx_60_wri_1 = load float* %ref_patch_dx_60_wri"   --->   Operation 560 'load' 'ref_patch_dx_60_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 561 [1/1] (0.00ns)   --->   "%ref_patch_dx_61_wri_1 = load float* %ref_patch_dx_61_wri"   --->   Operation 561 'load' 'ref_patch_dx_61_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 562 [1/1] (0.00ns)   --->   "%ref_patch_dx_62_wri_1 = load float* %ref_patch_dx_62_wri"   --->   Operation 562 'load' 'ref_patch_dx_62_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 563 [1/1] (0.00ns)   --->   "%ref_patch_dx_63_wri_1 = load float* %ref_patch_dx_63_wri"   --->   Operation 563 'load' 'ref_patch_dx_63_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 564 [1/1] (0.00ns)   --->   "%ref_patch_dx_59_wri_1 = load float* %ref_patch_dx_59_wri"   --->   Operation 564 'load' 'ref_patch_dx_59_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 565 [1/1] (0.00ns)   --->   "%ref_patch_dx_27_wri_1 = load float* %ref_patch_dx_27_wri"   --->   Operation 565 'load' 'ref_patch_dx_27_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 566 [1/1] (0.00ns)   --->   "%ref_patch_dx_58_wri_1 = load float* %ref_patch_dx_58_wri"   --->   Operation 566 'load' 'ref_patch_dx_58_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 567 [1/1] (0.00ns)   --->   "%ref_patch_dx_57_wri_1 = load float* %ref_patch_dx_57_wri"   --->   Operation 567 'load' 'ref_patch_dx_57_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 568 [1/1] (0.00ns)   --->   "%ref_patch_dx_28_wri_1 = load float* %ref_patch_dx_28_wri"   --->   Operation 568 'load' 'ref_patch_dx_28_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 569 [1/1] (0.00ns)   --->   "%ref_patch_dx_56_wri_1 = load float* %ref_patch_dx_56_wri"   --->   Operation 569 'load' 'ref_patch_dx_56_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 570 [1/1] (0.00ns)   --->   "%ref_patch_dx_55_wri_1 = load float* %ref_patch_dx_55_wri"   --->   Operation 570 'load' 'ref_patch_dx_55_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 571 [1/1] (0.00ns)   --->   "%ref_patch_dx_29_wri_1 = load float* %ref_patch_dx_29_wri"   --->   Operation 571 'load' 'ref_patch_dx_29_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 572 [1/1] (0.00ns)   --->   "%ref_patch_dx_54_wri_1 = load float* %ref_patch_dx_54_wri"   --->   Operation 572 'load' 'ref_patch_dx_54_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 573 [1/1] (0.00ns)   --->   "%ref_patch_dx_53_wri_1 = load float* %ref_patch_dx_53_wri"   --->   Operation 573 'load' 'ref_patch_dx_53_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 574 [1/1] (0.00ns)   --->   "%ref_patch_dx_30_wri_1 = load float* %ref_patch_dx_30_wri"   --->   Operation 574 'load' 'ref_patch_dx_30_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 575 [1/1] (0.00ns)   --->   "%ref_patch_dx_52_wri_1 = load float* %ref_patch_dx_52_wri"   --->   Operation 575 'load' 'ref_patch_dx_52_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 576 [1/1] (0.00ns)   --->   "%ref_patch_dx_51_wri_1 = load float* %ref_patch_dx_51_wri"   --->   Operation 576 'load' 'ref_patch_dx_51_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 577 [1/1] (0.00ns)   --->   "%ref_patch_dx_31_wri_1 = load float* %ref_patch_dx_31_wri"   --->   Operation 577 'load' 'ref_patch_dx_31_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 578 [1/1] (0.00ns)   --->   "%ref_patch_dx_50_wri_1 = load float* %ref_patch_dx_50_wri"   --->   Operation 578 'load' 'ref_patch_dx_50_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 579 [1/1] (0.00ns)   --->   "%ref_patch_dx_49_wri_1 = load float* %ref_patch_dx_49_wri"   --->   Operation 579 'load' 'ref_patch_dx_49_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 580 [1/1] (0.00ns)   --->   "%ref_patch_dx_32_wri_1 = load float* %ref_patch_dx_32_wri"   --->   Operation 580 'load' 'ref_patch_dx_32_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 581 [1/1] (0.00ns)   --->   "%ref_patch_dx_48_wri_1 = load float* %ref_patch_dx_48_wri"   --->   Operation 581 'load' 'ref_patch_dx_48_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 582 [1/1] (0.00ns)   --->   "%ref_patch_dx_47_wri_1 = load float* %ref_patch_dx_47_wri"   --->   Operation 582 'load' 'ref_patch_dx_47_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 583 [1/1] (0.00ns)   --->   "%ref_patch_dx_33_wri_1 = load float* %ref_patch_dx_33_wri"   --->   Operation 583 'load' 'ref_patch_dx_33_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 584 [1/1] (0.00ns)   --->   "%ref_patch_dx_46_wri_1 = load float* %ref_patch_dx_46_wri"   --->   Operation 584 'load' 'ref_patch_dx_46_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 585 [1/1] (0.00ns)   --->   "%ref_patch_dx_45_wri_1 = load float* %ref_patch_dx_45_wri"   --->   Operation 585 'load' 'ref_patch_dx_45_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 586 [1/1] (0.00ns)   --->   "%ref_patch_dx_34_wri_1 = load float* %ref_patch_dx_34_wri"   --->   Operation 586 'load' 'ref_patch_dx_34_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 587 [1/1] (0.00ns)   --->   "%ref_patch_dx_44_wri_1 = load float* %ref_patch_dx_44_wri"   --->   Operation 587 'load' 'ref_patch_dx_44_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 588 [1/1] (0.00ns)   --->   "%ref_patch_dx_43_wri_1 = load float* %ref_patch_dx_43_wri"   --->   Operation 588 'load' 'ref_patch_dx_43_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 589 [1/1] (0.00ns)   --->   "%ref_patch_dx_35_wri_1 = load float* %ref_patch_dx_35_wri"   --->   Operation 589 'load' 'ref_patch_dx_35_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 590 [1/1] (0.00ns)   --->   "%ref_patch_dx_42_wri_1 = load float* %ref_patch_dx_42_wri"   --->   Operation 590 'load' 'ref_patch_dx_42_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 591 [1/1] (0.00ns)   --->   "%ref_patch_dx_41_wri_1 = load float* %ref_patch_dx_41_wri"   --->   Operation 591 'load' 'ref_patch_dx_41_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 592 [1/1] (0.00ns)   --->   "%ref_patch_dx_36_wri_1 = load float* %ref_patch_dx_36_wri"   --->   Operation 592 'load' 'ref_patch_dx_36_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 593 [1/1] (0.00ns)   --->   "%ref_patch_dx_40_wri_1 = load float* %ref_patch_dx_40_wri"   --->   Operation 593 'load' 'ref_patch_dx_40_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 594 [1/1] (0.00ns)   --->   "%ref_patch_dx_39_wri_1 = load float* %ref_patch_dx_39_wri"   --->   Operation 594 'load' 'ref_patch_dx_39_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 595 [1/1] (0.00ns)   --->   "%ref_patch_dx_37_wri_1 = load float* %ref_patch_dx_37_wri"   --->   Operation 595 'load' 'ref_patch_dx_37_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 596 [1/1] (0.00ns)   --->   "%ref_patch_dx_38_wri_1 = load float* %ref_patch_dx_38_wri"   --->   Operation 596 'load' 'ref_patch_dx_38_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 597 [1/1] (0.00ns)   --->   "%ref_patch_dx_26_wri_1 = load float* %ref_patch_dx_26_wri"   --->   Operation 597 'load' 'ref_patch_dx_26_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 598 [1/1] (0.00ns)   --->   "%ref_patch_dx_25_wri_1 = load float* %ref_patch_dx_25_wri"   --->   Operation 598 'load' 'ref_patch_dx_25_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 599 [1/1] (0.00ns)   --->   "%ref_patch_dx_24_wri_1 = load float* %ref_patch_dx_24_wri"   --->   Operation 599 'load' 'ref_patch_dx_24_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 600 [1/1] (0.00ns)   --->   "%ref_patch_dx_23_wri_1 = load float* %ref_patch_dx_23_wri"   --->   Operation 600 'load' 'ref_patch_dx_23_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 601 [1/1] (0.00ns)   --->   "%ref_patch_dx_22_wri_1 = load float* %ref_patch_dx_22_wri"   --->   Operation 601 'load' 'ref_patch_dx_22_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 602 [1/1] (0.00ns)   --->   "%ref_patch_dx_21_wri_1 = load float* %ref_patch_dx_21_wri"   --->   Operation 602 'load' 'ref_patch_dx_21_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 603 [1/1] (0.00ns)   --->   "%ref_patch_dx_20_wri_1 = load float* %ref_patch_dx_20_wri"   --->   Operation 603 'load' 'ref_patch_dx_20_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 604 [1/1] (0.00ns)   --->   "%ref_patch_dx_19_wri_1 = load float* %ref_patch_dx_19_wri"   --->   Operation 604 'load' 'ref_patch_dx_19_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 605 [1/1] (0.00ns)   --->   "%ref_patch_dx_18_wri_1 = load float* %ref_patch_dx_18_wri"   --->   Operation 605 'load' 'ref_patch_dx_18_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 606 [1/1] (0.00ns)   --->   "%ref_patch_dx_17_wri_1 = load float* %ref_patch_dx_17_wri"   --->   Operation 606 'load' 'ref_patch_dx_17_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 607 [1/1] (0.00ns)   --->   "%ref_patch_dx_16_wri_1 = load float* %ref_patch_dx_16_wri"   --->   Operation 607 'load' 'ref_patch_dx_16_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 608 [1/1] (0.00ns)   --->   "%ref_patch_dx_15_wri_1 = load float* %ref_patch_dx_15_wri"   --->   Operation 608 'load' 'ref_patch_dx_15_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 609 [1/1] (0.00ns)   --->   "%ref_patch_dx_14_wri_1 = load float* %ref_patch_dx_14_wri"   --->   Operation 609 'load' 'ref_patch_dx_14_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 610 [1/1] (0.00ns)   --->   "%ref_patch_dx_13_wri_1 = load float* %ref_patch_dx_13_wri"   --->   Operation 610 'load' 'ref_patch_dx_13_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 611 [1/1] (0.00ns)   --->   "%ref_patch_dx_12_wri_1 = load float* %ref_patch_dx_12_wri"   --->   Operation 611 'load' 'ref_patch_dx_12_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 612 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_writ_1 = load float* %ref_patch_dx_0_writ"   --->   Operation 612 'load' 'ref_patch_dx_0_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 613 [1/1] (0.00ns)   --->   "%ref_patch_dx_11_wri_1 = load float* %ref_patch_dx_11_wri"   --->   Operation 613 'load' 'ref_patch_dx_11_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 614 [1/1] (0.00ns)   --->   "%ref_patch_dx_10_wri_1 = load float* %ref_patch_dx_10_wri"   --->   Operation 614 'load' 'ref_patch_dx_10_wri_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 615 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_writ_1 = load float* %ref_patch_dx_1_writ"   --->   Operation 615 'load' 'ref_patch_dx_1_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 616 [1/1] (0.00ns)   --->   "%ref_patch_dx_9_writ_1 = load float* %ref_patch_dx_9_writ"   --->   Operation 616 'load' 'ref_patch_dx_9_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 617 [1/1] (0.00ns)   --->   "%ref_patch_dx_8_writ_1 = load float* %ref_patch_dx_8_writ"   --->   Operation 617 'load' 'ref_patch_dx_8_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 618 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_writ_1 = load float* %ref_patch_dx_2_writ"   --->   Operation 618 'load' 'ref_patch_dx_2_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 619 [1/1] (0.00ns)   --->   "%ref_patch_dx_7_writ_1 = load float* %ref_patch_dx_7_writ"   --->   Operation 619 'load' 'ref_patch_dx_7_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 620 [1/1] (0.00ns)   --->   "%ref_patch_dx_6_writ_1 = load float* %ref_patch_dx_6_writ"   --->   Operation 620 'load' 'ref_patch_dx_6_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 621 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_writ_1 = load float* %ref_patch_dx_3_writ"   --->   Operation 621 'load' 'ref_patch_dx_3_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 622 [1/1] (0.00ns)   --->   "%ref_patch_dx_5_writ_1 = load float* %ref_patch_dx_5_writ"   --->   Operation 622 'load' 'ref_patch_dx_5_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 623 [1/1] (0.00ns)   --->   "%ref_patch_dx_4_writ_1 = load float* %ref_patch_dx_4_writ"   --->   Operation 623 'load' 'ref_patch_dx_4_writ_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 624 [1/8] (8.27ns)   --->   "%H_inv_0_write_assig = fdiv float %tmp_93, %det" [batch_align2d_hls/align2d.c:66]   --->   Operation 624 'fdiv' 'H_inv_0_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 625 [1/8] (8.27ns)   --->   "%H_inv_1_write_assig = fdiv float %tmp_97, %det" [batch_align2d_hls/align2d.c:67]   --->   Operation 625 'fdiv' 'H_inv_1_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 626 [1/8] (8.27ns)   --->   "%H_inv_2_write_assig = fdiv float %tmp_98, %det" [batch_align2d_hls/align2d.c:68]   --->   Operation 626 'fdiv' 'H_inv_2_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 627 [1/8] (8.27ns)   --->   "%H_inv_4_write_assig = fdiv float %tmp_101, %det" [batch_align2d_hls/align2d.c:71]   --->   Operation 627 'fdiv' 'H_inv_4_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 628 [1/8] (8.27ns)   --->   "%H_inv_5_write_assig = fdiv float %tmp_103, %det" [batch_align2d_hls/align2d.c:72]   --->   Operation 628 'fdiv' 'H_inv_5_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 629 [1/8] (8.27ns)   --->   "%H_inv_8_write_assig = fdiv float %tmp_104, %det" [batch_align2d_hls/align2d.c:76]   --->   Operation 629 'fdiv' 'H_inv_8_write_assig' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 630 [1/1] (0.00ns)   --->   "%newret = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %H_inv_0_write_assig, 0" [batch_align2d_hls/align2d.c:66]   --->   Operation 630 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 631 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret, float %H_inv_1_write_assig, 1" [batch_align2d_hls/align2d.c:66]   --->   Operation 631 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 632 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret2, float %H_inv_2_write_assig, 2" [batch_align2d_hls/align2d.c:66]   --->   Operation 632 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 633 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret4, float %H_inv_1_write_assig, 3" [batch_align2d_hls/align2d.c:66]   --->   Operation 633 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 634 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret6, float %H_inv_4_write_assig, 4" [batch_align2d_hls/align2d.c:66]   --->   Operation 634 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 635 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret8, float %H_inv_5_write_assig, 5" [batch_align2d_hls/align2d.c:66]   --->   Operation 635 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 636 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret1, float %H_inv_2_write_assig, 6" [batch_align2d_hls/align2d.c:66]   --->   Operation 636 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 637 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret3, float %H_inv_5_write_assig, 7" [batch_align2d_hls/align2d.c:66]   --->   Operation 637 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 638 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret5, float %H_inv_8_write_assig, 8" [batch_align2d_hls/align2d.c:66]   --->   Operation 638 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 639 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret7, float %ref_patch_dx_0_writ_1, 9" [batch_align2d_hls/align2d.c:66]   --->   Operation 639 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 640 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret9, float %ref_patch_dx_1_writ_1, 10" [batch_align2d_hls/align2d.c:66]   --->   Operation 640 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 641 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret10, float %ref_patch_dx_2_writ_1, 11" [batch_align2d_hls/align2d.c:66]   --->   Operation 641 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 642 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret11, float %ref_patch_dx_3_writ_1, 12" [batch_align2d_hls/align2d.c:66]   --->   Operation 642 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 643 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret12, float %ref_patch_dx_4_writ_1, 13" [batch_align2d_hls/align2d.c:66]   --->   Operation 643 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 644 [1/1] (0.00ns)   --->   "%newret14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret13, float %ref_patch_dx_5_writ_1, 14" [batch_align2d_hls/align2d.c:66]   --->   Operation 644 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 645 [1/1] (0.00ns)   --->   "%newret15 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret14, float %ref_patch_dx_6_writ_1, 15" [batch_align2d_hls/align2d.c:66]   --->   Operation 645 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 646 [1/1] (0.00ns)   --->   "%newret16 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret15, float %ref_patch_dx_7_writ_1, 16" [batch_align2d_hls/align2d.c:66]   --->   Operation 646 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 647 [1/1] (0.00ns)   --->   "%newret17 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret16, float %ref_patch_dx_8_writ_1, 17" [batch_align2d_hls/align2d.c:66]   --->   Operation 647 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 648 [1/1] (0.00ns)   --->   "%newret18 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret17, float %ref_patch_dx_9_writ_1, 18" [batch_align2d_hls/align2d.c:66]   --->   Operation 648 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 649 [1/1] (0.00ns)   --->   "%newret19 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret18, float %ref_patch_dx_10_wri_1, 19" [batch_align2d_hls/align2d.c:66]   --->   Operation 649 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 650 [1/1] (0.00ns)   --->   "%newret20 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret19, float %ref_patch_dx_11_wri_1, 20" [batch_align2d_hls/align2d.c:66]   --->   Operation 650 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 651 [1/1] (0.00ns)   --->   "%newret21 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret20, float %ref_patch_dx_12_wri_1, 21" [batch_align2d_hls/align2d.c:66]   --->   Operation 651 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 652 [1/1] (0.00ns)   --->   "%newret22 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret21, float %ref_patch_dx_13_wri_1, 22" [batch_align2d_hls/align2d.c:66]   --->   Operation 652 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 653 [1/1] (0.00ns)   --->   "%newret23 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret22, float %ref_patch_dx_14_wri_1, 23" [batch_align2d_hls/align2d.c:66]   --->   Operation 653 'insertvalue' 'newret23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 654 [1/1] (0.00ns)   --->   "%newret24 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret23, float %ref_patch_dx_15_wri_1, 24" [batch_align2d_hls/align2d.c:66]   --->   Operation 654 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 655 [1/1] (0.00ns)   --->   "%newret25 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret24, float %ref_patch_dx_16_wri_1, 25" [batch_align2d_hls/align2d.c:66]   --->   Operation 655 'insertvalue' 'newret25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 656 [1/1] (0.00ns)   --->   "%newret26 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret25, float %ref_patch_dx_17_wri_1, 26" [batch_align2d_hls/align2d.c:66]   --->   Operation 656 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 657 [1/1] (0.00ns)   --->   "%newret27 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret26, float %ref_patch_dx_18_wri_1, 27" [batch_align2d_hls/align2d.c:66]   --->   Operation 657 'insertvalue' 'newret27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 658 [1/1] (0.00ns)   --->   "%newret28 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret27, float %ref_patch_dx_19_wri_1, 28" [batch_align2d_hls/align2d.c:66]   --->   Operation 658 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 659 [1/1] (0.00ns)   --->   "%newret29 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret28, float %ref_patch_dx_20_wri_1, 29" [batch_align2d_hls/align2d.c:66]   --->   Operation 659 'insertvalue' 'newret29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 660 [1/1] (0.00ns)   --->   "%newret30 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret29, float %ref_patch_dx_21_wri_1, 30" [batch_align2d_hls/align2d.c:66]   --->   Operation 660 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 661 [1/1] (0.00ns)   --->   "%newret31 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret30, float %ref_patch_dx_22_wri_1, 31" [batch_align2d_hls/align2d.c:66]   --->   Operation 661 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 662 [1/1] (0.00ns)   --->   "%newret32 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret31, float %ref_patch_dx_23_wri_1, 32" [batch_align2d_hls/align2d.c:66]   --->   Operation 662 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 663 [1/1] (0.00ns)   --->   "%newret33 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret32, float %ref_patch_dx_24_wri_1, 33" [batch_align2d_hls/align2d.c:66]   --->   Operation 663 'insertvalue' 'newret33' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 664 [1/1] (0.00ns)   --->   "%newret34 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret33, float %ref_patch_dx_25_wri_1, 34" [batch_align2d_hls/align2d.c:66]   --->   Operation 664 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 665 [1/1] (0.00ns)   --->   "%newret35 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret34, float %ref_patch_dx_26_wri_1, 35" [batch_align2d_hls/align2d.c:66]   --->   Operation 665 'insertvalue' 'newret35' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 666 [1/1] (0.00ns)   --->   "%newret36 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret35, float %ref_patch_dx_27_wri_1, 36" [batch_align2d_hls/align2d.c:66]   --->   Operation 666 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 667 [1/1] (0.00ns)   --->   "%newret37 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret36, float %ref_patch_dx_28_wri_1, 37" [batch_align2d_hls/align2d.c:66]   --->   Operation 667 'insertvalue' 'newret37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 668 [1/1] (0.00ns)   --->   "%newret38 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret37, float %ref_patch_dx_29_wri_1, 38" [batch_align2d_hls/align2d.c:66]   --->   Operation 668 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 669 [1/1] (0.00ns)   --->   "%newret39 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret38, float %ref_patch_dx_30_wri_1, 39" [batch_align2d_hls/align2d.c:66]   --->   Operation 669 'insertvalue' 'newret39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 670 [1/1] (0.00ns)   --->   "%newret40 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret39, float %ref_patch_dx_31_wri_1, 40" [batch_align2d_hls/align2d.c:66]   --->   Operation 670 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 671 [1/1] (0.00ns)   --->   "%newret41 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret40, float %ref_patch_dx_32_wri_1, 41" [batch_align2d_hls/align2d.c:66]   --->   Operation 671 'insertvalue' 'newret41' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 672 [1/1] (0.00ns)   --->   "%newret42 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret41, float %ref_patch_dx_33_wri_1, 42" [batch_align2d_hls/align2d.c:66]   --->   Operation 672 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 673 [1/1] (0.00ns)   --->   "%newret43 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret42, float %ref_patch_dx_34_wri_1, 43" [batch_align2d_hls/align2d.c:66]   --->   Operation 673 'insertvalue' 'newret43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 674 [1/1] (0.00ns)   --->   "%newret44 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret43, float %ref_patch_dx_35_wri_1, 44" [batch_align2d_hls/align2d.c:66]   --->   Operation 674 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 675 [1/1] (0.00ns)   --->   "%newret45 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret44, float %ref_patch_dx_36_wri_1, 45" [batch_align2d_hls/align2d.c:66]   --->   Operation 675 'insertvalue' 'newret45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 676 [1/1] (0.00ns)   --->   "%newret46 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret45, float %ref_patch_dx_37_wri_1, 46" [batch_align2d_hls/align2d.c:66]   --->   Operation 676 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 677 [1/1] (0.00ns)   --->   "%newret47 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret46, float %ref_patch_dx_38_wri_1, 47" [batch_align2d_hls/align2d.c:66]   --->   Operation 677 'insertvalue' 'newret47' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 678 [1/1] (0.00ns)   --->   "%newret48 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret47, float %ref_patch_dx_39_wri_1, 48" [batch_align2d_hls/align2d.c:66]   --->   Operation 678 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 679 [1/1] (0.00ns)   --->   "%newret49 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret48, float %ref_patch_dx_40_wri_1, 49" [batch_align2d_hls/align2d.c:66]   --->   Operation 679 'insertvalue' 'newret49' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 680 [1/1] (0.00ns)   --->   "%newret50 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret49, float %ref_patch_dx_41_wri_1, 50" [batch_align2d_hls/align2d.c:66]   --->   Operation 680 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 681 [1/1] (0.00ns)   --->   "%newret51 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret50, float %ref_patch_dx_42_wri_1, 51" [batch_align2d_hls/align2d.c:66]   --->   Operation 681 'insertvalue' 'newret51' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 682 [1/1] (0.00ns)   --->   "%newret52 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret51, float %ref_patch_dx_43_wri_1, 52" [batch_align2d_hls/align2d.c:66]   --->   Operation 682 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 683 [1/1] (0.00ns)   --->   "%newret53 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret52, float %ref_patch_dx_44_wri_1, 53" [batch_align2d_hls/align2d.c:66]   --->   Operation 683 'insertvalue' 'newret53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 684 [1/1] (0.00ns)   --->   "%newret54 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret53, float %ref_patch_dx_45_wri_1, 54" [batch_align2d_hls/align2d.c:66]   --->   Operation 684 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 685 [1/1] (0.00ns)   --->   "%newret55 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret54, float %ref_patch_dx_46_wri_1, 55" [batch_align2d_hls/align2d.c:66]   --->   Operation 685 'insertvalue' 'newret55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 686 [1/1] (0.00ns)   --->   "%newret56 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret55, float %ref_patch_dx_47_wri_1, 56" [batch_align2d_hls/align2d.c:66]   --->   Operation 686 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 687 [1/1] (0.00ns)   --->   "%newret57 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret56, float %ref_patch_dx_48_wri_1, 57" [batch_align2d_hls/align2d.c:66]   --->   Operation 687 'insertvalue' 'newret57' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 688 [1/1] (0.00ns)   --->   "%newret58 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret57, float %ref_patch_dx_49_wri_1, 58" [batch_align2d_hls/align2d.c:66]   --->   Operation 688 'insertvalue' 'newret58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 689 [1/1] (0.00ns)   --->   "%newret59 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret58, float %ref_patch_dx_50_wri_1, 59" [batch_align2d_hls/align2d.c:66]   --->   Operation 689 'insertvalue' 'newret59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 690 [1/1] (0.00ns)   --->   "%newret60 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret59, float %ref_patch_dx_51_wri_1, 60" [batch_align2d_hls/align2d.c:66]   --->   Operation 690 'insertvalue' 'newret60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 691 [1/1] (0.00ns)   --->   "%newret61 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret60, float %ref_patch_dx_52_wri_1, 61" [batch_align2d_hls/align2d.c:66]   --->   Operation 691 'insertvalue' 'newret61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 692 [1/1] (0.00ns)   --->   "%newret62 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret61, float %ref_patch_dx_53_wri_1, 62" [batch_align2d_hls/align2d.c:66]   --->   Operation 692 'insertvalue' 'newret62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 693 [1/1] (0.00ns)   --->   "%newret63 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret62, float %ref_patch_dx_54_wri_1, 63" [batch_align2d_hls/align2d.c:66]   --->   Operation 693 'insertvalue' 'newret63' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 694 [1/1] (0.00ns)   --->   "%newret64 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret63, float %ref_patch_dx_55_wri_1, 64" [batch_align2d_hls/align2d.c:66]   --->   Operation 694 'insertvalue' 'newret64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 695 [1/1] (0.00ns)   --->   "%newret65 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret64, float %ref_patch_dx_56_wri_1, 65" [batch_align2d_hls/align2d.c:66]   --->   Operation 695 'insertvalue' 'newret65' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 696 [1/1] (0.00ns)   --->   "%newret66 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret65, float %ref_patch_dx_57_wri_1, 66" [batch_align2d_hls/align2d.c:66]   --->   Operation 696 'insertvalue' 'newret66' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 697 [1/1] (0.00ns)   --->   "%newret67 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret66, float %ref_patch_dx_58_wri_1, 67" [batch_align2d_hls/align2d.c:66]   --->   Operation 697 'insertvalue' 'newret67' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 698 [1/1] (0.00ns)   --->   "%newret68 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret67, float %ref_patch_dx_59_wri_1, 68" [batch_align2d_hls/align2d.c:66]   --->   Operation 698 'insertvalue' 'newret68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 699 [1/1] (0.00ns)   --->   "%newret69 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret68, float %ref_patch_dx_60_wri_1, 69" [batch_align2d_hls/align2d.c:66]   --->   Operation 699 'insertvalue' 'newret69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 700 [1/1] (0.00ns)   --->   "%newret70 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret69, float %ref_patch_dx_61_wri_1, 70" [batch_align2d_hls/align2d.c:66]   --->   Operation 700 'insertvalue' 'newret70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 701 [1/1] (0.00ns)   --->   "%newret71 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret70, float %ref_patch_dx_62_wri_1, 71" [batch_align2d_hls/align2d.c:66]   --->   Operation 701 'insertvalue' 'newret71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 702 [1/1] (0.00ns)   --->   "%newret72 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret71, float %ref_patch_dx_63_wri_1, 72" [batch_align2d_hls/align2d.c:66]   --->   Operation 702 'insertvalue' 'newret72' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 703 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret72" [batch_align2d_hls/align2d.c:66]   --->   Operation 703 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp_s', batch_align2d_hls/align2d.c:40) with incoming values : ('tmp_129', batch_align2d_hls/align2d.c:40) [267]  (0.656 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', batch_align2d_hls/align2d.c:19) [272]  (0 ns)
	'add' operation ('tmp73', batch_align2d_hls/align2d.c:29) [291]  (0.789 ns)
	'add' operation ('tmp_111', batch_align2d_hls/align2d.c:29) [293]  (0.773 ns)
	'mux' operation ('tmp_112', batch_align2d_hls/align2d.c:29) [294]  (1.18 ns)
	'sub' operation ('tmp_115', batch_align2d_hls/align2d.c:29) [301]  (0.765 ns)

 <State 3>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('ref_patch_dx', batch_align2d_hls/align2d.c:29) [303]  (7.89 ns)

 <State 4>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('ref_patch_dx', batch_align2d_hls/align2d.c:29) [303]  (7.89 ns)

 <State 5>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('ref_patch_dx', batch_align2d_hls/align2d.c:29) [303]  (7.89 ns)
	'store' operation (batch_align2d_hls/align2d.c:29) of variable 'ref_patch_dx', batch_align2d_hls/align2d.c:29 on local variable 'ref_patch_dx[28]' [408]  (0 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_122', batch_align2d_hls/align2d.c:36) [510]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_122', batch_align2d_hls/align2d.c:36) [510]  (8.42 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_124', batch_align2d_hls/align2d.c:37) [512]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_127', batch_align2d_hls/align2d.c:39) [515]  (8.42 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', batch_align2d_hls/align2d.c:36) [511]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', batch_align2d_hls/align2d.c:36) [511]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_125', batch_align2d_hls/align2d.c:37) [513]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_128', batch_align2d_hls/align2d.c:39) [516]  (6.44 ns)

 <State 14>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_72', batch_align2d_hls/align2d.c:47) [586]  (8.42 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_72', batch_align2d_hls/align2d.c:47) [586]  (8.42 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_78', batch_align2d_hls/align2d.c:64) [592]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_78', batch_align2d_hls/align2d.c:64) [592]  (8.42 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_71', batch_align2d_hls/align2d.c:46) [585]  (8.42 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_71', batch_align2d_hls/align2d.c:46) [585]  (8.42 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_76', batch_align2d_hls/align2d.c:64) [590]  (8.42 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_76', batch_align2d_hls/align2d.c:64) [590]  (8.42 ns)

 <State 22>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_77', batch_align2d_hls/align2d.c:64) [591]  (8.42 ns)

 <State 23>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_77', batch_align2d_hls/align2d.c:64) [591]  (8.42 ns)

 <State 24>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_83', batch_align2d_hls/align2d.c:64) [598]  (8.42 ns)

 <State 25>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_83', batch_align2d_hls/align2d.c:64) [598]  (8.42 ns)

 <State 26>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_84', batch_align2d_hls/align2d.c:64) [599]  (8.42 ns)

 <State 27>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_84', batch_align2d_hls/align2d.c:64) [599]  (8.42 ns)

 <State 28>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_86', batch_align2d_hls/align2d.c:64) [601]  (8.42 ns)

 <State 29>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_86', batch_align2d_hls/align2d.c:64) [601]  (8.42 ns)

 <State 30>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_87', batch_align2d_hls/align2d.c:64) [602]  (8.42 ns)

 <State 31>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_87', batch_align2d_hls/align2d.c:64) [602]  (8.42 ns)

 <State 32>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_88', batch_align2d_hls/align2d.c:64) [603]  (6.44 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_88', batch_align2d_hls/align2d.c:64) [603]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_88', batch_align2d_hls/align2d.c:64) [603]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_88', batch_align2d_hls/align2d.c:64) [603]  (6.44 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:64) [606]  (6.44 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:64) [606]  (6.44 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:64) [606]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:64) [606]  (6.44 ns)

 <State 40>: 8.62ns
The critical path consists of the following:
	'xor' operation ('tmp_127_neg', batch_align2d_hls/align2d.c:67) [615]  (0.351 ns)
	'fdiv' operation ('H_inv[1]', batch_align2d_hls/align2d.c:67) [617]  (8.27 ns)

 <State 41>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0]', batch_align2d_hls/align2d.c:66) [610]  (8.27 ns)

 <State 42>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0]', batch_align2d_hls/align2d.c:66) [610]  (8.27 ns)

 <State 43>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0]', batch_align2d_hls/align2d.c:66) [610]  (8.27 ns)

 <State 44>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0]', batch_align2d_hls/align2d.c:66) [610]  (8.27 ns)

 <State 45>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0]', batch_align2d_hls/align2d.c:66) [610]  (8.27 ns)

 <State 46>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0]', batch_align2d_hls/align2d.c:66) [610]  (8.27 ns)

 <State 47>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0]', batch_align2d_hls/align2d.c:66) [610]  (8.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
