$date
	Tue Sep 23 14:30:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # RegWrite $end
$var reg 5 $ a1 [4:0] $end
$var reg 5 % a2 [4:0] $end
$var reg 5 & a3 [4:0] $end
$var reg 1 ' clk $end
$var reg 32 ( wd3 [31:0] $end
$scope module dut $end
$var wire 1 # RegWrite $end
$var wire 5 ) a1 [4:0] $end
$var wire 5 * a2 [4:0] $end
$var wire 5 + a3 [4:0] $end
$var wire 1 ' clk $end
$var wire 32 , wd3 [31:0] $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
0'
bx &
bx %
bx $
x#
bx "
bx !
$end
#5
1#
b11 (
b11 ,
b101 &
b101 +
1'
#10
0'
#15
1'
#20
0'
