#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002469cde3b50 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002469ce591c0_0 .net "PC", 31 0, v000002469ce52180_0;  1 drivers
v000002469ce58180_0 .var "clk", 0 0;
v000002469ce58ea0_0 .net "clkout", 0 0, L_000002469cea1d20;  1 drivers
v000002469ce57aa0_0 .net "cycles_consumed", 31 0, v000002469ce54a80_0;  1 drivers
v000002469ce59120_0 .var "rst", 0 0;
S_000002469cdfbcf0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002469cde3b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002469cdfaca0 .param/l "RType" 0 4 2, C4<000000>;
P_000002469cdfacd8 .param/l "add" 0 4 5, C4<100000>;
P_000002469cdfad10 .param/l "addi" 0 4 8, C4<001000>;
P_000002469cdfad48 .param/l "addu" 0 4 5, C4<100001>;
P_000002469cdfad80 .param/l "and_" 0 4 5, C4<100100>;
P_000002469cdfadb8 .param/l "andi" 0 4 8, C4<001100>;
P_000002469cdfadf0 .param/l "beq" 0 4 10, C4<000100>;
P_000002469cdfae28 .param/l "bne" 0 4 10, C4<000101>;
P_000002469cdfae60 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000002469cdfae98 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002469cdfaed0 .param/l "j" 0 4 12, C4<000010>;
P_000002469cdfaf08 .param/l "jal" 0 4 12, C4<000011>;
P_000002469cdfaf40 .param/l "jr" 0 4 6, C4<001000>;
P_000002469cdfaf78 .param/l "lw" 0 4 8, C4<100011>;
P_000002469cdfafb0 .param/l "nor_" 0 4 5, C4<100111>;
P_000002469cdfafe8 .param/l "or_" 0 4 5, C4<100101>;
P_000002469cdfb020 .param/l "ori" 0 4 8, C4<001101>;
P_000002469cdfb058 .param/l "sgt" 0 4 6, C4<101011>;
P_000002469cdfb090 .param/l "sll" 0 4 6, C4<000000>;
P_000002469cdfb0c8 .param/l "slt" 0 4 5, C4<101010>;
P_000002469cdfb100 .param/l "slti" 0 4 8, C4<101010>;
P_000002469cdfb138 .param/l "srl" 0 4 6, C4<000010>;
P_000002469cdfb170 .param/l "sub" 0 4 5, C4<100010>;
P_000002469cdfb1a8 .param/l "subu" 0 4 5, C4<100011>;
P_000002469cdfb1e0 .param/l "sw" 0 4 8, C4<101011>;
P_000002469cdfb218 .param/l "xor_" 0 4 5, C4<100110>;
P_000002469cdfb250 .param/l "xori" 0 4 8, C4<001110>;
L_000002469cdc77f0 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea1bd0 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea1f50 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea19a0 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea21f0 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea1a10 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea1e70 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea1cb0 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea1d20 .functor OR 1, v000002469ce58180_0, v000002469cde7bb0_0, C4<0>, C4<0>;
L_000002469cea1af0 .functor OR 1, L_000002469ce58680, L_000002469ce58ae0, C4<0>, C4<0>;
L_000002469cea1e00 .functor AND 1, L_000002469ce58b80, L_000002469ce587c0, C4<1>, C4<1>;
L_000002469cea23b0 .functor NOT 1, v000002469ce59120_0, C4<0>, C4<0>, C4<0>;
L_000002469cea2260 .functor OR 1, L_000002469ceb5b30, L_000002469ceb5270, C4<0>, C4<0>;
L_000002469cea2490 .functor OR 1, L_000002469cea2260, L_000002469ceb5130, C4<0>, C4<0>;
L_000002469cea1d90 .functor OR 1, L_000002469ceb6490, L_000002469ceb4c30, C4<0>, C4<0>;
L_000002469cea2570 .functor AND 1, L_000002469ceb5630, L_000002469cea1d90, C4<1>, C4<1>;
L_000002469cea1ee0 .functor OR 1, L_000002469ceb6170, L_000002469ceb4ff0, C4<0>, C4<0>;
L_000002469cea1c40 .functor AND 1, L_000002469ceb4eb0, L_000002469cea1ee0, C4<1>, C4<1>;
L_000002469cea25e0 .functor NOT 1, L_000002469cea1d20, C4<0>, C4<0>, C4<0>;
v000002469ce51140_0 .net "ALUOp", 3 0, v000002469cde7a70_0;  1 drivers
v000002469ce51a00_0 .net "ALUResult", 31 0, v000002469ce1bcb0_0;  1 drivers
v000002469ce50740_0 .net "ALUSrc", 0 0, v000002469cde6fd0_0;  1 drivers
v000002469ce51500_0 .net "ALUin2", 31 0, L_000002469ceb4730;  1 drivers
v000002469ce52040_0 .net "MemReadEn", 0 0, v000002469cde7610_0;  1 drivers
v000002469ce51640_0 .net "MemWriteEn", 0 0, v000002469cde7b10_0;  1 drivers
v000002469ce52360_0 .net "MemtoReg", 0 0, v000002469cde8470_0;  1 drivers
v000002469ce50ba0_0 .net "PC", 31 0, v000002469ce52180_0;  alias, 1 drivers
v000002469ce507e0_0 .net "PCPlus1", 31 0, L_000002469ce57d20;  1 drivers
v000002469ce506a0_0 .net "PCsrc", 1 0, v000002469ce1ac70_0;  1 drivers
v000002469ce50c40_0 .net "RegDst", 0 0, v000002469cde68f0_0;  1 drivers
v000002469ce51dc0_0 .net "RegWriteEn", 0 0, v000002469cde6d50_0;  1 drivers
v000002469ce511e0_0 .net "WriteRegister", 4 0, L_000002469ceb6210;  1 drivers
v000002469ce52220_0 .net *"_ivl_0", 0 0, L_000002469cdc77f0;  1 drivers
L_000002469ce596f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002469ce51820_0 .net/2u *"_ivl_10", 4 0, L_000002469ce596f0;  1 drivers
L_000002469ce59ae0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce51780_0 .net *"_ivl_101", 15 0, L_000002469ce59ae0;  1 drivers
v000002469ce522c0_0 .net *"_ivl_102", 31 0, L_000002469ce594e0;  1 drivers
L_000002469ce59b28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce520e0_0 .net *"_ivl_105", 25 0, L_000002469ce59b28;  1 drivers
L_000002469ce59b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce51c80_0 .net/2u *"_ivl_106", 31 0, L_000002469ce59b70;  1 drivers
v000002469ce50f60_0 .net *"_ivl_108", 0 0, L_000002469ce58b80;  1 drivers
L_000002469ce59bb8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002469ce51320_0 .net/2u *"_ivl_110", 5 0, L_000002469ce59bb8;  1 drivers
v000002469ce52400_0 .net *"_ivl_112", 0 0, L_000002469ce587c0;  1 drivers
v000002469ce50ce0_0 .net *"_ivl_115", 0 0, L_000002469cea1e00;  1 drivers
v000002469ce50880_0 .net *"_ivl_116", 47 0, L_000002469ce59580;  1 drivers
L_000002469ce59c00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce516e0_0 .net *"_ivl_119", 15 0, L_000002469ce59c00;  1 drivers
L_000002469ce59738 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002469ce510a0_0 .net/2u *"_ivl_12", 5 0, L_000002469ce59738;  1 drivers
v000002469ce50920_0 .net *"_ivl_120", 47 0, L_000002469ce58860;  1 drivers
L_000002469ce59c48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce50d80_0 .net *"_ivl_123", 15 0, L_000002469ce59c48;  1 drivers
v000002469ce513c0_0 .net *"_ivl_125", 0 0, L_000002469ce576e0;  1 drivers
v000002469ce50b00_0 .net *"_ivl_126", 31 0, L_000002469ce57f00;  1 drivers
v000002469ce524a0_0 .net *"_ivl_128", 47 0, L_000002469ce57780;  1 drivers
v000002469ce52540_0 .net *"_ivl_130", 47 0, L_000002469ce58900;  1 drivers
v000002469ce509c0_0 .net *"_ivl_132", 47 0, L_000002469ce57820;  1 drivers
v000002469ce51460_0 .net *"_ivl_134", 47 0, L_000002469ce578c0;  1 drivers
L_000002469ce59c90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002469ce51f00_0 .net/2u *"_ivl_138", 1 0, L_000002469ce59c90;  1 drivers
v000002469ce50e20_0 .net *"_ivl_14", 0 0, L_000002469ce57c80;  1 drivers
v000002469ce50ec0_0 .net *"_ivl_140", 0 0, L_000002469ce580e0;  1 drivers
L_000002469ce59cd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002469ce51d20_0 .net/2u *"_ivl_142", 1 0, L_000002469ce59cd8;  1 drivers
v000002469ce51e60_0 .net *"_ivl_144", 0 0, L_000002469ce582c0;  1 drivers
L_000002469ce59d20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002469ce51000_0 .net/2u *"_ivl_146", 1 0, L_000002469ce59d20;  1 drivers
v000002469ce51280_0 .net *"_ivl_148", 0 0, L_000002469ceb60d0;  1 drivers
L_000002469ce59d68 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002469ce518c0_0 .net/2u *"_ivl_150", 31 0, L_000002469ce59d68;  1 drivers
L_000002469ce59db0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002469ce51960_0 .net/2u *"_ivl_152", 31 0, L_000002469ce59db0;  1 drivers
v000002469ce51aa0_0 .net *"_ivl_154", 31 0, L_000002469ceb65d0;  1 drivers
v000002469ce51b40_0 .net *"_ivl_156", 31 0, L_000002469ceb51d0;  1 drivers
L_000002469ce59780 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002469ce526b0_0 .net/2u *"_ivl_16", 4 0, L_000002469ce59780;  1 drivers
v000002469ce52890_0 .net *"_ivl_160", 0 0, L_000002469cea23b0;  1 drivers
L_000002469ce59e40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce54190_0 .net/2u *"_ivl_162", 31 0, L_000002469ce59e40;  1 drivers
L_000002469ce59f18 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002469ce53fb0_0 .net/2u *"_ivl_166", 5 0, L_000002469ce59f18;  1 drivers
v000002469ce52d90_0 .net *"_ivl_168", 0 0, L_000002469ceb5b30;  1 drivers
L_000002469ce59f60 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002469ce53150_0 .net/2u *"_ivl_170", 5 0, L_000002469ce59f60;  1 drivers
v000002469ce53f10_0 .net *"_ivl_172", 0 0, L_000002469ceb5270;  1 drivers
v000002469ce54230_0 .net *"_ivl_175", 0 0, L_000002469cea2260;  1 drivers
L_000002469ce59fa8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002469ce52750_0 .net/2u *"_ivl_176", 5 0, L_000002469ce59fa8;  1 drivers
v000002469ce53970_0 .net *"_ivl_178", 0 0, L_000002469ceb5130;  1 drivers
v000002469ce530b0_0 .net *"_ivl_181", 0 0, L_000002469cea2490;  1 drivers
L_000002469ce59ff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce53e70_0 .net/2u *"_ivl_182", 15 0, L_000002469ce59ff0;  1 drivers
v000002469ce53510_0 .net *"_ivl_184", 31 0, L_000002469ceb4cd0;  1 drivers
v000002469ce53ab0_0 .net *"_ivl_187", 0 0, L_000002469ceb5db0;  1 drivers
v000002469ce52930_0 .net *"_ivl_188", 15 0, L_000002469ceb5e50;  1 drivers
v000002469ce54050_0 .net *"_ivl_19", 4 0, L_000002469ce58cc0;  1 drivers
v000002469ce54370_0 .net *"_ivl_190", 31 0, L_000002469ceb63f0;  1 drivers
v000002469ce53650_0 .net *"_ivl_194", 31 0, L_000002469ceb4d70;  1 drivers
L_000002469ce5a038 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce536f0_0 .net *"_ivl_197", 25 0, L_000002469ce5a038;  1 drivers
L_000002469ce5a080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce52ed0_0 .net/2u *"_ivl_198", 31 0, L_000002469ce5a080;  1 drivers
L_000002469ce596a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002469ce53330_0 .net/2u *"_ivl_2", 5 0, L_000002469ce596a8;  1 drivers
v000002469ce53470_0 .net *"_ivl_20", 4 0, L_000002469ce58d60;  1 drivers
v000002469ce535b0_0 .net *"_ivl_200", 0 0, L_000002469ceb5630;  1 drivers
L_000002469ce5a0c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002469ce540f0_0 .net/2u *"_ivl_202", 5 0, L_000002469ce5a0c8;  1 drivers
v000002469ce533d0_0 .net *"_ivl_204", 0 0, L_000002469ceb6490;  1 drivers
L_000002469ce5a110 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002469ce52a70_0 .net/2u *"_ivl_206", 5 0, L_000002469ce5a110;  1 drivers
v000002469ce527f0_0 .net *"_ivl_208", 0 0, L_000002469ceb4c30;  1 drivers
v000002469ce529d0_0 .net *"_ivl_211", 0 0, L_000002469cea1d90;  1 drivers
v000002469ce542d0_0 .net *"_ivl_213", 0 0, L_000002469cea2570;  1 drivers
L_000002469ce5a158 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002469ce53790_0 .net/2u *"_ivl_214", 5 0, L_000002469ce5a158;  1 drivers
v000002469ce54410_0 .net *"_ivl_216", 0 0, L_000002469ceb5310;  1 drivers
L_000002469ce5a1a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002469ce53c90_0 .net/2u *"_ivl_218", 31 0, L_000002469ce5a1a0;  1 drivers
v000002469ce531f0_0 .net *"_ivl_220", 31 0, L_000002469ceb6030;  1 drivers
v000002469ce53290_0 .net *"_ivl_224", 31 0, L_000002469ceb47d0;  1 drivers
L_000002469ce5a1e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce53830_0 .net *"_ivl_227", 25 0, L_000002469ce5a1e8;  1 drivers
L_000002469ce5a230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce538d0_0 .net/2u *"_ivl_228", 31 0, L_000002469ce5a230;  1 drivers
v000002469ce53a10_0 .net *"_ivl_230", 0 0, L_000002469ceb4eb0;  1 drivers
L_000002469ce5a278 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002469ce52b10_0 .net/2u *"_ivl_232", 5 0, L_000002469ce5a278;  1 drivers
v000002469ce52bb0_0 .net *"_ivl_234", 0 0, L_000002469ceb6170;  1 drivers
L_000002469ce5a2c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002469ce544b0_0 .net/2u *"_ivl_236", 5 0, L_000002469ce5a2c0;  1 drivers
v000002469ce53b50_0 .net *"_ivl_238", 0 0, L_000002469ceb4ff0;  1 drivers
v000002469ce54550_0 .net *"_ivl_24", 0 0, L_000002469cea1f50;  1 drivers
v000002469ce52c50_0 .net *"_ivl_241", 0 0, L_000002469cea1ee0;  1 drivers
v000002469ce52cf0_0 .net *"_ivl_243", 0 0, L_000002469cea1c40;  1 drivers
L_000002469ce5a308 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002469ce53bf0_0 .net/2u *"_ivl_244", 5 0, L_000002469ce5a308;  1 drivers
v000002469ce53d30_0 .net *"_ivl_246", 0 0, L_000002469ceb53b0;  1 drivers
v000002469ce52e30_0 .net *"_ivl_248", 31 0, L_000002469ceb5d10;  1 drivers
L_000002469ce597c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002469ce53dd0_0 .net/2u *"_ivl_26", 4 0, L_000002469ce597c8;  1 drivers
v000002469ce52f70_0 .net *"_ivl_29", 4 0, L_000002469ce57b40;  1 drivers
v000002469ce53010_0 .net *"_ivl_32", 0 0, L_000002469cea19a0;  1 drivers
L_000002469ce59810 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002469ce54c60_0 .net/2u *"_ivl_34", 4 0, L_000002469ce59810;  1 drivers
v000002469ce55660_0 .net *"_ivl_37", 4 0, L_000002469ce58e00;  1 drivers
v000002469ce54f80_0 .net *"_ivl_40", 0 0, L_000002469cea21f0;  1 drivers
L_000002469ce59858 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce55200_0 .net/2u *"_ivl_42", 15 0, L_000002469ce59858;  1 drivers
v000002469ce55fc0_0 .net *"_ivl_45", 15 0, L_000002469ce58220;  1 drivers
v000002469ce548a0_0 .net *"_ivl_48", 0 0, L_000002469cea1a10;  1 drivers
v000002469ce54b20_0 .net *"_ivl_5", 5 0, L_000002469ce593a0;  1 drivers
L_000002469ce598a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce56060_0 .net/2u *"_ivl_50", 36 0, L_000002469ce598a0;  1 drivers
L_000002469ce598e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce55d40_0 .net/2u *"_ivl_52", 31 0, L_000002469ce598e8;  1 drivers
v000002469ce54760_0 .net *"_ivl_55", 4 0, L_000002469ce58f40;  1 drivers
v000002469ce56100_0 .net *"_ivl_56", 36 0, L_000002469ce584a0;  1 drivers
v000002469ce54d00_0 .net *"_ivl_58", 36 0, L_000002469ce58a40;  1 drivers
v000002469ce55480_0 .net *"_ivl_62", 0 0, L_000002469cea1e70;  1 drivers
L_000002469ce59930 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002469ce561a0_0 .net/2u *"_ivl_64", 5 0, L_000002469ce59930;  1 drivers
v000002469ce54da0_0 .net *"_ivl_67", 5 0, L_000002469ce58360;  1 drivers
v000002469ce55b60_0 .net *"_ivl_70", 0 0, L_000002469cea1cb0;  1 drivers
L_000002469ce59978 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce54940_0 .net/2u *"_ivl_72", 57 0, L_000002469ce59978;  1 drivers
L_000002469ce599c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce55de0_0 .net/2u *"_ivl_74", 31 0, L_000002469ce599c0;  1 drivers
v000002469ce54ee0_0 .net *"_ivl_77", 25 0, L_000002469ce59080;  1 drivers
v000002469ce55e80_0 .net *"_ivl_78", 57 0, L_000002469ce57be0;  1 drivers
v000002469ce56240_0 .net *"_ivl_8", 0 0, L_000002469cea1bd0;  1 drivers
v000002469ce56420_0 .net *"_ivl_80", 57 0, L_000002469ce585e0;  1 drivers
L_000002469ce59a08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002469ce552a0_0 .net/2u *"_ivl_84", 31 0, L_000002469ce59a08;  1 drivers
L_000002469ce59a50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002469ce562e0_0 .net/2u *"_ivl_88", 5 0, L_000002469ce59a50;  1 drivers
v000002469ce564c0_0 .net *"_ivl_90", 0 0, L_000002469ce58680;  1 drivers
L_000002469ce59a98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002469ce55c00_0 .net/2u *"_ivl_92", 5 0, L_000002469ce59a98;  1 drivers
v000002469ce55840_0 .net *"_ivl_94", 0 0, L_000002469ce58ae0;  1 drivers
v000002469ce55f20_0 .net *"_ivl_97", 0 0, L_000002469cea1af0;  1 drivers
v000002469ce55160_0 .net *"_ivl_98", 47 0, L_000002469ce58720;  1 drivers
v000002469ce555c0_0 .net "adderResult", 31 0, L_000002469ce57fa0;  1 drivers
v000002469ce56380_0 .net "address", 31 0, L_000002469ce59440;  1 drivers
v000002469ce56560_0 .net "clk", 0 0, L_000002469cea1d20;  alias, 1 drivers
v000002469ce54a80_0 .var "cycles_consumed", 31 0;
o000002469ce21048 .functor BUFZ 1, C4<z>; HiZ drive
v000002469ce54e40_0 .net "excep_flag", 0 0, o000002469ce21048;  0 drivers
v000002469ce55700_0 .net "extImm", 31 0, L_000002469ceb58b0;  1 drivers
v000002469ce557a0_0 .net "funct", 5 0, L_000002469ce58fe0;  1 drivers
v000002469ce546c0_0 .net "hlt", 0 0, v000002469cde7bb0_0;  1 drivers
v000002469ce54bc0_0 .net "imm", 15 0, L_000002469ce58540;  1 drivers
v000002469ce55340_0 .net "immediate", 31 0, L_000002469ceb4b90;  1 drivers
v000002469ce54800_0 .net "input_clk", 0 0, v000002469ce58180_0;  1 drivers
v000002469ce55980_0 .net "instruction", 31 0, L_000002469ceb62b0;  1 drivers
v000002469ce549e0_0 .net "memoryReadData", 31 0, v000002469ce1aef0_0;  1 drivers
v000002469ce55a20_0 .net "nextPC", 31 0, L_000002469ceb5f90;  1 drivers
v000002469ce55020_0 .net "opcode", 5 0, L_000002469ce58c20;  1 drivers
v000002469ce550c0_0 .net "rd", 4 0, L_000002469ce57960;  1 drivers
v000002469ce553e0_0 .net "readData1", 31 0, L_000002469cea2500;  1 drivers
v000002469ce55520_0 .net "readData1_w", 31 0, L_000002469ceb5090;  1 drivers
v000002469ce558e0_0 .net "readData2", 31 0, L_000002469cea2030;  1 drivers
v000002469ce55ac0_0 .net "rs", 4 0, L_000002469ce59260;  1 drivers
v000002469ce55ca0_0 .net "rst", 0 0, v000002469ce59120_0;  1 drivers
v000002469ce58400_0 .net "rt", 4 0, L_000002469ce59300;  1 drivers
v000002469ce57a00_0 .net "shamt", 31 0, L_000002469ce57e60;  1 drivers
v000002469ce57dc0_0 .net "wire_instruction", 31 0, L_000002469cea2340;  1 drivers
v000002469ce58040_0 .net "writeData", 31 0, L_000002469ceb5950;  1 drivers
v000002469ce589a0_0 .net "zero", 0 0, L_000002469ceb4f50;  1 drivers
L_000002469ce593a0 .part L_000002469ceb62b0, 26, 6;
L_000002469ce58c20 .functor MUXZ 6, L_000002469ce593a0, L_000002469ce596a8, L_000002469cdc77f0, C4<>;
L_000002469ce57c80 .cmp/eq 6, L_000002469ce58c20, L_000002469ce59738;
L_000002469ce58cc0 .part L_000002469ceb62b0, 11, 5;
L_000002469ce58d60 .functor MUXZ 5, L_000002469ce58cc0, L_000002469ce59780, L_000002469ce57c80, C4<>;
L_000002469ce57960 .functor MUXZ 5, L_000002469ce58d60, L_000002469ce596f0, L_000002469cea1bd0, C4<>;
L_000002469ce57b40 .part L_000002469ceb62b0, 21, 5;
L_000002469ce59260 .functor MUXZ 5, L_000002469ce57b40, L_000002469ce597c8, L_000002469cea1f50, C4<>;
L_000002469ce58e00 .part L_000002469ceb62b0, 16, 5;
L_000002469ce59300 .functor MUXZ 5, L_000002469ce58e00, L_000002469ce59810, L_000002469cea19a0, C4<>;
L_000002469ce58220 .part L_000002469ceb62b0, 0, 16;
L_000002469ce58540 .functor MUXZ 16, L_000002469ce58220, L_000002469ce59858, L_000002469cea21f0, C4<>;
L_000002469ce58f40 .part L_000002469ceb62b0, 6, 5;
L_000002469ce584a0 .concat [ 5 32 0 0], L_000002469ce58f40, L_000002469ce598e8;
L_000002469ce58a40 .functor MUXZ 37, L_000002469ce584a0, L_000002469ce598a0, L_000002469cea1a10, C4<>;
L_000002469ce57e60 .part L_000002469ce58a40, 0, 32;
L_000002469ce58360 .part L_000002469ceb62b0, 0, 6;
L_000002469ce58fe0 .functor MUXZ 6, L_000002469ce58360, L_000002469ce59930, L_000002469cea1e70, C4<>;
L_000002469ce59080 .part L_000002469ceb62b0, 0, 26;
L_000002469ce57be0 .concat [ 26 32 0 0], L_000002469ce59080, L_000002469ce599c0;
L_000002469ce585e0 .functor MUXZ 58, L_000002469ce57be0, L_000002469ce59978, L_000002469cea1cb0, C4<>;
L_000002469ce59440 .part L_000002469ce585e0, 0, 32;
L_000002469ce57d20 .arith/sum 32, v000002469ce52180_0, L_000002469ce59a08;
L_000002469ce58680 .cmp/eq 6, L_000002469ce58c20, L_000002469ce59a50;
L_000002469ce58ae0 .cmp/eq 6, L_000002469ce58c20, L_000002469ce59a98;
L_000002469ce58720 .concat [ 32 16 0 0], L_000002469ce59440, L_000002469ce59ae0;
L_000002469ce594e0 .concat [ 6 26 0 0], L_000002469ce58c20, L_000002469ce59b28;
L_000002469ce58b80 .cmp/eq 32, L_000002469ce594e0, L_000002469ce59b70;
L_000002469ce587c0 .cmp/eq 6, L_000002469ce58fe0, L_000002469ce59bb8;
L_000002469ce59580 .concat [ 32 16 0 0], L_000002469cea2500, L_000002469ce59c00;
L_000002469ce58860 .concat [ 32 16 0 0], v000002469ce52180_0, L_000002469ce59c48;
L_000002469ce576e0 .part L_000002469ce58540, 15, 1;
LS_000002469ce57f00_0_0 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_0_4 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_0_8 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_0_12 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_0_16 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_0_20 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_0_24 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_0_28 .concat [ 1 1 1 1], L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0, L_000002469ce576e0;
LS_000002469ce57f00_1_0 .concat [ 4 4 4 4], LS_000002469ce57f00_0_0, LS_000002469ce57f00_0_4, LS_000002469ce57f00_0_8, LS_000002469ce57f00_0_12;
LS_000002469ce57f00_1_4 .concat [ 4 4 4 4], LS_000002469ce57f00_0_16, LS_000002469ce57f00_0_20, LS_000002469ce57f00_0_24, LS_000002469ce57f00_0_28;
L_000002469ce57f00 .concat [ 16 16 0 0], LS_000002469ce57f00_1_0, LS_000002469ce57f00_1_4;
L_000002469ce57780 .concat [ 16 32 0 0], L_000002469ce58540, L_000002469ce57f00;
L_000002469ce58900 .arith/sum 48, L_000002469ce58860, L_000002469ce57780;
L_000002469ce57820 .functor MUXZ 48, L_000002469ce58900, L_000002469ce59580, L_000002469cea1e00, C4<>;
L_000002469ce578c0 .functor MUXZ 48, L_000002469ce57820, L_000002469ce58720, L_000002469cea1af0, C4<>;
L_000002469ce57fa0 .part L_000002469ce578c0, 0, 32;
L_000002469ce580e0 .cmp/eq 2, v000002469ce1ac70_0, L_000002469ce59c90;
L_000002469ce582c0 .cmp/eq 2, v000002469ce1ac70_0, L_000002469ce59cd8;
L_000002469ceb60d0 .cmp/eq 2, v000002469ce1ac70_0, L_000002469ce59d20;
L_000002469ceb65d0 .functor MUXZ 32, L_000002469ce59db0, L_000002469ce59d68, L_000002469ceb60d0, C4<>;
L_000002469ceb51d0 .functor MUXZ 32, L_000002469ceb65d0, L_000002469ce57fa0, L_000002469ce582c0, C4<>;
L_000002469ceb5f90 .functor MUXZ 32, L_000002469ceb51d0, L_000002469ce57d20, L_000002469ce580e0, C4<>;
L_000002469ceb62b0 .functor MUXZ 32, L_000002469cea2340, L_000002469ce59e40, L_000002469cea23b0, C4<>;
L_000002469ceb5b30 .cmp/eq 6, L_000002469ce58c20, L_000002469ce59f18;
L_000002469ceb5270 .cmp/eq 6, L_000002469ce58c20, L_000002469ce59f60;
L_000002469ceb5130 .cmp/eq 6, L_000002469ce58c20, L_000002469ce59fa8;
L_000002469ceb4cd0 .concat [ 16 16 0 0], L_000002469ce58540, L_000002469ce59ff0;
L_000002469ceb5db0 .part L_000002469ce58540, 15, 1;
LS_000002469ceb5e50_0_0 .concat [ 1 1 1 1], L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0;
LS_000002469ceb5e50_0_4 .concat [ 1 1 1 1], L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0;
LS_000002469ceb5e50_0_8 .concat [ 1 1 1 1], L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0;
LS_000002469ceb5e50_0_12 .concat [ 1 1 1 1], L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0, L_000002469ceb5db0;
L_000002469ceb5e50 .concat [ 4 4 4 4], LS_000002469ceb5e50_0_0, LS_000002469ceb5e50_0_4, LS_000002469ceb5e50_0_8, LS_000002469ceb5e50_0_12;
L_000002469ceb63f0 .concat [ 16 16 0 0], L_000002469ce58540, L_000002469ceb5e50;
L_000002469ceb58b0 .functor MUXZ 32, L_000002469ceb63f0, L_000002469ceb4cd0, L_000002469cea2490, C4<>;
L_000002469ceb4d70 .concat [ 6 26 0 0], L_000002469ce58c20, L_000002469ce5a038;
L_000002469ceb5630 .cmp/eq 32, L_000002469ceb4d70, L_000002469ce5a080;
L_000002469ceb6490 .cmp/eq 6, L_000002469ce58fe0, L_000002469ce5a0c8;
L_000002469ceb4c30 .cmp/eq 6, L_000002469ce58fe0, L_000002469ce5a110;
L_000002469ceb5310 .cmp/eq 6, L_000002469ce58c20, L_000002469ce5a158;
L_000002469ceb6030 .functor MUXZ 32, L_000002469ceb58b0, L_000002469ce5a1a0, L_000002469ceb5310, C4<>;
L_000002469ceb4b90 .functor MUXZ 32, L_000002469ceb6030, L_000002469ce57e60, L_000002469cea2570, C4<>;
L_000002469ceb47d0 .concat [ 6 26 0 0], L_000002469ce58c20, L_000002469ce5a1e8;
L_000002469ceb4eb0 .cmp/eq 32, L_000002469ceb47d0, L_000002469ce5a230;
L_000002469ceb6170 .cmp/eq 6, L_000002469ce58fe0, L_000002469ce5a278;
L_000002469ceb4ff0 .cmp/eq 6, L_000002469ce58fe0, L_000002469ce5a2c0;
L_000002469ceb53b0 .cmp/eq 6, L_000002469ce58c20, L_000002469ce5a308;
L_000002469ceb5d10 .functor MUXZ 32, L_000002469cea2500, v000002469ce52180_0, L_000002469ceb53b0, C4<>;
L_000002469ceb5090 .functor MUXZ 32, L_000002469ceb5d10, L_000002469cea2030, L_000002469cea1c40, C4<>;
S_000002469cde3e70 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002469cdd5120 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002469cea1a80 .functor NOT 1, v000002469cde6fd0_0, C4<0>, C4<0>, C4<0>;
v000002469cde85b0_0 .net *"_ivl_0", 0 0, L_000002469cea1a80;  1 drivers
v000002469cde80b0_0 .net "in1", 31 0, L_000002469cea2030;  alias, 1 drivers
v000002469cde86f0_0 .net "in2", 31 0, L_000002469ceb4b90;  alias, 1 drivers
v000002469cde7570_0 .net "out", 31 0, L_000002469ceb4730;  alias, 1 drivers
v000002469cde79d0_0 .net "s", 0 0, v000002469cde6fd0_0;  alias, 1 drivers
L_000002469ceb4730 .functor MUXZ 32, L_000002469ceb4b90, L_000002469cea2030, L_000002469cea1a80, C4<>;
S_000002469cde4000 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002469ce50090 .param/l "RType" 0 4 2, C4<000000>;
P_000002469ce500c8 .param/l "add" 0 4 5, C4<100000>;
P_000002469ce50100 .param/l "addi" 0 4 8, C4<001000>;
P_000002469ce50138 .param/l "addu" 0 4 5, C4<100001>;
P_000002469ce50170 .param/l "and_" 0 4 5, C4<100100>;
P_000002469ce501a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002469ce501e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002469ce50218 .param/l "bne" 0 4 10, C4<000101>;
P_000002469ce50250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002469ce50288 .param/l "j" 0 4 12, C4<000010>;
P_000002469ce502c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002469ce502f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002469ce50330 .param/l "lw" 0 4 8, C4<100011>;
P_000002469ce50368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002469ce503a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002469ce503d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002469ce50410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002469ce50448 .param/l "sll" 0 4 6, C4<000000>;
P_000002469ce50480 .param/l "slt" 0 4 5, C4<101010>;
P_000002469ce504b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002469ce504f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002469ce50528 .param/l "sub" 0 4 5, C4<100010>;
P_000002469ce50560 .param/l "subu" 0 4 5, C4<100011>;
P_000002469ce50598 .param/l "sw" 0 4 8, C4<101011>;
P_000002469ce505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002469ce50608 .param/l "xori" 0 4 8, C4<001110>;
v000002469cde7a70_0 .var "ALUOp", 3 0;
v000002469cde6fd0_0 .var "ALUSrc", 0 0;
v000002469cde7610_0 .var "MemReadEn", 0 0;
v000002469cde7b10_0 .var "MemWriteEn", 0 0;
v000002469cde8470_0 .var "MemtoReg", 0 0;
v000002469cde68f0_0 .var "RegDst", 0 0;
v000002469cde6d50_0 .var "RegWriteEn", 0 0;
v000002469cde7430_0 .net "funct", 5 0, L_000002469ce58fe0;  alias, 1 drivers
v000002469cde7bb0_0 .var "hlt", 0 0;
v000002469cde6df0_0 .net "opcode", 5 0, L_000002469ce58c20;  alias, 1 drivers
v000002469cde7110_0 .net "rst", 0 0, v000002469ce59120_0;  alias, 1 drivers
E_000002469cdd4d60 .event anyedge, v000002469cde7110_0, v000002469cde6df0_0, v000002469cde7430_0;
S_000002469cd86640 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002469cdd52a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002469cea2340 .functor BUFZ 32, L_000002469ceb54f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002469cde8150_0 .net "Data_Out", 31 0, L_000002469cea2340;  alias, 1 drivers
v000002469cde71b0 .array "InstMem", 0 1023, 31 0;
v000002469cde81f0_0 .net *"_ivl_0", 31 0, L_000002469ceb54f0;  1 drivers
v000002469cde74d0_0 .net *"_ivl_3", 9 0, L_000002469ceb56d0;  1 drivers
v000002469cde7cf0_0 .net *"_ivl_4", 11 0, L_000002469ceb4a50;  1 drivers
L_000002469ce59df8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002469cdc6c10_0 .net *"_ivl_7", 1 0, L_000002469ce59df8;  1 drivers
v000002469cdc5130_0 .net "addr", 31 0, v000002469ce52180_0;  alias, 1 drivers
v000002469ce1a6d0_0 .var/i "i", 31 0;
L_000002469ceb54f0 .array/port v000002469cde71b0, L_000002469ceb4a50;
L_000002469ceb56d0 .part v000002469ce52180_0, 0, 10;
L_000002469ceb4a50 .concat [ 10 2 0 0], L_000002469ceb56d0, L_000002469ce59df8;
S_000002469cd867d0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002469cea2500 .functor BUFZ 32, L_000002469ceb5590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002469cea2030 .functor BUFZ 32, L_000002469ceb6350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002469ce1b850_0 .net *"_ivl_0", 31 0, L_000002469ceb5590;  1 drivers
v000002469ce1bd50_0 .net *"_ivl_10", 6 0, L_000002469ceb4e10;  1 drivers
L_000002469ce59ed0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002469ce1b5d0_0 .net *"_ivl_13", 1 0, L_000002469ce59ed0;  1 drivers
v000002469ce1a270_0 .net *"_ivl_2", 6 0, L_000002469ceb5770;  1 drivers
L_000002469ce59e88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002469ce1bb70_0 .net *"_ivl_5", 1 0, L_000002469ce59e88;  1 drivers
v000002469ce19f50_0 .net *"_ivl_8", 31 0, L_000002469ceb6350;  1 drivers
v000002469ce1b170_0 .net "clk", 0 0, L_000002469cea1d20;  alias, 1 drivers
v000002469ce1b990_0 .var/i "i", 31 0;
v000002469ce1b3f0_0 .net "readData1", 31 0, L_000002469cea2500;  alias, 1 drivers
v000002469ce1b490_0 .net "readData2", 31 0, L_000002469cea2030;  alias, 1 drivers
v000002469ce1b210_0 .net "readRegister1", 4 0, L_000002469ce59260;  alias, 1 drivers
v000002469ce1b670_0 .net "readRegister2", 4 0, L_000002469ce59300;  alias, 1 drivers
v000002469ce1ba30 .array "registers", 31 0, 31 0;
v000002469ce1a630_0 .net "rst", 0 0, v000002469ce59120_0;  alias, 1 drivers
v000002469ce1bad0_0 .net "we", 0 0, v000002469cde6d50_0;  alias, 1 drivers
v000002469ce1af90_0 .net "writeData", 31 0, L_000002469ceb5950;  alias, 1 drivers
v000002469ce1a3b0_0 .net "writeRegister", 4 0, L_000002469ceb6210;  alias, 1 drivers
E_000002469cdd55a0/0 .event negedge, v000002469cde7110_0;
E_000002469cdd55a0/1 .event posedge, v000002469ce1b170_0;
E_000002469cdd55a0 .event/or E_000002469cdd55a0/0, E_000002469cdd55a0/1;
L_000002469ceb5590 .array/port v000002469ce1ba30, L_000002469ceb5770;
L_000002469ceb5770 .concat [ 5 2 0 0], L_000002469ce59260, L_000002469ce59e88;
L_000002469ceb6350 .array/port v000002469ce1ba30, L_000002469ceb4e10;
L_000002469ceb4e10 .concat [ 5 2 0 0], L_000002469ce59300, L_000002469ce59ed0;
S_000002469cd329c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002469cd867d0;
 .timescale 0 0;
v000002469ce1b8f0_0 .var/i "i", 31 0;
S_000002469cd32b50 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002469cdd4860 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002469cea2420 .functor NOT 1, v000002469cde68f0_0, C4<0>, C4<0>, C4<0>;
v000002469ce1ad10_0 .net *"_ivl_0", 0 0, L_000002469cea2420;  1 drivers
v000002469ce1adb0_0 .net "in1", 4 0, L_000002469ce59300;  alias, 1 drivers
v000002469ce1a1d0_0 .net "in2", 4 0, L_000002469ce57960;  alias, 1 drivers
v000002469ce1a770_0 .net "out", 4 0, L_000002469ceb6210;  alias, 1 drivers
v000002469ce1a810_0 .net "s", 0 0, v000002469cde68f0_0;  alias, 1 drivers
L_000002469ceb6210 .functor MUXZ 5, L_000002469ce57960, L_000002469ce59300, L_000002469cea2420, C4<>;
S_000002469cd84c30 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002469cdd55e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002469cea1b60 .functor NOT 1, v000002469cde8470_0, C4<0>, C4<0>, C4<0>;
v000002469ce1b530_0 .net *"_ivl_0", 0 0, L_000002469cea1b60;  1 drivers
v000002469ce1ae50_0 .net "in1", 31 0, v000002469ce1bcb0_0;  alias, 1 drivers
v000002469ce1b710_0 .net "in2", 31 0, v000002469ce1aef0_0;  alias, 1 drivers
v000002469ce1a8b0_0 .net "out", 31 0, L_000002469ceb5950;  alias, 1 drivers
v000002469ce1bc10_0 .net "s", 0 0, v000002469cde8470_0;  alias, 1 drivers
L_000002469ceb5950 .functor MUXZ 32, v000002469ce1aef0_0, v000002469ce1bcb0_0, L_000002469cea1b60, C4<>;
S_000002469cd84dc0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002469cd6ede0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002469cd6ee18 .param/l "AND" 0 9 12, C4<0010>;
P_000002469cd6ee50 .param/l "NOR" 0 9 12, C4<0101>;
P_000002469cd6ee88 .param/l "OR" 0 9 12, C4<0011>;
P_000002469cd6eec0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002469cd6eef8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002469cd6ef30 .param/l "SLT" 0 9 12, C4<0110>;
P_000002469cd6ef68 .param/l "SRL" 0 9 12, C4<1001>;
P_000002469cd6efa0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002469cd6efd8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002469cd6f010 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002469cd6f048 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002469ce5a350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002469ce1b7b0_0 .net/2u *"_ivl_0", 31 0, L_000002469ce5a350;  1 drivers
v000002469ce1a310_0 .net "opSel", 3 0, v000002469cde7a70_0;  alias, 1 drivers
v000002469ce1b2b0_0 .net "operand1", 31 0, L_000002469ceb5090;  alias, 1 drivers
v000002469ce1b030_0 .net "operand2", 31 0, L_000002469ceb4730;  alias, 1 drivers
v000002469ce1bcb0_0 .var "result", 31 0;
v000002469ce1bdf0_0 .net "zero", 0 0, L_000002469ceb4f50;  alias, 1 drivers
E_000002469cdd4760 .event anyedge, v000002469cde7a70_0, v000002469ce1b2b0_0, v000002469cde7570_0;
L_000002469ceb4f50 .cmp/eq 32, v000002469ce1bcb0_0, L_000002469ce5a350;
S_000002469cd6f090 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002469ce1df20 .param/l "RType" 0 4 2, C4<000000>;
P_000002469ce1df58 .param/l "add" 0 4 5, C4<100000>;
P_000002469ce1df90 .param/l "addi" 0 4 8, C4<001000>;
P_000002469ce1dfc8 .param/l "addu" 0 4 5, C4<100001>;
P_000002469ce1e000 .param/l "and_" 0 4 5, C4<100100>;
P_000002469ce1e038 .param/l "andi" 0 4 8, C4<001100>;
P_000002469ce1e070 .param/l "beq" 0 4 10, C4<000100>;
P_000002469ce1e0a8 .param/l "bne" 0 4 10, C4<000101>;
P_000002469ce1e0e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002469ce1e118 .param/l "j" 0 4 12, C4<000010>;
P_000002469ce1e150 .param/l "jal" 0 4 12, C4<000011>;
P_000002469ce1e188 .param/l "jr" 0 4 6, C4<001000>;
P_000002469ce1e1c0 .param/l "lw" 0 4 8, C4<100011>;
P_000002469ce1e1f8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002469ce1e230 .param/l "or_" 0 4 5, C4<100101>;
P_000002469ce1e268 .param/l "ori" 0 4 8, C4<001101>;
P_000002469ce1e2a0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002469ce1e2d8 .param/l "sll" 0 4 6, C4<000000>;
P_000002469ce1e310 .param/l "slt" 0 4 5, C4<101010>;
P_000002469ce1e348 .param/l "slti" 0 4 8, C4<101010>;
P_000002469ce1e380 .param/l "srl" 0 4 6, C4<000010>;
P_000002469ce1e3b8 .param/l "sub" 0 4 5, C4<100010>;
P_000002469ce1e3f0 .param/l "subu" 0 4 5, C4<100011>;
P_000002469ce1e428 .param/l "sw" 0 4 8, C4<101011>;
P_000002469ce1e460 .param/l "xor_" 0 4 5, C4<100110>;
P_000002469ce1e498 .param/l "xori" 0 4 8, C4<001110>;
v000002469ce1ac70_0 .var "PCsrc", 1 0;
v000002469ce1abd0_0 .net "excep_flag", 0 0, o000002469ce21048;  alias, 0 drivers
v000002469ce19ff0_0 .net "funct", 5 0, L_000002469ce58fe0;  alias, 1 drivers
v000002469ce1a090_0 .net "opcode", 5 0, L_000002469ce58c20;  alias, 1 drivers
v000002469ce1b350_0 .net "operand1", 31 0, L_000002469cea2500;  alias, 1 drivers
v000002469ce1a130_0 .net "operand2", 31 0, L_000002469ceb4730;  alias, 1 drivers
v000002469ce1a450_0 .net "rst", 0 0, v000002469ce59120_0;  alias, 1 drivers
E_000002469cdd4920/0 .event anyedge, v000002469cde7110_0, v000002469ce1abd0_0, v000002469cde6df0_0, v000002469ce1b3f0_0;
E_000002469cdd4920/1 .event anyedge, v000002469cde7570_0, v000002469cde7430_0;
E_000002469cdd4920 .event/or E_000002469cdd4920/0, E_000002469cdd4920/1;
S_000002469cdb3af0 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002469ce1a4f0 .array "DataMem", 0 1023, 31 0;
v000002469ce1a950_0 .net "address", 31 0, v000002469ce1bcb0_0;  alias, 1 drivers
v000002469ce1a9f0_0 .net "clock", 0 0, L_000002469cea25e0;  1 drivers
v000002469ce1aa90_0 .net "data", 31 0, L_000002469cea2030;  alias, 1 drivers
v000002469ce1ab30_0 .var/i "i", 31 0;
v000002469ce1aef0_0 .var "q", 31 0;
v000002469ce1b0d0_0 .net "rden", 0 0, v000002469cde7610_0;  alias, 1 drivers
v000002469ce51fa0_0 .net "wren", 0 0, v000002469cde7b10_0;  alias, 1 drivers
E_000002469cdd2920 .event posedge, v000002469ce1a9f0_0;
S_000002469cdb3c80 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000002469cdfbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002469cdd48e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002469ce50a60_0 .net "PCin", 31 0, L_000002469ceb5f90;  alias, 1 drivers
v000002469ce52180_0 .var "PCout", 31 0;
v000002469ce515a0_0 .net "clk", 0 0, L_000002469cea1d20;  alias, 1 drivers
v000002469ce51be0_0 .net "rst", 0 0, v000002469ce59120_0;  alias, 1 drivers
    .scope S_000002469cd6f090;
T_0 ;
    %wait E_000002469cdd4920;
    %load/vec4 v000002469ce1a450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002469ce1ac70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002469ce1abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002469ce1ac70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002469ce1a090_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002469ce1b350_0;
    %load/vec4 v000002469ce1a130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002469ce1a090_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002469ce1b350_0;
    %load/vec4 v000002469ce1a130_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002469ce1a090_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002469ce1a090_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002469ce1a090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002469ce19ff0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002469ce1ac70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002469ce1ac70_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002469cdb3c80;
T_1 ;
    %wait E_000002469cdd55a0;
    %load/vec4 v000002469ce51be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002469ce52180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002469ce50a60_0;
    %assign/vec4 v000002469ce52180_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002469cd86640;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002469ce1a6d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002469ce1a6d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002469ce1a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %load/vec4 v000002469ce1a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002469ce1a6d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469cde71b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002469cde4000;
T_3 ;
    %wait E_000002469cdd4d60;
    %load/vec4 v000002469cde7110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002469cde7bb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002469cde7b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002469cde8470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002469cde7610_0, 0;
    %assign/vec4 v000002469cde68f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002469cde7bb0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002469cde7a70_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002469cde6fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002469cde6d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002469cde7b10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002469cde8470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002469cde7610_0, 0, 1;
    %store/vec4 v000002469cde68f0_0, 0, 1;
    %load/vec4 v000002469cde6df0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde7bb0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde68f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %load/vec4 v000002469cde7430_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde68f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002469cde68f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde8470_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde7b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002469cde6fd0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002469cde7a70_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002469cd867d0;
T_4 ;
    %wait E_000002469cdd55a0;
    %fork t_1, S_000002469cd329c0;
    %jmp t_0;
    .scope S_000002469cd329c0;
t_1 ;
    %load/vec4 v000002469ce1a630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002469ce1b8f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002469ce1b8f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002469ce1b8f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469ce1ba30, 0, 4;
    %load/vec4 v000002469ce1b8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002469ce1b8f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002469ce1bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002469ce1af90_0;
    %load/vec4 v000002469ce1a3b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469ce1ba30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469ce1ba30, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002469cd867d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002469cd867d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002469ce1b990_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002469ce1b990_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002469ce1b990_0;
    %ix/getv/s 4, v000002469ce1b990_0;
    %load/vec4a v000002469ce1ba30, 4;
    %ix/getv/s 4, v000002469ce1b990_0;
    %load/vec4a v000002469ce1ba30, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002469ce1b990_0;
    %addi 1, 0, 32;
    %store/vec4 v000002469ce1b990_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002469cd84dc0;
T_6 ;
    %wait E_000002469cdd4760;
    %load/vec4 v000002469ce1a310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002469ce1b2b0_0;
    %load/vec4 v000002469ce1b030_0;
    %add;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002469ce1b2b0_0;
    %load/vec4 v000002469ce1b030_0;
    %sub;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002469ce1b2b0_0;
    %load/vec4 v000002469ce1b030_0;
    %and;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002469ce1b2b0_0;
    %load/vec4 v000002469ce1b030_0;
    %or;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002469ce1b2b0_0;
    %load/vec4 v000002469ce1b030_0;
    %xor;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002469ce1b2b0_0;
    %load/vec4 v000002469ce1b030_0;
    %or;
    %inv;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002469ce1b2b0_0;
    %load/vec4 v000002469ce1b030_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002469ce1b030_0;
    %load/vec4 v000002469ce1b2b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002469ce1b2b0_0;
    %ix/getv 4, v000002469ce1b030_0;
    %shiftl 4;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002469ce1b2b0_0;
    %ix/getv 4, v000002469ce1b030_0;
    %shiftr 4;
    %assign/vec4 v000002469ce1bcb0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002469cdb3af0;
T_7 ;
    %wait E_000002469cdd2920;
    %load/vec4 v000002469ce1b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002469ce1a950_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002469ce1a4f0, 4;
    %assign/vec4 v000002469ce1aef0_0, 0;
T_7.0 ;
    %load/vec4 v000002469ce51fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002469ce1aa90_0;
    %ix/getv 3, v000002469ce1a950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469ce1a4f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002469cdb3af0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002469ce1ab30_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002469ce1ab30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002469ce1ab30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002469ce1a4f0, 0, 4;
    %load/vec4 v000002469ce1ab30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002469ce1ab30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002469cdb3af0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002469ce1ab30_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002469ce1ab30_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002469ce1ab30_0;
    %load/vec4a v000002469ce1a4f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002469ce1ab30_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002469ce1ab30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002469ce1ab30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002469cdfbcf0;
T_10 ;
    %wait E_000002469cdd55a0;
    %load/vec4 v000002469ce55ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002469ce54a80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002469ce54a80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002469ce54a80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002469cde3b50;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002469ce58180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002469ce59120_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002469cde3b50;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002469ce58180_0;
    %inv;
    %assign/vec4 v000002469ce58180_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002469cde3b50;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002469ce59120_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002469ce59120_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002469ce57aa0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
