 
****************************************
Report : qor
Design : pcm_slv_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:31:14 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.95
  Critical Path Slack:           8.78
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:         -3.81
  No. of Hold Violations:       37.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                218
  Buf/Inv Cell Count:              15
  Buf Cell Count:                   0
  Inv Cell Count:                  15
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       131
  Sequential Cell Count:           87
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      315.900995
  Noncombinational Area:   575.382035
  Buf/Inv Area:             20.331520
  Total Buffer Area:             0.00
  Total Inverter Area:          20.33
  Macro/Black Box Area:      0.000000
  Net Area:                139.558204
  Net XLength        :        1846.22
  Net YLength        :        1795.96
  -----------------------------------
  Cell Area:               891.283030
  Design Area:            1030.841234
  Net Length        :         3642.19


  Design Rules
  -----------------------------------
  Total Number of Nets:           242
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.71
  -----------------------------------------
  Overall Compile Time:                0.76
  Overall Compile Wall Clock Time:     0.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 3.81  Number of Violating Paths: 37

  --------------------------------------------------------------------


1
