digraph "1_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_7" {
"1000149" [label="(MethodReturn,RET)"];
"1000101" [label="(MethodParameterIn,struct cpu_hw_events *cpuc)"];
"1000209" [label="(MethodParameterOut,struct cpu_hw_events *cpuc)"];
"1000140" [label="(Return,return;)"];
"1000141" [label="(ControlStructure,if (perf_event_overflow(event, 0, data, regs)))"];
"1000143" [label="(Identifier,event)"];
"1000144" [label="(Literal,0)"];
"1000145" [label="(Identifier,data)"];
"1000146" [label="(Identifier,regs)"];
"1000142" [label="(Call,perf_event_overflow(event, 0, data, regs))"];
"1000148" [label="(Identifier,idx)"];
"1000147" [label="(Call,mipspmu->disable_event(idx))"];
"1000102" [label="(MethodParameterIn,int idx)"];
"1000210" [label="(MethodParameterOut,int idx)"];
"1000103" [label="(MethodParameterIn,struct perf_sample_data *data)"];
"1000211" [label="(MethodParameterOut,struct perf_sample_data *data)"];
"1000104" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000212" [label="(MethodParameterOut,struct pt_regs *regs)"];
"1000105" [label="(Block,)"];
"1000107" [label="(Call,*event = cpuc->events[idx])"];
"1000108" [label="(Identifier,event)"];
"1000109" [label="(Call,cpuc->events[idx])"];
"1000110" [label="(Call,cpuc->events)"];
"1000111" [label="(Identifier,cpuc)"];
"1000112" [label="(FieldIdentifier,events)"];
"1000113" [label="(Identifier,idx)"];
"1000115" [label="(Call,*hwc = &event->hw)"];
"1000116" [label="(Identifier,hwc)"];
"1000117" [label="(Call,&event->hw)"];
"1000118" [label="(Call,event->hw)"];
"1000119" [label="(Identifier,event)"];
"1000120" [label="(FieldIdentifier,hw)"];
"1000121" [label="(Call,mipspmu_event_update(event, hwc, idx))"];
"1000122" [label="(Identifier,event)"];
"1000123" [label="(Identifier,hwc)"];
"1000124" [label="(Identifier,idx)"];
"1000125" [label="(Call,data->period = event->hw.last_period)"];
"1000126" [label="(Call,data->period)"];
"1000127" [label="(Identifier,data)"];
"1000129" [label="(Call,event->hw.last_period)"];
"1000130" [label="(Call,event->hw)"];
"1000131" [label="(Identifier,event)"];
"1000132" [label="(FieldIdentifier,hw)"];
"1000133" [label="(FieldIdentifier,last_period)"];
"1000128" [label="(FieldIdentifier,period)"];
"1000134" [label="(ControlStructure,if (!mipspmu_event_set_period(event, hwc, idx)))"];
"1000137" [label="(Identifier,event)"];
"1000138" [label="(Identifier,hwc)"];
"1000139" [label="(Identifier,idx)"];
"1000135" [label="(Call,!mipspmu_event_set_period(event, hwc, idx))"];
"1000136" [label="(Call,mipspmu_event_set_period(event, hwc, idx))"];
"1000149" -> "1000100"  [label="AST: "];
"1000149" -> "1000140"  [label="CFG: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000149" -> "1000142"  [label="CFG: "];
"1000115" -> "1000149"  [label="DDG: &event->hw"];
"1000125" -> "1000149"  [label="DDG: data->period"];
"1000125" -> "1000149"  [label="DDG: event->hw.last_period"];
"1000142" -> "1000149"  [label="DDG: perf_event_overflow(event, 0, data, regs)"];
"1000142" -> "1000149"  [label="DDG: regs"];
"1000142" -> "1000149"  [label="DDG: event"];
"1000142" -> "1000149"  [label="DDG: data"];
"1000104" -> "1000149"  [label="DDG: regs"];
"1000136" -> "1000149"  [label="DDG: idx"];
"1000136" -> "1000149"  [label="DDG: hwc"];
"1000136" -> "1000149"  [label="DDG: event"];
"1000147" -> "1000149"  [label="DDG: idx"];
"1000147" -> "1000149"  [label="DDG: mipspmu->disable_event(idx)"];
"1000102" -> "1000149"  [label="DDG: idx"];
"1000103" -> "1000149"  [label="DDG: data"];
"1000121" -> "1000149"  [label="DDG: mipspmu_event_update(event, hwc, idx)"];
"1000135" -> "1000149"  [label="DDG: !mipspmu_event_set_period(event, hwc, idx)"];
"1000135" -> "1000149"  [label="DDG: mipspmu_event_set_period(event, hwc, idx)"];
"1000101" -> "1000149"  [label="DDG: cpuc"];
"1000107" -> "1000149"  [label="DDG: cpuc->events[idx]"];
"1000140" -> "1000149"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000149"  [label="DDG: cpuc"];
"1000209" -> "1000100"  [label="AST: "];
"1000140" -> "1000134"  [label="AST: "];
"1000140" -> "1000135"  [label="CFG: "];
"1000149" -> "1000140"  [label="CFG: "];
"1000140" -> "1000149"  [label="DDG: <RET>"];
"1000141" -> "1000105"  [label="AST: "];
"1000142" -> "1000141"  [label="AST: "];
"1000147" -> "1000141"  [label="AST: "];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000135"  [label="CFG: "];
"1000144" -> "1000143"  [label="CFG: "];
"1000144" -> "1000142"  [label="AST: "];
"1000144" -> "1000143"  [label="CFG: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000145" -> "1000142"  [label="AST: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000146" -> "1000142"  [label="AST: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000142" -> "1000146"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000146"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000144" -> "1000142"  [label="AST: "];
"1000145" -> "1000142"  [label="AST: "];
"1000146" -> "1000142"  [label="AST: "];
"1000148" -> "1000142"  [label="CFG: "];
"1000149" -> "1000142"  [label="CFG: "];
"1000142" -> "1000149"  [label="DDG: perf_event_overflow(event, 0, data, regs)"];
"1000142" -> "1000149"  [label="DDG: regs"];
"1000142" -> "1000149"  [label="DDG: event"];
"1000142" -> "1000149"  [label="DDG: data"];
"1000136" -> "1000142"  [label="DDG: event"];
"1000103" -> "1000142"  [label="DDG: data"];
"1000104" -> "1000142"  [label="DDG: regs"];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000142"  [label="CFG: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000147" -> "1000141"  [label="AST: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000147" -> "1000149"  [label="DDG: idx"];
"1000147" -> "1000149"  [label="DDG: mipspmu->disable_event(idx)"];
"1000136" -> "1000147"  [label="DDG: idx"];
"1000102" -> "1000147"  [label="DDG: idx"];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000149"  [label="DDG: idx"];
"1000102" -> "1000121"  [label="DDG: idx"];
"1000102" -> "1000136"  [label="DDG: idx"];
"1000102" -> "1000147"  [label="DDG: idx"];
"1000210" -> "1000100"  [label="AST: "];
"1000103" -> "1000100"  [label="AST: "];
"1000103" -> "1000149"  [label="DDG: data"];
"1000103" -> "1000142"  [label="DDG: data"];
"1000211" -> "1000100"  [label="AST: "];
"1000104" -> "1000100"  [label="AST: "];
"1000104" -> "1000149"  [label="DDG: regs"];
"1000104" -> "1000142"  [label="DDG: regs"];
"1000212" -> "1000100"  [label="AST: "];
"1000105" -> "1000100"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000114" -> "1000105"  [label="AST: "];
"1000115" -> "1000105"  [label="AST: "];
"1000121" -> "1000105"  [label="AST: "];
"1000125" -> "1000105"  [label="AST: "];
"1000134" -> "1000105"  [label="AST: "];
"1000141" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000116" -> "1000107"  [label="CFG: "];
"1000107" -> "1000149"  [label="DDG: cpuc->events[idx]"];
"1000107" -> "1000121"  [label="DDG: event"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000100"  [label="CFG: "];
"1000111" -> "1000108"  [label="CFG: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000113"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000113" -> "1000109"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000113" -> "1000110"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000108"  [label="CFG: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000112" -> "1000110"  [label="AST: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000113" -> "1000109"  [label="AST: "];
"1000113" -> "1000110"  [label="CFG: "];
"1000109" -> "1000113"  [label="CFG: "];
"1000115" -> "1000105"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000115" -> "1000149"  [label="DDG: &event->hw"];
"1000115" -> "1000121"  [label="DDG: hwc"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000107"  [label="CFG: "];
"1000119" -> "1000116"  [label="CFG: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000120" -> "1000118"  [label="AST: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000116"  [label="CFG: "];
"1000120" -> "1000119"  [label="CFG: "];
"1000120" -> "1000118"  [label="AST: "];
"1000120" -> "1000119"  [label="CFG: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000121" -> "1000105"  [label="AST: "];
"1000121" -> "1000124"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="AST: "];
"1000127" -> "1000121"  [label="CFG: "];
"1000121" -> "1000149"  [label="DDG: mipspmu_event_update(event, hwc, idx)"];
"1000107" -> "1000121"  [label="DDG: event"];
"1000115" -> "1000121"  [label="DDG: hwc"];
"1000102" -> "1000121"  [label="DDG: idx"];
"1000121" -> "1000136"  [label="DDG: event"];
"1000121" -> "1000136"  [label="DDG: hwc"];
"1000121" -> "1000136"  [label="DDG: idx"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000124" -> "1000121"  [label="AST: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000121" -> "1000124"  [label="CFG: "];
"1000125" -> "1000105"  [label="AST: "];
"1000125" -> "1000129"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000129" -> "1000125"  [label="AST: "];
"1000137" -> "1000125"  [label="CFG: "];
"1000125" -> "1000149"  [label="DDG: data->period"];
"1000125" -> "1000149"  [label="DDG: event->hw.last_period"];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000131" -> "1000126"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000121"  [label="CFG: "];
"1000128" -> "1000127"  [label="CFG: "];
"1000129" -> "1000125"  [label="AST: "];
"1000129" -> "1000133"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000133" -> "1000129"  [label="AST: "];
"1000125" -> "1000129"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000133" -> "1000130"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000126"  [label="CFG: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000132" -> "1000130"  [label="AST: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000133" -> "1000129"  [label="AST: "];
"1000133" -> "1000130"  [label="CFG: "];
"1000129" -> "1000133"  [label="CFG: "];
"1000128" -> "1000126"  [label="AST: "];
"1000128" -> "1000127"  [label="CFG: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000134" -> "1000105"  [label="AST: "];
"1000135" -> "1000134"  [label="AST: "];
"1000140" -> "1000134"  [label="AST: "];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000125"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000139" -> "1000136"  [label="AST: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000136" -> "1000139"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000136"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000140" -> "1000135"  [label="CFG: "];
"1000143" -> "1000135"  [label="CFG: "];
"1000135" -> "1000149"  [label="DDG: !mipspmu_event_set_period(event, hwc, idx)"];
"1000135" -> "1000149"  [label="DDG: mipspmu_event_set_period(event, hwc, idx)"];
"1000136" -> "1000135"  [label="DDG: event"];
"1000136" -> "1000135"  [label="DDG: hwc"];
"1000136" -> "1000135"  [label="DDG: idx"];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000139"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000139" -> "1000136"  [label="AST: "];
"1000135" -> "1000136"  [label="CFG: "];
"1000136" -> "1000149"  [label="DDG: idx"];
"1000136" -> "1000149"  [label="DDG: hwc"];
"1000136" -> "1000149"  [label="DDG: event"];
"1000136" -> "1000135"  [label="DDG: event"];
"1000136" -> "1000135"  [label="DDG: hwc"];
"1000136" -> "1000135"  [label="DDG: idx"];
"1000121" -> "1000136"  [label="DDG: event"];
"1000121" -> "1000136"  [label="DDG: hwc"];
"1000121" -> "1000136"  [label="DDG: idx"];
"1000102" -> "1000136"  [label="DDG: idx"];
"1000136" -> "1000142"  [label="DDG: event"];
"1000136" -> "1000147"  [label="DDG: idx"];
}
