

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12'
================================================================
* Date:           Mon Oct 28 11:12:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outch = alloca i32 1" [maxPool_3.cpp:186]   --->   Operation 6 'alloca' 'outch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [maxPool_3.cpp:185]   --->   Operation 7 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub137_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub137"   --->   Operation 15 'read' 'sub137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%select_ln155_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln155_1"   --->   Operation 16 'read' 'select_ln155_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp132_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp132_not"   --->   Operation 17 'read' 'cmp132_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub131_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub131"   --->   Operation 18 'read' 'sub131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul_ln154_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln154"   --->   Operation 19 'read' 'mul_ln154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IFMCH_curr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_load"   --->   Operation 20 'read' 'IFMCH_curr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten13"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 0, i31 %outpix" [maxPool_3.cpp:185]   --->   Operation 22 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln186 = store i7 0, i7 %outch" [maxPool_3.cpp:186]   --->   Operation 23 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body122"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%outch_1 = load i7 %outch" [maxPool_3.cpp:186]   --->   Operation 25 'load' 'outch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i63 %indvar_flatten13" [maxPool_3.cpp:185]   --->   Operation 26 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i7 %outch_1" [maxPool_3.cpp:186]   --->   Operation 27 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln186 = icmp_eq  i32 %zext_ln186_1, i32 %IFMCH_curr_load_read" [maxPool_3.cpp:186]   --->   Operation 28 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (3.49ns)   --->   "%icmp_ln185 = icmp_eq  i63 %indvar_flatten13_load, i63 %mul_ln154_read" [maxPool_3.cpp:185]   --->   Operation 29 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (3.49ns)   --->   "%add_ln185 = add i63 %indvar_flatten13_load, i63 1" [maxPool_3.cpp:185]   --->   Operation 30 'add' 'add_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.inc151.loopexit, void %for.inc154.exitStub" [maxPool_3.cpp:185]   --->   Operation 31 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%outpix_load = load i31 %outpix" [maxPool_3.cpp:185]   --->   Operation 32 'load' 'outpix_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i7 0, i7 %outch_1" [maxPool_3.cpp:185]   --->   Operation 33 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i7 %select_ln185" [maxPool_3.cpp:185]   --->   Operation 34 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.52ns)   --->   "%add_ln185_1 = add i31 %outpix_load, i31 1" [maxPool_3.cpp:185]   --->   Operation 35 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i31 %add_ln185_1, i31 %outpix_load" [maxPool_3.cpp:185]   --->   Operation 36 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %select_ln185_1" [maxPool_3.cpp:185]   --->   Operation 37 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i31 %select_ln185_1" [maxPool_3.cpp:185]   --->   Operation 38 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%cmp135_not = icmp_ne  i32 %zext_ln185, i32 %sub131_read" [maxPool_3.cpp:185]   --->   Operation 39 'icmp' 'cmp135_not' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%tmp1 = or i1 %cmp132_not_read, i1 %cmp135_not" [maxPool_3.cpp:185]   --->   Operation 40 'or' 'tmp1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge164 = or i1 %tmp1, i1 %select_ln155_1_read" [maxPool_3.cpp:185]   --->   Operation 41 'or' 'brmerge164' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge164_not = xor i1 %brmerge164, i1 1" [maxPool_3.cpp:185]   --->   Operation 42 'xor' 'brmerge164_not' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i7 %select_ln185" [maxPool_3.cpp:186]   --->   Operation 43 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 44 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 45 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 46 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 47 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [maxPool_3.cpp:189]   --->   Operation 48 'load' 'buf_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [maxPool_3.cpp:189]   --->   Operation 49 'load' 'buf_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [maxPool_3.cpp:189]   --->   Operation 50 'load' 'buf_2_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [maxPool_3.cpp:189]   --->   Operation 51 'load' 'buf_3_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_eq  i32 %zext_ln185_1, i32 %sub137_read" [maxPool_3.cpp:190]   --->   Operation 52 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%valOut_last = and i1 %icmp_ln190, i1 %brmerge164_not" [maxPool_3.cpp:190]   --->   Operation 53 'and' 'valOut_last' <Predicate = (!icmp_ln185)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%switch_ln199 = switch i2 %trunc_ln185, void %arrayidx1271.case.3, i2 0, void %arrayidx1271.case.0, i2 1, void %arrayidx1271.case.1, i2 2, void %arrayidx1271.case.2" [maxPool_3.cpp:199]   --->   Operation 54 'switch' 'switch_ln199' <Predicate = (!icmp_ln185)> <Delay = 1.86>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln186" [maxPool_3.cpp:200]   --->   Operation 55 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln200 = store i32 0, i6 %acc_addr" [maxPool_3.cpp:200]   --->   Operation 56 'store' 'store_ln200' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (1.87ns)   --->   "%add_ln186 = add i7 %select_ln185, i7 1" [maxPool_3.cpp:186]   --->   Operation 57 'add' 'add_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln185 = store i63 %add_ln185, i63 %indvar_flatten13" [maxPool_3.cpp:185]   --->   Operation 58 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 %select_ln185_1, i31 %outpix" [maxPool_3.cpp:185]   --->   Operation 59 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln186 = store i7 %add_ln186, i7 %outch" [maxPool_3.cpp:186]   --->   Operation 60 'store' 'store_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.body122" [maxPool_3.cpp:186]   --->   Operation 61 'br' 'br_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [maxPool_3.cpp:189]   --->   Operation 62 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [maxPool_3.cpp:189]   --->   Operation 63 'load' 'buf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [maxPool_3.cpp:189]   --->   Operation 64 'load' 'buf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [maxPool_3.cpp:189]   --->   Operation 65 'load' 'buf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_load, i2 1, i32 %buf_1_load, i2 2, i32 %buf_2_load, i2 3, i32 %buf_3_load, i32 0, i2 %trunc_ln185" [maxPool_3.cpp:189]   --->   Operation 66 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp, i32 31" [maxPool_3.cpp:189]   --->   Operation 67 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%sub_ln189 = sub i32 0, i32 %tmp" [maxPool_3.cpp:189]   --->   Operation 68 'sub' 'sub_ln189' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln189, i32 2, i32 31" [maxPool_3.cpp:189]   --->   Operation 69 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %tmp, i32 2, i32 31" [maxPool_3.cpp:189]   --->   Operation 70 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_2_addr" [maxPool_3.cpp:199]   --->   Operation 71 'store' 'store_ln199' <Predicate = (trunc_ln185 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 72 'br' 'br_ln199' <Predicate = (trunc_ln185 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_1_addr" [maxPool_3.cpp:199]   --->   Operation 73 'store' 'store_ln199' <Predicate = (trunc_ln185 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 74 'br' 'br_ln199' <Predicate = (trunc_ln185 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_addr" [maxPool_3.cpp:199]   --->   Operation 75 'store' 'store_ln199' <Predicate = (trunc_ln185 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 76 'br' 'br_ln199' <Predicate = (trunc_ln185 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_3_addr" [maxPool_3.cpp:199]   --->   Operation 77 'store' 'store_ln199' <Predicate = (trunc_ln185 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 78 'br' 'br_ln199' <Predicate = (trunc_ln185 == 3)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_3.cpp:187]   --->   Operation 80 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i30 %tmp_6" [maxPool_3.cpp:189]   --->   Operation 81 'zext' 'zext_ln189' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.49ns)   --->   "%sub_ln189_1 = sub i31 0, i31 %zext_ln189" [maxPool_3.cpp:189]   --->   Operation 82 'sub' 'sub_ln189_1' <Predicate = (tmp_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i30 %tmp_7" [maxPool_3.cpp:189]   --->   Operation 83 'zext' 'zext_ln189_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.73ns)   --->   "%valOut_data = select i1 %tmp_1, i31 %sub_ln189_1, i31 %zext_ln189_1" [maxPool_3.cpp:189]   --->   Operation 84 'select' 'valOut_data' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i31 %valOut_data" [maxPool_3.cpp:83]   --->   Operation 85 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %valOut_last, i32 %sext_ln83" [maxPool_3.cpp:192]   --->   Operation 86 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i33 %tmp_2" [maxPool_3.cpp:192]   --->   Operation 87 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.00ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln192" [maxPool_3.cpp:192]   --->   Operation 88 'write' 'write_ln192' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 63 bit ('indvar_flatten13') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [28]  (1.588 ns)

 <State 2>: 7.075ns
The critical path consists of the following:
	'load' operation 7 bit ('outch', maxPool_3.cpp:186) on local variable 'outch', maxPool_3.cpp:186 [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln186', maxPool_3.cpp:186) [36]  (2.552 ns)
	'select' operation 7 bit ('select_ln185', maxPool_3.cpp:185) [43]  (0.993 ns)
	'icmp' operation 1 bit ('icmp_ln190', maxPool_3.cpp:190) [73]  (2.552 ns)
	'and' operation 1 bit ('valOut.last', maxPool_3.cpp:190) [74]  (0.978 ns)

 <State 3>: 6.701ns
The critical path consists of the following:
	'load' operation 32 bit ('buf_load', maxPool_3.cpp:189) on array 'buf_r' [59]  (2.322 ns)
	'sparsemux' operation 32 bit ('tmp', maxPool_3.cpp:189) [63]  (1.827 ns)
	'sub' operation 32 bit ('sub_ln189', maxPool_3.cpp:189) [65]  (2.552 ns)

 <State 4>: 4.226ns
The critical path consists of the following:
	'sub' operation 31 bit ('sub_ln189_1', maxPool_3.cpp:189) [68]  (2.493 ns)
	'select' operation 31 bit ('valOut.data', maxPool_3.cpp:189) [71]  (0.733 ns)
	axis write operation ('write_ln192', maxPool_3.cpp:192) on port 'out_r' (maxPool_3.cpp:192) [77]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
