I 000050 55 20529         1428583155197 STRUCTURE
(_unit VHDL (\ehdri_index_memblk_mem_gen_v8_1__parameterized0\ 0 446 (structure 0 638 ))
	(_version vb4)
	(_time 1428583155198 2015.04.09 08:39:15)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code f2f2a9a2f5a5aee4f6f4f2f4ebabf5f4fbf4a7f4f6f4f7)
	(_entity
		(_time 1428583155195)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
	)
	(_instantiation GND 0 717 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation inst_blk_mem_gen 0 721 (_entity . ehdri_index_memblk_mem_gen_v8_1_synth)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 448 (_entity (_in ))))
		(_port (_internal rsta ~extieee.std_logic_1164.STD_LOGIC 0 449 (_entity (_in ))))
		(_port (_internal ena ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
		(_port (_internal regcea ~extieee.std_logic_1164.STD_LOGIC 0 451 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 452 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 452 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 453 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 453 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 454 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 454 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 455 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{31~downto~0}~122 0 455 (_entity (_out ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_in ))))
		(_port (_internal rstb ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal regceb ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 460 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal web ~STD_LOGIC_VECTOR{0~to~0}~124 0 460 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 461 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 461 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 462 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal dinb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 462 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~126 0 463 (_entity (_out ))))
		(_port (_internal injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 464 (_entity (_in ))))
		(_port (_internal injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 465 (_entity (_in ))))
		(_port (_internal sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 466 (_entity (_out ))))
		(_port (_internal dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 467 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rdaddrecc ~STD_LOGIC_VECTOR{9~downto~0}~128 0 468 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 469 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 470 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awid ~STD_LOGIC_VECTOR{3~downto~0}~12 0 471 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 472 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal s_axi_awlen ~STD_LOGIC_VECTOR{7~downto~0}~12 0 473 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awsize ~STD_LOGIC_VECTOR{2~downto~0}~12 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_awburst ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 475 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 476 (_entity (_in ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 477 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1214 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1214 0 478 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1216 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{0~to~0}~1216 0 479 (_entity (_in ))))
		(_port (_internal s_axi_wlast ~extieee.std_logic_1164.STD_LOGIC 0 480 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 481 (_entity (_in ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 482 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 483 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_bid ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 483 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 484 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 485 (_entity (_out ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 486 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 487 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arid ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 487 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1224 0 488 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_araddr ~STD_LOGIC_VECTOR{31~downto~0}~1224 0 488 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1226 0 489 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal s_axi_arlen ~STD_LOGIC_VECTOR{7~downto~0}~1226 0 489 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 490 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_arsize ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 490 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 491 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_arburst ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 491 (_entity (_in ))))
		(_port (_internal s_axi_arvalid ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
		(_port (_internal s_axi_arready ~extieee.std_logic_1164.STD_LOGIC 0 493 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1232 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_rid ~STD_LOGIC_VECTOR{3~downto~0}~1232 0 494 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1234 0 495 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_rdata ~STD_LOGIC_VECTOR{1~downto~0}~1234 0 495 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1236 0 496 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_rresp ~STD_LOGIC_VECTOR{1~downto~0}~1236 0 496 (_entity (_out ))))
		(_port (_internal s_axi_rlast ~extieee.std_logic_1164.STD_LOGIC 0 497 (_entity (_out ))))
		(_port (_internal s_axi_rvalid ~extieee.std_logic_1164.STD_LOGIC 0 498 (_entity (_out ))))
		(_port (_internal s_axi_rready ~extieee.std_logic_1164.STD_LOGIC 0 499 (_entity (_in ))))
		(_port (_internal s_axi_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 500 (_entity (_in ))))
		(_port (_internal s_axi_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 501 (_entity (_in ))))
		(_port (_internal s_axi_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_out ))))
		(_port (_internal s_axi_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1238 0 504 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal s_axi_rdaddrecc ~STD_LOGIC_VECTOR{9~downto~0}~1238 0 504 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 639 (_architecture (_uni ))))
		(_process
			(line__641(_architecture 0 0 641 (_assignment (_simple)(_alias((dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(19))(_sensitivity(57)))))
			(line__642(_architecture 1 0 642 (_assignment (_simple)(_alias((douta(31))(\<const0>\)))(_target(7(31)))(_sensitivity(57)))))
			(line__643(_architecture 2 0 643 (_assignment (_simple)(_alias((douta(30))(\<const0>\)))(_target(7(30)))(_sensitivity(57)))))
			(line__644(_architecture 3 0 644 (_assignment (_simple)(_alias((douta(29))(\<const0>\)))(_target(7(29)))(_sensitivity(57)))))
			(line__645(_architecture 4 0 645 (_assignment (_simple)(_alias((douta(28))(\<const0>\)))(_target(7(28)))(_sensitivity(57)))))
			(line__646(_architecture 5 0 646 (_assignment (_simple)(_alias((douta(27))(\<const0>\)))(_target(7(27)))(_sensitivity(57)))))
			(line__647(_architecture 6 0 647 (_assignment (_simple)(_alias((douta(26))(\<const0>\)))(_target(7(26)))(_sensitivity(57)))))
			(line__648(_architecture 7 0 648 (_assignment (_simple)(_alias((douta(25))(\<const0>\)))(_target(7(25)))(_sensitivity(57)))))
			(line__649(_architecture 8 0 649 (_assignment (_simple)(_alias((douta(24))(\<const0>\)))(_target(7(24)))(_sensitivity(57)))))
			(line__650(_architecture 9 0 650 (_assignment (_simple)(_alias((douta(23))(\<const0>\)))(_target(7(23)))(_sensitivity(57)))))
			(line__651(_architecture 10 0 651 (_assignment (_simple)(_alias((douta(22))(\<const0>\)))(_target(7(22)))(_sensitivity(57)))))
			(line__652(_architecture 11 0 652 (_assignment (_simple)(_alias((douta(21))(\<const0>\)))(_target(7(21)))(_sensitivity(57)))))
			(line__653(_architecture 12 0 653 (_assignment (_simple)(_alias((douta(20))(\<const0>\)))(_target(7(20)))(_sensitivity(57)))))
			(line__654(_architecture 13 0 654 (_assignment (_simple)(_alias((douta(19))(\<const0>\)))(_target(7(19)))(_sensitivity(57)))))
			(line__655(_architecture 14 0 655 (_assignment (_simple)(_alias((douta(18))(\<const0>\)))(_target(7(18)))(_sensitivity(57)))))
			(line__656(_architecture 15 0 656 (_assignment (_simple)(_alias((douta(17))(\<const0>\)))(_target(7(17)))(_sensitivity(57)))))
			(line__657(_architecture 16 0 657 (_assignment (_simple)(_alias((douta(16))(\<const0>\)))(_target(7(16)))(_sensitivity(57)))))
			(line__658(_architecture 17 0 658 (_assignment (_simple)(_alias((douta(15))(\<const0>\)))(_target(7(15)))(_sensitivity(57)))))
			(line__659(_architecture 18 0 659 (_assignment (_simple)(_alias((douta(14))(\<const0>\)))(_target(7(14)))(_sensitivity(57)))))
			(line__660(_architecture 19 0 660 (_assignment (_simple)(_alias((douta(13))(\<const0>\)))(_target(7(13)))(_sensitivity(57)))))
			(line__661(_architecture 20 0 661 (_assignment (_simple)(_alias((douta(12))(\<const0>\)))(_target(7(12)))(_sensitivity(57)))))
			(line__662(_architecture 21 0 662 (_assignment (_simple)(_alias((douta(11))(\<const0>\)))(_target(7(11)))(_sensitivity(57)))))
			(line__663(_architecture 22 0 663 (_assignment (_simple)(_alias((douta(10))(\<const0>\)))(_target(7(10)))(_sensitivity(57)))))
			(line__664(_architecture 23 0 664 (_assignment (_simple)(_alias((douta(9))(\<const0>\)))(_target(7(9)))(_sensitivity(57)))))
			(line__665(_architecture 24 0 665 (_assignment (_simple)(_alias((douta(8))(\<const0>\)))(_target(7(8)))(_sensitivity(57)))))
			(line__666(_architecture 25 0 666 (_assignment (_simple)(_alias((douta(7))(\<const0>\)))(_target(7(7)))(_sensitivity(57)))))
			(line__667(_architecture 26 0 667 (_assignment (_simple)(_alias((douta(6))(\<const0>\)))(_target(7(6)))(_sensitivity(57)))))
			(line__668(_architecture 27 0 668 (_assignment (_simple)(_alias((douta(5))(\<const0>\)))(_target(7(5)))(_sensitivity(57)))))
			(line__669(_architecture 28 0 669 (_assignment (_simple)(_alias((douta(4))(\<const0>\)))(_target(7(4)))(_sensitivity(57)))))
			(line__670(_architecture 29 0 670 (_assignment (_simple)(_alias((douta(3))(\<const0>\)))(_target(7(3)))(_sensitivity(57)))))
			(line__671(_architecture 30 0 671 (_assignment (_simple)(_alias((douta(2))(\<const0>\)))(_target(7(2)))(_sensitivity(57)))))
			(line__672(_architecture 31 0 672 (_assignment (_simple)(_alias((douta(1))(\<const0>\)))(_target(7(1)))(_sensitivity(57)))))
			(line__673(_architecture 32 0 673 (_assignment (_simple)(_alias((douta(0))(\<const0>\)))(_target(7(0)))(_sensitivity(57)))))
			(line__674(_architecture 33 0 674 (_assignment (_simple)(_alias((rdaddrecc(9))(\<const0>\)))(_target(20(9)))(_sensitivity(57)))))
			(line__675(_architecture 34 0 675 (_assignment (_simple)(_alias((rdaddrecc(8))(\<const0>\)))(_target(20(8)))(_sensitivity(57)))))
			(line__676(_architecture 35 0 676 (_assignment (_simple)(_alias((rdaddrecc(7))(\<const0>\)))(_target(20(7)))(_sensitivity(57)))))
			(line__677(_architecture 36 0 677 (_assignment (_simple)(_alias((rdaddrecc(6))(\<const0>\)))(_target(20(6)))(_sensitivity(57)))))
			(line__678(_architecture 37 0 678 (_assignment (_simple)(_alias((rdaddrecc(5))(\<const0>\)))(_target(20(5)))(_sensitivity(57)))))
			(line__679(_architecture 38 0 679 (_assignment (_simple)(_alias((rdaddrecc(4))(\<const0>\)))(_target(20(4)))(_sensitivity(57)))))
			(line__680(_architecture 39 0 680 (_assignment (_simple)(_alias((rdaddrecc(3))(\<const0>\)))(_target(20(3)))(_sensitivity(57)))))
			(line__681(_architecture 40 0 681 (_assignment (_simple)(_alias((rdaddrecc(2))(\<const0>\)))(_target(20(2)))(_sensitivity(57)))))
			(line__682(_architecture 41 0 682 (_assignment (_simple)(_alias((rdaddrecc(1))(\<const0>\)))(_target(20(1)))(_sensitivity(57)))))
			(line__683(_architecture 42 0 683 (_assignment (_simple)(_alias((rdaddrecc(0))(\<const0>\)))(_target(20(0)))(_sensitivity(57)))))
			(line__684(_architecture 43 0 684 (_assignment (_simple)(_alias((s_axi_arready)(\<const0>\)))(_simpleassign BUF)(_target(45))(_sensitivity(57)))))
			(line__685(_architecture 44 0 685 (_assignment (_simple)(_alias((s_axi_awready)(\<const0>\)))(_simpleassign BUF)(_target(29))(_sensitivity(57)))))
			(line__686(_architecture 45 0 686 (_assignment (_simple)(_alias((s_axi_bid(3))(\<const0>\)))(_target(35(3)))(_sensitivity(57)))))
			(line__687(_architecture 46 0 687 (_assignment (_simple)(_alias((s_axi_bid(2))(\<const0>\)))(_target(35(2)))(_sensitivity(57)))))
			(line__688(_architecture 47 0 688 (_assignment (_simple)(_alias((s_axi_bid(1))(\<const0>\)))(_target(35(1)))(_sensitivity(57)))))
			(line__689(_architecture 48 0 689 (_assignment (_simple)(_alias((s_axi_bid(0))(\<const0>\)))(_target(35(0)))(_sensitivity(57)))))
			(line__690(_architecture 49 0 690 (_assignment (_simple)(_alias((s_axi_bresp(1))(\<const0>\)))(_target(36(1)))(_sensitivity(57)))))
			(line__691(_architecture 50 0 691 (_assignment (_simple)(_alias((s_axi_bresp(0))(\<const0>\)))(_target(36(0)))(_sensitivity(57)))))
			(line__692(_architecture 51 0 692 (_assignment (_simple)(_alias((s_axi_bvalid)(\<const0>\)))(_simpleassign BUF)(_target(37))(_sensitivity(57)))))
			(line__693(_architecture 52 0 693 (_assignment (_simple)(_alias((s_axi_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(55))(_sensitivity(57)))))
			(line__694(_architecture 53 0 694 (_assignment (_simple)(_alias((s_axi_rdaddrecc(9))(\<const0>\)))(_target(56(9)))(_sensitivity(57)))))
			(line__695(_architecture 54 0 695 (_assignment (_simple)(_alias((s_axi_rdaddrecc(8))(\<const0>\)))(_target(56(8)))(_sensitivity(57)))))
			(line__696(_architecture 55 0 696 (_assignment (_simple)(_alias((s_axi_rdaddrecc(7))(\<const0>\)))(_target(56(7)))(_sensitivity(57)))))
			(line__697(_architecture 56 0 697 (_assignment (_simple)(_alias((s_axi_rdaddrecc(6))(\<const0>\)))(_target(56(6)))(_sensitivity(57)))))
			(line__698(_architecture 57 0 698 (_assignment (_simple)(_alias((s_axi_rdaddrecc(5))(\<const0>\)))(_target(56(5)))(_sensitivity(57)))))
			(line__699(_architecture 58 0 699 (_assignment (_simple)(_alias((s_axi_rdaddrecc(4))(\<const0>\)))(_target(56(4)))(_sensitivity(57)))))
			(line__700(_architecture 59 0 700 (_assignment (_simple)(_alias((s_axi_rdaddrecc(3))(\<const0>\)))(_target(56(3)))(_sensitivity(57)))))
			(line__701(_architecture 60 0 701 (_assignment (_simple)(_alias((s_axi_rdaddrecc(2))(\<const0>\)))(_target(56(2)))(_sensitivity(57)))))
			(line__702(_architecture 61 0 702 (_assignment (_simple)(_alias((s_axi_rdaddrecc(1))(\<const0>\)))(_target(56(1)))(_sensitivity(57)))))
			(line__703(_architecture 62 0 703 (_assignment (_simple)(_alias((s_axi_rdaddrecc(0))(\<const0>\)))(_target(56(0)))(_sensitivity(57)))))
			(line__704(_architecture 63 0 704 (_assignment (_simple)(_alias((s_axi_rdata(1))(\<const0>\)))(_target(47(1)))(_sensitivity(57)))))
			(line__705(_architecture 64 0 705 (_assignment (_simple)(_alias((s_axi_rdata(0))(\<const0>\)))(_target(47(0)))(_sensitivity(57)))))
			(line__706(_architecture 65 0 706 (_assignment (_simple)(_alias((s_axi_rid(3))(\<const0>\)))(_target(46(3)))(_sensitivity(57)))))
			(line__707(_architecture 66 0 707 (_assignment (_simple)(_alias((s_axi_rid(2))(\<const0>\)))(_target(46(2)))(_sensitivity(57)))))
			(line__708(_architecture 67 0 708 (_assignment (_simple)(_alias((s_axi_rid(1))(\<const0>\)))(_target(46(1)))(_sensitivity(57)))))
			(line__709(_architecture 68 0 709 (_assignment (_simple)(_alias((s_axi_rid(0))(\<const0>\)))(_target(46(0)))(_sensitivity(57)))))
			(line__710(_architecture 69 0 710 (_assignment (_simple)(_alias((s_axi_rlast)(\<const0>\)))(_simpleassign BUF)(_target(49))(_sensitivity(57)))))
			(line__711(_architecture 70 0 711 (_assignment (_simple)(_alias((s_axi_rresp(1))(\<const0>\)))(_target(48(1)))(_sensitivity(57)))))
			(line__712(_architecture 71 0 712 (_assignment (_simple)(_alias((s_axi_rresp(0))(\<const0>\)))(_target(48(0)))(_sensitivity(57)))))
			(line__713(_architecture 72 0 713 (_assignment (_simple)(_alias((s_axi_rvalid)(\<const0>\)))(_simpleassign BUF)(_target(50))(_sensitivity(57)))))
			(line__714(_architecture 73 0 714 (_assignment (_simple)(_alias((s_axi_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(54))(_sensitivity(57)))))
			(line__715(_architecture 74 0 715 (_assignment (_simple)(_alias((s_axi_wready)(\<const0>\)))(_simpleassign BUF)(_target(34))(_sensitivity(57)))))
			(line__716(_architecture 75 0 716 (_assignment (_simple)(_alias((sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(18))(_sensitivity(57)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . STRUCTURE 76 -1
	)
)
V 000050 55 26540         1428409932842 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16dmem__parameterized0\ 0 565 (structure 0 580 ))
	(_version vb4)
	(_time 1428409932843 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 0303590404570115020609531a5c5606550550050a0407)
	(_entity
		(_time 1428408226804)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.RAM32M
			(_object
				(_generic (_internal INIT_A ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~15 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_B ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159181 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_C ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159183 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_D ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159185 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal IS_WCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal DOA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159187 1 21107 (_entity (_out ))))
				(_port (_internal DOB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159189 1 21107 (_entity (_out ))))
				(_port (_internal DOC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159191 1 21107 (_entity (_out ))))
				(_port (_internal DOD ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159193 1 21107 (_entity (_out ))))
				(_port (_internal ADDRA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159195 1 21107 (_entity (_in ))))
				(_port (_internal ADDRB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159197 1 21107 (_entity (_in ))))
				(_port (_internal ADDRC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159199 1 21107 (_entity (_in ))))
				(_port (_internal ADDRD ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159201 1 21107 (_entity (_in ))))
				(_port (_internal DIA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159203 1 21107 (_entity (_in ))))
				(_port (_internal DIB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159205 1 21107 (_entity (_in ))))
				(_port (_internal DIC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159207 1 21107 (_entity (_in ))))
				(_port (_internal DID ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159209 1 21107 (_entity (_in ))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 590 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation RAM_reg_0_15_0_5 0 594 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_1_0)))
			((DOB)(p_0_out(d_3_2)))
			((DOC)(p_0_out(d_5_4)))
			((DOD)(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(I6(d_1_0)))
			((DIB)(I6(d_3_2)))
			((DIC)(I6(d_5_4)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_12_17 0 616 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_13_12)))
			((DOB)(p_0_out(d_15_14)))
			((DOC)(p_0_out(d_17_16)))
			((DOD)(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(I6(d_13_12)))
			((DIB)(I6(d_15_14)))
			((DIC)(I6(d_17_16)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_18_23 0 638 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_19_18)))
			((DOB)(p_0_out(d_21_20)))
			((DOC)(p_0_out(d_23_22)))
			((DOD)(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(I6(d_19_18)))
			((DIB)(I6(d_21_20)))
			((DIC)(I6(d_23_22)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_24_29 0 660 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_25_24)))
			((DOB)(p_0_out(d_27_26)))
			((DOC)(p_0_out(d_29_28)))
			((DOD)(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(I6(d_25_24)))
			((DIB)(I6(d_27_26)))
			((DIC)(I6(d_29_28)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_30_35 0 682 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_31_30)))
			((DOB)(p_0_out(d_33_32)))
			((DOC)(p_0_out(d_35_34)))
			((DOD)(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(I6(d_31_30)))
			((DIB)(I6(d_33_32)))
			((DIC)(I6(d_35_34)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_6_11 0 704 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_7_6)))
			((DOB)(p_0_out(d_9_8)))
			((DOC)(p_0_out(d_11_10)))
			((DOD)(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(I6(d_7_6)))
			((DIB)(I6(d_9_8)))
			((DIC)(I6(d_11_10)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[0]\ 0 726 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(0)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[10]\ 0 737 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(10)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[11]\ 0 748 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(11)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[12]\ 0 759 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(12)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[13]\ 0 770 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(13)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[14]\ 0 781 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(14)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[15]\ 0 792 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(15)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[16]\ 0 803 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(16)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[17]\ 0 814 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(17)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[18]\ 0 825 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(18)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[19]\ 0 836 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(19)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[1]\ 0 847 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(1)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[20]\ 0 858 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(20)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[21]\ 0 869 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(21)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[22]\ 0 880 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(22)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[23]\ 0 891 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(23)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[24]\ 0 902 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(24)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[25]\ 0 913 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(25)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[26]\ 0 924 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(26)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[27]\ 0 935 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(27)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[28]\ 0 946 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(28)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[29]\ 0 957 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(29)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[2]\ 0 968 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(2)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[30]\ 0 979 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(30)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[31]\ 0 990 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(31)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[32]\ 0 1001 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(32)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[33]\ 0 1012 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(33)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[34]\ 0 1023 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(34)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[35]\ 0 1034 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(35)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(35)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[3]\ 0 1045 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(3)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[4]\ 0 1056 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(4)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[5]\ 0 1067 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(5)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[6]\ 0 1078 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(6)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[7]\ 0 1089 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(7)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[8]\ 0 1100 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(8)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[9]\ 0 1111 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(9)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 567 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{35~downto~0}~12 0 567 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 570 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 570 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 571 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 571 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 572 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 573 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{3~downto~0}~12 0 573 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 574 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~124 0 574 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 581 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 582 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{35~downto~0}~13 0 582 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 583 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 583 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 584 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 585 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 586 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 587 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 588 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~15 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~15)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159181 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159181)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159183 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159183)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159185 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159185)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159187 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159187)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159189 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159189)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159191 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159191)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159193 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159193)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159195 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159195)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159197 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159197)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159199 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159199)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159201 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159201)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159203 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159203)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159205 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159205)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159207 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159207)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159209 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159209)))
	)
)
V 000050 55 7635          1428409932848 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16dmem__parameterized1\ 0 1125 (structure 0 1142 ))
	(_version vb4)
	(_time 1428409932849 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 030359040457011507031b595b000706550550050a)
	(_entity
		(_time 1428408226811)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.RAM16X1D
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR{15~downto~0}~15 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal IS_WCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal DPO ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal SPO ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal A2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal A3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DPRA0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DPRA1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DPRA2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DPRA3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 1148 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation RAM_reg_0_15_0_0 0 1152 (_component .unisim.VCOMPONENTS.RAM16X1D )
		(_port
			((DPO)(p_0_out(0)))
			((SPO)(NLW_RAM_reg_0_15_0_0_SPO_UNCONNECTED))
			((A0)(Q(0)))
			((A1)(Q(1)))
			((A2)(Q(2)))
			((A3)(Q(3)))
			((D)(m_axi_bresp(0)))
			((DPRA0)(count_d1(0)))
			((DPRA1)(count_d1(1)))
			((DPRA2)(count_d1(2)))
			((DPRA3)(count_d1(3)))
			((WCLK)(m_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM16X1D)
		)
	)
	(_instantiation RAM_reg_0_15_1_1 0 1168 (_component .unisim.VCOMPONENTS.RAM16X1D )
		(_port
			((DPO)(p_0_out(1)))
			((SPO)(NLW_RAM_reg_0_15_1_1_SPO_UNCONNECTED))
			((A0)(Q(0)))
			((A1)(Q(1)))
			((A2)(Q(2)))
			((A3)(Q(3)))
			((D)(m_axi_bresp(1)))
			((DPRA0)(count_d1(0)))
			((DPRA1)(count_d1(1)))
			((DPRA2)(count_d1(2)))
			((DPRA3)(count_d1(3)))
			((WCLK)(m_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM16X1D)
		)
	)
	(_instantiation VCC 0 1184 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gpr1.dout_i_reg[0]\ 0 1188 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out_0(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I2))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[1]\ 0 1199 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out_0(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1127 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 1128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~122 0 1128 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 1129 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1130 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 1131 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1132 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 1133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~124 0 1133 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1134 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1135 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 1136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal count_d1 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 1136 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 1143 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 1144 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_0_0_SPO_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 1145 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_1_1_SPO_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 1146 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{15~downto~0}~15 (unisim VCOMPONENTS ~BIT_VECTOR{15~downto~0}~15)))
	)
)
V 000050 55 6492          1428409933132 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16fifo_generator_ramfifo__parameterized0\ 0 7842 (structure 0 7861 ))
	(_version vb4)
	(_time 1428409933133 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code cece949a9f9accd8c99cd69496cdcacb98c89dc8c7)
	(_entity
		(_time 1428408227096)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gntv_or_sync_fifo.gcx.clkx\ 0 7880 (_entity . t_axi4_lite32_w_afifo_d16clk_x_pntrs)
		(_port
			((O1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((O4)(p_0_out(d_3_0)))
			((O3(0))(p_13_out))
			((O2)(rd_pntr_plus1(d_3_0)))
			((ADDRA)(p_19_out(d_3_0)))
			((Q)(p_8_out(d_3_0)))
			((m_aclk)(m_aclk))
			((I1(0))(n_1_rstblk))
			((s_aclk)(s_aclk))
			((I2(0))(n_4_rstblk))
			((D(2))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_10_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.rd\ 0 7896 (_entity . t_axi4_lite32_w_afifo_d16rd_logic)
		(_port
			((E(0))(\n_0_gntv_or_sync_fifo.gl0.rd\))
			((O1)(\n_1_gntv_or_sync_fifo.gl0.rd\))
			((O2)(rd_pntr_plus1(d_3_0)))
			((O3(0))(p_13_out))
			((D(3))(p_19_out(3)))
			((D(2))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_10_gntv_or_sync_fifo.gl0.rd\))
			((O4)(p_19_out(d_2_0)))
			((m_axi_wvalid)(m_axi_wvalid))
			((I1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((m_aclk)(m_aclk))
			((Q(1))(n_0_rstblk))
			((Q(0))(rd_rst_i(0)))
			((m_axi_wready)(m_axi_wready))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.wr\ 0 7914 (_entity . t_axi4_lite32_w_afifo_d16wr_logic)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((E(0))(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((s_axi_wready)(s_axi_wready))
			((Q)(p_8_out(d_3_0)))
			((s_aclk)(s_aclk))
			((rst_d2)(rst_d2))
			((s_axi_wvalid)(s_axi_wvalid))
			((rst_full_gen_i)(rst_full_gen_i))
			((O4)(p_0_out(d_3_0)))
			((I1(0))(n_3_rstblk))
		)
	)
	(_instantiation \gntv_or_sync_fifo.mem\ 0 7927 (_entity . \t_axi4_lite32_w_afifo_d16memory__parameterized0\)
		(_port
			((O1)(O1(d_35_0)))
			((I1)(\n_1_gntv_or_sync_fifo.gl0.rd\))
			((m_aclk)(m_aclk))
			((E(0))(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((I6)(I6(d_35_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(p_19_out(d_3_0)))
			((Q)(p_8_out(d_3_0)))
			((I2(0))(\n_0_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation rstblk 0 7939 (_entity . t_axi4_lite32_w_afifo_d16reset_blk_ramfifo)
		(_port
			((Q(2))(n_0_rstblk))
			((Q(1))(n_1_rstblk))
			((Q(0))(rd_rst_i(0)))
			((O1(1))(n_3_rstblk))
			((O1(0))(n_4_rstblk))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 7844 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 7845 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 7846 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7847 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 7847 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7848 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7849 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 7850 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 7851 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 7852 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 7853 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 7854 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 7855 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 7855 (_entity (_in ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 7862 (_architecture (_uni ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7863 (_architecture (_uni ))))
		(_signal (_internal n_0_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7864 (_architecture (_uni ))))
		(_signal (_internal \n_10_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7865 (_architecture (_uni ))))
		(_signal (_internal \n_1_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7866 (_architecture (_uni ))))
		(_signal (_internal \n_1_gntv_or_sync_fifo.gl0.wr\ ~extieee.std_logic_1164.STD_LOGIC 0 7867 (_architecture (_uni ))))
		(_signal (_internal n_1_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7868 (_architecture (_uni ))))
		(_signal (_internal n_3_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7869 (_architecture (_uni ))))
		(_signal (_internal n_4_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7870 (_architecture (_uni ))))
		(_signal (_internal \n_8_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7871 (_architecture (_uni ))))
		(_signal (_internal \n_9_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7872 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7873 (_architecture (_uni ))))
		(_signal (_internal p_13_out ~extieee.std_logic_1164.STD_LOGIC 0 7874 (_architecture (_uni ))))
		(_signal (_internal p_19_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7875 (_architecture (_uni ))))
		(_signal (_internal p_8_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7876 (_architecture (_uni ))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7877 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7878 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal rd_rst_i ~STD_LOGIC_VECTOR{0~to~0}~13 0 7878 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 7662          1428409933138 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16fifo_generator_ramfifo__parameterized1\ 0 7953 (structure 0 7971 ))
	(_version vb4)
	(_time 1428409933139 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code cece949a9f9accd8c89fd69496cdcacb98c89dc8c7)
	(_entity
		(_time 1428408227102)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gntv_or_sync_fifo.gcx.clkx\ 0 7996 (_entity . t_axi4_lite32_w_afifo_d16clk_x_pntrs_4)
		(_port
			((O1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((O2)(p_0_out(d_3_0)))
			((E(0))(p_13_out))
			((I1)(rd_pntr_plus1(d_3_0)))
			((count_d1)(p_19_out(d_3_0)))
			((Q)(p_8_out(d_3_0)))
			((s_aclk)(s_aclk))
			((I2(0))(n_4_rstblk))
			((m_aclk)(m_aclk))
			((I3(0))(n_7_rstblk))
			((D(2))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_10_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.rd\ 0 8012 (_entity . t_axi4_lite32_w_afifo_d16rd_logic_3)
		(_port
			((O1)(rd_pntr_plus1(d_3_0)))
			((E(0))(p_13_out))
			((O2(1))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((O2(0))(\gr1.rfwft/curr_fwft_state\(0)))
			((D(3))(p_19_out(3)))
			((D(2))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_10_gntv_or_sync_fifo.gl0.rd\))
			((O3)(p_19_out(d_2_0)))
			((s_axi_bvalid)(s_axi_bvalid))
			((O4)(\n_15_gntv_or_sync_fifo.gl0.rd\))
			((O5)(\n_16_gntv_or_sync_fifo.gl0.rd\))
			((I1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((s_aclk)(s_aclk))
			((Q(0))(n_3_rstblk))
			((s_axi_bready)(s_axi_bready))
			((p_0_out)(\gdm.dm/p_0_out\(d_1_0)))
			((p_0_out_0)(p_0_out_0(d_1_0)))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.wr\ 0 8033 (_entity . t_axi4_lite32_w_afifo_d16wr_logic_5)
		(_port
			((axi_b_overflow)(axi_b_overflow))
			((E(0))(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((m_axi_bready)(m_axi_bready))
			((Q)(p_8_out(d_3_0)))
			((m_aclk)(m_aclk))
			((I1)(n_2_rstblk))
			((m_axi_bvalid)(m_axi_bvalid))
			((rst_full_gen_i)(rst_full_gen_i))
			((O2)(p_0_out(d_3_0)))
			((I2(0))(n_6_rstblk))
		)
	)
	(_instantiation \gntv_or_sync_fifo.mem\ 0 8046 (_entity . \t_axi4_lite32_w_afifo_d16memory__parameterized1\)
		(_port
			((p_0_out_0)(p_0_out_0(d_1_0)))
			((p_0_out)(\gdm.dm/p_0_out\(d_1_0)))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((I1)(\n_15_gntv_or_sync_fifo.gl0.rd\))
			((s_aclk)(s_aclk))
			((I2)(\n_16_gntv_or_sync_fifo.gl0.rd\))
			((E(0))(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((Q)(p_8_out(d_3_0)))
			((count_d1)(p_19_out(d_3_0)))
			((s_axi_bready)(s_axi_bready))
			((O2(1))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((O2(0))(\gr1.rfwft/curr_fwft_state\(0)))
			((I3(0))(rd_rst_i(0)))
		)
	)
	(_instantiation rstblk 0 8064 (_entity . t_axi4_lite32_w_afifo_d16reset_blk_ramfifo_6)
		(_port
			((rst_full_gen_i)(rst_full_gen_i))
			((O1)(O1))
			((O2)(n_2_rstblk))
			((Q(2))(n_3_rstblk))
			((Q(1))(n_4_rstblk))
			((Q(0))(rd_rst_i(0)))
			((O3(1))(n_6_rstblk))
			((O3(0))(n_7_rstblk))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((s_aresetn)(s_aresetn))
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 7955 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 7956 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 7957 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 7958 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7959 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7959 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7960 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7961 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 7962 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 7963 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 7964 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 7965 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~122 0 7965 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 7972 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal \gdm.dm/p_0_out\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 7972 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7973 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \gr1.rfwft/curr_fwft_state\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 7973 (_architecture (_uni ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 7974 (_architecture (_uni ))))
		(_signal (_internal \n_10_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7975 (_architecture (_uni ))))
		(_signal (_internal \n_15_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7976 (_architecture (_uni ))))
		(_signal (_internal \n_16_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7977 (_architecture (_uni ))))
		(_signal (_internal \n_1_gntv_or_sync_fifo.gl0.wr\ ~extieee.std_logic_1164.STD_LOGIC 0 7978 (_architecture (_uni ))))
		(_signal (_internal n_2_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7979 (_architecture (_uni ))))
		(_signal (_internal n_3_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7980 (_architecture (_uni ))))
		(_signal (_internal n_4_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7981 (_architecture (_uni ))))
		(_signal (_internal \n_5_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7982 (_architecture (_uni ))))
		(_signal (_internal n_6_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7983 (_architecture (_uni ))))
		(_signal (_internal n_7_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7984 (_architecture (_uni ))))
		(_signal (_internal \n_8_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7985 (_architecture (_uni ))))
		(_signal (_internal \n_9_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7986 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7987 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7987 (_architecture (_uni ))))
		(_signal (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 7988 (_architecture (_uni ))))
		(_signal (_internal p_13_out ~extieee.std_logic_1164.STD_LOGIC 0 7989 (_architecture (_uni ))))
		(_signal (_internal p_19_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7990 (_architecture (_uni ))))
		(_signal (_internal p_8_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7991 (_architecture (_uni ))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7992 (_architecture (_uni ))))
		(_signal (_internal rd_rst_i ~STD_LOGIC_VECTOR{0~to~0}~13 0 7993 (_architecture (_uni ))))
		(_signal (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 7994 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2549          1428409933150 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16fifo_generator_top__parameterized0\ 0 8118 (structure 0 8137 ))
	(_version vb4)
	(_time 1428409933151 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dede848d8f8adcc8dddfc68486dddadb88d88dd8d7)
	(_entity
		(_time 1428408227114)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \grf.rf\ 0 8139 (_entity . \t_axi4_lite32_w_afifo_d16fifo_generator_ramfifo__parameterized0\)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((s_axi_wready)(s_axi_wready))
			((m_axi_wvalid)(m_axi_wvalid))
			((O1)(O1(d_35_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((rst_d2)(rst_d2))
			((inverted_reset)(inverted_reset))
			((m_axi_wready)(m_axi_wready))
			((s_axi_wvalid)(s_axi_wvalid))
			((rst_full_gen_i)(rst_full_gen_i))
			((I6)(I6(d_35_0)))
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8120 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 8121 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 8122 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 8123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 8123 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8124 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8125 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 8126 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 8127 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 8128 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 8129 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 8130 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 8131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 8131 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2458          1428409933156 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16fifo_generator_top__parameterized1\ 0 8157 (structure 0 8175 ))
	(_version vb4)
	(_time 1428409933157 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dede848d8f8adcc8ddddc68486dddadb88d88dd8d7)
	(_entity
		(_time 1428408227120)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \grf.rf\ 0 8177 (_entity . \t_axi4_lite32_w_afifo_d16fifo_generator_ramfifo__parameterized1\)
		(_port
			((O1)(inverted_reset))
			((axi_b_overflow)(axi_b_overflow))
			((s_axi_bvalid)(s_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((m_axi_bvalid)(m_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((s_aresetn)(s_aresetn))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
		)
	)
	(_object
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 8159 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8160 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 8161 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 8162 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8163 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8164 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8165 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 8166 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 8167 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 8168 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 8169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~122 0 8169 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 94297         1428409933168 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0\ 0 8275 (structure 0 8908 ))
	(_version vb4)
	(_time 1428409933169 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code ededb7bfbdb9effbeceee4e2f4b2b8e8bbebbeebe4eae9)
	(_entity
		(_time 1428408227132)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation GND 0 9283 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 9287 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation inst_fifo_gen 0 9291 (_entity . t_axi4_lite32_w_afifo_d16fifo_generator_v11_0_synth)
		(_port
			((Q(d_34_3))(m_axi_awaddr(d_31_0)))
			((Q(d_2_0))(m_axi_awprot(d_2_0)))
			((axi_aw_overflow)(axi_aw_overflow))
			((O1(d_35_4))(m_axi_wdata(d_31_0)))
			((O1(d_3_0))(m_axi_wstrb(d_3_0)))
			((axi_w_overflow)(axi_w_overflow))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((axi_b_overflow)(axi_b_overflow))
			((s_axi_awready)(s_axi_awready))
			((s_axi_wready)(s_axi_wready))
			((s_axi_bvalid)(s_axi_bvalid))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_bready)(m_axi_bready))
			((m_axi_awready)(m_axi_awready))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bvalid)(m_axi_bvalid))
			((s_axi_awvalid)(s_axi_awvalid))
			((s_axi_wvalid)(s_axi_wvalid))
			((m_aclk)(m_aclk))
			((s_axi_bready)(s_axi_bready))
			((s_aclk)(s_aclk))
			((DI(d_34_3))(s_axi_awaddr(d_31_0)))
			((DI(d_2_0))(s_axi_awprot(d_2_0)))
			((I6(d_35_4))(s_axi_wdata(d_31_0)))
			((I6(d_3_0))(s_axi_wstrb(d_3_0)))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((s_aresetn)(s_aresetn))
		)
	)
	(_object
		(_port (_internal backup ~extieee.std_logic_1164.STD_LOGIC 0 8277 (_entity (_in ))))
		(_port (_internal backup_marker ~extieee.std_logic_1164.STD_LOGIC 0 8278 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8279 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8280 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 8281 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 8282 (_entity (_in ))))
		(_port (_internal wr_rst ~extieee.std_logic_1164.STD_LOGIC 0 8283 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 8284 (_entity (_in ))))
		(_port (_internal rd_rst ~extieee.std_logic_1164.STD_LOGIC 0 8285 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 8286 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 8286 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 8287 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 8288 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8289 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_empty_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8289 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8290 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_empty_thresh_assert ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8290 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 8291 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_empty_thresh_negate ~STD_LOGIC_VECTOR{9~downto~0}~124 0 8291 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 8292 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_full_thresh ~STD_LOGIC_VECTOR{9~downto~0}~126 0 8292 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 8293 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_full_thresh_assert ~STD_LOGIC_VECTOR{9~downto~0}~128 0 8293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 8294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_full_thresh_negate ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 8294 (_entity (_in ))))
		(_port (_internal int_clk ~extieee.std_logic_1164.STD_LOGIC 0 8295 (_entity (_in ))))
		(_port (_internal injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8296 (_entity (_in ))))
		(_port (_internal injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8297 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1212 0 8298 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1212 0 8298 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 8299 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 8300 (_entity (_out ))))
		(_port (_internal wr_ack ~extieee.std_logic_1164.STD_LOGIC 0 8301 (_entity (_out ))))
		(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 8302 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 8303 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 8304 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 8305 (_entity (_out ))))
		(_port (_internal underflow ~extieee.std_logic_1164.STD_LOGIC 0 8306 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 8307 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_count ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 8307 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 8308 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rd_data_count ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 8308 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1218 0 8309 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal wr_data_count ~STD_LOGIC_VECTOR{9~downto~0}~1218 0 8309 (_entity (_out ))))
		(_port (_internal prog_full ~extieee.std_logic_1164.STD_LOGIC 0 8310 (_entity (_out ))))
		(_port (_internal prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 8311 (_entity (_out ))))
		(_port (_internal sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8312 (_entity (_out ))))
		(_port (_internal dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8313 (_entity (_out ))))
		(_port (_internal wr_rst_busy ~extieee.std_logic_1164.STD_LOGIC 0 8314 (_entity (_out ))))
		(_port (_internal rd_rst_busy ~extieee.std_logic_1164.STD_LOGIC 0 8315 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8316 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8317 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 8318 (_entity (_in ))))
		(_port (_internal m_aclk_en ~extieee.std_logic_1164.STD_LOGIC 0 8319 (_entity (_in ))))
		(_port (_internal s_aclk_en ~extieee.std_logic_1164.STD_LOGIC 0 8320 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 8321 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_awid ~STD_LOGIC_VECTOR{0~to~0}~12 0 8321 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8322 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8322 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8323 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awlen ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8323 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8324 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awsize ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8324 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8325 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_awburst ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8325 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 8326 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_awlock ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 8326 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 8327 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awcache ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 8327 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 8328 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 8328 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1226 0 8329 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awqos ~STD_LOGIC_VECTOR{3~downto~0}~1226 0 8329 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1228 0 8330 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awregion ~STD_LOGIC_VECTOR{3~downto~0}~1228 0 8330 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1230 0 8331 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_awuser ~STD_LOGIC_VECTOR{0~to~0}~1230 0 8331 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 8332 (_entity (_in ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 8333 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1232 0 8334 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_wid ~STD_LOGIC_VECTOR{0~to~0}~1232 0 8334 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1234 0 8335 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1234 0 8335 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1236 0 8336 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1236 0 8336 (_entity (_in ))))
		(_port (_internal s_axi_wlast ~extieee.std_logic_1164.STD_LOGIC 0 8337 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1238 0 8338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_wuser ~STD_LOGIC_VECTOR{0~to~0}~1238 0 8338 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 8339 (_entity (_in ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 8340 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1240 0 8341 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_bid ~STD_LOGIC_VECTOR{0~to~0}~1240 0 8341 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1242 0 8342 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1242 0 8342 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1244 0 8343 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_buser ~STD_LOGIC_VECTOR{0~to~0}~1244 0 8343 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 8344 (_entity (_out ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 8345 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1246 0 8346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_awid ~STD_LOGIC_VECTOR{0~to~0}~1246 0 8346 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1248 0 8347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~1248 0 8347 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1250 0 8348 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awlen ~STD_LOGIC_VECTOR{3~downto~0}~1250 0 8348 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1252 0 8349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_awsize ~STD_LOGIC_VECTOR{2~downto~0}~1252 0 8349 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1254 0 8350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_awburst ~STD_LOGIC_VECTOR{1~downto~0}~1254 0 8350 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1256 0 8351 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_awlock ~STD_LOGIC_VECTOR{1~downto~0}~1256 0 8351 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1258 0 8352 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awcache ~STD_LOGIC_VECTOR{3~downto~0}~1258 0 8352 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1260 0 8353 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~1260 0 8353 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1262 0 8354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awqos ~STD_LOGIC_VECTOR{3~downto~0}~1262 0 8354 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1264 0 8355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awregion ~STD_LOGIC_VECTOR{3~downto~0}~1264 0 8355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1266 0 8356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_awuser ~STD_LOGIC_VECTOR{0~to~0}~1266 0 8356 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 8357 (_entity (_out ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 8358 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1268 0 8359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_wid ~STD_LOGIC_VECTOR{0~to~0}~1268 0 8359 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1270 0 8360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1270 0 8360 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1272 0 8361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1272 0 8361 (_entity (_out ))))
		(_port (_internal m_axi_wlast ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1274 0 8363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_wuser ~STD_LOGIC_VECTOR{0~to~0}~1274 0 8363 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_out ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1276 0 8366 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_bid ~STD_LOGIC_VECTOR{0~to~0}~1276 0 8366 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1278 0 8367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1278 0 8367 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1280 0 8368 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_buser ~STD_LOGIC_VECTOR{0~to~0}~1280 0 8368 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 8369 (_entity (_in ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 8370 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1282 0 8371 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_arid ~STD_LOGIC_VECTOR{0~to~0}~1282 0 8371 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1284 0 8372 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_araddr ~STD_LOGIC_VECTOR{31~downto~0}~1284 0 8372 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1286 0 8373 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arlen ~STD_LOGIC_VECTOR{3~downto~0}~1286 0 8373 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1288 0 8374 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_arsize ~STD_LOGIC_VECTOR{2~downto~0}~1288 0 8374 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1290 0 8375 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_arburst ~STD_LOGIC_VECTOR{1~downto~0}~1290 0 8375 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1292 0 8376 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_arlock ~STD_LOGIC_VECTOR{1~downto~0}~1292 0 8376 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1294 0 8377 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arcache ~STD_LOGIC_VECTOR{3~downto~0}~1294 0 8377 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1296 0 8378 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_arprot ~STD_LOGIC_VECTOR{2~downto~0}~1296 0 8378 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1298 0 8379 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arqos ~STD_LOGIC_VECTOR{3~downto~0}~1298 0 8379 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12100 0 8380 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arregion ~STD_LOGIC_VECTOR{3~downto~0}~12100 0 8380 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12102 0 8381 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_aruser ~STD_LOGIC_VECTOR{0~to~0}~12102 0 8381 (_entity (_in ))))
		(_port (_internal s_axi_arvalid ~extieee.std_logic_1164.STD_LOGIC 0 8382 (_entity (_in ))))
		(_port (_internal s_axi_arready ~extieee.std_logic_1164.STD_LOGIC 0 8383 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12104 0 8384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_rid ~STD_LOGIC_VECTOR{0~to~0}~12104 0 8384 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12106 0 8385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_rdata ~STD_LOGIC_VECTOR{31~downto~0}~12106 0 8385 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12108 0 8386 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_rresp ~STD_LOGIC_VECTOR{1~downto~0}~12108 0 8386 (_entity (_out ))))
		(_port (_internal s_axi_rlast ~extieee.std_logic_1164.STD_LOGIC 0 8387 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12110 0 8388 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_ruser ~STD_LOGIC_VECTOR{0~to~0}~12110 0 8388 (_entity (_out ))))
		(_port (_internal s_axi_rvalid ~extieee.std_logic_1164.STD_LOGIC 0 8389 (_entity (_out ))))
		(_port (_internal s_axi_rready ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12112 0 8391 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_arid ~STD_LOGIC_VECTOR{0~to~0}~12112 0 8391 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12114 0 8392 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_araddr ~STD_LOGIC_VECTOR{31~downto~0}~12114 0 8392 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12116 0 8393 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arlen ~STD_LOGIC_VECTOR{3~downto~0}~12116 0 8393 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12118 0 8394 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_arsize ~STD_LOGIC_VECTOR{2~downto~0}~12118 0 8394 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12120 0 8395 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_arburst ~STD_LOGIC_VECTOR{1~downto~0}~12120 0 8395 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12122 0 8396 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_arlock ~STD_LOGIC_VECTOR{1~downto~0}~12122 0 8396 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12124 0 8397 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arcache ~STD_LOGIC_VECTOR{3~downto~0}~12124 0 8397 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12126 0 8398 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_arprot ~STD_LOGIC_VECTOR{2~downto~0}~12126 0 8398 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12128 0 8399 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arqos ~STD_LOGIC_VECTOR{3~downto~0}~12128 0 8399 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12130 0 8400 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arregion ~STD_LOGIC_VECTOR{3~downto~0}~12130 0 8400 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12132 0 8401 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_aruser ~STD_LOGIC_VECTOR{0~to~0}~12132 0 8401 (_entity (_out ))))
		(_port (_internal m_axi_arvalid ~extieee.std_logic_1164.STD_LOGIC 0 8402 (_entity (_out ))))
		(_port (_internal m_axi_arready ~extieee.std_logic_1164.STD_LOGIC 0 8403 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12134 0 8404 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_rid ~STD_LOGIC_VECTOR{0~to~0}~12134 0 8404 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12136 0 8405 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_rdata ~STD_LOGIC_VECTOR{31~downto~0}~12136 0 8405 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12138 0 8406 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_rresp ~STD_LOGIC_VECTOR{1~downto~0}~12138 0 8406 (_entity (_in ))))
		(_port (_internal m_axi_rlast ~extieee.std_logic_1164.STD_LOGIC 0 8407 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12140 0 8408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_ruser ~STD_LOGIC_VECTOR{0~to~0}~12140 0 8408 (_entity (_in ))))
		(_port (_internal m_axi_rvalid ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
		(_port (_internal m_axi_rready ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_out ))))
		(_port (_internal s_axis_tvalid ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_in ))))
		(_port (_internal s_axis_tready ~extieee.std_logic_1164.STD_LOGIC 0 8412 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal s_axis_tdata ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8413 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12142 0 8414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tstrb ~STD_LOGIC_VECTOR{0~to~0}~12142 0 8414 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12144 0 8415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tkeep ~STD_LOGIC_VECTOR{0~to~0}~12144 0 8415 (_entity (_in ))))
		(_port (_internal s_axis_tlast ~extieee.std_logic_1164.STD_LOGIC 0 8416 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12146 0 8417 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tid ~STD_LOGIC_VECTOR{0~to~0}~12146 0 8417 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12148 0 8418 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tdest ~STD_LOGIC_VECTOR{0~to~0}~12148 0 8418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12150 0 8419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axis_tuser ~STD_LOGIC_VECTOR{3~downto~0}~12150 0 8419 (_entity (_in ))))
		(_port (_internal m_axis_tvalid ~extieee.std_logic_1164.STD_LOGIC 0 8420 (_entity (_out ))))
		(_port (_internal m_axis_tready ~extieee.std_logic_1164.STD_LOGIC 0 8421 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12152 0 8422 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m_axis_tdata ~STD_LOGIC_VECTOR{7~downto~0}~12152 0 8422 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12154 0 8423 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tstrb ~STD_LOGIC_VECTOR{0~to~0}~12154 0 8423 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12156 0 8424 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tkeep ~STD_LOGIC_VECTOR{0~to~0}~12156 0 8424 (_entity (_out ))))
		(_port (_internal m_axis_tlast ~extieee.std_logic_1164.STD_LOGIC 0 8425 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12158 0 8426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tid ~STD_LOGIC_VECTOR{0~to~0}~12158 0 8426 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12160 0 8427 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tdest ~STD_LOGIC_VECTOR{0~to~0}~12160 0 8427 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12162 0 8428 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axis_tuser ~STD_LOGIC_VECTOR{3~downto~0}~12162 0 8428 (_entity (_out ))))
		(_port (_internal axi_aw_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8429 (_entity (_in ))))
		(_port (_internal axi_aw_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8430 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12164 0 8431 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_aw_prog_full_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12164 0 8431 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12166 0 8432 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_aw_prog_empty_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12166 0 8432 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8433 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_aw_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8433 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12168 0 8434 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_aw_wr_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12168 0 8434 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12170 0 8435 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_aw_rd_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12170 0 8435 (_entity (_out ))))
		(_port (_internal axi_aw_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8436 (_entity (_out ))))
		(_port (_internal axi_aw_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8437 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8438 (_entity (_out ))))
		(_port (_internal axi_aw_underflow ~extieee.std_logic_1164.STD_LOGIC 0 8439 (_entity (_out ))))
		(_port (_internal axi_aw_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 8440 (_entity (_out ))))
		(_port (_internal axi_aw_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 8441 (_entity (_out ))))
		(_port (_internal axi_w_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8442 (_entity (_in ))))
		(_port (_internal axi_w_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8443 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12172 0 8444 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_w_prog_full_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12172 0 8444 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12174 0 8445 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_w_prog_empty_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12174 0 8445 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12176 0 8446 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_w_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12176 0 8446 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12178 0 8447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_w_wr_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12178 0 8447 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12180 0 8448 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_w_rd_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12180 0 8448 (_entity (_out ))))
		(_port (_internal axi_w_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8449 (_entity (_out ))))
		(_port (_internal axi_w_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8450 (_entity (_out ))))
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8451 (_entity (_out ))))
		(_port (_internal axi_w_underflow ~extieee.std_logic_1164.STD_LOGIC 0 8452 (_entity (_out ))))
		(_port (_internal axi_w_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 8453 (_entity (_out ))))
		(_port (_internal axi_w_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 8454 (_entity (_out ))))
		(_port (_internal axi_b_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8455 (_entity (_in ))))
		(_port (_internal axi_b_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8456 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12182 0 8457 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_b_prog_full_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12182 0 8457 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12184 0 8458 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_b_prog_empty_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12184 0 8458 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12186 0 8459 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_b_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12186 0 8459 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12188 0 8460 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_b_wr_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12188 0 8460 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12190 0 8461 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_b_rd_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12190 0 8461 (_entity (_out ))))
		(_port (_internal axi_b_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8462 (_entity (_out ))))
		(_port (_internal axi_b_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8463 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8464 (_entity (_out ))))
		(_port (_internal axi_b_underflow ~extieee.std_logic_1164.STD_LOGIC 0 8465 (_entity (_out ))))
		(_port (_internal axi_b_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 8466 (_entity (_out ))))
		(_port (_internal axi_b_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 8467 (_entity (_out ))))
		(_port (_internal axi_ar_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8468 (_entity (_in ))))
		(_port (_internal axi_ar_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8469 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12192 0 8470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_ar_prog_full_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12192 0 8470 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12194 0 8471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_ar_prog_empty_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12194 0 8471 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12196 0 8472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_ar_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12196 0 8472 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12198 0 8473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_ar_wr_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12198 0 8473 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12200 0 8474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_ar_rd_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12200 0 8474 (_entity (_out ))))
		(_port (_internal axi_ar_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8475 (_entity (_out ))))
		(_port (_internal axi_ar_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8476 (_entity (_out ))))
		(_port (_internal axi_ar_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8477 (_entity (_out ))))
		(_port (_internal axi_ar_underflow ~extieee.std_logic_1164.STD_LOGIC 0 8478 (_entity (_out ))))
		(_port (_internal axi_ar_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 8479 (_entity (_out ))))
		(_port (_internal axi_ar_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 8480 (_entity (_out ))))
		(_port (_internal axi_r_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8481 (_entity (_in ))))
		(_port (_internal axi_r_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8482 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12202 0 8483 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axi_r_prog_full_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12202 0 8483 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12204 0 8484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axi_r_prog_empty_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12204 0 8484 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8485 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axi_r_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8485 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12206 0 8486 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axi_r_wr_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12206 0 8486 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12208 0 8487 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axi_r_rd_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12208 0 8487 (_entity (_out ))))
		(_port (_internal axi_r_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8488 (_entity (_out ))))
		(_port (_internal axi_r_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8489 (_entity (_out ))))
		(_port (_internal axi_r_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8490 (_entity (_out ))))
		(_port (_internal axi_r_underflow ~extieee.std_logic_1164.STD_LOGIC 0 8491 (_entity (_out ))))
		(_port (_internal axi_r_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 8492 (_entity (_out ))))
		(_port (_internal axi_r_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 8493 (_entity (_out ))))
		(_port (_internal axis_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8494 (_entity (_in ))))
		(_port (_internal axis_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8495 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12210 0 8496 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axis_prog_full_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12210 0 8496 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12212 0 8497 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axis_prog_empty_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12212 0 8497 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12214 0 8498 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axis_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12214 0 8498 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12216 0 8499 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axis_wr_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12216 0 8499 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12218 0 8500 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axis_rd_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12218 0 8500 (_entity (_out ))))
		(_port (_internal axis_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8501 (_entity (_out ))))
		(_port (_internal axis_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 8502 (_entity (_out ))))
		(_port (_internal axis_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8503 (_entity (_out ))))
		(_port (_internal axis_underflow ~extieee.std_logic_1164.STD_LOGIC 0 8504 (_entity (_out ))))
		(_port (_internal axis_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 8505 (_entity (_out ))))
		(_port (_internal axis_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 8506 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 8909 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 8910 (_architecture (_uni ))))
		(_process
			(line__8912(_architecture 0 0 8912 (_assignment (_simple)(_alias((almost_empty)(\<const1>\)))(_simpleassign BUF)(_target(27))(_sensitivity(231)))))
			(line__8913(_architecture 1 0 8913 (_assignment (_simple)(_alias((almost_full)(\<const0>\)))(_simpleassign BUF)(_target(23))(_sensitivity(230)))))
			(line__8914(_architecture 2 0 8914 (_assignment (_simple)(_alias((axi_ar_data_count(4))(\<const0>\)))(_target(195(4)))(_sensitivity(230)))))
			(line__8915(_architecture 3 0 8915 (_assignment (_simple)(_alias((axi_ar_data_count(3))(\<const0>\)))(_target(195(3)))(_sensitivity(230)))))
			(line__8916(_architecture 4 0 8916 (_assignment (_simple)(_alias((axi_ar_data_count(2))(\<const0>\)))(_target(195(2)))(_sensitivity(230)))))
			(line__8917(_architecture 5 0 8917 (_assignment (_simple)(_alias((axi_ar_data_count(1))(\<const0>\)))(_target(195(1)))(_sensitivity(230)))))
			(line__8918(_architecture 6 0 8918 (_assignment (_simple)(_alias((axi_ar_data_count(0))(\<const0>\)))(_target(195(0)))(_sensitivity(230)))))
			(line__8919(_architecture 7 0 8919 (_assignment (_simple)(_alias((axi_ar_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(199))(_sensitivity(230)))))
			(line__8920(_architecture 8 0 8920 (_assignment (_simple)(_alias((axi_ar_overflow)(\<const0>\)))(_simpleassign BUF)(_target(200))(_sensitivity(230)))))
			(line__8921(_architecture 9 0 8921 (_assignment (_simple)(_alias((axi_ar_prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(203))(_sensitivity(231)))))
			(line__8922(_architecture 10 0 8922 (_assignment (_simple)(_alias((axi_ar_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(202))(_sensitivity(230)))))
			(line__8923(_architecture 11 0 8923 (_assignment (_simple)(_alias((axi_ar_rd_data_count(4))(\<const0>\)))(_target(197(4)))(_sensitivity(230)))))
			(line__8924(_architecture 12 0 8924 (_assignment (_simple)(_alias((axi_ar_rd_data_count(3))(\<const0>\)))(_target(197(3)))(_sensitivity(230)))))
			(line__8925(_architecture 13 0 8925 (_assignment (_simple)(_alias((axi_ar_rd_data_count(2))(\<const0>\)))(_target(197(2)))(_sensitivity(230)))))
			(line__8926(_architecture 14 0 8926 (_assignment (_simple)(_alias((axi_ar_rd_data_count(1))(\<const0>\)))(_target(197(1)))(_sensitivity(230)))))
			(line__8927(_architecture 15 0 8927 (_assignment (_simple)(_alias((axi_ar_rd_data_count(0))(\<const0>\)))(_target(197(0)))(_sensitivity(230)))))
			(line__8928(_architecture 16 0 8928 (_assignment (_simple)(_alias((axi_ar_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(198))(_sensitivity(230)))))
			(line__8929(_architecture 17 0 8929 (_assignment (_simple)(_alias((axi_ar_underflow)(\<const0>\)))(_simpleassign BUF)(_target(201))(_sensitivity(230)))))
			(line__8930(_architecture 18 0 8930 (_assignment (_simple)(_alias((axi_ar_wr_data_count(4))(\<const0>\)))(_target(196(4)))(_sensitivity(230)))))
			(line__8931(_architecture 19 0 8931 (_assignment (_simple)(_alias((axi_ar_wr_data_count(3))(\<const0>\)))(_target(196(3)))(_sensitivity(230)))))
			(line__8932(_architecture 20 0 8932 (_assignment (_simple)(_alias((axi_ar_wr_data_count(2))(\<const0>\)))(_target(196(2)))(_sensitivity(230)))))
			(line__8933(_architecture 21 0 8933 (_assignment (_simple)(_alias((axi_ar_wr_data_count(1))(\<const0>\)))(_target(196(1)))(_sensitivity(230)))))
			(line__8934(_architecture 22 0 8934 (_assignment (_simple)(_alias((axi_ar_wr_data_count(0))(\<const0>\)))(_target(196(0)))(_sensitivity(230)))))
			(line__8935(_architecture 23 0 8935 (_assignment (_simple)(_alias((axi_aw_data_count(4))(\<const0>\)))(_target(156(4)))(_sensitivity(230)))))
			(line__8936(_architecture 24 0 8936 (_assignment (_simple)(_alias((axi_aw_data_count(3))(\<const0>\)))(_target(156(3)))(_sensitivity(230)))))
			(line__8937(_architecture 25 0 8937 (_assignment (_simple)(_alias((axi_aw_data_count(2))(\<const0>\)))(_target(156(2)))(_sensitivity(230)))))
			(line__8938(_architecture 26 0 8938 (_assignment (_simple)(_alias((axi_aw_data_count(1))(\<const0>\)))(_target(156(1)))(_sensitivity(230)))))
			(line__8939(_architecture 27 0 8939 (_assignment (_simple)(_alias((axi_aw_data_count(0))(\<const0>\)))(_target(156(0)))(_sensitivity(230)))))
			(line__8940(_architecture 28 0 8940 (_assignment (_simple)(_alias((axi_aw_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(160))(_sensitivity(230)))))
			(line__8941(_architecture 29 0 8941 (_assignment (_simple)(_alias((axi_aw_prog_empty)(\<const0>\)))(_simpleassign BUF)(_target(164))(_sensitivity(230)))))
			(line__8942(_architecture 30 0 8942 (_assignment (_simple)(_alias((axi_aw_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(163))(_sensitivity(230)))))
			(line__8943(_architecture 31 0 8943 (_assignment (_simple)(_alias((axi_aw_rd_data_count(4))(\<const0>\)))(_target(158(4)))(_sensitivity(230)))))
			(line__8944(_architecture 32 0 8944 (_assignment (_simple)(_alias((axi_aw_rd_data_count(3))(\<const0>\)))(_target(158(3)))(_sensitivity(230)))))
			(line__8945(_architecture 33 0 8945 (_assignment (_simple)(_alias((axi_aw_rd_data_count(2))(\<const0>\)))(_target(158(2)))(_sensitivity(230)))))
			(line__8946(_architecture 34 0 8946 (_assignment (_simple)(_alias((axi_aw_rd_data_count(1))(\<const0>\)))(_target(158(1)))(_sensitivity(230)))))
			(line__8947(_architecture 35 0 8947 (_assignment (_simple)(_alias((axi_aw_rd_data_count(0))(\<const0>\)))(_target(158(0)))(_sensitivity(230)))))
			(line__8948(_architecture 36 0 8948 (_assignment (_simple)(_alias((axi_aw_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(159))(_sensitivity(230)))))
			(line__8949(_architecture 37 0 8949 (_assignment (_simple)(_alias((axi_aw_underflow)(\<const0>\)))(_simpleassign BUF)(_target(162))(_sensitivity(230)))))
			(line__8950(_architecture 38 0 8950 (_assignment (_simple)(_alias((axi_aw_wr_data_count(4))(\<const0>\)))(_target(157(4)))(_sensitivity(230)))))
			(line__8951(_architecture 39 0 8951 (_assignment (_simple)(_alias((axi_aw_wr_data_count(3))(\<const0>\)))(_target(157(3)))(_sensitivity(230)))))
			(line__8952(_architecture 40 0 8952 (_assignment (_simple)(_alias((axi_aw_wr_data_count(2))(\<const0>\)))(_target(157(2)))(_sensitivity(230)))))
			(line__8953(_architecture 41 0 8953 (_assignment (_simple)(_alias((axi_aw_wr_data_count(1))(\<const0>\)))(_target(157(1)))(_sensitivity(230)))))
			(line__8954(_architecture 42 0 8954 (_assignment (_simple)(_alias((axi_aw_wr_data_count(0))(\<const0>\)))(_target(157(0)))(_sensitivity(230)))))
			(line__8955(_architecture 43 0 8955 (_assignment (_simple)(_alias((axi_b_data_count(4))(\<const0>\)))(_target(182(4)))(_sensitivity(230)))))
			(line__8956(_architecture 44 0 8956 (_assignment (_simple)(_alias((axi_b_data_count(3))(\<const0>\)))(_target(182(3)))(_sensitivity(230)))))
			(line__8957(_architecture 45 0 8957 (_assignment (_simple)(_alias((axi_b_data_count(2))(\<const0>\)))(_target(182(2)))(_sensitivity(230)))))
			(line__8958(_architecture 46 0 8958 (_assignment (_simple)(_alias((axi_b_data_count(1))(\<const0>\)))(_target(182(1)))(_sensitivity(230)))))
			(line__8959(_architecture 47 0 8959 (_assignment (_simple)(_alias((axi_b_data_count(0))(\<const0>\)))(_target(182(0)))(_sensitivity(230)))))
			(line__8960(_architecture 48 0 8960 (_assignment (_simple)(_alias((axi_b_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(186))(_sensitivity(230)))))
			(line__8961(_architecture 49 0 8961 (_assignment (_simple)(_alias((axi_b_prog_empty)(\<const0>\)))(_simpleassign BUF)(_target(190))(_sensitivity(230)))))
			(line__8962(_architecture 50 0 8962 (_assignment (_simple)(_alias((axi_b_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(189))(_sensitivity(230)))))
			(line__8963(_architecture 51 0 8963 (_assignment (_simple)(_alias((axi_b_rd_data_count(4))(\<const0>\)))(_target(184(4)))(_sensitivity(230)))))
			(line__8964(_architecture 52 0 8964 (_assignment (_simple)(_alias((axi_b_rd_data_count(3))(\<const0>\)))(_target(184(3)))(_sensitivity(230)))))
			(line__8965(_architecture 53 0 8965 (_assignment (_simple)(_alias((axi_b_rd_data_count(2))(\<const0>\)))(_target(184(2)))(_sensitivity(230)))))
			(line__8966(_architecture 54 0 8966 (_assignment (_simple)(_alias((axi_b_rd_data_count(1))(\<const0>\)))(_target(184(1)))(_sensitivity(230)))))
			(line__8967(_architecture 55 0 8967 (_assignment (_simple)(_alias((axi_b_rd_data_count(0))(\<const0>\)))(_target(184(0)))(_sensitivity(230)))))
			(line__8968(_architecture 56 0 8968 (_assignment (_simple)(_alias((axi_b_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(185))(_sensitivity(230)))))
			(line__8969(_architecture 57 0 8969 (_assignment (_simple)(_alias((axi_b_underflow)(\<const0>\)))(_simpleassign BUF)(_target(188))(_sensitivity(230)))))
			(line__8970(_architecture 58 0 8970 (_assignment (_simple)(_alias((axi_b_wr_data_count(4))(\<const0>\)))(_target(183(4)))(_sensitivity(230)))))
			(line__8971(_architecture 59 0 8971 (_assignment (_simple)(_alias((axi_b_wr_data_count(3))(\<const0>\)))(_target(183(3)))(_sensitivity(230)))))
			(line__8972(_architecture 60 0 8972 (_assignment (_simple)(_alias((axi_b_wr_data_count(2))(\<const0>\)))(_target(183(2)))(_sensitivity(230)))))
			(line__8973(_architecture 61 0 8973 (_assignment (_simple)(_alias((axi_b_wr_data_count(1))(\<const0>\)))(_target(183(1)))(_sensitivity(230)))))
			(line__8974(_architecture 62 0 8974 (_assignment (_simple)(_alias((axi_b_wr_data_count(0))(\<const0>\)))(_target(183(0)))(_sensitivity(230)))))
			(line__8975(_architecture 63 0 8975 (_assignment (_simple)(_alias((axi_r_data_count(10))(\<const0>\)))(_target(208(10)))(_sensitivity(230)))))
			(line__8976(_architecture 64 0 8976 (_assignment (_simple)(_alias((axi_r_data_count(9))(\<const0>\)))(_target(208(9)))(_sensitivity(230)))))
			(line__8977(_architecture 65 0 8977 (_assignment (_simple)(_alias((axi_r_data_count(8))(\<const0>\)))(_target(208(8)))(_sensitivity(230)))))
			(line__8978(_architecture 66 0 8978 (_assignment (_simple)(_alias((axi_r_data_count(7))(\<const0>\)))(_target(208(7)))(_sensitivity(230)))))
			(line__8979(_architecture 67 0 8979 (_assignment (_simple)(_alias((axi_r_data_count(6))(\<const0>\)))(_target(208(6)))(_sensitivity(230)))))
			(line__8980(_architecture 68 0 8980 (_assignment (_simple)(_alias((axi_r_data_count(5))(\<const0>\)))(_target(208(5)))(_sensitivity(230)))))
			(line__8981(_architecture 69 0 8981 (_assignment (_simple)(_alias((axi_r_data_count(4))(\<const0>\)))(_target(208(4)))(_sensitivity(230)))))
			(line__8982(_architecture 70 0 8982 (_assignment (_simple)(_alias((axi_r_data_count(3))(\<const0>\)))(_target(208(3)))(_sensitivity(230)))))
			(line__8983(_architecture 71 0 8983 (_assignment (_simple)(_alias((axi_r_data_count(2))(\<const0>\)))(_target(208(2)))(_sensitivity(230)))))
			(line__8984(_architecture 72 0 8984 (_assignment (_simple)(_alias((axi_r_data_count(1))(\<const0>\)))(_target(208(1)))(_sensitivity(230)))))
			(line__8985(_architecture 73 0 8985 (_assignment (_simple)(_alias((axi_r_data_count(0))(\<const0>\)))(_target(208(0)))(_sensitivity(230)))))
			(line__8986(_architecture 74 0 8986 (_assignment (_simple)(_alias((axi_r_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(212))(_sensitivity(230)))))
			(line__8987(_architecture 75 0 8987 (_assignment (_simple)(_alias((axi_r_overflow)(\<const0>\)))(_simpleassign BUF)(_target(213))(_sensitivity(230)))))
			(line__8988(_architecture 76 0 8988 (_assignment (_simple)(_alias((axi_r_prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(216))(_sensitivity(231)))))
			(line__8989(_architecture 77 0 8989 (_assignment (_simple)(_alias((axi_r_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(215))(_sensitivity(230)))))
			(line__8990(_architecture 78 0 8990 (_assignment (_simple)(_alias((axi_r_rd_data_count(10))(\<const0>\)))(_target(210(10)))(_sensitivity(230)))))
			(line__8991(_architecture 79 0 8991 (_assignment (_simple)(_alias((axi_r_rd_data_count(9))(\<const0>\)))(_target(210(9)))(_sensitivity(230)))))
			(line__8992(_architecture 80 0 8992 (_assignment (_simple)(_alias((axi_r_rd_data_count(8))(\<const0>\)))(_target(210(8)))(_sensitivity(230)))))
			(line__8993(_architecture 81 0 8993 (_assignment (_simple)(_alias((axi_r_rd_data_count(7))(\<const0>\)))(_target(210(7)))(_sensitivity(230)))))
			(line__8994(_architecture 82 0 8994 (_assignment (_simple)(_alias((axi_r_rd_data_count(6))(\<const0>\)))(_target(210(6)))(_sensitivity(230)))))
			(line__8995(_architecture 83 0 8995 (_assignment (_simple)(_alias((axi_r_rd_data_count(5))(\<const0>\)))(_target(210(5)))(_sensitivity(230)))))
			(line__8996(_architecture 84 0 8996 (_assignment (_simple)(_alias((axi_r_rd_data_count(4))(\<const0>\)))(_target(210(4)))(_sensitivity(230)))))
			(line__8997(_architecture 85 0 8997 (_assignment (_simple)(_alias((axi_r_rd_data_count(3))(\<const0>\)))(_target(210(3)))(_sensitivity(230)))))
			(line__8998(_architecture 86 0 8998 (_assignment (_simple)(_alias((axi_r_rd_data_count(2))(\<const0>\)))(_target(210(2)))(_sensitivity(230)))))
			(line__8999(_architecture 87 0 8999 (_assignment (_simple)(_alias((axi_r_rd_data_count(1))(\<const0>\)))(_target(210(1)))(_sensitivity(230)))))
			(line__9000(_architecture 88 0 9000 (_assignment (_simple)(_alias((axi_r_rd_data_count(0))(\<const0>\)))(_target(210(0)))(_sensitivity(230)))))
			(line__9001(_architecture 89 0 9001 (_assignment (_simple)(_alias((axi_r_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(211))(_sensitivity(230)))))
			(line__9002(_architecture 90 0 9002 (_assignment (_simple)(_alias((axi_r_underflow)(\<const0>\)))(_simpleassign BUF)(_target(214))(_sensitivity(230)))))
			(line__9003(_architecture 91 0 9003 (_assignment (_simple)(_alias((axi_r_wr_data_count(10))(\<const0>\)))(_target(209(10)))(_sensitivity(230)))))
			(line__9004(_architecture 92 0 9004 (_assignment (_simple)(_alias((axi_r_wr_data_count(9))(\<const0>\)))(_target(209(9)))(_sensitivity(230)))))
			(line__9005(_architecture 93 0 9005 (_assignment (_simple)(_alias((axi_r_wr_data_count(8))(\<const0>\)))(_target(209(8)))(_sensitivity(230)))))
			(line__9006(_architecture 94 0 9006 (_assignment (_simple)(_alias((axi_r_wr_data_count(7))(\<const0>\)))(_target(209(7)))(_sensitivity(230)))))
			(line__9007(_architecture 95 0 9007 (_assignment (_simple)(_alias((axi_r_wr_data_count(6))(\<const0>\)))(_target(209(6)))(_sensitivity(230)))))
			(line__9008(_architecture 96 0 9008 (_assignment (_simple)(_alias((axi_r_wr_data_count(5))(\<const0>\)))(_target(209(5)))(_sensitivity(230)))))
			(line__9009(_architecture 97 0 9009 (_assignment (_simple)(_alias((axi_r_wr_data_count(4))(\<const0>\)))(_target(209(4)))(_sensitivity(230)))))
			(line__9010(_architecture 98 0 9010 (_assignment (_simple)(_alias((axi_r_wr_data_count(3))(\<const0>\)))(_target(209(3)))(_sensitivity(230)))))
			(line__9011(_architecture 99 0 9011 (_assignment (_simple)(_alias((axi_r_wr_data_count(2))(\<const0>\)))(_target(209(2)))(_sensitivity(230)))))
			(line__9012(_architecture 100 0 9012 (_assignment (_simple)(_alias((axi_r_wr_data_count(1))(\<const0>\)))(_target(209(1)))(_sensitivity(230)))))
			(line__9013(_architecture 101 0 9013 (_assignment (_simple)(_alias((axi_r_wr_data_count(0))(\<const0>\)))(_target(209(0)))(_sensitivity(230)))))
			(line__9014(_architecture 102 0 9014 (_assignment (_simple)(_alias((axi_w_data_count(4))(\<const0>\)))(_target(169(4)))(_sensitivity(230)))))
			(line__9015(_architecture 103 0 9015 (_assignment (_simple)(_alias((axi_w_data_count(3))(\<const0>\)))(_target(169(3)))(_sensitivity(230)))))
			(line__9016(_architecture 104 0 9016 (_assignment (_simple)(_alias((axi_w_data_count(2))(\<const0>\)))(_target(169(2)))(_sensitivity(230)))))
			(line__9017(_architecture 105 0 9017 (_assignment (_simple)(_alias((axi_w_data_count(1))(\<const0>\)))(_target(169(1)))(_sensitivity(230)))))
			(line__9018(_architecture 106 0 9018 (_assignment (_simple)(_alias((axi_w_data_count(0))(\<const0>\)))(_target(169(0)))(_sensitivity(230)))))
			(line__9019(_architecture 107 0 9019 (_assignment (_simple)(_alias((axi_w_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(173))(_sensitivity(230)))))
			(line__9020(_architecture 108 0 9020 (_assignment (_simple)(_alias((axi_w_prog_empty)(\<const0>\)))(_simpleassign BUF)(_target(177))(_sensitivity(230)))))
			(line__9021(_architecture 109 0 9021 (_assignment (_simple)(_alias((axi_w_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(176))(_sensitivity(230)))))
			(line__9022(_architecture 110 0 9022 (_assignment (_simple)(_alias((axi_w_rd_data_count(4))(\<const0>\)))(_target(171(4)))(_sensitivity(230)))))
			(line__9023(_architecture 111 0 9023 (_assignment (_simple)(_alias((axi_w_rd_data_count(3))(\<const0>\)))(_target(171(3)))(_sensitivity(230)))))
			(line__9024(_architecture 112 0 9024 (_assignment (_simple)(_alias((axi_w_rd_data_count(2))(\<const0>\)))(_target(171(2)))(_sensitivity(230)))))
			(line__9025(_architecture 113 0 9025 (_assignment (_simple)(_alias((axi_w_rd_data_count(1))(\<const0>\)))(_target(171(1)))(_sensitivity(230)))))
			(line__9026(_architecture 114 0 9026 (_assignment (_simple)(_alias((axi_w_rd_data_count(0))(\<const0>\)))(_target(171(0)))(_sensitivity(230)))))
			(line__9027(_architecture 115 0 9027 (_assignment (_simple)(_alias((axi_w_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(172))(_sensitivity(230)))))
			(line__9028(_architecture 116 0 9028 (_assignment (_simple)(_alias((axi_w_underflow)(\<const0>\)))(_simpleassign BUF)(_target(175))(_sensitivity(230)))))
			(line__9029(_architecture 117 0 9029 (_assignment (_simple)(_alias((axi_w_wr_data_count(4))(\<const0>\)))(_target(170(4)))(_sensitivity(230)))))
			(line__9030(_architecture 118 0 9030 (_assignment (_simple)(_alias((axi_w_wr_data_count(3))(\<const0>\)))(_target(170(3)))(_sensitivity(230)))))
			(line__9031(_architecture 119 0 9031 (_assignment (_simple)(_alias((axi_w_wr_data_count(2))(\<const0>\)))(_target(170(2)))(_sensitivity(230)))))
			(line__9032(_architecture 120 0 9032 (_assignment (_simple)(_alias((axi_w_wr_data_count(1))(\<const0>\)))(_target(170(1)))(_sensitivity(230)))))
			(line__9033(_architecture 121 0 9033 (_assignment (_simple)(_alias((axi_w_wr_data_count(0))(\<const0>\)))(_target(170(0)))(_sensitivity(230)))))
			(line__9034(_architecture 122 0 9034 (_assignment (_simple)(_alias((axis_data_count(10))(\<const0>\)))(_target(221(10)))(_sensitivity(230)))))
			(line__9035(_architecture 123 0 9035 (_assignment (_simple)(_alias((axis_data_count(9))(\<const0>\)))(_target(221(9)))(_sensitivity(230)))))
			(line__9036(_architecture 124 0 9036 (_assignment (_simple)(_alias((axis_data_count(8))(\<const0>\)))(_target(221(8)))(_sensitivity(230)))))
			(line__9037(_architecture 125 0 9037 (_assignment (_simple)(_alias((axis_data_count(7))(\<const0>\)))(_target(221(7)))(_sensitivity(230)))))
			(line__9038(_architecture 126 0 9038 (_assignment (_simple)(_alias((axis_data_count(6))(\<const0>\)))(_target(221(6)))(_sensitivity(230)))))
			(line__9039(_architecture 127 0 9039 (_assignment (_simple)(_alias((axis_data_count(5))(\<const0>\)))(_target(221(5)))(_sensitivity(230)))))
			(line__9040(_architecture 128 0 9040 (_assignment (_simple)(_alias((axis_data_count(4))(\<const0>\)))(_target(221(4)))(_sensitivity(230)))))
			(line__9041(_architecture 129 0 9041 (_assignment (_simple)(_alias((axis_data_count(3))(\<const0>\)))(_target(221(3)))(_sensitivity(230)))))
			(line__9042(_architecture 130 0 9042 (_assignment (_simple)(_alias((axis_data_count(2))(\<const0>\)))(_target(221(2)))(_sensitivity(230)))))
			(line__9043(_architecture 131 0 9043 (_assignment (_simple)(_alias((axis_data_count(1))(\<const0>\)))(_target(221(1)))(_sensitivity(230)))))
			(line__9044(_architecture 132 0 9044 (_assignment (_simple)(_alias((axis_data_count(0))(\<const0>\)))(_target(221(0)))(_sensitivity(230)))))
			(line__9045(_architecture 133 0 9045 (_assignment (_simple)(_alias((axis_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(225))(_sensitivity(230)))))
			(line__9046(_architecture 134 0 9046 (_assignment (_simple)(_alias((axis_overflow)(\<const0>\)))(_simpleassign BUF)(_target(226))(_sensitivity(230)))))
			(line__9047(_architecture 135 0 9047 (_assignment (_simple)(_alias((axis_prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(229))(_sensitivity(231)))))
			(line__9048(_architecture 136 0 9048 (_assignment (_simple)(_alias((axis_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(228))(_sensitivity(230)))))
			(line__9049(_architecture 137 0 9049 (_assignment (_simple)(_alias((axis_rd_data_count(10))(\<const0>\)))(_target(223(10)))(_sensitivity(230)))))
			(line__9050(_architecture 138 0 9050 (_assignment (_simple)(_alias((axis_rd_data_count(9))(\<const0>\)))(_target(223(9)))(_sensitivity(230)))))
			(line__9051(_architecture 139 0 9051 (_assignment (_simple)(_alias((axis_rd_data_count(8))(\<const0>\)))(_target(223(8)))(_sensitivity(230)))))
			(line__9052(_architecture 140 0 9052 (_assignment (_simple)(_alias((axis_rd_data_count(7))(\<const0>\)))(_target(223(7)))(_sensitivity(230)))))
			(line__9053(_architecture 141 0 9053 (_assignment (_simple)(_alias((axis_rd_data_count(6))(\<const0>\)))(_target(223(6)))(_sensitivity(230)))))
			(line__9054(_architecture 142 0 9054 (_assignment (_simple)(_alias((axis_rd_data_count(5))(\<const0>\)))(_target(223(5)))(_sensitivity(230)))))
			(line__9055(_architecture 143 0 9055 (_assignment (_simple)(_alias((axis_rd_data_count(4))(\<const0>\)))(_target(223(4)))(_sensitivity(230)))))
			(line__9056(_architecture 144 0 9056 (_assignment (_simple)(_alias((axis_rd_data_count(3))(\<const0>\)))(_target(223(3)))(_sensitivity(230)))))
			(line__9057(_architecture 145 0 9057 (_assignment (_simple)(_alias((axis_rd_data_count(2))(\<const0>\)))(_target(223(2)))(_sensitivity(230)))))
			(line__9058(_architecture 146 0 9058 (_assignment (_simple)(_alias((axis_rd_data_count(1))(\<const0>\)))(_target(223(1)))(_sensitivity(230)))))
			(line__9059(_architecture 147 0 9059 (_assignment (_simple)(_alias((axis_rd_data_count(0))(\<const0>\)))(_target(223(0)))(_sensitivity(230)))))
			(line__9060(_architecture 148 0 9060 (_assignment (_simple)(_alias((axis_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(224))(_sensitivity(230)))))
			(line__9061(_architecture 149 0 9061 (_assignment (_simple)(_alias((axis_underflow)(\<const0>\)))(_simpleassign BUF)(_target(227))(_sensitivity(230)))))
			(line__9062(_architecture 150 0 9062 (_assignment (_simple)(_alias((axis_wr_data_count(10))(\<const0>\)))(_target(222(10)))(_sensitivity(230)))))
			(line__9063(_architecture 151 0 9063 (_assignment (_simple)(_alias((axis_wr_data_count(9))(\<const0>\)))(_target(222(9)))(_sensitivity(230)))))
			(line__9064(_architecture 152 0 9064 (_assignment (_simple)(_alias((axis_wr_data_count(8))(\<const0>\)))(_target(222(8)))(_sensitivity(230)))))
			(line__9065(_architecture 153 0 9065 (_assignment (_simple)(_alias((axis_wr_data_count(7))(\<const0>\)))(_target(222(7)))(_sensitivity(230)))))
			(line__9066(_architecture 154 0 9066 (_assignment (_simple)(_alias((axis_wr_data_count(6))(\<const0>\)))(_target(222(6)))(_sensitivity(230)))))
			(line__9067(_architecture 155 0 9067 (_assignment (_simple)(_alias((axis_wr_data_count(5))(\<const0>\)))(_target(222(5)))(_sensitivity(230)))))
			(line__9068(_architecture 156 0 9068 (_assignment (_simple)(_alias((axis_wr_data_count(4))(\<const0>\)))(_target(222(4)))(_sensitivity(230)))))
			(line__9069(_architecture 157 0 9069 (_assignment (_simple)(_alias((axis_wr_data_count(3))(\<const0>\)))(_target(222(3)))(_sensitivity(230)))))
			(line__9070(_architecture 158 0 9070 (_assignment (_simple)(_alias((axis_wr_data_count(2))(\<const0>\)))(_target(222(2)))(_sensitivity(230)))))
			(line__9071(_architecture 159 0 9071 (_assignment (_simple)(_alias((axis_wr_data_count(1))(\<const0>\)))(_target(222(1)))(_sensitivity(230)))))
			(line__9072(_architecture 160 0 9072 (_assignment (_simple)(_alias((axis_wr_data_count(0))(\<const0>\)))(_target(222(0)))(_sensitivity(230)))))
			(line__9073(_architecture 161 0 9073 (_assignment (_simple)(_alias((data_count(9))(\<const0>\)))(_target(30(9)))(_sensitivity(230)))))
			(line__9074(_architecture 162 0 9074 (_assignment (_simple)(_alias((data_count(8))(\<const0>\)))(_target(30(8)))(_sensitivity(230)))))
			(line__9075(_architecture 163 0 9075 (_assignment (_simple)(_alias((data_count(7))(\<const0>\)))(_target(30(7)))(_sensitivity(230)))))
			(line__9076(_architecture 164 0 9076 (_assignment (_simple)(_alias((data_count(6))(\<const0>\)))(_target(30(6)))(_sensitivity(230)))))
			(line__9077(_architecture 165 0 9077 (_assignment (_simple)(_alias((data_count(5))(\<const0>\)))(_target(30(5)))(_sensitivity(230)))))
			(line__9078(_architecture 166 0 9078 (_assignment (_simple)(_alias((data_count(4))(\<const0>\)))(_target(30(4)))(_sensitivity(230)))))
			(line__9079(_architecture 167 0 9079 (_assignment (_simple)(_alias((data_count(3))(\<const0>\)))(_target(30(3)))(_sensitivity(230)))))
			(line__9080(_architecture 168 0 9080 (_assignment (_simple)(_alias((data_count(2))(\<const0>\)))(_target(30(2)))(_sensitivity(230)))))
			(line__9081(_architecture 169 0 9081 (_assignment (_simple)(_alias((data_count(1))(\<const0>\)))(_target(30(1)))(_sensitivity(230)))))
			(line__9082(_architecture 170 0 9082 (_assignment (_simple)(_alias((data_count(0))(\<const0>\)))(_target(30(0)))(_sensitivity(230)))))
			(line__9083(_architecture 171 0 9083 (_assignment (_simple)(_alias((dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(36))(_sensitivity(230)))))
			(line__9084(_architecture 172 0 9084 (_assignment (_simple)(_alias((dout(17))(\<const0>\)))(_target(21(17)))(_sensitivity(230)))))
			(line__9085(_architecture 173 0 9085 (_assignment (_simple)(_alias((dout(16))(\<const0>\)))(_target(21(16)))(_sensitivity(230)))))
			(line__9086(_architecture 174 0 9086 (_assignment (_simple)(_alias((dout(15))(\<const0>\)))(_target(21(15)))(_sensitivity(230)))))
			(line__9087(_architecture 175 0 9087 (_assignment (_simple)(_alias((dout(14))(\<const0>\)))(_target(21(14)))(_sensitivity(230)))))
			(line__9088(_architecture 176 0 9088 (_assignment (_simple)(_alias((dout(13))(\<const0>\)))(_target(21(13)))(_sensitivity(230)))))
			(line__9089(_architecture 177 0 9089 (_assignment (_simple)(_alias((dout(12))(\<const0>\)))(_target(21(12)))(_sensitivity(230)))))
			(line__9090(_architecture 178 0 9090 (_assignment (_simple)(_alias((dout(11))(\<const0>\)))(_target(21(11)))(_sensitivity(230)))))
			(line__9091(_architecture 179 0 9091 (_assignment (_simple)(_alias((dout(10))(\<const0>\)))(_target(21(10)))(_sensitivity(230)))))
			(line__9092(_architecture 180 0 9092 (_assignment (_simple)(_alias((dout(9))(\<const0>\)))(_target(21(9)))(_sensitivity(230)))))
			(line__9093(_architecture 181 0 9093 (_assignment (_simple)(_alias((dout(8))(\<const0>\)))(_target(21(8)))(_sensitivity(230)))))
			(line__9094(_architecture 182 0 9094 (_assignment (_simple)(_alias((dout(7))(\<const0>\)))(_target(21(7)))(_sensitivity(230)))))
			(line__9095(_architecture 183 0 9095 (_assignment (_simple)(_alias((dout(6))(\<const0>\)))(_target(21(6)))(_sensitivity(230)))))
			(line__9096(_architecture 184 0 9096 (_assignment (_simple)(_alias((dout(5))(\<const0>\)))(_target(21(5)))(_sensitivity(230)))))
			(line__9097(_architecture 185 0 9097 (_assignment (_simple)(_alias((dout(4))(\<const0>\)))(_target(21(4)))(_sensitivity(230)))))
			(line__9098(_architecture 186 0 9098 (_assignment (_simple)(_alias((dout(3))(\<const0>\)))(_target(21(3)))(_sensitivity(230)))))
			(line__9099(_architecture 187 0 9099 (_assignment (_simple)(_alias((dout(2))(\<const0>\)))(_target(21(2)))(_sensitivity(230)))))
			(line__9100(_architecture 188 0 9100 (_assignment (_simple)(_alias((dout(1))(\<const0>\)))(_target(21(1)))(_sensitivity(230)))))
			(line__9101(_architecture 189 0 9101 (_assignment (_simple)(_alias((dout(0))(\<const0>\)))(_target(21(0)))(_sensitivity(230)))))
			(line__9102(_architecture 190 0 9102 (_assignment (_simple)(_alias((empty)(\<const1>\)))(_simpleassign BUF)(_target(26))(_sensitivity(231)))))
			(line__9103(_architecture 191 0 9103 (_assignment (_simple)(_alias((full)(\<const0>\)))(_simpleassign BUF)(_target(22))(_sensitivity(230)))))
			(line__9104(_architecture 192 0 9104 (_assignment (_simple)(_alias((m_axi_araddr(31))(\<const0>\)))(_target(115(31)))(_sensitivity(230)))))
			(line__9105(_architecture 193 0 9105 (_assignment (_simple)(_alias((m_axi_araddr(30))(\<const0>\)))(_target(115(30)))(_sensitivity(230)))))
			(line__9106(_architecture 194 0 9106 (_assignment (_simple)(_alias((m_axi_araddr(29))(\<const0>\)))(_target(115(29)))(_sensitivity(230)))))
			(line__9107(_architecture 195 0 9107 (_assignment (_simple)(_alias((m_axi_araddr(28))(\<const0>\)))(_target(115(28)))(_sensitivity(230)))))
			(line__9108(_architecture 196 0 9108 (_assignment (_simple)(_alias((m_axi_araddr(27))(\<const0>\)))(_target(115(27)))(_sensitivity(230)))))
			(line__9109(_architecture 197 0 9109 (_assignment (_simple)(_alias((m_axi_araddr(26))(\<const0>\)))(_target(115(26)))(_sensitivity(230)))))
			(line__9110(_architecture 198 0 9110 (_assignment (_simple)(_alias((m_axi_araddr(25))(\<const0>\)))(_target(115(25)))(_sensitivity(230)))))
			(line__9111(_architecture 199 0 9111 (_assignment (_simple)(_alias((m_axi_araddr(24))(\<const0>\)))(_target(115(24)))(_sensitivity(230)))))
			(line__9112(_architecture 200 0 9112 (_assignment (_simple)(_alias((m_axi_araddr(23))(\<const0>\)))(_target(115(23)))(_sensitivity(230)))))
			(line__9113(_architecture 201 0 9113 (_assignment (_simple)(_alias((m_axi_araddr(22))(\<const0>\)))(_target(115(22)))(_sensitivity(230)))))
			(line__9114(_architecture 202 0 9114 (_assignment (_simple)(_alias((m_axi_araddr(21))(\<const0>\)))(_target(115(21)))(_sensitivity(230)))))
			(line__9115(_architecture 203 0 9115 (_assignment (_simple)(_alias((m_axi_araddr(20))(\<const0>\)))(_target(115(20)))(_sensitivity(230)))))
			(line__9116(_architecture 204 0 9116 (_assignment (_simple)(_alias((m_axi_araddr(19))(\<const0>\)))(_target(115(19)))(_sensitivity(230)))))
			(line__9117(_architecture 205 0 9117 (_assignment (_simple)(_alias((m_axi_araddr(18))(\<const0>\)))(_target(115(18)))(_sensitivity(230)))))
			(line__9118(_architecture 206 0 9118 (_assignment (_simple)(_alias((m_axi_araddr(17))(\<const0>\)))(_target(115(17)))(_sensitivity(230)))))
			(line__9119(_architecture 207 0 9119 (_assignment (_simple)(_alias((m_axi_araddr(16))(\<const0>\)))(_target(115(16)))(_sensitivity(230)))))
			(line__9120(_architecture 208 0 9120 (_assignment (_simple)(_alias((m_axi_araddr(15))(\<const0>\)))(_target(115(15)))(_sensitivity(230)))))
			(line__9121(_architecture 209 0 9121 (_assignment (_simple)(_alias((m_axi_araddr(14))(\<const0>\)))(_target(115(14)))(_sensitivity(230)))))
			(line__9122(_architecture 210 0 9122 (_assignment (_simple)(_alias((m_axi_araddr(13))(\<const0>\)))(_target(115(13)))(_sensitivity(230)))))
			(line__9123(_architecture 211 0 9123 (_assignment (_simple)(_alias((m_axi_araddr(12))(\<const0>\)))(_target(115(12)))(_sensitivity(230)))))
			(line__9124(_architecture 212 0 9124 (_assignment (_simple)(_alias((m_axi_araddr(11))(\<const0>\)))(_target(115(11)))(_sensitivity(230)))))
			(line__9125(_architecture 213 0 9125 (_assignment (_simple)(_alias((m_axi_araddr(10))(\<const0>\)))(_target(115(10)))(_sensitivity(230)))))
			(line__9126(_architecture 214 0 9126 (_assignment (_simple)(_alias((m_axi_araddr(9))(\<const0>\)))(_target(115(9)))(_sensitivity(230)))))
			(line__9127(_architecture 215 0 9127 (_assignment (_simple)(_alias((m_axi_araddr(8))(\<const0>\)))(_target(115(8)))(_sensitivity(230)))))
			(line__9128(_architecture 216 0 9128 (_assignment (_simple)(_alias((m_axi_araddr(7))(\<const0>\)))(_target(115(7)))(_sensitivity(230)))))
			(line__9129(_architecture 217 0 9129 (_assignment (_simple)(_alias((m_axi_araddr(6))(\<const0>\)))(_target(115(6)))(_sensitivity(230)))))
			(line__9130(_architecture 218 0 9130 (_assignment (_simple)(_alias((m_axi_araddr(5))(\<const0>\)))(_target(115(5)))(_sensitivity(230)))))
			(line__9131(_architecture 219 0 9131 (_assignment (_simple)(_alias((m_axi_araddr(4))(\<const0>\)))(_target(115(4)))(_sensitivity(230)))))
			(line__9132(_architecture 220 0 9132 (_assignment (_simple)(_alias((m_axi_araddr(3))(\<const0>\)))(_target(115(3)))(_sensitivity(230)))))
			(line__9133(_architecture 221 0 9133 (_assignment (_simple)(_alias((m_axi_araddr(2))(\<const0>\)))(_target(115(2)))(_sensitivity(230)))))
			(line__9134(_architecture 222 0 9134 (_assignment (_simple)(_alias((m_axi_araddr(1))(\<const0>\)))(_target(115(1)))(_sensitivity(230)))))
			(line__9135(_architecture 223 0 9135 (_assignment (_simple)(_alias((m_axi_araddr(0))(\<const0>\)))(_target(115(0)))(_sensitivity(230)))))
			(line__9136(_architecture 224 0 9136 (_assignment (_simple)(_alias((m_axi_arburst(1))(\<const0>\)))(_target(118(1)))(_sensitivity(230)))))
			(line__9137(_architecture 225 0 9137 (_assignment (_simple)(_alias((m_axi_arburst(0))(\<const0>\)))(_target(118(0)))(_sensitivity(230)))))
			(line__9138(_architecture 226 0 9138 (_assignment (_simple)(_alias((m_axi_arcache(3))(\<const0>\)))(_target(120(3)))(_sensitivity(230)))))
			(line__9139(_architecture 227 0 9139 (_assignment (_simple)(_alias((m_axi_arcache(2))(\<const0>\)))(_target(120(2)))(_sensitivity(230)))))
			(line__9140(_architecture 228 0 9140 (_assignment (_simple)(_alias((m_axi_arcache(1))(\<const0>\)))(_target(120(1)))(_sensitivity(230)))))
			(line__9141(_architecture 229 0 9141 (_assignment (_simple)(_alias((m_axi_arcache(0))(\<const0>\)))(_target(120(0)))(_sensitivity(230)))))
			(line__9142(_architecture 230 0 9142 (_assignment (_simple)(_alias((m_axi_arid(0))(\<const0>\)))(_target(114(0)))(_sensitivity(230)))))
			(line__9143(_architecture 231 0 9143 (_assignment (_simple)(_alias((m_axi_arlen(3))(\<const0>\)))(_target(116(3)))(_sensitivity(230)))))
			(line__9144(_architecture 232 0 9144 (_assignment (_simple)(_alias((m_axi_arlen(2))(\<const0>\)))(_target(116(2)))(_sensitivity(230)))))
			(line__9145(_architecture 233 0 9145 (_assignment (_simple)(_alias((m_axi_arlen(1))(\<const0>\)))(_target(116(1)))(_sensitivity(230)))))
			(line__9146(_architecture 234 0 9146 (_assignment (_simple)(_alias((m_axi_arlen(0))(\<const0>\)))(_target(116(0)))(_sensitivity(230)))))
			(line__9147(_architecture 235 0 9147 (_assignment (_simple)(_alias((m_axi_arlock(1))(\<const0>\)))(_target(119(1)))(_sensitivity(230)))))
			(line__9148(_architecture 236 0 9148 (_assignment (_simple)(_alias((m_axi_arlock(0))(\<const0>\)))(_target(119(0)))(_sensitivity(230)))))
			(line__9149(_architecture 237 0 9149 (_assignment (_simple)(_alias((m_axi_arprot(2))(\<const0>\)))(_target(121(2)))(_sensitivity(230)))))
			(line__9150(_architecture 238 0 9150 (_assignment (_simple)(_alias((m_axi_arprot(1))(\<const0>\)))(_target(121(1)))(_sensitivity(230)))))
			(line__9151(_architecture 239 0 9151 (_assignment (_simple)(_alias((m_axi_arprot(0))(\<const0>\)))(_target(121(0)))(_sensitivity(230)))))
			(line__9152(_architecture 240 0 9152 (_assignment (_simple)(_alias((m_axi_arqos(3))(\<const0>\)))(_target(122(3)))(_sensitivity(230)))))
			(line__9153(_architecture 241 0 9153 (_assignment (_simple)(_alias((m_axi_arqos(2))(\<const0>\)))(_target(122(2)))(_sensitivity(230)))))
			(line__9154(_architecture 242 0 9154 (_assignment (_simple)(_alias((m_axi_arqos(1))(\<const0>\)))(_target(122(1)))(_sensitivity(230)))))
			(line__9155(_architecture 243 0 9155 (_assignment (_simple)(_alias((m_axi_arqos(0))(\<const0>\)))(_target(122(0)))(_sensitivity(230)))))
			(line__9156(_architecture 244 0 9156 (_assignment (_simple)(_alias((m_axi_arregion(3))(\<const0>\)))(_target(123(3)))(_sensitivity(230)))))
			(line__9157(_architecture 245 0 9157 (_assignment (_simple)(_alias((m_axi_arregion(2))(\<const0>\)))(_target(123(2)))(_sensitivity(230)))))
			(line__9158(_architecture 246 0 9158 (_assignment (_simple)(_alias((m_axi_arregion(1))(\<const0>\)))(_target(123(1)))(_sensitivity(230)))))
			(line__9159(_architecture 247 0 9159 (_assignment (_simple)(_alias((m_axi_arregion(0))(\<const0>\)))(_target(123(0)))(_sensitivity(230)))))
			(line__9160(_architecture 248 0 9160 (_assignment (_simple)(_alias((m_axi_arsize(2))(\<const0>\)))(_target(117(2)))(_sensitivity(230)))))
			(line__9161(_architecture 249 0 9161 (_assignment (_simple)(_alias((m_axi_arsize(1))(\<const0>\)))(_target(117(1)))(_sensitivity(230)))))
			(line__9162(_architecture 250 0 9162 (_assignment (_simple)(_alias((m_axi_arsize(0))(\<const0>\)))(_target(117(0)))(_sensitivity(230)))))
			(line__9163(_architecture 251 0 9163 (_assignment (_simple)(_alias((m_axi_aruser(0))(\<const0>\)))(_target(124(0)))(_sensitivity(230)))))
			(line__9164(_architecture 252 0 9164 (_assignment (_simple)(_alias((m_axi_arvalid)(\<const0>\)))(_simpleassign BUF)(_target(125))(_sensitivity(230)))))
			(line__9165(_architecture 253 0 9165 (_assignment (_simple)(_alias((m_axi_awburst(1))(\<const0>\)))(_target(73(1)))(_sensitivity(230)))))
			(line__9166(_architecture 254 0 9166 (_assignment (_simple)(_alias((m_axi_awburst(0))(\<const0>\)))(_target(73(0)))(_sensitivity(230)))))
			(line__9167(_architecture 255 0 9167 (_assignment (_simple)(_alias((m_axi_awcache(3))(\<const0>\)))(_target(75(3)))(_sensitivity(230)))))
			(line__9168(_architecture 256 0 9168 (_assignment (_simple)(_alias((m_axi_awcache(2))(\<const0>\)))(_target(75(2)))(_sensitivity(230)))))
			(line__9169(_architecture 257 0 9169 (_assignment (_simple)(_alias((m_axi_awcache(1))(\<const0>\)))(_target(75(1)))(_sensitivity(230)))))
			(line__9170(_architecture 258 0 9170 (_assignment (_simple)(_alias((m_axi_awcache(0))(\<const0>\)))(_target(75(0)))(_sensitivity(230)))))
			(line__9171(_architecture 259 0 9171 (_assignment (_simple)(_alias((m_axi_awid(0))(\<const0>\)))(_target(69(0)))(_sensitivity(230)))))
			(line__9172(_architecture 260 0 9172 (_assignment (_simple)(_alias((m_axi_awlen(3))(\<const0>\)))(_target(71(3)))(_sensitivity(230)))))
			(line__9173(_architecture 261 0 9173 (_assignment (_simple)(_alias((m_axi_awlen(2))(\<const0>\)))(_target(71(2)))(_sensitivity(230)))))
			(line__9174(_architecture 262 0 9174 (_assignment (_simple)(_alias((m_axi_awlen(1))(\<const0>\)))(_target(71(1)))(_sensitivity(230)))))
			(line__9175(_architecture 263 0 9175 (_assignment (_simple)(_alias((m_axi_awlen(0))(\<const0>\)))(_target(71(0)))(_sensitivity(230)))))
			(line__9176(_architecture 264 0 9176 (_assignment (_simple)(_alias((m_axi_awlock(1))(\<const0>\)))(_target(74(1)))(_sensitivity(230)))))
			(line__9177(_architecture 265 0 9177 (_assignment (_simple)(_alias((m_axi_awlock(0))(\<const0>\)))(_target(74(0)))(_sensitivity(230)))))
			(line__9178(_architecture 266 0 9178 (_assignment (_simple)(_alias((m_axi_awqos(3))(\<const0>\)))(_target(77(3)))(_sensitivity(230)))))
			(line__9179(_architecture 267 0 9179 (_assignment (_simple)(_alias((m_axi_awqos(2))(\<const0>\)))(_target(77(2)))(_sensitivity(230)))))
			(line__9180(_architecture 268 0 9180 (_assignment (_simple)(_alias((m_axi_awqos(1))(\<const0>\)))(_target(77(1)))(_sensitivity(230)))))
			(line__9181(_architecture 269 0 9181 (_assignment (_simple)(_alias((m_axi_awqos(0))(\<const0>\)))(_target(77(0)))(_sensitivity(230)))))
			(line__9182(_architecture 270 0 9182 (_assignment (_simple)(_alias((m_axi_awregion(3))(\<const0>\)))(_target(78(3)))(_sensitivity(230)))))
			(line__9183(_architecture 271 0 9183 (_assignment (_simple)(_alias((m_axi_awregion(2))(\<const0>\)))(_target(78(2)))(_sensitivity(230)))))
			(line__9184(_architecture 272 0 9184 (_assignment (_simple)(_alias((m_axi_awregion(1))(\<const0>\)))(_target(78(1)))(_sensitivity(230)))))
			(line__9185(_architecture 273 0 9185 (_assignment (_simple)(_alias((m_axi_awregion(0))(\<const0>\)))(_target(78(0)))(_sensitivity(230)))))
			(line__9186(_architecture 274 0 9186 (_assignment (_simple)(_alias((m_axi_awsize(2))(\<const0>\)))(_target(72(2)))(_sensitivity(230)))))
			(line__9187(_architecture 275 0 9187 (_assignment (_simple)(_alias((m_axi_awsize(1))(\<const0>\)))(_target(72(1)))(_sensitivity(230)))))
			(line__9188(_architecture 276 0 9188 (_assignment (_simple)(_alias((m_axi_awsize(0))(\<const0>\)))(_target(72(0)))(_sensitivity(230)))))
			(line__9189(_architecture 277 0 9189 (_assignment (_simple)(_alias((m_axi_awuser(0))(\<const0>\)))(_target(79(0)))(_sensitivity(230)))))
			(line__9190(_architecture 278 0 9190 (_assignment (_simple)(_alias((m_axi_rready)(\<const0>\)))(_simpleassign BUF)(_target(133))(_sensitivity(230)))))
			(line__9191(_architecture 279 0 9191 (_assignment (_simple)(_alias((m_axi_wid(0))(\<const0>\)))(_target(82(0)))(_sensitivity(230)))))
			(line__9192(_architecture 280 0 9192 (_assignment (_simple)(_alias((m_axi_wlast)(\<const0>\)))(_simpleassign BUF)(_target(85))(_sensitivity(230)))))
			(line__9193(_architecture 281 0 9193 (_assignment (_simple)(_alias((m_axi_wuser(0))(\<const0>\)))(_target(86(0)))(_sensitivity(230)))))
			(line__9194(_architecture 282 0 9194 (_assignment (_simple)(_alias((m_axis_tdata(7))(\<const0>\)))(_target(145(7)))(_sensitivity(230)))))
			(line__9195(_architecture 283 0 9195 (_assignment (_simple)(_alias((m_axis_tdata(6))(\<const0>\)))(_target(145(6)))(_sensitivity(230)))))
			(line__9196(_architecture 284 0 9196 (_assignment (_simple)(_alias((m_axis_tdata(5))(\<const0>\)))(_target(145(5)))(_sensitivity(230)))))
			(line__9197(_architecture 285 0 9197 (_assignment (_simple)(_alias((m_axis_tdata(4))(\<const0>\)))(_target(145(4)))(_sensitivity(230)))))
			(line__9198(_architecture 286 0 9198 (_assignment (_simple)(_alias((m_axis_tdata(3))(\<const0>\)))(_target(145(3)))(_sensitivity(230)))))
			(line__9199(_architecture 287 0 9199 (_assignment (_simple)(_alias((m_axis_tdata(2))(\<const0>\)))(_target(145(2)))(_sensitivity(230)))))
			(line__9200(_architecture 288 0 9200 (_assignment (_simple)(_alias((m_axis_tdata(1))(\<const0>\)))(_target(145(1)))(_sensitivity(230)))))
			(line__9201(_architecture 289 0 9201 (_assignment (_simple)(_alias((m_axis_tdata(0))(\<const0>\)))(_target(145(0)))(_sensitivity(230)))))
			(line__9202(_architecture 290 0 9202 (_assignment (_simple)(_alias((m_axis_tdest(0))(\<const0>\)))(_target(150(0)))(_sensitivity(230)))))
			(line__9203(_architecture 291 0 9203 (_assignment (_simple)(_alias((m_axis_tid(0))(\<const0>\)))(_target(149(0)))(_sensitivity(230)))))
			(line__9204(_architecture 292 0 9204 (_assignment (_simple)(_alias((m_axis_tkeep(0))(\<const0>\)))(_target(147(0)))(_sensitivity(230)))))
			(line__9205(_architecture 293 0 9205 (_assignment (_simple)(_alias((m_axis_tlast)(\<const0>\)))(_simpleassign BUF)(_target(148))(_sensitivity(230)))))
			(line__9206(_architecture 294 0 9206 (_assignment (_simple)(_alias((m_axis_tstrb(0))(\<const0>\)))(_target(146(0)))(_sensitivity(230)))))
			(line__9207(_architecture 295 0 9207 (_assignment (_simple)(_alias((m_axis_tuser(3))(\<const0>\)))(_target(151(3)))(_sensitivity(230)))))
			(line__9208(_architecture 296 0 9208 (_assignment (_simple)(_alias((m_axis_tuser(2))(\<const0>\)))(_target(151(2)))(_sensitivity(230)))))
			(line__9209(_architecture 297 0 9209 (_assignment (_simple)(_alias((m_axis_tuser(1))(\<const0>\)))(_target(151(1)))(_sensitivity(230)))))
			(line__9210(_architecture 298 0 9210 (_assignment (_simple)(_alias((m_axis_tuser(0))(\<const0>\)))(_target(151(0)))(_sensitivity(230)))))
			(line__9211(_architecture 299 0 9211 (_assignment (_simple)(_alias((m_axis_tvalid)(\<const0>\)))(_simpleassign BUF)(_target(143))(_sensitivity(230)))))
			(line__9212(_architecture 300 0 9212 (_assignment (_simple)(_alias((overflow)(\<const0>\)))(_simpleassign BUF)(_target(25))(_sensitivity(230)))))
			(line__9213(_architecture 301 0 9213 (_assignment (_simple)(_alias((prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(34))(_sensitivity(231)))))
			(line__9214(_architecture 302 0 9214 (_assignment (_simple)(_alias((prog_full)(\<const0>\)))(_simpleassign BUF)(_target(33))(_sensitivity(230)))))
			(line__9215(_architecture 303 0 9215 (_assignment (_simple)(_alias((rd_data_count(9))(\<const0>\)))(_target(31(9)))(_sensitivity(230)))))
			(line__9216(_architecture 304 0 9216 (_assignment (_simple)(_alias((rd_data_count(8))(\<const0>\)))(_target(31(8)))(_sensitivity(230)))))
			(line__9217(_architecture 305 0 9217 (_assignment (_simple)(_alias((rd_data_count(7))(\<const0>\)))(_target(31(7)))(_sensitivity(230)))))
			(line__9218(_architecture 306 0 9218 (_assignment (_simple)(_alias((rd_data_count(6))(\<const0>\)))(_target(31(6)))(_sensitivity(230)))))
			(line__9219(_architecture 307 0 9219 (_assignment (_simple)(_alias((rd_data_count(5))(\<const0>\)))(_target(31(5)))(_sensitivity(230)))))
			(line__9220(_architecture 308 0 9220 (_assignment (_simple)(_alias((rd_data_count(4))(\<const0>\)))(_target(31(4)))(_sensitivity(230)))))
			(line__9221(_architecture 309 0 9221 (_assignment (_simple)(_alias((rd_data_count(3))(\<const0>\)))(_target(31(3)))(_sensitivity(230)))))
			(line__9222(_architecture 310 0 9222 (_assignment (_simple)(_alias((rd_data_count(2))(\<const0>\)))(_target(31(2)))(_sensitivity(230)))))
			(line__9223(_architecture 311 0 9223 (_assignment (_simple)(_alias((rd_data_count(1))(\<const0>\)))(_target(31(1)))(_sensitivity(230)))))
			(line__9224(_architecture 312 0 9224 (_assignment (_simple)(_alias((rd_data_count(0))(\<const0>\)))(_target(31(0)))(_sensitivity(230)))))
			(line__9225(_architecture 313 0 9225 (_assignment (_simple)(_alias((rd_rst_busy)(\<const0>\)))(_simpleassign BUF)(_target(38))(_sensitivity(230)))))
			(line__9226(_architecture 314 0 9226 (_assignment (_simple)(_alias((s_axi_arready)(\<const0>\)))(_simpleassign BUF)(_target(106))(_sensitivity(230)))))
			(line__9227(_architecture 315 0 9227 (_assignment (_simple)(_alias((s_axi_bid(0))(\<const0>\)))(_target(64(0)))(_sensitivity(230)))))
			(line__9228(_architecture 316 0 9228 (_assignment (_simple)(_alias((s_axi_buser(0))(\<const0>\)))(_target(66(0)))(_sensitivity(230)))))
			(line__9229(_architecture 317 0 9229 (_assignment (_simple)(_alias((s_axi_rdata(31))(\<const0>\)))(_target(108(31)))(_sensitivity(230)))))
			(line__9230(_architecture 318 0 9230 (_assignment (_simple)(_alias((s_axi_rdata(30))(\<const0>\)))(_target(108(30)))(_sensitivity(230)))))
			(line__9231(_architecture 319 0 9231 (_assignment (_simple)(_alias((s_axi_rdata(29))(\<const0>\)))(_target(108(29)))(_sensitivity(230)))))
			(line__9232(_architecture 320 0 9232 (_assignment (_simple)(_alias((s_axi_rdata(28))(\<const0>\)))(_target(108(28)))(_sensitivity(230)))))
			(line__9233(_architecture 321 0 9233 (_assignment (_simple)(_alias((s_axi_rdata(27))(\<const0>\)))(_target(108(27)))(_sensitivity(230)))))
			(line__9234(_architecture 322 0 9234 (_assignment (_simple)(_alias((s_axi_rdata(26))(\<const0>\)))(_target(108(26)))(_sensitivity(230)))))
			(line__9235(_architecture 323 0 9235 (_assignment (_simple)(_alias((s_axi_rdata(25))(\<const0>\)))(_target(108(25)))(_sensitivity(230)))))
			(line__9236(_architecture 324 0 9236 (_assignment (_simple)(_alias((s_axi_rdata(24))(\<const0>\)))(_target(108(24)))(_sensitivity(230)))))
			(line__9237(_architecture 325 0 9237 (_assignment (_simple)(_alias((s_axi_rdata(23))(\<const0>\)))(_target(108(23)))(_sensitivity(230)))))
			(line__9238(_architecture 326 0 9238 (_assignment (_simple)(_alias((s_axi_rdata(22))(\<const0>\)))(_target(108(22)))(_sensitivity(230)))))
			(line__9239(_architecture 327 0 9239 (_assignment (_simple)(_alias((s_axi_rdata(21))(\<const0>\)))(_target(108(21)))(_sensitivity(230)))))
			(line__9240(_architecture 328 0 9240 (_assignment (_simple)(_alias((s_axi_rdata(20))(\<const0>\)))(_target(108(20)))(_sensitivity(230)))))
			(line__9241(_architecture 329 0 9241 (_assignment (_simple)(_alias((s_axi_rdata(19))(\<const0>\)))(_target(108(19)))(_sensitivity(230)))))
			(line__9242(_architecture 330 0 9242 (_assignment (_simple)(_alias((s_axi_rdata(18))(\<const0>\)))(_target(108(18)))(_sensitivity(230)))))
			(line__9243(_architecture 331 0 9243 (_assignment (_simple)(_alias((s_axi_rdata(17))(\<const0>\)))(_target(108(17)))(_sensitivity(230)))))
			(line__9244(_architecture 332 0 9244 (_assignment (_simple)(_alias((s_axi_rdata(16))(\<const0>\)))(_target(108(16)))(_sensitivity(230)))))
			(line__9245(_architecture 333 0 9245 (_assignment (_simple)(_alias((s_axi_rdata(15))(\<const0>\)))(_target(108(15)))(_sensitivity(230)))))
			(line__9246(_architecture 334 0 9246 (_assignment (_simple)(_alias((s_axi_rdata(14))(\<const0>\)))(_target(108(14)))(_sensitivity(230)))))
			(line__9247(_architecture 335 0 9247 (_assignment (_simple)(_alias((s_axi_rdata(13))(\<const0>\)))(_target(108(13)))(_sensitivity(230)))))
			(line__9248(_architecture 336 0 9248 (_assignment (_simple)(_alias((s_axi_rdata(12))(\<const0>\)))(_target(108(12)))(_sensitivity(230)))))
			(line__9249(_architecture 337 0 9249 (_assignment (_simple)(_alias((s_axi_rdata(11))(\<const0>\)))(_target(108(11)))(_sensitivity(230)))))
			(line__9250(_architecture 338 0 9250 (_assignment (_simple)(_alias((s_axi_rdata(10))(\<const0>\)))(_target(108(10)))(_sensitivity(230)))))
			(line__9251(_architecture 339 0 9251 (_assignment (_simple)(_alias((s_axi_rdata(9))(\<const0>\)))(_target(108(9)))(_sensitivity(230)))))
			(line__9252(_architecture 340 0 9252 (_assignment (_simple)(_alias((s_axi_rdata(8))(\<const0>\)))(_target(108(8)))(_sensitivity(230)))))
			(line__9253(_architecture 341 0 9253 (_assignment (_simple)(_alias((s_axi_rdata(7))(\<const0>\)))(_target(108(7)))(_sensitivity(230)))))
			(line__9254(_architecture 342 0 9254 (_assignment (_simple)(_alias((s_axi_rdata(6))(\<const0>\)))(_target(108(6)))(_sensitivity(230)))))
			(line__9255(_architecture 343 0 9255 (_assignment (_simple)(_alias((s_axi_rdata(5))(\<const0>\)))(_target(108(5)))(_sensitivity(230)))))
			(line__9256(_architecture 344 0 9256 (_assignment (_simple)(_alias((s_axi_rdata(4))(\<const0>\)))(_target(108(4)))(_sensitivity(230)))))
			(line__9257(_architecture 345 0 9257 (_assignment (_simple)(_alias((s_axi_rdata(3))(\<const0>\)))(_target(108(3)))(_sensitivity(230)))))
			(line__9258(_architecture 346 0 9258 (_assignment (_simple)(_alias((s_axi_rdata(2))(\<const0>\)))(_target(108(2)))(_sensitivity(230)))))
			(line__9259(_architecture 347 0 9259 (_assignment (_simple)(_alias((s_axi_rdata(1))(\<const0>\)))(_target(108(1)))(_sensitivity(230)))))
			(line__9260(_architecture 348 0 9260 (_assignment (_simple)(_alias((s_axi_rdata(0))(\<const0>\)))(_target(108(0)))(_sensitivity(230)))))
			(line__9261(_architecture 349 0 9261 (_assignment (_simple)(_alias((s_axi_rid(0))(\<const0>\)))(_target(107(0)))(_sensitivity(230)))))
			(line__9262(_architecture 350 0 9262 (_assignment (_simple)(_alias((s_axi_rlast)(\<const0>\)))(_simpleassign BUF)(_target(110))(_sensitivity(230)))))
			(line__9263(_architecture 351 0 9263 (_assignment (_simple)(_alias((s_axi_rresp(1))(\<const0>\)))(_target(109(1)))(_sensitivity(230)))))
			(line__9264(_architecture 352 0 9264 (_assignment (_simple)(_alias((s_axi_rresp(0))(\<const0>\)))(_target(109(0)))(_sensitivity(230)))))
			(line__9265(_architecture 353 0 9265 (_assignment (_simple)(_alias((s_axi_ruser(0))(\<const0>\)))(_target(111(0)))(_sensitivity(230)))))
			(line__9266(_architecture 354 0 9266 (_assignment (_simple)(_alias((s_axi_rvalid)(\<const0>\)))(_simpleassign BUF)(_target(112))(_sensitivity(230)))))
			(line__9267(_architecture 355 0 9267 (_assignment (_simple)(_alias((s_axis_tready)(\<const0>\)))(_simpleassign BUF)(_target(135))(_sensitivity(230)))))
			(line__9268(_architecture 356 0 9268 (_assignment (_simple)(_alias((sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(35))(_sensitivity(230)))))
			(line__9269(_architecture 357 0 9269 (_assignment (_simple)(_alias((underflow)(\<const0>\)))(_simpleassign BUF)(_target(29))(_sensitivity(230)))))
			(line__9270(_architecture 358 0 9270 (_assignment (_simple)(_alias((valid)(\<const0>\)))(_simpleassign BUF)(_target(28))(_sensitivity(230)))))
			(line__9271(_architecture 359 0 9271 (_assignment (_simple)(_alias((wr_ack)(\<const0>\)))(_simpleassign BUF)(_target(24))(_sensitivity(230)))))
			(line__9272(_architecture 360 0 9272 (_assignment (_simple)(_alias((wr_data_count(9))(\<const0>\)))(_target(32(9)))(_sensitivity(230)))))
			(line__9273(_architecture 361 0 9273 (_assignment (_simple)(_alias((wr_data_count(8))(\<const0>\)))(_target(32(8)))(_sensitivity(230)))))
			(line__9274(_architecture 362 0 9274 (_assignment (_simple)(_alias((wr_data_count(7))(\<const0>\)))(_target(32(7)))(_sensitivity(230)))))
			(line__9275(_architecture 363 0 9275 (_assignment (_simple)(_alias((wr_data_count(6))(\<const0>\)))(_target(32(6)))(_sensitivity(230)))))
			(line__9276(_architecture 364 0 9276 (_assignment (_simple)(_alias((wr_data_count(5))(\<const0>\)))(_target(32(5)))(_sensitivity(230)))))
			(line__9277(_architecture 365 0 9277 (_assignment (_simple)(_alias((wr_data_count(4))(\<const0>\)))(_target(32(4)))(_sensitivity(230)))))
			(line__9278(_architecture 366 0 9278 (_assignment (_simple)(_alias((wr_data_count(3))(\<const0>\)))(_target(32(3)))(_sensitivity(230)))))
			(line__9279(_architecture 367 0 9279 (_assignment (_simple)(_alias((wr_data_count(2))(\<const0>\)))(_target(32(2)))(_sensitivity(230)))))
			(line__9280(_architecture 368 0 9280 (_assignment (_simple)(_alias((wr_data_count(1))(\<const0>\)))(_target(32(1)))(_sensitivity(230)))))
			(line__9281(_architecture 369 0 9281 (_assignment (_simple)(_alias((wr_data_count(0))(\<const0>\)))(_target(32(0)))(_sensitivity(230)))))
			(line__9282(_architecture 370 0 9282 (_assignment (_simple)(_alias((wr_rst_busy)(\<const0>\)))(_simpleassign BUF)(_target(37))(_sensitivity(230)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . STRUCTURE 371 -1
	)
)
V 000050 55 15857         1428409933076 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16memory__parameterized0\ 0 6873 (structure 0 6889 ))
	(_version vb4)
	(_time 1428409933077 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code afaff5f9fdfbadb9aea9f5a8b6f0faaaf9a9fca9a6a8ab)
	(_entity
		(_time 1428408227040)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 6893 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation \gdm.dm\ 0 6897 (_entity . \t_axi4_lite32_w_afifo_d16dmem__parameterized0\)
		(_port
			((D)(p_0_out(d_35_0)))
			((I1)(I1))
			((m_aclk)(m_aclk))
			((E(0))(E(0)))
			((I6)(I6(d_35_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(ADDRA(d_3_0)))
			((Q)(Q(d_3_0)))
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[0]\ 0 6908 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(0)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[10]\ 0 6919 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(10)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[11]\ 0 6930 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(11)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[12]\ 0 6941 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(12)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[13]\ 0 6952 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(13)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[14]\ 0 6963 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(14)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[15]\ 0 6974 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(15)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[16]\ 0 6985 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(16)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[17]\ 0 6996 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(17)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[18]\ 0 7007 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(18)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[19]\ 0 7018 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(19)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[1]\ 0 7029 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(1)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[20]\ 0 7040 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(20)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[21]\ 0 7051 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(21)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[22]\ 0 7062 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(22)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[23]\ 0 7073 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(23)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[24]\ 0 7084 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(24)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[25]\ 0 7095 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(25)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[26]\ 0 7106 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(26)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[27]\ 0 7117 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(27)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[28]\ 0 7128 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(28)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[29]\ 0 7139 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(29)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[2]\ 0 7150 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(2)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[30]\ 0 7161 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(30)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[31]\ 0 7172 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(31)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[32]\ 0 7183 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(32)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[33]\ 0 7194 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(33)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[34]\ 0 7205 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(34)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[35]\ 0 7216 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(35)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(35)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[3]\ 0 7227 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(3)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[4]\ 0 7238 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(4)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[5]\ 0 7249 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(5)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[6]\ 0 7260 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(6)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[7]\ 0 7271 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(7)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[8]\ 0 7282 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(8)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[9]\ 0 7293 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(9)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 6875 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 6875 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6876 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6877 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 6878 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 6878 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 6879 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 6879 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6880 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6881 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6881 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6882 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6882 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 6883 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~126 0 6883 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 6890 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 6891 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{35~downto~0}~13 0 6891 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 9037          1428409933082 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d16memory__parameterized1\ 0 7307 (structure 0 7328 ))
	(_version vb4)
	(_time 1428409933083 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code afaff5f9fdfbadb9a8aeb7f5f7acabaaf9a9fca9a6)
	(_entity
		(_time 1428408227046)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 7338 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 7342 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gdm.dm\ 0 7346 (_entity . \t_axi4_lite32_w_afifo_d16dmem__parameterized1\)
		(_port
			((p_0_out_0)(\^p_0_out_0\(d_1_0)))
			((p_0_out)(p_0_out(d_1_0)))
			((I1)(I1))
			((s_aclk)(s_aclk))
			((I2)(I2))
			((E(0))(E(0)))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((Q)(Q(d_3_0)))
			((count_d1)(count_d1(d_3_0)))
		)
	)
	(_instantiation \goreg_dm.dout_i[0]_i_1\ 0 7359 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111101110101111111100000000000000001000101000000000"\))
		)
		(_port
			((O)(\n_0_goreg_dm.dout_i[0]_i_1\))
			((I0)(\^p_0_out_0\(0)))
			((I1)(s_axi_bready))
			((I2)(O2(0)))
			((I3)(O2(1)))
			((I4)(I3(0)))
			((I5)(\^s_axi_bresp\(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111101110101111111100000000000000001000101000000000"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i[1]_i_1\ 0 7372 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111101110101111111100000000000000001000101000000000"\))
		)
		(_port
			((O)(\n_0_goreg_dm.dout_i[1]_i_1\))
			((I0)(\^p_0_out_0\(1)))
			((I1)(s_axi_bready))
			((I2)(O2(0)))
			((I3)(O2(1)))
			((I4)(I3(0)))
			((I5)(\^s_axi_bresp\(1)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111101110101111111100000000000000001000101000000000"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[0]\ 0 7385 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^s_axi_bresp\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_goreg_dm.dout_i[0]_i_1\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[1]\ 0 7396 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^s_axi_bresp\(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_goreg_dm.dout_i[1]_i_1\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7309 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7309 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 7310 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~122 0 7310 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 7311 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~124 0 7311 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 7312 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7313 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 7314 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7315 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 7315 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 7316 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~126 0 7316 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7317 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7318 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7318 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 7319 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal count_d1 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 7319 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 7320 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 7321 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 7321 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1212 0 7322 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~1212 0 7322 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 7329 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 7330 (_architecture (_uni ))))
		(_signal (_internal \n_0_goreg_dm.dout_i[0]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 7331 (_architecture (_uni ))))
		(_signal (_internal \n_0_goreg_dm.dout_i[1]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 7332 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 7333 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal \^p_0_out_0\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 7333 (_architecture (_uni ))))
		(_signal (_internal \^s_axi_bresp\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 7334 (_architecture (_uni ))))
		(_process
			(line__7336(_architecture 0 0 7336 (_assignment (_simple)(_alias((p_0_out_0(d_1_0))(\^p_0_out_0\(d_1_0))))(_target(0(d_1_0)))(_sensitivity(18(d_1_0))))))
			(line__7337(_architecture 1 0 7337 (_assignment (_simple)(_alias((s_axi_bresp(d_1_0))(\^s_axi_bresp\(d_1_0))))(_target(2(d_1_0)))(_sensitivity(19(d_1_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 25884         1428409932371 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64dmem__parameterized0\ 0 641 (structure 0 656 ))
	(_version vb4)
	(_time 1428409932372 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 2f2f7b2a7d7b2d392e2a207d36707a2a79297c2926282b)
	(_entity
		(_time 1428408222941)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.RAM64M
			(_object
				(_generic (_internal INIT_A ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159316 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_B ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159318 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_C ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159320 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_D ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159322 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal IS_WCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal DOA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOC ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOD ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal ADDRA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159324 1 21107 (_entity (_in ))))
				(_port (_internal ADDRB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159326 1 21107 (_entity (_in ))))
				(_port (_internal ADDRC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159328 1 21107 (_entity (_in ))))
				(_port (_internal ADDRD ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159330 1 21107 (_entity (_in ))))
				(_port (_internal DIA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIC ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DID ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 672 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation RAM_reg_0_63_0_2 0 676 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(0)))
			((DOB)(p_0_out(1)))
			((DOC)(p_0_out(2)))
			((DOD)(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(0)))
			((DIB)(I6(1)))
			((DIC)(I6(2)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_12_14 0 693 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(12)))
			((DOB)(p_0_out(13)))
			((DOC)(p_0_out(14)))
			((DOD)(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(12)))
			((DIB)(I6(13)))
			((DIC)(I6(14)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_15_17 0 710 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(15)))
			((DOB)(p_0_out(16)))
			((DOC)(p_0_out(17)))
			((DOD)(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(15)))
			((DIB)(I6(16)))
			((DIC)(I6(17)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_18_20 0 727 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(18)))
			((DOB)(p_0_out(19)))
			((DOC)(p_0_out(20)))
			((DOD)(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(18)))
			((DIB)(I6(19)))
			((DIC)(I6(20)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_21_23 0 744 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(21)))
			((DOB)(p_0_out(22)))
			((DOC)(p_0_out(23)))
			((DOD)(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(21)))
			((DIB)(I6(22)))
			((DIC)(I6(23)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_24_26 0 761 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(24)))
			((DOB)(p_0_out(25)))
			((DOC)(p_0_out(26)))
			((DOD)(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(24)))
			((DIB)(I6(25)))
			((DIC)(I6(26)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_27_29 0 778 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(27)))
			((DOB)(p_0_out(28)))
			((DOC)(p_0_out(29)))
			((DOD)(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(27)))
			((DIB)(I6(28)))
			((DIC)(I6(29)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_30_32 0 795 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(30)))
			((DOB)(p_0_out(31)))
			((DOC)(p_0_out(32)))
			((DOD)(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(30)))
			((DIB)(I6(31)))
			((DIC)(I6(32)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_33_35 0 812 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(33)))
			((DOB)(p_0_out(34)))
			((DOC)(p_0_out(35)))
			((DOD)(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(33)))
			((DIB)(I6(34)))
			((DIC)(I6(35)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_3_5 0 829 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(3)))
			((DOB)(p_0_out(4)))
			((DOC)(p_0_out(5)))
			((DOD)(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(3)))
			((DIB)(I6(4)))
			((DIC)(I6(5)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_6_8 0 846 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(6)))
			((DOB)(p_0_out(7)))
			((DOC)(p_0_out(8)))
			((DOD)(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(6)))
			((DIB)(I6(7)))
			((DIC)(I6(8)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_9_11 0 863 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(9)))
			((DOB)(p_0_out(10)))
			((DOC)(p_0_out(11)))
			((DOD)(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(I6(9)))
			((DIB)(I6(10)))
			((DIC)(I6(11)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation \gpr1.dout_i_reg[0]\ 0 880 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(0)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[10]\ 0 891 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(10)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[11]\ 0 902 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(11)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[12]\ 0 913 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(12)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[13]\ 0 924 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(13)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[14]\ 0 935 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(14)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[15]\ 0 946 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(15)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[16]\ 0 957 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(16)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[17]\ 0 968 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(17)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[18]\ 0 979 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(18)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[19]\ 0 990 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(19)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[1]\ 0 1001 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(1)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[20]\ 0 1012 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(20)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[21]\ 0 1023 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(21)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[22]\ 0 1034 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(22)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[23]\ 0 1045 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(23)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[24]\ 0 1056 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(24)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[25]\ 0 1067 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(25)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[26]\ 0 1078 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(26)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[27]\ 0 1089 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(27)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[28]\ 0 1100 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(28)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[29]\ 0 1111 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(29)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[2]\ 0 1122 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(2)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[30]\ 0 1133 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(30)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[31]\ 0 1144 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(31)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[32]\ 0 1155 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(32)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[33]\ 0 1166 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(33)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[34]\ 0 1177 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(34)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[35]\ 0 1188 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(35)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(35)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[3]\ 0 1199 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(3)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[4]\ 0 1210 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(4)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[5]\ 0 1221 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(5)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[6]\ 0 1232 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(6)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[7]\ 0 1243 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(7)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[8]\ 0 1254 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(8)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[9]\ 0 1265 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(9)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 643 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{35~downto~0}~12 0 643 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 644 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 645 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 646 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 646 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 647 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 647 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 648 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 649 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~12 0 649 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 650 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~124 0 650 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 657 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 658 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{35~downto~0}~13 0 658 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 659 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 660 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 661 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 662 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 663 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 664 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 665 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 666 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 667 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 668 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 669 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 670 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159316 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159316)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159318 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159318)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159320 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159320)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159322 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159322)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159324 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159324)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159326 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159326)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159328 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159328)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159330 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159330)))
	)
)
V 000050 55 9038          1428409932377 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64dmem__parameterized1\ 0 1279 (structure 0 1296 ))
	(_version vb4)
	(_time 1428409932378 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 2f2f7b2a7d7b2d392a203775772c2b2a79297c2926)
	(_entity
		(_time 1428408222947)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.RAM64M
			(_object
				(_generic (_internal INIT_A ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159316 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_B ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159318 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_C ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159320 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_D ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159322 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal IS_WCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal DOA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOC ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOD ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal ADDRA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159324 1 21107 (_entity (_in ))))
				(_port (_internal ADDRB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159326 1 21107 (_entity (_in ))))
				(_port (_internal ADDRC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159328 1 21107 (_entity (_in ))))
				(_port (_internal ADDRD ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159330 1 21107 (_entity (_in ))))
				(_port (_internal DIA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIC ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DID ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 1302 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation RAM_reg_0_63_0_1 0 1306 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(0)))
			((DOB)(p_0_out(1)))
			((DOC)(NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED))
			((DOD)(NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(m_axi_bresp(0)))
			((DIB)(m_axi_bresp(1)))
			((DIC)(\<const0>\))
			((DID)(\<const0>\))
			((WCLK)(m_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation VCC 0 1323 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gpr1.dout_i_reg[0]\ 0 1327 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out_0(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I2))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[1]\ 0 1338 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out_0(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1281 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1281 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 1282 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 1282 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1283 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1283 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 1284 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~124 0 1284 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1286 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1286 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 1287 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~126 0 1287 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1289 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 1290 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 1297 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 1298 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 1299 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 1300 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159316 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159316)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159318 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159318)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159320 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159320)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159322 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159322)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159324 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159324)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159326 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159326)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159328 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159328)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159330 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159330)))
	)
)
V 000050 55 8269          1428409932673 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64fifo_generator_ramfifo__parameterized0\ 0 9713 (structure 0 9732 ))
	(_version vb4)
	(_time 1428409932674 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code fafaaeabafaef8ecf3f8e2a0a2f9feffacfca9fcf3)
	(_entity
		(_time 1428408223233)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gntv_or_sync_fifo.gcx.clkx\ 0 9758 (_entity . t_axi4_lite32_w_afifo_d64clk_x_pntrs)
		(_port
			((O1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((Q(d_3_1))(p_1_out(d_5_3)))
			((Q(0))(p_1_out(0)))
			((O2)(\n_5_gntv_or_sync_fifo.gcx.clkx\))
			((O3)(p_0_out(d_1_0)))
			((O4)(\n_8_gntv_or_sync_fifo.gcx.clkx\))
			((I1)(rd_pntr_plus1(d_2_1)))
			((rst_full_gen_i)(rst_full_gen_i))
			((I2)(wr_pntr_plus2(d_5_2)))
			((I3)(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((ADDRA)(p_19_out(d_5_0)))
			((I4)(wr_pntr_plus1(d_5_0)))
			((I5)(p_8_out(d_5_0)))
			((m_aclk)(m_aclk))
			((I6(0))(n_1_rstblk))
			((s_aclk)(s_aclk))
			((I7(0))(n_4_rstblk))
			((D(4))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((D(3))(\n_6_gntv_or_sync_fifo.gl0.rd\))
			((D(2))(\n_7_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_9_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.rd\ 0 9783 (_entity . t_axi4_lite32_w_afifo_d64rd_logic)
		(_port
			((O1)(rd_pntr_plus1(d_2_1)))
			((O2)(\n_2_gntv_or_sync_fifo.gl0.rd\))
			((E(0))(\n_3_gntv_or_sync_fifo.gl0.rd\))
			((D(5))(p_19_out(5)))
			((D(4))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((D(3))(\n_6_gntv_or_sync_fifo.gl0.rd\))
			((D(2))(\n_7_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((O3)(p_19_out(d_4_0)))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_aclk)(m_aclk))
			((Q(1))(n_0_rstblk))
			((Q(0))(rd_rst_i(0)))
			((I1(d_3_1))(p_1_out(d_5_3)))
			((I1(0))(p_1_out(0)))
			((I2)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((m_axi_wready)(m_axi_wready))
			((I3)(\n_8_gntv_or_sync_fifo.gcx.clkx\))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.wr\ 0 9805 (_entity . t_axi4_lite32_w_afifo_d64wr_logic)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((O1)(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((Q)(wr_pntr_plus2(d_5_2)))
			((E(0))(p_3_out))
			((s_axi_wready)(s_axi_wready))
			((O2)(p_8_out(d_5_0)))
			((O4)(wr_pntr_plus1(d_5_0)))
			((I1)(\n_5_gntv_or_sync_fifo.gcx.clkx\))
			((s_aclk)(s_aclk))
			((rst_d2)(rst_d2))
			((O3)(p_0_out(d_1_0)))
			((s_axi_wvalid)(s_axi_wvalid))
			((I2(0))(n_3_rstblk))
		)
	)
	(_instantiation \gntv_or_sync_fifo.mem\ 0 9821 (_entity . \t_axi4_lite32_w_afifo_d64memory__parameterized0\)
		(_port
			((O1)(O1(d_35_0)))
			((I1)(\n_2_gntv_or_sync_fifo.gl0.rd\))
			((m_aclk)(m_aclk))
			((E(0))(p_3_out))
			((I6)(I6(d_35_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(p_19_out(d_5_0)))
			((Q)(p_8_out(d_5_0)))
			((I2(0))(\n_3_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation rstblk 0 9833 (_entity . t_axi4_lite32_w_afifo_d64reset_blk_ramfifo)
		(_port
			((Q(2))(n_0_rstblk))
			((Q(1))(n_1_rstblk))
			((Q(0))(rd_rst_i(0)))
			((O1(1))(n_3_rstblk))
			((O1(0))(n_4_rstblk))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9715 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 9716 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 9717 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 9718 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 9718 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9719 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9720 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 9721 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 9722 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 9723 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 9724 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 9725 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 9726 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 9726 (_entity (_in ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9733 (_architecture (_uni ))))
		(_signal (_internal n_0_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9734 (_architecture (_uni ))))
		(_signal (_internal \n_1_gntv_or_sync_fifo.gl0.wr\ ~extieee.std_logic_1164.STD_LOGIC 0 9735 (_architecture (_uni ))))
		(_signal (_internal n_1_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9736 (_architecture (_uni ))))
		(_signal (_internal \n_2_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9737 (_architecture (_uni ))))
		(_signal (_internal \n_3_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9738 (_architecture (_uni ))))
		(_signal (_internal n_3_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9739 (_architecture (_uni ))))
		(_signal (_internal n_4_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9740 (_architecture (_uni ))))
		(_signal (_internal \n_5_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9741 (_architecture (_uni ))))
		(_signal (_internal \n_5_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9742 (_architecture (_uni ))))
		(_signal (_internal \n_6_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9743 (_architecture (_uni ))))
		(_signal (_internal \n_7_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9744 (_architecture (_uni ))))
		(_signal (_internal \n_8_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9745 (_architecture (_uni ))))
		(_signal (_internal \n_8_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9746 (_architecture (_uni ))))
		(_signal (_internal \n_9_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9747 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9748 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9748 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9749 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal p_19_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9749 (_architecture (_uni ))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9750 (_architecture (_uni ))))
		(_signal (_internal p_3_out ~extieee.std_logic_1164.STD_LOGIC 0 9751 (_architecture (_uni ))))
		(_signal (_internal p_8_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9752 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 9753 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{2~downto~1}~13 0 9753 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9754 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal rd_rst_i ~STD_LOGIC_VECTOR{0~to~0}~13 0 9754 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9755 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~2}~13 0 9756 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 2))))))
		(_signal (_internal wr_pntr_plus2 ~STD_LOGIC_VECTOR{5~downto~2}~13 0 9756 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 8804          1428409932679 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64fifo_generator_ramfifo__parameterized1\ 0 9847 (structure 0 9865 ))
	(_version vb4)
	(_time 1428409932680 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code fafaaeabafaef8ecf2fde2a0a2f9feffacfca9fcf3)
	(_entity
		(_time 1428408223239)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gntv_or_sync_fifo.gcx.clkx\ 0 9895 (_entity . t_axi4_lite32_w_afifo_d64clk_x_pntrs_4)
		(_port
			((O1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((Q(d_3_1))(p_1_out(d_5_3)))
			((Q(0))(p_1_out(0)))
			((O2)(\n_5_gntv_or_sync_fifo.gcx.clkx\))
			((O3)(p_0_out(d_5_0)))
			((O4)(\n_12_gntv_or_sync_fifo.gcx.clkx\))
			((I1)(rd_pntr_plus1(d_2_1)))
			((I2)(wr_pntr_plus1(d_5_0)))
			((ADDRA)(p_19_out(d_5_0)))
			((I3)(p_8_out(d_5_0)))
			((s_aclk)(s_aclk))
			((I4(0))(n_4_rstblk))
			((m_aclk)(m_aclk))
			((I5(0))(n_7_rstblk))
			((D(4))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((D(3))(\n_6_gntv_or_sync_fifo.gl0.rd\))
			((D(2))(\n_7_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_9_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.rd\ 0 9917 (_entity . t_axi4_lite32_w_afifo_d64rd_logic_3)
		(_port
			((O1)(rd_pntr_plus1(d_2_1)))
			((O2(1))(\n_2_gntv_or_sync_fifo.gl0.rd\))
			((O2(0))(\gr1.rfwft/curr_fwft_state\(0)))
			((D(5))(p_19_out(5)))
			((D(4))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((D(3))(\n_6_gntv_or_sync_fifo.gl0.rd\))
			((D(2))(\n_7_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((O3)(p_19_out(d_4_0)))
			((s_axi_bvalid)(s_axi_bvalid))
			((O4)(\n_16_gntv_or_sync_fifo.gl0.rd\))
			((O5)(\n_17_gntv_or_sync_fifo.gl0.rd\))
			((s_aclk)(s_aclk))
			((Q(0))(n_3_rstblk))
			((I1(d_3_1))(p_1_out(d_5_3)))
			((I1(0))(p_1_out(0)))
			((I2)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((s_axi_bready)(s_axi_bready))
			((I3)(\n_12_gntv_or_sync_fifo.gcx.clkx\))
			((p_0_out)(\gdm.dm/p_0_out\(d_1_0)))
			((p_0_out_0)(p_0_out_0(d_1_0)))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.wr\ 0 9942 (_entity . t_axi4_lite32_w_afifo_d64wr_logic_5)
		(_port
			((axi_b_overflow)(axi_b_overflow))
			((E(0))(p_3_out))
			((m_axi_bready)(m_axi_bready))
			((Q)(p_8_out(d_5_0)))
			((O1)(wr_pntr_plus1(d_5_0)))
			((m_aclk)(m_aclk))
			((I1)(n_2_rstblk))
			((O3)(p_0_out(d_5_0)))
			((m_axi_bvalid)(m_axi_bvalid))
			((I2)(\n_5_gntv_or_sync_fifo.gcx.clkx\))
			((rst_full_gen_i)(rst_full_gen_i))
			((I3(0))(n_6_rstblk))
		)
	)
	(_instantiation \gntv_or_sync_fifo.mem\ 0 9957 (_entity . \t_axi4_lite32_w_afifo_d64memory__parameterized1\)
		(_port
			((p_0_out)(\gdm.dm/p_0_out\(d_1_0)))
			((p_0_out_0)(p_0_out_0(d_1_0)))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((E(0))(p_3_out))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((ADDRA)(p_19_out(d_5_0)))
			((Q)(p_8_out(d_5_0)))
			((I1)(\n_16_gntv_or_sync_fifo.gl0.rd\))
			((s_aclk)(s_aclk))
			((I2)(\n_17_gntv_or_sync_fifo.gl0.rd\))
			((O2(1))(\n_2_gntv_or_sync_fifo.gl0.rd\))
			((O2(0))(\gr1.rfwft/curr_fwft_state\(0)))
			((s_axi_bready)(s_axi_bready))
			((I3(0))(rd_rst_i(0)))
		)
	)
	(_instantiation rstblk 0 9975 (_entity . t_axi4_lite32_w_afifo_d64reset_blk_ramfifo_6)
		(_port
			((rst_full_gen_i)(rst_full_gen_i))
			((O1)(O1))
			((O2)(n_2_rstblk))
			((Q(2))(n_3_rstblk))
			((Q(1))(n_4_rstblk))
			((Q(0))(rd_rst_i(0)))
			((O3(1))(n_6_rstblk))
			((O3(0))(n_7_rstblk))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((s_aresetn)(s_aresetn))
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 9849 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9850 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 9851 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 9852 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9853 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9853 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9854 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9854 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9855 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9856 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 9857 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 9858 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 9859 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9866 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal \gdm.dm/p_0_out\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9866 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \gr1.rfwft/curr_fwft_state\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 9867 (_architecture (_uni ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9868 (_architecture (_uni ))))
		(_signal (_internal \n_12_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9869 (_architecture (_uni ))))
		(_signal (_internal \n_16_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9870 (_architecture (_uni ))))
		(_signal (_internal \n_17_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9871 (_architecture (_uni ))))
		(_signal (_internal \n_2_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9872 (_architecture (_uni ))))
		(_signal (_internal n_2_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9873 (_architecture (_uni ))))
		(_signal (_internal n_3_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9874 (_architecture (_uni ))))
		(_signal (_internal n_4_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9875 (_architecture (_uni ))))
		(_signal (_internal \n_5_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9876 (_architecture (_uni ))))
		(_signal (_internal \n_5_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9877 (_architecture (_uni ))))
		(_signal (_internal \n_6_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9878 (_architecture (_uni ))))
		(_signal (_internal n_6_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9879 (_architecture (_uni ))))
		(_signal (_internal \n_7_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9880 (_architecture (_uni ))))
		(_signal (_internal n_7_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9881 (_architecture (_uni ))))
		(_signal (_internal \n_8_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9882 (_architecture (_uni ))))
		(_signal (_internal \n_9_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9883 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9884 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9884 (_architecture (_uni ))))
		(_signal (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9885 (_architecture (_uni ))))
		(_signal (_internal p_19_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9886 (_architecture (_uni ))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9887 (_architecture (_uni ))))
		(_signal (_internal p_3_out ~extieee.std_logic_1164.STD_LOGIC 0 9888 (_architecture (_uni ))))
		(_signal (_internal p_8_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9889 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 9890 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{2~downto~1}~13 0 9890 (_architecture (_uni ))))
		(_signal (_internal rd_rst_i ~STD_LOGIC_VECTOR{0~to~0}~13 0 9891 (_architecture (_uni ))))
		(_signal (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 9892 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9893 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2566          1428409932691 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64fifo_generator_top__parameterized0\ 0 10029 (structure 0 10048 ))
	(_version vb4)
	(_time 1428409932692 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code fafaaeabafaef8ecf9fbe2a0a2f9feffacfca9fcf3)
	(_entity
		(_time 1428408223251)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \grf.rf\ 0 10050 (_entity . \t_axi4_lite32_w_afifo_d64fifo_generator_ramfifo__parameterized0\)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((s_axi_wready)(s_axi_wready))
			((m_axi_wvalid)(m_axi_wvalid))
			((O1)(O1(d_35_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((rst_d2)(rst_d2))
			((inverted_reset)(inverted_reset))
			((m_axi_wready)(m_axi_wready))
			((rst_full_gen_i)(rst_full_gen_i))
			((s_axi_wvalid)(s_axi_wvalid))
			((I6)(I6(d_35_0)))
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10031 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 10032 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 10033 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 10034 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 10034 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10035 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10036 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 10037 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 10038 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 10039 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 10040 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 10041 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 10042 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 10042 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2474          1428409932697 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64fifo_generator_top__parameterized1\ 0 10068 (structure 0 10086 ))
	(_version vb4)
	(_time 1428409932698 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code fafaaeabafaef8ecf9f9e2a0a2f9feffacfca9fcf3)
	(_entity
		(_time 1428408223257)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \grf.rf\ 0 10088 (_entity . \t_axi4_lite32_w_afifo_d64fifo_generator_ramfifo__parameterized1\)
		(_port
			((O1)(inverted_reset))
			((axi_b_overflow)(axi_b_overflow))
			((s_axi_bvalid)(s_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((m_axi_bvalid)(m_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((s_aresetn)(s_aresetn))
		)
	)
	(_object
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 10070 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10071 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 10072 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 10073 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10074 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10074 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 10075 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~122 0 10075 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10076 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10077 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 10078 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 10079 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 10080 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 98089         1428409932709 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64fifo_generator_v11_0__parameterized0\ 0 10186 (structure 0 10819 ))
	(_version vb4)
	(_time 1428409932710 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 1919421f144d1b0f181a134d00464c1c4f1f4a1f101e1d)
	(_entity
		(_time 1428408223269)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation GND 0 11212 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 11216 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation inst_fifo_gen 0 11220 (_entity . t_axi4_lite32_w_afifo_d64fifo_generator_v11_0_synth)
		(_port
			((Q(d_34_3))(m_axi_awaddr(d_31_0)))
			((Q(d_2_0))(m_axi_awprot(d_2_0)))
			((axi_aw_overflow)(axi_aw_overflow))
			((O1(d_35_4))(m_axi_wdata(d_31_0)))
			((O1(d_3_0))(m_axi_wstrb(d_3_0)))
			((axi_w_overflow)(axi_w_overflow))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((axi_b_overflow)(axi_b_overflow))
			((s_axi_awready)(s_axi_awready))
			((s_axi_wready)(s_axi_wready))
			((s_axi_bvalid)(s_axi_bvalid))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_bready)(m_axi_bready))
			((m_axi_awready)(m_axi_awready))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bvalid)(m_axi_bvalid))
			((s_axi_awvalid)(s_axi_awvalid))
			((s_axi_wvalid)(s_axi_wvalid))
			((s_axi_bready)(s_axi_bready))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((DI(d_34_3))(s_axi_awaddr(d_31_0)))
			((DI(d_2_0))(s_axi_awprot(d_2_0)))
			((I6(d_35_4))(s_axi_wdata(d_31_0)))
			((I6(d_3_0))(s_axi_wstrb(d_3_0)))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((s_aresetn)(s_aresetn))
		)
	)
	(_object
		(_port (_internal backup ~extieee.std_logic_1164.STD_LOGIC 0 10188 (_entity (_in ))))
		(_port (_internal backup_marker ~extieee.std_logic_1164.STD_LOGIC 0 10189 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10190 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 10191 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 10192 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 10193 (_entity (_in ))))
		(_port (_internal wr_rst ~extieee.std_logic_1164.STD_LOGIC 0 10194 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 10195 (_entity (_in ))))
		(_port (_internal rd_rst ~extieee.std_logic_1164.STD_LOGIC 0 10196 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10197 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10197 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 10198 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 10199 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10200 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_empty_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10200 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_empty_thresh_assert ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10201 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_empty_thresh_negate ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10202 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 10203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_full_thresh ~STD_LOGIC_VECTOR{9~downto~0}~126 0 10203 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 10204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_full_thresh_assert ~STD_LOGIC_VECTOR{9~downto~0}~128 0 10204 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 10205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal prog_full_thresh_negate ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 10205 (_entity (_in ))))
		(_port (_internal int_clk ~extieee.std_logic_1164.STD_LOGIC 0 10206 (_entity (_in ))))
		(_port (_internal injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10207 (_entity (_in ))))
		(_port (_internal injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10208 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1212 0 10209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1212 0 10209 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 10210 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 10211 (_entity (_out ))))
		(_port (_internal wr_ack ~extieee.std_logic_1164.STD_LOGIC 0 10212 (_entity (_out ))))
		(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 10213 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 10214 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 10215 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 10216 (_entity (_out ))))
		(_port (_internal underflow ~extieee.std_logic_1164.STD_LOGIC 0 10217 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 10218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_count ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 10218 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 10219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rd_data_count ~STD_LOGIC_VECTOR{9~downto~0}~1216 0 10219 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1218 0 10220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal wr_data_count ~STD_LOGIC_VECTOR{9~downto~0}~1218 0 10220 (_entity (_out ))))
		(_port (_internal prog_full ~extieee.std_logic_1164.STD_LOGIC 0 10221 (_entity (_out ))))
		(_port (_internal prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 10222 (_entity (_out ))))
		(_port (_internal sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10223 (_entity (_out ))))
		(_port (_internal dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10224 (_entity (_out ))))
		(_port (_internal wr_rst_busy ~extieee.std_logic_1164.STD_LOGIC 0 10225 (_entity (_out ))))
		(_port (_internal rd_rst_busy ~extieee.std_logic_1164.STD_LOGIC 0 10226 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10227 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10228 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 10229 (_entity (_in ))))
		(_port (_internal m_aclk_en ~extieee.std_logic_1164.STD_LOGIC 0 10230 (_entity (_in ))))
		(_port (_internal s_aclk_en ~extieee.std_logic_1164.STD_LOGIC 0 10231 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 10232 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_awid ~STD_LOGIC_VECTOR{0~to~0}~12 0 10232 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10233 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10233 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10234 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awlen ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10234 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awsize ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10235 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_awburst ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10236 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 10237 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_awlock ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 10237 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 10238 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awcache ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 10238 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 10239 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 10239 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1226 0 10240 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awqos ~STD_LOGIC_VECTOR{3~downto~0}~1226 0 10240 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1228 0 10241 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awregion ~STD_LOGIC_VECTOR{3~downto~0}~1228 0 10241 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1230 0 10242 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_awuser ~STD_LOGIC_VECTOR{0~to~0}~1230 0 10242 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 10243 (_entity (_in ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 10244 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1232 0 10245 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_wid ~STD_LOGIC_VECTOR{0~to~0}~1232 0 10245 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1234 0 10246 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1234 0 10246 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1236 0 10247 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1236 0 10247 (_entity (_in ))))
		(_port (_internal s_axi_wlast ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1238 0 10249 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_wuser ~STD_LOGIC_VECTOR{0~to~0}~1238 0 10249 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 10250 (_entity (_in ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 10251 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1240 0 10252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_bid ~STD_LOGIC_VECTOR{0~to~0}~1240 0 10252 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1242 0 10253 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1242 0 10253 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1244 0 10254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_buser ~STD_LOGIC_VECTOR{0~to~0}~1244 0 10254 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 10255 (_entity (_out ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 10256 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1246 0 10257 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_awid ~STD_LOGIC_VECTOR{0~to~0}~1246 0 10257 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1248 0 10258 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~1248 0 10258 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1250 0 10259 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awlen ~STD_LOGIC_VECTOR{3~downto~0}~1250 0 10259 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1252 0 10260 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_awsize ~STD_LOGIC_VECTOR{2~downto~0}~1252 0 10260 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1254 0 10261 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_awburst ~STD_LOGIC_VECTOR{1~downto~0}~1254 0 10261 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1256 0 10262 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_awlock ~STD_LOGIC_VECTOR{1~downto~0}~1256 0 10262 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1258 0 10263 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awcache ~STD_LOGIC_VECTOR{3~downto~0}~1258 0 10263 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1260 0 10264 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~1260 0 10264 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1262 0 10265 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awqos ~STD_LOGIC_VECTOR{3~downto~0}~1262 0 10265 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1264 0 10266 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_awregion ~STD_LOGIC_VECTOR{3~downto~0}~1264 0 10266 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1266 0 10267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_awuser ~STD_LOGIC_VECTOR{0~to~0}~1266 0 10267 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 10268 (_entity (_out ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1268 0 10270 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_wid ~STD_LOGIC_VECTOR{0~to~0}~1268 0 10270 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1270 0 10271 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1270 0 10271 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1272 0 10272 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1272 0 10272 (_entity (_out ))))
		(_port (_internal m_axi_wlast ~extieee.std_logic_1164.STD_LOGIC 0 10273 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1274 0 10274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_wuser ~STD_LOGIC_VECTOR{0~to~0}~1274 0 10274 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 10275 (_entity (_out ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 10276 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1276 0 10277 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_bid ~STD_LOGIC_VECTOR{0~to~0}~1276 0 10277 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1278 0 10278 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1278 0 10278 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1280 0 10279 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_buser ~STD_LOGIC_VECTOR{0~to~0}~1280 0 10279 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1282 0 10282 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_arid ~STD_LOGIC_VECTOR{0~to~0}~1282 0 10282 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1284 0 10283 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_araddr ~STD_LOGIC_VECTOR{31~downto~0}~1284 0 10283 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1286 0 10284 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arlen ~STD_LOGIC_VECTOR{3~downto~0}~1286 0 10284 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1288 0 10285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_arsize ~STD_LOGIC_VECTOR{2~downto~0}~1288 0 10285 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1290 0 10286 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_arburst ~STD_LOGIC_VECTOR{1~downto~0}~1290 0 10286 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1292 0 10287 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_arlock ~STD_LOGIC_VECTOR{1~downto~0}~1292 0 10287 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1294 0 10288 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arcache ~STD_LOGIC_VECTOR{3~downto~0}~1294 0 10288 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1296 0 10289 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_arprot ~STD_LOGIC_VECTOR{2~downto~0}~1296 0 10289 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1298 0 10290 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arqos ~STD_LOGIC_VECTOR{3~downto~0}~1298 0 10290 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12100 0 10291 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arregion ~STD_LOGIC_VECTOR{3~downto~0}~12100 0 10291 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12102 0 10292 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_aruser ~STD_LOGIC_VECTOR{0~to~0}~12102 0 10292 (_entity (_in ))))
		(_port (_internal s_axi_arvalid ~extieee.std_logic_1164.STD_LOGIC 0 10293 (_entity (_in ))))
		(_port (_internal s_axi_arready ~extieee.std_logic_1164.STD_LOGIC 0 10294 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12104 0 10295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_rid ~STD_LOGIC_VECTOR{0~to~0}~12104 0 10295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12106 0 10296 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_rdata ~STD_LOGIC_VECTOR{31~downto~0}~12106 0 10296 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12108 0 10297 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_rresp ~STD_LOGIC_VECTOR{1~downto~0}~12108 0 10297 (_entity (_out ))))
		(_port (_internal s_axi_rlast ~extieee.std_logic_1164.STD_LOGIC 0 10298 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12110 0 10299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_ruser ~STD_LOGIC_VECTOR{0~to~0}~12110 0 10299 (_entity (_out ))))
		(_port (_internal s_axi_rvalid ~extieee.std_logic_1164.STD_LOGIC 0 10300 (_entity (_out ))))
		(_port (_internal s_axi_rready ~extieee.std_logic_1164.STD_LOGIC 0 10301 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12112 0 10302 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_arid ~STD_LOGIC_VECTOR{0~to~0}~12112 0 10302 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12114 0 10303 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_araddr ~STD_LOGIC_VECTOR{31~downto~0}~12114 0 10303 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12116 0 10304 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arlen ~STD_LOGIC_VECTOR{3~downto~0}~12116 0 10304 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12118 0 10305 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_arsize ~STD_LOGIC_VECTOR{2~downto~0}~12118 0 10305 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12120 0 10306 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_arburst ~STD_LOGIC_VECTOR{1~downto~0}~12120 0 10306 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12122 0 10307 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_arlock ~STD_LOGIC_VECTOR{1~downto~0}~12122 0 10307 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12124 0 10308 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arcache ~STD_LOGIC_VECTOR{3~downto~0}~12124 0 10308 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12126 0 10309 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_arprot ~STD_LOGIC_VECTOR{2~downto~0}~12126 0 10309 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12128 0 10310 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arqos ~STD_LOGIC_VECTOR{3~downto~0}~12128 0 10310 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12130 0 10311 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_arregion ~STD_LOGIC_VECTOR{3~downto~0}~12130 0 10311 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12132 0 10312 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_aruser ~STD_LOGIC_VECTOR{0~to~0}~12132 0 10312 (_entity (_out ))))
		(_port (_internal m_axi_arvalid ~extieee.std_logic_1164.STD_LOGIC 0 10313 (_entity (_out ))))
		(_port (_internal m_axi_arready ~extieee.std_logic_1164.STD_LOGIC 0 10314 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12134 0 10315 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_rid ~STD_LOGIC_VECTOR{0~to~0}~12134 0 10315 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12136 0 10316 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_rdata ~STD_LOGIC_VECTOR{31~downto~0}~12136 0 10316 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12138 0 10317 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_rresp ~STD_LOGIC_VECTOR{1~downto~0}~12138 0 10317 (_entity (_in ))))
		(_port (_internal m_axi_rlast ~extieee.std_logic_1164.STD_LOGIC 0 10318 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12140 0 10319 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axi_ruser ~STD_LOGIC_VECTOR{0~to~0}~12140 0 10319 (_entity (_in ))))
		(_port (_internal m_axi_rvalid ~extieee.std_logic_1164.STD_LOGIC 0 10320 (_entity (_in ))))
		(_port (_internal m_axi_rready ~extieee.std_logic_1164.STD_LOGIC 0 10321 (_entity (_out ))))
		(_port (_internal s_axis_tvalid ~extieee.std_logic_1164.STD_LOGIC 0 10322 (_entity (_in ))))
		(_port (_internal s_axis_tready ~extieee.std_logic_1164.STD_LOGIC 0 10323 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10324 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal s_axis_tdata ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10324 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12142 0 10325 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tstrb ~STD_LOGIC_VECTOR{0~to~0}~12142 0 10325 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12144 0 10326 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tkeep ~STD_LOGIC_VECTOR{0~to~0}~12144 0 10326 (_entity (_in ))))
		(_port (_internal s_axis_tlast ~extieee.std_logic_1164.STD_LOGIC 0 10327 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12146 0 10328 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tid ~STD_LOGIC_VECTOR{0~to~0}~12146 0 10328 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12148 0 10329 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axis_tdest ~STD_LOGIC_VECTOR{0~to~0}~12148 0 10329 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12150 0 10330 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axis_tuser ~STD_LOGIC_VECTOR{3~downto~0}~12150 0 10330 (_entity (_in ))))
		(_port (_internal m_axis_tvalid ~extieee.std_logic_1164.STD_LOGIC 0 10331 (_entity (_out ))))
		(_port (_internal m_axis_tready ~extieee.std_logic_1164.STD_LOGIC 0 10332 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12152 0 10333 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m_axis_tdata ~STD_LOGIC_VECTOR{7~downto~0}~12152 0 10333 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12154 0 10334 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tstrb ~STD_LOGIC_VECTOR{0~to~0}~12154 0 10334 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12156 0 10335 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tkeep ~STD_LOGIC_VECTOR{0~to~0}~12156 0 10335 (_entity (_out ))))
		(_port (_internal m_axis_tlast ~extieee.std_logic_1164.STD_LOGIC 0 10336 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12158 0 10337 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tid ~STD_LOGIC_VECTOR{0~to~0}~12158 0 10337 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12160 0 10338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal m_axis_tdest ~STD_LOGIC_VECTOR{0~to~0}~12160 0 10338 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12162 0 10339 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axis_tuser ~STD_LOGIC_VECTOR{3~downto~0}~12162 0 10339 (_entity (_out ))))
		(_port (_internal axi_aw_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10340 (_entity (_in ))))
		(_port (_internal axi_aw_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10341 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10342 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal axi_aw_prog_full_thresh ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10342 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12164 0 10343 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal axi_aw_prog_empty_thresh ~STD_LOGIC_VECTOR{5~downto~0}~12164 0 10343 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10344 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_aw_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10344 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12166 0 10345 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_aw_wr_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12166 0 10345 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12168 0 10346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_aw_rd_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12168 0 10346 (_entity (_out ))))
		(_port (_internal axi_aw_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10347 (_entity (_out ))))
		(_port (_internal axi_aw_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10348 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10349 (_entity (_out ))))
		(_port (_internal axi_aw_underflow ~extieee.std_logic_1164.STD_LOGIC 0 10350 (_entity (_out ))))
		(_port (_internal axi_aw_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 10351 (_entity (_out ))))
		(_port (_internal axi_aw_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 10352 (_entity (_out ))))
		(_port (_internal axi_w_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10353 (_entity (_in ))))
		(_port (_internal axi_w_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12170 0 10355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal axi_w_prog_full_thresh ~STD_LOGIC_VECTOR{5~downto~0}~12170 0 10355 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12172 0 10356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal axi_w_prog_empty_thresh ~STD_LOGIC_VECTOR{5~downto~0}~12172 0 10356 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12174 0 10357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_w_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12174 0 10357 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12176 0 10358 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_w_wr_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12176 0 10358 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12178 0 10359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_w_rd_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12178 0 10359 (_entity (_out ))))
		(_port (_internal axi_w_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10360 (_entity (_out ))))
		(_port (_internal axi_w_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10361 (_entity (_out ))))
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10362 (_entity (_out ))))
		(_port (_internal axi_w_underflow ~extieee.std_logic_1164.STD_LOGIC 0 10363 (_entity (_out ))))
		(_port (_internal axi_w_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 10364 (_entity (_out ))))
		(_port (_internal axi_w_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 10365 (_entity (_out ))))
		(_port (_internal axi_b_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10366 (_entity (_in ))))
		(_port (_internal axi_b_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10367 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12180 0 10368 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal axi_b_prog_full_thresh ~STD_LOGIC_VECTOR{5~downto~0}~12180 0 10368 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12182 0 10369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal axi_b_prog_empty_thresh ~STD_LOGIC_VECTOR{5~downto~0}~12182 0 10369 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12184 0 10370 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_b_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12184 0 10370 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12186 0 10371 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_b_wr_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12186 0 10371 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12188 0 10372 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal axi_b_rd_data_count ~STD_LOGIC_VECTOR{6~downto~0}~12188 0 10372 (_entity (_out ))))
		(_port (_internal axi_b_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10373 (_entity (_out ))))
		(_port (_internal axi_b_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10374 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10375 (_entity (_out ))))
		(_port (_internal axi_b_underflow ~extieee.std_logic_1164.STD_LOGIC 0 10376 (_entity (_out ))))
		(_port (_internal axi_b_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 10377 (_entity (_out ))))
		(_port (_internal axi_b_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 10378 (_entity (_out ))))
		(_port (_internal axi_ar_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10379 (_entity (_in ))))
		(_port (_internal axi_ar_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10380 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12190 0 10381 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_ar_prog_full_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12190 0 10381 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12192 0 10382 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal axi_ar_prog_empty_thresh ~STD_LOGIC_VECTOR{3~downto~0}~12192 0 10382 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10383 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_ar_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10383 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12194 0 10384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_ar_wr_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12194 0 10384 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12196 0 10385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal axi_ar_rd_data_count ~STD_LOGIC_VECTOR{4~downto~0}~12196 0 10385 (_entity (_out ))))
		(_port (_internal axi_ar_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10386 (_entity (_out ))))
		(_port (_internal axi_ar_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10387 (_entity (_out ))))
		(_port (_internal axi_ar_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10388 (_entity (_out ))))
		(_port (_internal axi_ar_underflow ~extieee.std_logic_1164.STD_LOGIC 0 10389 (_entity (_out ))))
		(_port (_internal axi_ar_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 10390 (_entity (_out ))))
		(_port (_internal axi_ar_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 10391 (_entity (_out ))))
		(_port (_internal axi_r_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10392 (_entity (_in ))))
		(_port (_internal axi_r_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10393 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12198 0 10394 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axi_r_prog_full_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12198 0 10394 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12200 0 10395 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axi_r_prog_empty_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12200 0 10395 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12 0 10396 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axi_r_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12 0 10396 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12202 0 10397 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axi_r_wr_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12202 0 10397 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12204 0 10398 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axi_r_rd_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12204 0 10398 (_entity (_out ))))
		(_port (_internal axi_r_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10399 (_entity (_out ))))
		(_port (_internal axi_r_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10400 (_entity (_out ))))
		(_port (_internal axi_r_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10401 (_entity (_out ))))
		(_port (_internal axi_r_underflow ~extieee.std_logic_1164.STD_LOGIC 0 10402 (_entity (_out ))))
		(_port (_internal axi_r_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 10403 (_entity (_out ))))
		(_port (_internal axi_r_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 10404 (_entity (_out ))))
		(_port (_internal axis_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10405 (_entity (_in ))))
		(_port (_internal axis_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10406 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12206 0 10407 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axis_prog_full_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12206 0 10407 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12208 0 10408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal axis_prog_empty_thresh ~STD_LOGIC_VECTOR{9~downto~0}~12208 0 10408 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12210 0 10409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axis_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12210 0 10409 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12212 0 10410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axis_wr_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12212 0 10410 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~12214 0 10411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_port (_internal axis_rd_data_count ~STD_LOGIC_VECTOR{10~downto~0}~12214 0 10411 (_entity (_out ))))
		(_port (_internal axis_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10412 (_entity (_out ))))
		(_port (_internal axis_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 10413 (_entity (_out ))))
		(_port (_internal axis_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10414 (_entity (_out ))))
		(_port (_internal axis_underflow ~extieee.std_logic_1164.STD_LOGIC 0 10415 (_entity (_out ))))
		(_port (_internal axis_prog_full ~extieee.std_logic_1164.STD_LOGIC 0 10416 (_entity (_out ))))
		(_port (_internal axis_prog_empty ~extieee.std_logic_1164.STD_LOGIC 0 10417 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 10820 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 10821 (_architecture (_uni ))))
		(_process
			(line__10823(_architecture 0 0 10823 (_assignment (_simple)(_alias((almost_empty)(\<const1>\)))(_simpleassign BUF)(_target(27))(_sensitivity(231)))))
			(line__10824(_architecture 1 0 10824 (_assignment (_simple)(_alias((almost_full)(\<const0>\)))(_simpleassign BUF)(_target(23))(_sensitivity(230)))))
			(line__10825(_architecture 2 0 10825 (_assignment (_simple)(_alias((axi_ar_data_count(4))(\<const0>\)))(_target(195(4)))(_sensitivity(230)))))
			(line__10826(_architecture 3 0 10826 (_assignment (_simple)(_alias((axi_ar_data_count(3))(\<const0>\)))(_target(195(3)))(_sensitivity(230)))))
			(line__10827(_architecture 4 0 10827 (_assignment (_simple)(_alias((axi_ar_data_count(2))(\<const0>\)))(_target(195(2)))(_sensitivity(230)))))
			(line__10828(_architecture 5 0 10828 (_assignment (_simple)(_alias((axi_ar_data_count(1))(\<const0>\)))(_target(195(1)))(_sensitivity(230)))))
			(line__10829(_architecture 6 0 10829 (_assignment (_simple)(_alias((axi_ar_data_count(0))(\<const0>\)))(_target(195(0)))(_sensitivity(230)))))
			(line__10830(_architecture 7 0 10830 (_assignment (_simple)(_alias((axi_ar_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(199))(_sensitivity(230)))))
			(line__10831(_architecture 8 0 10831 (_assignment (_simple)(_alias((axi_ar_overflow)(\<const0>\)))(_simpleassign BUF)(_target(200))(_sensitivity(230)))))
			(line__10832(_architecture 9 0 10832 (_assignment (_simple)(_alias((axi_ar_prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(203))(_sensitivity(231)))))
			(line__10833(_architecture 10 0 10833 (_assignment (_simple)(_alias((axi_ar_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(202))(_sensitivity(230)))))
			(line__10834(_architecture 11 0 10834 (_assignment (_simple)(_alias((axi_ar_rd_data_count(4))(\<const0>\)))(_target(197(4)))(_sensitivity(230)))))
			(line__10835(_architecture 12 0 10835 (_assignment (_simple)(_alias((axi_ar_rd_data_count(3))(\<const0>\)))(_target(197(3)))(_sensitivity(230)))))
			(line__10836(_architecture 13 0 10836 (_assignment (_simple)(_alias((axi_ar_rd_data_count(2))(\<const0>\)))(_target(197(2)))(_sensitivity(230)))))
			(line__10837(_architecture 14 0 10837 (_assignment (_simple)(_alias((axi_ar_rd_data_count(1))(\<const0>\)))(_target(197(1)))(_sensitivity(230)))))
			(line__10838(_architecture 15 0 10838 (_assignment (_simple)(_alias((axi_ar_rd_data_count(0))(\<const0>\)))(_target(197(0)))(_sensitivity(230)))))
			(line__10839(_architecture 16 0 10839 (_assignment (_simple)(_alias((axi_ar_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(198))(_sensitivity(230)))))
			(line__10840(_architecture 17 0 10840 (_assignment (_simple)(_alias((axi_ar_underflow)(\<const0>\)))(_simpleassign BUF)(_target(201))(_sensitivity(230)))))
			(line__10841(_architecture 18 0 10841 (_assignment (_simple)(_alias((axi_ar_wr_data_count(4))(\<const0>\)))(_target(196(4)))(_sensitivity(230)))))
			(line__10842(_architecture 19 0 10842 (_assignment (_simple)(_alias((axi_ar_wr_data_count(3))(\<const0>\)))(_target(196(3)))(_sensitivity(230)))))
			(line__10843(_architecture 20 0 10843 (_assignment (_simple)(_alias((axi_ar_wr_data_count(2))(\<const0>\)))(_target(196(2)))(_sensitivity(230)))))
			(line__10844(_architecture 21 0 10844 (_assignment (_simple)(_alias((axi_ar_wr_data_count(1))(\<const0>\)))(_target(196(1)))(_sensitivity(230)))))
			(line__10845(_architecture 22 0 10845 (_assignment (_simple)(_alias((axi_ar_wr_data_count(0))(\<const0>\)))(_target(196(0)))(_sensitivity(230)))))
			(line__10846(_architecture 23 0 10846 (_assignment (_simple)(_alias((axi_aw_data_count(6))(\<const0>\)))(_target(156(6)))(_sensitivity(230)))))
			(line__10847(_architecture 24 0 10847 (_assignment (_simple)(_alias((axi_aw_data_count(5))(\<const0>\)))(_target(156(5)))(_sensitivity(230)))))
			(line__10848(_architecture 25 0 10848 (_assignment (_simple)(_alias((axi_aw_data_count(4))(\<const0>\)))(_target(156(4)))(_sensitivity(230)))))
			(line__10849(_architecture 26 0 10849 (_assignment (_simple)(_alias((axi_aw_data_count(3))(\<const0>\)))(_target(156(3)))(_sensitivity(230)))))
			(line__10850(_architecture 27 0 10850 (_assignment (_simple)(_alias((axi_aw_data_count(2))(\<const0>\)))(_target(156(2)))(_sensitivity(230)))))
			(line__10851(_architecture 28 0 10851 (_assignment (_simple)(_alias((axi_aw_data_count(1))(\<const0>\)))(_target(156(1)))(_sensitivity(230)))))
			(line__10852(_architecture 29 0 10852 (_assignment (_simple)(_alias((axi_aw_data_count(0))(\<const0>\)))(_target(156(0)))(_sensitivity(230)))))
			(line__10853(_architecture 30 0 10853 (_assignment (_simple)(_alias((axi_aw_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(160))(_sensitivity(230)))))
			(line__10854(_architecture 31 0 10854 (_assignment (_simple)(_alias((axi_aw_prog_empty)(\<const0>\)))(_simpleassign BUF)(_target(164))(_sensitivity(230)))))
			(line__10855(_architecture 32 0 10855 (_assignment (_simple)(_alias((axi_aw_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(163))(_sensitivity(230)))))
			(line__10856(_architecture 33 0 10856 (_assignment (_simple)(_alias((axi_aw_rd_data_count(6))(\<const0>\)))(_target(158(6)))(_sensitivity(230)))))
			(line__10857(_architecture 34 0 10857 (_assignment (_simple)(_alias((axi_aw_rd_data_count(5))(\<const0>\)))(_target(158(5)))(_sensitivity(230)))))
			(line__10858(_architecture 35 0 10858 (_assignment (_simple)(_alias((axi_aw_rd_data_count(4))(\<const0>\)))(_target(158(4)))(_sensitivity(230)))))
			(line__10859(_architecture 36 0 10859 (_assignment (_simple)(_alias((axi_aw_rd_data_count(3))(\<const0>\)))(_target(158(3)))(_sensitivity(230)))))
			(line__10860(_architecture 37 0 10860 (_assignment (_simple)(_alias((axi_aw_rd_data_count(2))(\<const0>\)))(_target(158(2)))(_sensitivity(230)))))
			(line__10861(_architecture 38 0 10861 (_assignment (_simple)(_alias((axi_aw_rd_data_count(1))(\<const0>\)))(_target(158(1)))(_sensitivity(230)))))
			(line__10862(_architecture 39 0 10862 (_assignment (_simple)(_alias((axi_aw_rd_data_count(0))(\<const0>\)))(_target(158(0)))(_sensitivity(230)))))
			(line__10863(_architecture 40 0 10863 (_assignment (_simple)(_alias((axi_aw_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(159))(_sensitivity(230)))))
			(line__10864(_architecture 41 0 10864 (_assignment (_simple)(_alias((axi_aw_underflow)(\<const0>\)))(_simpleassign BUF)(_target(162))(_sensitivity(230)))))
			(line__10865(_architecture 42 0 10865 (_assignment (_simple)(_alias((axi_aw_wr_data_count(6))(\<const0>\)))(_target(157(6)))(_sensitivity(230)))))
			(line__10866(_architecture 43 0 10866 (_assignment (_simple)(_alias((axi_aw_wr_data_count(5))(\<const0>\)))(_target(157(5)))(_sensitivity(230)))))
			(line__10867(_architecture 44 0 10867 (_assignment (_simple)(_alias((axi_aw_wr_data_count(4))(\<const0>\)))(_target(157(4)))(_sensitivity(230)))))
			(line__10868(_architecture 45 0 10868 (_assignment (_simple)(_alias((axi_aw_wr_data_count(3))(\<const0>\)))(_target(157(3)))(_sensitivity(230)))))
			(line__10869(_architecture 46 0 10869 (_assignment (_simple)(_alias((axi_aw_wr_data_count(2))(\<const0>\)))(_target(157(2)))(_sensitivity(230)))))
			(line__10870(_architecture 47 0 10870 (_assignment (_simple)(_alias((axi_aw_wr_data_count(1))(\<const0>\)))(_target(157(1)))(_sensitivity(230)))))
			(line__10871(_architecture 48 0 10871 (_assignment (_simple)(_alias((axi_aw_wr_data_count(0))(\<const0>\)))(_target(157(0)))(_sensitivity(230)))))
			(line__10872(_architecture 49 0 10872 (_assignment (_simple)(_alias((axi_b_data_count(6))(\<const0>\)))(_target(182(6)))(_sensitivity(230)))))
			(line__10873(_architecture 50 0 10873 (_assignment (_simple)(_alias((axi_b_data_count(5))(\<const0>\)))(_target(182(5)))(_sensitivity(230)))))
			(line__10874(_architecture 51 0 10874 (_assignment (_simple)(_alias((axi_b_data_count(4))(\<const0>\)))(_target(182(4)))(_sensitivity(230)))))
			(line__10875(_architecture 52 0 10875 (_assignment (_simple)(_alias((axi_b_data_count(3))(\<const0>\)))(_target(182(3)))(_sensitivity(230)))))
			(line__10876(_architecture 53 0 10876 (_assignment (_simple)(_alias((axi_b_data_count(2))(\<const0>\)))(_target(182(2)))(_sensitivity(230)))))
			(line__10877(_architecture 54 0 10877 (_assignment (_simple)(_alias((axi_b_data_count(1))(\<const0>\)))(_target(182(1)))(_sensitivity(230)))))
			(line__10878(_architecture 55 0 10878 (_assignment (_simple)(_alias((axi_b_data_count(0))(\<const0>\)))(_target(182(0)))(_sensitivity(230)))))
			(line__10879(_architecture 56 0 10879 (_assignment (_simple)(_alias((axi_b_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(186))(_sensitivity(230)))))
			(line__10880(_architecture 57 0 10880 (_assignment (_simple)(_alias((axi_b_prog_empty)(\<const0>\)))(_simpleassign BUF)(_target(190))(_sensitivity(230)))))
			(line__10881(_architecture 58 0 10881 (_assignment (_simple)(_alias((axi_b_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(189))(_sensitivity(230)))))
			(line__10882(_architecture 59 0 10882 (_assignment (_simple)(_alias((axi_b_rd_data_count(6))(\<const0>\)))(_target(184(6)))(_sensitivity(230)))))
			(line__10883(_architecture 60 0 10883 (_assignment (_simple)(_alias((axi_b_rd_data_count(5))(\<const0>\)))(_target(184(5)))(_sensitivity(230)))))
			(line__10884(_architecture 61 0 10884 (_assignment (_simple)(_alias((axi_b_rd_data_count(4))(\<const0>\)))(_target(184(4)))(_sensitivity(230)))))
			(line__10885(_architecture 62 0 10885 (_assignment (_simple)(_alias((axi_b_rd_data_count(3))(\<const0>\)))(_target(184(3)))(_sensitivity(230)))))
			(line__10886(_architecture 63 0 10886 (_assignment (_simple)(_alias((axi_b_rd_data_count(2))(\<const0>\)))(_target(184(2)))(_sensitivity(230)))))
			(line__10887(_architecture 64 0 10887 (_assignment (_simple)(_alias((axi_b_rd_data_count(1))(\<const0>\)))(_target(184(1)))(_sensitivity(230)))))
			(line__10888(_architecture 65 0 10888 (_assignment (_simple)(_alias((axi_b_rd_data_count(0))(\<const0>\)))(_target(184(0)))(_sensitivity(230)))))
			(line__10889(_architecture 66 0 10889 (_assignment (_simple)(_alias((axi_b_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(185))(_sensitivity(230)))))
			(line__10890(_architecture 67 0 10890 (_assignment (_simple)(_alias((axi_b_underflow)(\<const0>\)))(_simpleassign BUF)(_target(188))(_sensitivity(230)))))
			(line__10891(_architecture 68 0 10891 (_assignment (_simple)(_alias((axi_b_wr_data_count(6))(\<const0>\)))(_target(183(6)))(_sensitivity(230)))))
			(line__10892(_architecture 69 0 10892 (_assignment (_simple)(_alias((axi_b_wr_data_count(5))(\<const0>\)))(_target(183(5)))(_sensitivity(230)))))
			(line__10893(_architecture 70 0 10893 (_assignment (_simple)(_alias((axi_b_wr_data_count(4))(\<const0>\)))(_target(183(4)))(_sensitivity(230)))))
			(line__10894(_architecture 71 0 10894 (_assignment (_simple)(_alias((axi_b_wr_data_count(3))(\<const0>\)))(_target(183(3)))(_sensitivity(230)))))
			(line__10895(_architecture 72 0 10895 (_assignment (_simple)(_alias((axi_b_wr_data_count(2))(\<const0>\)))(_target(183(2)))(_sensitivity(230)))))
			(line__10896(_architecture 73 0 10896 (_assignment (_simple)(_alias((axi_b_wr_data_count(1))(\<const0>\)))(_target(183(1)))(_sensitivity(230)))))
			(line__10897(_architecture 74 0 10897 (_assignment (_simple)(_alias((axi_b_wr_data_count(0))(\<const0>\)))(_target(183(0)))(_sensitivity(230)))))
			(line__10898(_architecture 75 0 10898 (_assignment (_simple)(_alias((axi_r_data_count(10))(\<const0>\)))(_target(208(10)))(_sensitivity(230)))))
			(line__10899(_architecture 76 0 10899 (_assignment (_simple)(_alias((axi_r_data_count(9))(\<const0>\)))(_target(208(9)))(_sensitivity(230)))))
			(line__10900(_architecture 77 0 10900 (_assignment (_simple)(_alias((axi_r_data_count(8))(\<const0>\)))(_target(208(8)))(_sensitivity(230)))))
			(line__10901(_architecture 78 0 10901 (_assignment (_simple)(_alias((axi_r_data_count(7))(\<const0>\)))(_target(208(7)))(_sensitivity(230)))))
			(line__10902(_architecture 79 0 10902 (_assignment (_simple)(_alias((axi_r_data_count(6))(\<const0>\)))(_target(208(6)))(_sensitivity(230)))))
			(line__10903(_architecture 80 0 10903 (_assignment (_simple)(_alias((axi_r_data_count(5))(\<const0>\)))(_target(208(5)))(_sensitivity(230)))))
			(line__10904(_architecture 81 0 10904 (_assignment (_simple)(_alias((axi_r_data_count(4))(\<const0>\)))(_target(208(4)))(_sensitivity(230)))))
			(line__10905(_architecture 82 0 10905 (_assignment (_simple)(_alias((axi_r_data_count(3))(\<const0>\)))(_target(208(3)))(_sensitivity(230)))))
			(line__10906(_architecture 83 0 10906 (_assignment (_simple)(_alias((axi_r_data_count(2))(\<const0>\)))(_target(208(2)))(_sensitivity(230)))))
			(line__10907(_architecture 84 0 10907 (_assignment (_simple)(_alias((axi_r_data_count(1))(\<const0>\)))(_target(208(1)))(_sensitivity(230)))))
			(line__10908(_architecture 85 0 10908 (_assignment (_simple)(_alias((axi_r_data_count(0))(\<const0>\)))(_target(208(0)))(_sensitivity(230)))))
			(line__10909(_architecture 86 0 10909 (_assignment (_simple)(_alias((axi_r_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(212))(_sensitivity(230)))))
			(line__10910(_architecture 87 0 10910 (_assignment (_simple)(_alias((axi_r_overflow)(\<const0>\)))(_simpleassign BUF)(_target(213))(_sensitivity(230)))))
			(line__10911(_architecture 88 0 10911 (_assignment (_simple)(_alias((axi_r_prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(216))(_sensitivity(231)))))
			(line__10912(_architecture 89 0 10912 (_assignment (_simple)(_alias((axi_r_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(215))(_sensitivity(230)))))
			(line__10913(_architecture 90 0 10913 (_assignment (_simple)(_alias((axi_r_rd_data_count(10))(\<const0>\)))(_target(210(10)))(_sensitivity(230)))))
			(line__10914(_architecture 91 0 10914 (_assignment (_simple)(_alias((axi_r_rd_data_count(9))(\<const0>\)))(_target(210(9)))(_sensitivity(230)))))
			(line__10915(_architecture 92 0 10915 (_assignment (_simple)(_alias((axi_r_rd_data_count(8))(\<const0>\)))(_target(210(8)))(_sensitivity(230)))))
			(line__10916(_architecture 93 0 10916 (_assignment (_simple)(_alias((axi_r_rd_data_count(7))(\<const0>\)))(_target(210(7)))(_sensitivity(230)))))
			(line__10917(_architecture 94 0 10917 (_assignment (_simple)(_alias((axi_r_rd_data_count(6))(\<const0>\)))(_target(210(6)))(_sensitivity(230)))))
			(line__10918(_architecture 95 0 10918 (_assignment (_simple)(_alias((axi_r_rd_data_count(5))(\<const0>\)))(_target(210(5)))(_sensitivity(230)))))
			(line__10919(_architecture 96 0 10919 (_assignment (_simple)(_alias((axi_r_rd_data_count(4))(\<const0>\)))(_target(210(4)))(_sensitivity(230)))))
			(line__10920(_architecture 97 0 10920 (_assignment (_simple)(_alias((axi_r_rd_data_count(3))(\<const0>\)))(_target(210(3)))(_sensitivity(230)))))
			(line__10921(_architecture 98 0 10921 (_assignment (_simple)(_alias((axi_r_rd_data_count(2))(\<const0>\)))(_target(210(2)))(_sensitivity(230)))))
			(line__10922(_architecture 99 0 10922 (_assignment (_simple)(_alias((axi_r_rd_data_count(1))(\<const0>\)))(_target(210(1)))(_sensitivity(230)))))
			(line__10923(_architecture 100 0 10923 (_assignment (_simple)(_alias((axi_r_rd_data_count(0))(\<const0>\)))(_target(210(0)))(_sensitivity(230)))))
			(line__10924(_architecture 101 0 10924 (_assignment (_simple)(_alias((axi_r_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(211))(_sensitivity(230)))))
			(line__10925(_architecture 102 0 10925 (_assignment (_simple)(_alias((axi_r_underflow)(\<const0>\)))(_simpleassign BUF)(_target(214))(_sensitivity(230)))))
			(line__10926(_architecture 103 0 10926 (_assignment (_simple)(_alias((axi_r_wr_data_count(10))(\<const0>\)))(_target(209(10)))(_sensitivity(230)))))
			(line__10927(_architecture 104 0 10927 (_assignment (_simple)(_alias((axi_r_wr_data_count(9))(\<const0>\)))(_target(209(9)))(_sensitivity(230)))))
			(line__10928(_architecture 105 0 10928 (_assignment (_simple)(_alias((axi_r_wr_data_count(8))(\<const0>\)))(_target(209(8)))(_sensitivity(230)))))
			(line__10929(_architecture 106 0 10929 (_assignment (_simple)(_alias((axi_r_wr_data_count(7))(\<const0>\)))(_target(209(7)))(_sensitivity(230)))))
			(line__10930(_architecture 107 0 10930 (_assignment (_simple)(_alias((axi_r_wr_data_count(6))(\<const0>\)))(_target(209(6)))(_sensitivity(230)))))
			(line__10931(_architecture 108 0 10931 (_assignment (_simple)(_alias((axi_r_wr_data_count(5))(\<const0>\)))(_target(209(5)))(_sensitivity(230)))))
			(line__10932(_architecture 109 0 10932 (_assignment (_simple)(_alias((axi_r_wr_data_count(4))(\<const0>\)))(_target(209(4)))(_sensitivity(230)))))
			(line__10933(_architecture 110 0 10933 (_assignment (_simple)(_alias((axi_r_wr_data_count(3))(\<const0>\)))(_target(209(3)))(_sensitivity(230)))))
			(line__10934(_architecture 111 0 10934 (_assignment (_simple)(_alias((axi_r_wr_data_count(2))(\<const0>\)))(_target(209(2)))(_sensitivity(230)))))
			(line__10935(_architecture 112 0 10935 (_assignment (_simple)(_alias((axi_r_wr_data_count(1))(\<const0>\)))(_target(209(1)))(_sensitivity(230)))))
			(line__10936(_architecture 113 0 10936 (_assignment (_simple)(_alias((axi_r_wr_data_count(0))(\<const0>\)))(_target(209(0)))(_sensitivity(230)))))
			(line__10937(_architecture 114 0 10937 (_assignment (_simple)(_alias((axi_w_data_count(6))(\<const0>\)))(_target(169(6)))(_sensitivity(230)))))
			(line__10938(_architecture 115 0 10938 (_assignment (_simple)(_alias((axi_w_data_count(5))(\<const0>\)))(_target(169(5)))(_sensitivity(230)))))
			(line__10939(_architecture 116 0 10939 (_assignment (_simple)(_alias((axi_w_data_count(4))(\<const0>\)))(_target(169(4)))(_sensitivity(230)))))
			(line__10940(_architecture 117 0 10940 (_assignment (_simple)(_alias((axi_w_data_count(3))(\<const0>\)))(_target(169(3)))(_sensitivity(230)))))
			(line__10941(_architecture 118 0 10941 (_assignment (_simple)(_alias((axi_w_data_count(2))(\<const0>\)))(_target(169(2)))(_sensitivity(230)))))
			(line__10942(_architecture 119 0 10942 (_assignment (_simple)(_alias((axi_w_data_count(1))(\<const0>\)))(_target(169(1)))(_sensitivity(230)))))
			(line__10943(_architecture 120 0 10943 (_assignment (_simple)(_alias((axi_w_data_count(0))(\<const0>\)))(_target(169(0)))(_sensitivity(230)))))
			(line__10944(_architecture 121 0 10944 (_assignment (_simple)(_alias((axi_w_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(173))(_sensitivity(230)))))
			(line__10945(_architecture 122 0 10945 (_assignment (_simple)(_alias((axi_w_prog_empty)(\<const0>\)))(_simpleassign BUF)(_target(177))(_sensitivity(230)))))
			(line__10946(_architecture 123 0 10946 (_assignment (_simple)(_alias((axi_w_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(176))(_sensitivity(230)))))
			(line__10947(_architecture 124 0 10947 (_assignment (_simple)(_alias((axi_w_rd_data_count(6))(\<const0>\)))(_target(171(6)))(_sensitivity(230)))))
			(line__10948(_architecture 125 0 10948 (_assignment (_simple)(_alias((axi_w_rd_data_count(5))(\<const0>\)))(_target(171(5)))(_sensitivity(230)))))
			(line__10949(_architecture 126 0 10949 (_assignment (_simple)(_alias((axi_w_rd_data_count(4))(\<const0>\)))(_target(171(4)))(_sensitivity(230)))))
			(line__10950(_architecture 127 0 10950 (_assignment (_simple)(_alias((axi_w_rd_data_count(3))(\<const0>\)))(_target(171(3)))(_sensitivity(230)))))
			(line__10951(_architecture 128 0 10951 (_assignment (_simple)(_alias((axi_w_rd_data_count(2))(\<const0>\)))(_target(171(2)))(_sensitivity(230)))))
			(line__10952(_architecture 129 0 10952 (_assignment (_simple)(_alias((axi_w_rd_data_count(1))(\<const0>\)))(_target(171(1)))(_sensitivity(230)))))
			(line__10953(_architecture 130 0 10953 (_assignment (_simple)(_alias((axi_w_rd_data_count(0))(\<const0>\)))(_target(171(0)))(_sensitivity(230)))))
			(line__10954(_architecture 131 0 10954 (_assignment (_simple)(_alias((axi_w_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(172))(_sensitivity(230)))))
			(line__10955(_architecture 132 0 10955 (_assignment (_simple)(_alias((axi_w_underflow)(\<const0>\)))(_simpleassign BUF)(_target(175))(_sensitivity(230)))))
			(line__10956(_architecture 133 0 10956 (_assignment (_simple)(_alias((axi_w_wr_data_count(6))(\<const0>\)))(_target(170(6)))(_sensitivity(230)))))
			(line__10957(_architecture 134 0 10957 (_assignment (_simple)(_alias((axi_w_wr_data_count(5))(\<const0>\)))(_target(170(5)))(_sensitivity(230)))))
			(line__10958(_architecture 135 0 10958 (_assignment (_simple)(_alias((axi_w_wr_data_count(4))(\<const0>\)))(_target(170(4)))(_sensitivity(230)))))
			(line__10959(_architecture 136 0 10959 (_assignment (_simple)(_alias((axi_w_wr_data_count(3))(\<const0>\)))(_target(170(3)))(_sensitivity(230)))))
			(line__10960(_architecture 137 0 10960 (_assignment (_simple)(_alias((axi_w_wr_data_count(2))(\<const0>\)))(_target(170(2)))(_sensitivity(230)))))
			(line__10961(_architecture 138 0 10961 (_assignment (_simple)(_alias((axi_w_wr_data_count(1))(\<const0>\)))(_target(170(1)))(_sensitivity(230)))))
			(line__10962(_architecture 139 0 10962 (_assignment (_simple)(_alias((axi_w_wr_data_count(0))(\<const0>\)))(_target(170(0)))(_sensitivity(230)))))
			(line__10963(_architecture 140 0 10963 (_assignment (_simple)(_alias((axis_data_count(10))(\<const0>\)))(_target(221(10)))(_sensitivity(230)))))
			(line__10964(_architecture 141 0 10964 (_assignment (_simple)(_alias((axis_data_count(9))(\<const0>\)))(_target(221(9)))(_sensitivity(230)))))
			(line__10965(_architecture 142 0 10965 (_assignment (_simple)(_alias((axis_data_count(8))(\<const0>\)))(_target(221(8)))(_sensitivity(230)))))
			(line__10966(_architecture 143 0 10966 (_assignment (_simple)(_alias((axis_data_count(7))(\<const0>\)))(_target(221(7)))(_sensitivity(230)))))
			(line__10967(_architecture 144 0 10967 (_assignment (_simple)(_alias((axis_data_count(6))(\<const0>\)))(_target(221(6)))(_sensitivity(230)))))
			(line__10968(_architecture 145 0 10968 (_assignment (_simple)(_alias((axis_data_count(5))(\<const0>\)))(_target(221(5)))(_sensitivity(230)))))
			(line__10969(_architecture 146 0 10969 (_assignment (_simple)(_alias((axis_data_count(4))(\<const0>\)))(_target(221(4)))(_sensitivity(230)))))
			(line__10970(_architecture 147 0 10970 (_assignment (_simple)(_alias((axis_data_count(3))(\<const0>\)))(_target(221(3)))(_sensitivity(230)))))
			(line__10971(_architecture 148 0 10971 (_assignment (_simple)(_alias((axis_data_count(2))(\<const0>\)))(_target(221(2)))(_sensitivity(230)))))
			(line__10972(_architecture 149 0 10972 (_assignment (_simple)(_alias((axis_data_count(1))(\<const0>\)))(_target(221(1)))(_sensitivity(230)))))
			(line__10973(_architecture 150 0 10973 (_assignment (_simple)(_alias((axis_data_count(0))(\<const0>\)))(_target(221(0)))(_sensitivity(230)))))
			(line__10974(_architecture 151 0 10974 (_assignment (_simple)(_alias((axis_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(225))(_sensitivity(230)))))
			(line__10975(_architecture 152 0 10975 (_assignment (_simple)(_alias((axis_overflow)(\<const0>\)))(_simpleassign BUF)(_target(226))(_sensitivity(230)))))
			(line__10976(_architecture 153 0 10976 (_assignment (_simple)(_alias((axis_prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(229))(_sensitivity(231)))))
			(line__10977(_architecture 154 0 10977 (_assignment (_simple)(_alias((axis_prog_full)(\<const0>\)))(_simpleassign BUF)(_target(228))(_sensitivity(230)))))
			(line__10978(_architecture 155 0 10978 (_assignment (_simple)(_alias((axis_rd_data_count(10))(\<const0>\)))(_target(223(10)))(_sensitivity(230)))))
			(line__10979(_architecture 156 0 10979 (_assignment (_simple)(_alias((axis_rd_data_count(9))(\<const0>\)))(_target(223(9)))(_sensitivity(230)))))
			(line__10980(_architecture 157 0 10980 (_assignment (_simple)(_alias((axis_rd_data_count(8))(\<const0>\)))(_target(223(8)))(_sensitivity(230)))))
			(line__10981(_architecture 158 0 10981 (_assignment (_simple)(_alias((axis_rd_data_count(7))(\<const0>\)))(_target(223(7)))(_sensitivity(230)))))
			(line__10982(_architecture 159 0 10982 (_assignment (_simple)(_alias((axis_rd_data_count(6))(\<const0>\)))(_target(223(6)))(_sensitivity(230)))))
			(line__10983(_architecture 160 0 10983 (_assignment (_simple)(_alias((axis_rd_data_count(5))(\<const0>\)))(_target(223(5)))(_sensitivity(230)))))
			(line__10984(_architecture 161 0 10984 (_assignment (_simple)(_alias((axis_rd_data_count(4))(\<const0>\)))(_target(223(4)))(_sensitivity(230)))))
			(line__10985(_architecture 162 0 10985 (_assignment (_simple)(_alias((axis_rd_data_count(3))(\<const0>\)))(_target(223(3)))(_sensitivity(230)))))
			(line__10986(_architecture 163 0 10986 (_assignment (_simple)(_alias((axis_rd_data_count(2))(\<const0>\)))(_target(223(2)))(_sensitivity(230)))))
			(line__10987(_architecture 164 0 10987 (_assignment (_simple)(_alias((axis_rd_data_count(1))(\<const0>\)))(_target(223(1)))(_sensitivity(230)))))
			(line__10988(_architecture 165 0 10988 (_assignment (_simple)(_alias((axis_rd_data_count(0))(\<const0>\)))(_target(223(0)))(_sensitivity(230)))))
			(line__10989(_architecture 166 0 10989 (_assignment (_simple)(_alias((axis_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(224))(_sensitivity(230)))))
			(line__10990(_architecture 167 0 10990 (_assignment (_simple)(_alias((axis_underflow)(\<const0>\)))(_simpleassign BUF)(_target(227))(_sensitivity(230)))))
			(line__10991(_architecture 168 0 10991 (_assignment (_simple)(_alias((axis_wr_data_count(10))(\<const0>\)))(_target(222(10)))(_sensitivity(230)))))
			(line__10992(_architecture 169 0 10992 (_assignment (_simple)(_alias((axis_wr_data_count(9))(\<const0>\)))(_target(222(9)))(_sensitivity(230)))))
			(line__10993(_architecture 170 0 10993 (_assignment (_simple)(_alias((axis_wr_data_count(8))(\<const0>\)))(_target(222(8)))(_sensitivity(230)))))
			(line__10994(_architecture 171 0 10994 (_assignment (_simple)(_alias((axis_wr_data_count(7))(\<const0>\)))(_target(222(7)))(_sensitivity(230)))))
			(line__10995(_architecture 172 0 10995 (_assignment (_simple)(_alias((axis_wr_data_count(6))(\<const0>\)))(_target(222(6)))(_sensitivity(230)))))
			(line__10996(_architecture 173 0 10996 (_assignment (_simple)(_alias((axis_wr_data_count(5))(\<const0>\)))(_target(222(5)))(_sensitivity(230)))))
			(line__10997(_architecture 174 0 10997 (_assignment (_simple)(_alias((axis_wr_data_count(4))(\<const0>\)))(_target(222(4)))(_sensitivity(230)))))
			(line__10998(_architecture 175 0 10998 (_assignment (_simple)(_alias((axis_wr_data_count(3))(\<const0>\)))(_target(222(3)))(_sensitivity(230)))))
			(line__10999(_architecture 176 0 10999 (_assignment (_simple)(_alias((axis_wr_data_count(2))(\<const0>\)))(_target(222(2)))(_sensitivity(230)))))
			(line__11000(_architecture 177 0 11000 (_assignment (_simple)(_alias((axis_wr_data_count(1))(\<const0>\)))(_target(222(1)))(_sensitivity(230)))))
			(line__11001(_architecture 178 0 11001 (_assignment (_simple)(_alias((axis_wr_data_count(0))(\<const0>\)))(_target(222(0)))(_sensitivity(230)))))
			(line__11002(_architecture 179 0 11002 (_assignment (_simple)(_alias((data_count(9))(\<const0>\)))(_target(30(9)))(_sensitivity(230)))))
			(line__11003(_architecture 180 0 11003 (_assignment (_simple)(_alias((data_count(8))(\<const0>\)))(_target(30(8)))(_sensitivity(230)))))
			(line__11004(_architecture 181 0 11004 (_assignment (_simple)(_alias((data_count(7))(\<const0>\)))(_target(30(7)))(_sensitivity(230)))))
			(line__11005(_architecture 182 0 11005 (_assignment (_simple)(_alias((data_count(6))(\<const0>\)))(_target(30(6)))(_sensitivity(230)))))
			(line__11006(_architecture 183 0 11006 (_assignment (_simple)(_alias((data_count(5))(\<const0>\)))(_target(30(5)))(_sensitivity(230)))))
			(line__11007(_architecture 184 0 11007 (_assignment (_simple)(_alias((data_count(4))(\<const0>\)))(_target(30(4)))(_sensitivity(230)))))
			(line__11008(_architecture 185 0 11008 (_assignment (_simple)(_alias((data_count(3))(\<const0>\)))(_target(30(3)))(_sensitivity(230)))))
			(line__11009(_architecture 186 0 11009 (_assignment (_simple)(_alias((data_count(2))(\<const0>\)))(_target(30(2)))(_sensitivity(230)))))
			(line__11010(_architecture 187 0 11010 (_assignment (_simple)(_alias((data_count(1))(\<const0>\)))(_target(30(1)))(_sensitivity(230)))))
			(line__11011(_architecture 188 0 11011 (_assignment (_simple)(_alias((data_count(0))(\<const0>\)))(_target(30(0)))(_sensitivity(230)))))
			(line__11012(_architecture 189 0 11012 (_assignment (_simple)(_alias((dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(36))(_sensitivity(230)))))
			(line__11013(_architecture 190 0 11013 (_assignment (_simple)(_alias((dout(17))(\<const0>\)))(_target(21(17)))(_sensitivity(230)))))
			(line__11014(_architecture 191 0 11014 (_assignment (_simple)(_alias((dout(16))(\<const0>\)))(_target(21(16)))(_sensitivity(230)))))
			(line__11015(_architecture 192 0 11015 (_assignment (_simple)(_alias((dout(15))(\<const0>\)))(_target(21(15)))(_sensitivity(230)))))
			(line__11016(_architecture 193 0 11016 (_assignment (_simple)(_alias((dout(14))(\<const0>\)))(_target(21(14)))(_sensitivity(230)))))
			(line__11017(_architecture 194 0 11017 (_assignment (_simple)(_alias((dout(13))(\<const0>\)))(_target(21(13)))(_sensitivity(230)))))
			(line__11018(_architecture 195 0 11018 (_assignment (_simple)(_alias((dout(12))(\<const0>\)))(_target(21(12)))(_sensitivity(230)))))
			(line__11019(_architecture 196 0 11019 (_assignment (_simple)(_alias((dout(11))(\<const0>\)))(_target(21(11)))(_sensitivity(230)))))
			(line__11020(_architecture 197 0 11020 (_assignment (_simple)(_alias((dout(10))(\<const0>\)))(_target(21(10)))(_sensitivity(230)))))
			(line__11021(_architecture 198 0 11021 (_assignment (_simple)(_alias((dout(9))(\<const0>\)))(_target(21(9)))(_sensitivity(230)))))
			(line__11022(_architecture 199 0 11022 (_assignment (_simple)(_alias((dout(8))(\<const0>\)))(_target(21(8)))(_sensitivity(230)))))
			(line__11023(_architecture 200 0 11023 (_assignment (_simple)(_alias((dout(7))(\<const0>\)))(_target(21(7)))(_sensitivity(230)))))
			(line__11024(_architecture 201 0 11024 (_assignment (_simple)(_alias((dout(6))(\<const0>\)))(_target(21(6)))(_sensitivity(230)))))
			(line__11025(_architecture 202 0 11025 (_assignment (_simple)(_alias((dout(5))(\<const0>\)))(_target(21(5)))(_sensitivity(230)))))
			(line__11026(_architecture 203 0 11026 (_assignment (_simple)(_alias((dout(4))(\<const0>\)))(_target(21(4)))(_sensitivity(230)))))
			(line__11027(_architecture 204 0 11027 (_assignment (_simple)(_alias((dout(3))(\<const0>\)))(_target(21(3)))(_sensitivity(230)))))
			(line__11028(_architecture 205 0 11028 (_assignment (_simple)(_alias((dout(2))(\<const0>\)))(_target(21(2)))(_sensitivity(230)))))
			(line__11029(_architecture 206 0 11029 (_assignment (_simple)(_alias((dout(1))(\<const0>\)))(_target(21(1)))(_sensitivity(230)))))
			(line__11030(_architecture 207 0 11030 (_assignment (_simple)(_alias((dout(0))(\<const0>\)))(_target(21(0)))(_sensitivity(230)))))
			(line__11031(_architecture 208 0 11031 (_assignment (_simple)(_alias((empty)(\<const1>\)))(_simpleassign BUF)(_target(26))(_sensitivity(231)))))
			(line__11032(_architecture 209 0 11032 (_assignment (_simple)(_alias((full)(\<const0>\)))(_simpleassign BUF)(_target(22))(_sensitivity(230)))))
			(line__11033(_architecture 210 0 11033 (_assignment (_simple)(_alias((m_axi_araddr(31))(\<const0>\)))(_target(115(31)))(_sensitivity(230)))))
			(line__11034(_architecture 211 0 11034 (_assignment (_simple)(_alias((m_axi_araddr(30))(\<const0>\)))(_target(115(30)))(_sensitivity(230)))))
			(line__11035(_architecture 212 0 11035 (_assignment (_simple)(_alias((m_axi_araddr(29))(\<const0>\)))(_target(115(29)))(_sensitivity(230)))))
			(line__11036(_architecture 213 0 11036 (_assignment (_simple)(_alias((m_axi_araddr(28))(\<const0>\)))(_target(115(28)))(_sensitivity(230)))))
			(line__11037(_architecture 214 0 11037 (_assignment (_simple)(_alias((m_axi_araddr(27))(\<const0>\)))(_target(115(27)))(_sensitivity(230)))))
			(line__11038(_architecture 215 0 11038 (_assignment (_simple)(_alias((m_axi_araddr(26))(\<const0>\)))(_target(115(26)))(_sensitivity(230)))))
			(line__11039(_architecture 216 0 11039 (_assignment (_simple)(_alias((m_axi_araddr(25))(\<const0>\)))(_target(115(25)))(_sensitivity(230)))))
			(line__11040(_architecture 217 0 11040 (_assignment (_simple)(_alias((m_axi_araddr(24))(\<const0>\)))(_target(115(24)))(_sensitivity(230)))))
			(line__11041(_architecture 218 0 11041 (_assignment (_simple)(_alias((m_axi_araddr(23))(\<const0>\)))(_target(115(23)))(_sensitivity(230)))))
			(line__11042(_architecture 219 0 11042 (_assignment (_simple)(_alias((m_axi_araddr(22))(\<const0>\)))(_target(115(22)))(_sensitivity(230)))))
			(line__11043(_architecture 220 0 11043 (_assignment (_simple)(_alias((m_axi_araddr(21))(\<const0>\)))(_target(115(21)))(_sensitivity(230)))))
			(line__11044(_architecture 221 0 11044 (_assignment (_simple)(_alias((m_axi_araddr(20))(\<const0>\)))(_target(115(20)))(_sensitivity(230)))))
			(line__11045(_architecture 222 0 11045 (_assignment (_simple)(_alias((m_axi_araddr(19))(\<const0>\)))(_target(115(19)))(_sensitivity(230)))))
			(line__11046(_architecture 223 0 11046 (_assignment (_simple)(_alias((m_axi_araddr(18))(\<const0>\)))(_target(115(18)))(_sensitivity(230)))))
			(line__11047(_architecture 224 0 11047 (_assignment (_simple)(_alias((m_axi_araddr(17))(\<const0>\)))(_target(115(17)))(_sensitivity(230)))))
			(line__11048(_architecture 225 0 11048 (_assignment (_simple)(_alias((m_axi_araddr(16))(\<const0>\)))(_target(115(16)))(_sensitivity(230)))))
			(line__11049(_architecture 226 0 11049 (_assignment (_simple)(_alias((m_axi_araddr(15))(\<const0>\)))(_target(115(15)))(_sensitivity(230)))))
			(line__11050(_architecture 227 0 11050 (_assignment (_simple)(_alias((m_axi_araddr(14))(\<const0>\)))(_target(115(14)))(_sensitivity(230)))))
			(line__11051(_architecture 228 0 11051 (_assignment (_simple)(_alias((m_axi_araddr(13))(\<const0>\)))(_target(115(13)))(_sensitivity(230)))))
			(line__11052(_architecture 229 0 11052 (_assignment (_simple)(_alias((m_axi_araddr(12))(\<const0>\)))(_target(115(12)))(_sensitivity(230)))))
			(line__11053(_architecture 230 0 11053 (_assignment (_simple)(_alias((m_axi_araddr(11))(\<const0>\)))(_target(115(11)))(_sensitivity(230)))))
			(line__11054(_architecture 231 0 11054 (_assignment (_simple)(_alias((m_axi_araddr(10))(\<const0>\)))(_target(115(10)))(_sensitivity(230)))))
			(line__11055(_architecture 232 0 11055 (_assignment (_simple)(_alias((m_axi_araddr(9))(\<const0>\)))(_target(115(9)))(_sensitivity(230)))))
			(line__11056(_architecture 233 0 11056 (_assignment (_simple)(_alias((m_axi_araddr(8))(\<const0>\)))(_target(115(8)))(_sensitivity(230)))))
			(line__11057(_architecture 234 0 11057 (_assignment (_simple)(_alias((m_axi_araddr(7))(\<const0>\)))(_target(115(7)))(_sensitivity(230)))))
			(line__11058(_architecture 235 0 11058 (_assignment (_simple)(_alias((m_axi_araddr(6))(\<const0>\)))(_target(115(6)))(_sensitivity(230)))))
			(line__11059(_architecture 236 0 11059 (_assignment (_simple)(_alias((m_axi_araddr(5))(\<const0>\)))(_target(115(5)))(_sensitivity(230)))))
			(line__11060(_architecture 237 0 11060 (_assignment (_simple)(_alias((m_axi_araddr(4))(\<const0>\)))(_target(115(4)))(_sensitivity(230)))))
			(line__11061(_architecture 238 0 11061 (_assignment (_simple)(_alias((m_axi_araddr(3))(\<const0>\)))(_target(115(3)))(_sensitivity(230)))))
			(line__11062(_architecture 239 0 11062 (_assignment (_simple)(_alias((m_axi_araddr(2))(\<const0>\)))(_target(115(2)))(_sensitivity(230)))))
			(line__11063(_architecture 240 0 11063 (_assignment (_simple)(_alias((m_axi_araddr(1))(\<const0>\)))(_target(115(1)))(_sensitivity(230)))))
			(line__11064(_architecture 241 0 11064 (_assignment (_simple)(_alias((m_axi_araddr(0))(\<const0>\)))(_target(115(0)))(_sensitivity(230)))))
			(line__11065(_architecture 242 0 11065 (_assignment (_simple)(_alias((m_axi_arburst(1))(\<const0>\)))(_target(118(1)))(_sensitivity(230)))))
			(line__11066(_architecture 243 0 11066 (_assignment (_simple)(_alias((m_axi_arburst(0))(\<const0>\)))(_target(118(0)))(_sensitivity(230)))))
			(line__11067(_architecture 244 0 11067 (_assignment (_simple)(_alias((m_axi_arcache(3))(\<const0>\)))(_target(120(3)))(_sensitivity(230)))))
			(line__11068(_architecture 245 0 11068 (_assignment (_simple)(_alias((m_axi_arcache(2))(\<const0>\)))(_target(120(2)))(_sensitivity(230)))))
			(line__11069(_architecture 246 0 11069 (_assignment (_simple)(_alias((m_axi_arcache(1))(\<const0>\)))(_target(120(1)))(_sensitivity(230)))))
			(line__11070(_architecture 247 0 11070 (_assignment (_simple)(_alias((m_axi_arcache(0))(\<const0>\)))(_target(120(0)))(_sensitivity(230)))))
			(line__11071(_architecture 248 0 11071 (_assignment (_simple)(_alias((m_axi_arid(0))(\<const0>\)))(_target(114(0)))(_sensitivity(230)))))
			(line__11072(_architecture 249 0 11072 (_assignment (_simple)(_alias((m_axi_arlen(3))(\<const0>\)))(_target(116(3)))(_sensitivity(230)))))
			(line__11073(_architecture 250 0 11073 (_assignment (_simple)(_alias((m_axi_arlen(2))(\<const0>\)))(_target(116(2)))(_sensitivity(230)))))
			(line__11074(_architecture 251 0 11074 (_assignment (_simple)(_alias((m_axi_arlen(1))(\<const0>\)))(_target(116(1)))(_sensitivity(230)))))
			(line__11075(_architecture 252 0 11075 (_assignment (_simple)(_alias((m_axi_arlen(0))(\<const0>\)))(_target(116(0)))(_sensitivity(230)))))
			(line__11076(_architecture 253 0 11076 (_assignment (_simple)(_alias((m_axi_arlock(1))(\<const0>\)))(_target(119(1)))(_sensitivity(230)))))
			(line__11077(_architecture 254 0 11077 (_assignment (_simple)(_alias((m_axi_arlock(0))(\<const0>\)))(_target(119(0)))(_sensitivity(230)))))
			(line__11078(_architecture 255 0 11078 (_assignment (_simple)(_alias((m_axi_arprot(2))(\<const0>\)))(_target(121(2)))(_sensitivity(230)))))
			(line__11079(_architecture 256 0 11079 (_assignment (_simple)(_alias((m_axi_arprot(1))(\<const0>\)))(_target(121(1)))(_sensitivity(230)))))
			(line__11080(_architecture 257 0 11080 (_assignment (_simple)(_alias((m_axi_arprot(0))(\<const0>\)))(_target(121(0)))(_sensitivity(230)))))
			(line__11081(_architecture 258 0 11081 (_assignment (_simple)(_alias((m_axi_arqos(3))(\<const0>\)))(_target(122(3)))(_sensitivity(230)))))
			(line__11082(_architecture 259 0 11082 (_assignment (_simple)(_alias((m_axi_arqos(2))(\<const0>\)))(_target(122(2)))(_sensitivity(230)))))
			(line__11083(_architecture 260 0 11083 (_assignment (_simple)(_alias((m_axi_arqos(1))(\<const0>\)))(_target(122(1)))(_sensitivity(230)))))
			(line__11084(_architecture 261 0 11084 (_assignment (_simple)(_alias((m_axi_arqos(0))(\<const0>\)))(_target(122(0)))(_sensitivity(230)))))
			(line__11085(_architecture 262 0 11085 (_assignment (_simple)(_alias((m_axi_arregion(3))(\<const0>\)))(_target(123(3)))(_sensitivity(230)))))
			(line__11086(_architecture 263 0 11086 (_assignment (_simple)(_alias((m_axi_arregion(2))(\<const0>\)))(_target(123(2)))(_sensitivity(230)))))
			(line__11087(_architecture 264 0 11087 (_assignment (_simple)(_alias((m_axi_arregion(1))(\<const0>\)))(_target(123(1)))(_sensitivity(230)))))
			(line__11088(_architecture 265 0 11088 (_assignment (_simple)(_alias((m_axi_arregion(0))(\<const0>\)))(_target(123(0)))(_sensitivity(230)))))
			(line__11089(_architecture 266 0 11089 (_assignment (_simple)(_alias((m_axi_arsize(2))(\<const0>\)))(_target(117(2)))(_sensitivity(230)))))
			(line__11090(_architecture 267 0 11090 (_assignment (_simple)(_alias((m_axi_arsize(1))(\<const0>\)))(_target(117(1)))(_sensitivity(230)))))
			(line__11091(_architecture 268 0 11091 (_assignment (_simple)(_alias((m_axi_arsize(0))(\<const0>\)))(_target(117(0)))(_sensitivity(230)))))
			(line__11092(_architecture 269 0 11092 (_assignment (_simple)(_alias((m_axi_aruser(0))(\<const0>\)))(_target(124(0)))(_sensitivity(230)))))
			(line__11093(_architecture 270 0 11093 (_assignment (_simple)(_alias((m_axi_arvalid)(\<const0>\)))(_simpleassign BUF)(_target(125))(_sensitivity(230)))))
			(line__11094(_architecture 271 0 11094 (_assignment (_simple)(_alias((m_axi_awburst(1))(\<const0>\)))(_target(73(1)))(_sensitivity(230)))))
			(line__11095(_architecture 272 0 11095 (_assignment (_simple)(_alias((m_axi_awburst(0))(\<const0>\)))(_target(73(0)))(_sensitivity(230)))))
			(line__11096(_architecture 273 0 11096 (_assignment (_simple)(_alias((m_axi_awcache(3))(\<const0>\)))(_target(75(3)))(_sensitivity(230)))))
			(line__11097(_architecture 274 0 11097 (_assignment (_simple)(_alias((m_axi_awcache(2))(\<const0>\)))(_target(75(2)))(_sensitivity(230)))))
			(line__11098(_architecture 275 0 11098 (_assignment (_simple)(_alias((m_axi_awcache(1))(\<const0>\)))(_target(75(1)))(_sensitivity(230)))))
			(line__11099(_architecture 276 0 11099 (_assignment (_simple)(_alias((m_axi_awcache(0))(\<const0>\)))(_target(75(0)))(_sensitivity(230)))))
			(line__11100(_architecture 277 0 11100 (_assignment (_simple)(_alias((m_axi_awid(0))(\<const0>\)))(_target(69(0)))(_sensitivity(230)))))
			(line__11101(_architecture 278 0 11101 (_assignment (_simple)(_alias((m_axi_awlen(3))(\<const0>\)))(_target(71(3)))(_sensitivity(230)))))
			(line__11102(_architecture 279 0 11102 (_assignment (_simple)(_alias((m_axi_awlen(2))(\<const0>\)))(_target(71(2)))(_sensitivity(230)))))
			(line__11103(_architecture 280 0 11103 (_assignment (_simple)(_alias((m_axi_awlen(1))(\<const0>\)))(_target(71(1)))(_sensitivity(230)))))
			(line__11104(_architecture 281 0 11104 (_assignment (_simple)(_alias((m_axi_awlen(0))(\<const0>\)))(_target(71(0)))(_sensitivity(230)))))
			(line__11105(_architecture 282 0 11105 (_assignment (_simple)(_alias((m_axi_awlock(1))(\<const0>\)))(_target(74(1)))(_sensitivity(230)))))
			(line__11106(_architecture 283 0 11106 (_assignment (_simple)(_alias((m_axi_awlock(0))(\<const0>\)))(_target(74(0)))(_sensitivity(230)))))
			(line__11107(_architecture 284 0 11107 (_assignment (_simple)(_alias((m_axi_awqos(3))(\<const0>\)))(_target(77(3)))(_sensitivity(230)))))
			(line__11108(_architecture 285 0 11108 (_assignment (_simple)(_alias((m_axi_awqos(2))(\<const0>\)))(_target(77(2)))(_sensitivity(230)))))
			(line__11109(_architecture 286 0 11109 (_assignment (_simple)(_alias((m_axi_awqos(1))(\<const0>\)))(_target(77(1)))(_sensitivity(230)))))
			(line__11110(_architecture 287 0 11110 (_assignment (_simple)(_alias((m_axi_awqos(0))(\<const0>\)))(_target(77(0)))(_sensitivity(230)))))
			(line__11111(_architecture 288 0 11111 (_assignment (_simple)(_alias((m_axi_awregion(3))(\<const0>\)))(_target(78(3)))(_sensitivity(230)))))
			(line__11112(_architecture 289 0 11112 (_assignment (_simple)(_alias((m_axi_awregion(2))(\<const0>\)))(_target(78(2)))(_sensitivity(230)))))
			(line__11113(_architecture 290 0 11113 (_assignment (_simple)(_alias((m_axi_awregion(1))(\<const0>\)))(_target(78(1)))(_sensitivity(230)))))
			(line__11114(_architecture 291 0 11114 (_assignment (_simple)(_alias((m_axi_awregion(0))(\<const0>\)))(_target(78(0)))(_sensitivity(230)))))
			(line__11115(_architecture 292 0 11115 (_assignment (_simple)(_alias((m_axi_awsize(2))(\<const0>\)))(_target(72(2)))(_sensitivity(230)))))
			(line__11116(_architecture 293 0 11116 (_assignment (_simple)(_alias((m_axi_awsize(1))(\<const0>\)))(_target(72(1)))(_sensitivity(230)))))
			(line__11117(_architecture 294 0 11117 (_assignment (_simple)(_alias((m_axi_awsize(0))(\<const0>\)))(_target(72(0)))(_sensitivity(230)))))
			(line__11118(_architecture 295 0 11118 (_assignment (_simple)(_alias((m_axi_awuser(0))(\<const0>\)))(_target(79(0)))(_sensitivity(230)))))
			(line__11119(_architecture 296 0 11119 (_assignment (_simple)(_alias((m_axi_rready)(\<const0>\)))(_simpleassign BUF)(_target(133))(_sensitivity(230)))))
			(line__11120(_architecture 297 0 11120 (_assignment (_simple)(_alias((m_axi_wid(0))(\<const0>\)))(_target(82(0)))(_sensitivity(230)))))
			(line__11121(_architecture 298 0 11121 (_assignment (_simple)(_alias((m_axi_wlast)(\<const0>\)))(_simpleassign BUF)(_target(85))(_sensitivity(230)))))
			(line__11122(_architecture 299 0 11122 (_assignment (_simple)(_alias((m_axi_wuser(0))(\<const0>\)))(_target(86(0)))(_sensitivity(230)))))
			(line__11123(_architecture 300 0 11123 (_assignment (_simple)(_alias((m_axis_tdata(7))(\<const0>\)))(_target(145(7)))(_sensitivity(230)))))
			(line__11124(_architecture 301 0 11124 (_assignment (_simple)(_alias((m_axis_tdata(6))(\<const0>\)))(_target(145(6)))(_sensitivity(230)))))
			(line__11125(_architecture 302 0 11125 (_assignment (_simple)(_alias((m_axis_tdata(5))(\<const0>\)))(_target(145(5)))(_sensitivity(230)))))
			(line__11126(_architecture 303 0 11126 (_assignment (_simple)(_alias((m_axis_tdata(4))(\<const0>\)))(_target(145(4)))(_sensitivity(230)))))
			(line__11127(_architecture 304 0 11127 (_assignment (_simple)(_alias((m_axis_tdata(3))(\<const0>\)))(_target(145(3)))(_sensitivity(230)))))
			(line__11128(_architecture 305 0 11128 (_assignment (_simple)(_alias((m_axis_tdata(2))(\<const0>\)))(_target(145(2)))(_sensitivity(230)))))
			(line__11129(_architecture 306 0 11129 (_assignment (_simple)(_alias((m_axis_tdata(1))(\<const0>\)))(_target(145(1)))(_sensitivity(230)))))
			(line__11130(_architecture 307 0 11130 (_assignment (_simple)(_alias((m_axis_tdata(0))(\<const0>\)))(_target(145(0)))(_sensitivity(230)))))
			(line__11131(_architecture 308 0 11131 (_assignment (_simple)(_alias((m_axis_tdest(0))(\<const0>\)))(_target(150(0)))(_sensitivity(230)))))
			(line__11132(_architecture 309 0 11132 (_assignment (_simple)(_alias((m_axis_tid(0))(\<const0>\)))(_target(149(0)))(_sensitivity(230)))))
			(line__11133(_architecture 310 0 11133 (_assignment (_simple)(_alias((m_axis_tkeep(0))(\<const0>\)))(_target(147(0)))(_sensitivity(230)))))
			(line__11134(_architecture 311 0 11134 (_assignment (_simple)(_alias((m_axis_tlast)(\<const0>\)))(_simpleassign BUF)(_target(148))(_sensitivity(230)))))
			(line__11135(_architecture 312 0 11135 (_assignment (_simple)(_alias((m_axis_tstrb(0))(\<const0>\)))(_target(146(0)))(_sensitivity(230)))))
			(line__11136(_architecture 313 0 11136 (_assignment (_simple)(_alias((m_axis_tuser(3))(\<const0>\)))(_target(151(3)))(_sensitivity(230)))))
			(line__11137(_architecture 314 0 11137 (_assignment (_simple)(_alias((m_axis_tuser(2))(\<const0>\)))(_target(151(2)))(_sensitivity(230)))))
			(line__11138(_architecture 315 0 11138 (_assignment (_simple)(_alias((m_axis_tuser(1))(\<const0>\)))(_target(151(1)))(_sensitivity(230)))))
			(line__11139(_architecture 316 0 11139 (_assignment (_simple)(_alias((m_axis_tuser(0))(\<const0>\)))(_target(151(0)))(_sensitivity(230)))))
			(line__11140(_architecture 317 0 11140 (_assignment (_simple)(_alias((m_axis_tvalid)(\<const0>\)))(_simpleassign BUF)(_target(143))(_sensitivity(230)))))
			(line__11141(_architecture 318 0 11141 (_assignment (_simple)(_alias((overflow)(\<const0>\)))(_simpleassign BUF)(_target(25))(_sensitivity(230)))))
			(line__11142(_architecture 319 0 11142 (_assignment (_simple)(_alias((prog_empty)(\<const1>\)))(_simpleassign BUF)(_target(34))(_sensitivity(231)))))
			(line__11143(_architecture 320 0 11143 (_assignment (_simple)(_alias((prog_full)(\<const0>\)))(_simpleassign BUF)(_target(33))(_sensitivity(230)))))
			(line__11144(_architecture 321 0 11144 (_assignment (_simple)(_alias((rd_data_count(9))(\<const0>\)))(_target(31(9)))(_sensitivity(230)))))
			(line__11145(_architecture 322 0 11145 (_assignment (_simple)(_alias((rd_data_count(8))(\<const0>\)))(_target(31(8)))(_sensitivity(230)))))
			(line__11146(_architecture 323 0 11146 (_assignment (_simple)(_alias((rd_data_count(7))(\<const0>\)))(_target(31(7)))(_sensitivity(230)))))
			(line__11147(_architecture 324 0 11147 (_assignment (_simple)(_alias((rd_data_count(6))(\<const0>\)))(_target(31(6)))(_sensitivity(230)))))
			(line__11148(_architecture 325 0 11148 (_assignment (_simple)(_alias((rd_data_count(5))(\<const0>\)))(_target(31(5)))(_sensitivity(230)))))
			(line__11149(_architecture 326 0 11149 (_assignment (_simple)(_alias((rd_data_count(4))(\<const0>\)))(_target(31(4)))(_sensitivity(230)))))
			(line__11150(_architecture 327 0 11150 (_assignment (_simple)(_alias((rd_data_count(3))(\<const0>\)))(_target(31(3)))(_sensitivity(230)))))
			(line__11151(_architecture 328 0 11151 (_assignment (_simple)(_alias((rd_data_count(2))(\<const0>\)))(_target(31(2)))(_sensitivity(230)))))
			(line__11152(_architecture 329 0 11152 (_assignment (_simple)(_alias((rd_data_count(1))(\<const0>\)))(_target(31(1)))(_sensitivity(230)))))
			(line__11153(_architecture 330 0 11153 (_assignment (_simple)(_alias((rd_data_count(0))(\<const0>\)))(_target(31(0)))(_sensitivity(230)))))
			(line__11154(_architecture 331 0 11154 (_assignment (_simple)(_alias((rd_rst_busy)(\<const0>\)))(_simpleassign BUF)(_target(38))(_sensitivity(230)))))
			(line__11155(_architecture 332 0 11155 (_assignment (_simple)(_alias((s_axi_arready)(\<const0>\)))(_simpleassign BUF)(_target(106))(_sensitivity(230)))))
			(line__11156(_architecture 333 0 11156 (_assignment (_simple)(_alias((s_axi_bid(0))(\<const0>\)))(_target(64(0)))(_sensitivity(230)))))
			(line__11157(_architecture 334 0 11157 (_assignment (_simple)(_alias((s_axi_buser(0))(\<const0>\)))(_target(66(0)))(_sensitivity(230)))))
			(line__11158(_architecture 335 0 11158 (_assignment (_simple)(_alias((s_axi_rdata(31))(\<const0>\)))(_target(108(31)))(_sensitivity(230)))))
			(line__11159(_architecture 336 0 11159 (_assignment (_simple)(_alias((s_axi_rdata(30))(\<const0>\)))(_target(108(30)))(_sensitivity(230)))))
			(line__11160(_architecture 337 0 11160 (_assignment (_simple)(_alias((s_axi_rdata(29))(\<const0>\)))(_target(108(29)))(_sensitivity(230)))))
			(line__11161(_architecture 338 0 11161 (_assignment (_simple)(_alias((s_axi_rdata(28))(\<const0>\)))(_target(108(28)))(_sensitivity(230)))))
			(line__11162(_architecture 339 0 11162 (_assignment (_simple)(_alias((s_axi_rdata(27))(\<const0>\)))(_target(108(27)))(_sensitivity(230)))))
			(line__11163(_architecture 340 0 11163 (_assignment (_simple)(_alias((s_axi_rdata(26))(\<const0>\)))(_target(108(26)))(_sensitivity(230)))))
			(line__11164(_architecture 341 0 11164 (_assignment (_simple)(_alias((s_axi_rdata(25))(\<const0>\)))(_target(108(25)))(_sensitivity(230)))))
			(line__11165(_architecture 342 0 11165 (_assignment (_simple)(_alias((s_axi_rdata(24))(\<const0>\)))(_target(108(24)))(_sensitivity(230)))))
			(line__11166(_architecture 343 0 11166 (_assignment (_simple)(_alias((s_axi_rdata(23))(\<const0>\)))(_target(108(23)))(_sensitivity(230)))))
			(line__11167(_architecture 344 0 11167 (_assignment (_simple)(_alias((s_axi_rdata(22))(\<const0>\)))(_target(108(22)))(_sensitivity(230)))))
			(line__11168(_architecture 345 0 11168 (_assignment (_simple)(_alias((s_axi_rdata(21))(\<const0>\)))(_target(108(21)))(_sensitivity(230)))))
			(line__11169(_architecture 346 0 11169 (_assignment (_simple)(_alias((s_axi_rdata(20))(\<const0>\)))(_target(108(20)))(_sensitivity(230)))))
			(line__11170(_architecture 347 0 11170 (_assignment (_simple)(_alias((s_axi_rdata(19))(\<const0>\)))(_target(108(19)))(_sensitivity(230)))))
			(line__11171(_architecture 348 0 11171 (_assignment (_simple)(_alias((s_axi_rdata(18))(\<const0>\)))(_target(108(18)))(_sensitivity(230)))))
			(line__11172(_architecture 349 0 11172 (_assignment (_simple)(_alias((s_axi_rdata(17))(\<const0>\)))(_target(108(17)))(_sensitivity(230)))))
			(line__11173(_architecture 350 0 11173 (_assignment (_simple)(_alias((s_axi_rdata(16))(\<const0>\)))(_target(108(16)))(_sensitivity(230)))))
			(line__11174(_architecture 351 0 11174 (_assignment (_simple)(_alias((s_axi_rdata(15))(\<const0>\)))(_target(108(15)))(_sensitivity(230)))))
			(line__11175(_architecture 352 0 11175 (_assignment (_simple)(_alias((s_axi_rdata(14))(\<const0>\)))(_target(108(14)))(_sensitivity(230)))))
			(line__11176(_architecture 353 0 11176 (_assignment (_simple)(_alias((s_axi_rdata(13))(\<const0>\)))(_target(108(13)))(_sensitivity(230)))))
			(line__11177(_architecture 354 0 11177 (_assignment (_simple)(_alias((s_axi_rdata(12))(\<const0>\)))(_target(108(12)))(_sensitivity(230)))))
			(line__11178(_architecture 355 0 11178 (_assignment (_simple)(_alias((s_axi_rdata(11))(\<const0>\)))(_target(108(11)))(_sensitivity(230)))))
			(line__11179(_architecture 356 0 11179 (_assignment (_simple)(_alias((s_axi_rdata(10))(\<const0>\)))(_target(108(10)))(_sensitivity(230)))))
			(line__11180(_architecture 357 0 11180 (_assignment (_simple)(_alias((s_axi_rdata(9))(\<const0>\)))(_target(108(9)))(_sensitivity(230)))))
			(line__11181(_architecture 358 0 11181 (_assignment (_simple)(_alias((s_axi_rdata(8))(\<const0>\)))(_target(108(8)))(_sensitivity(230)))))
			(line__11182(_architecture 359 0 11182 (_assignment (_simple)(_alias((s_axi_rdata(7))(\<const0>\)))(_target(108(7)))(_sensitivity(230)))))
			(line__11183(_architecture 360 0 11183 (_assignment (_simple)(_alias((s_axi_rdata(6))(\<const0>\)))(_target(108(6)))(_sensitivity(230)))))
			(line__11184(_architecture 361 0 11184 (_assignment (_simple)(_alias((s_axi_rdata(5))(\<const0>\)))(_target(108(5)))(_sensitivity(230)))))
			(line__11185(_architecture 362 0 11185 (_assignment (_simple)(_alias((s_axi_rdata(4))(\<const0>\)))(_target(108(4)))(_sensitivity(230)))))
			(line__11186(_architecture 363 0 11186 (_assignment (_simple)(_alias((s_axi_rdata(3))(\<const0>\)))(_target(108(3)))(_sensitivity(230)))))
			(line__11187(_architecture 364 0 11187 (_assignment (_simple)(_alias((s_axi_rdata(2))(\<const0>\)))(_target(108(2)))(_sensitivity(230)))))
			(line__11188(_architecture 365 0 11188 (_assignment (_simple)(_alias((s_axi_rdata(1))(\<const0>\)))(_target(108(1)))(_sensitivity(230)))))
			(line__11189(_architecture 366 0 11189 (_assignment (_simple)(_alias((s_axi_rdata(0))(\<const0>\)))(_target(108(0)))(_sensitivity(230)))))
			(line__11190(_architecture 367 0 11190 (_assignment (_simple)(_alias((s_axi_rid(0))(\<const0>\)))(_target(107(0)))(_sensitivity(230)))))
			(line__11191(_architecture 368 0 11191 (_assignment (_simple)(_alias((s_axi_rlast)(\<const0>\)))(_simpleassign BUF)(_target(110))(_sensitivity(230)))))
			(line__11192(_architecture 369 0 11192 (_assignment (_simple)(_alias((s_axi_rresp(1))(\<const0>\)))(_target(109(1)))(_sensitivity(230)))))
			(line__11193(_architecture 370 0 11193 (_assignment (_simple)(_alias((s_axi_rresp(0))(\<const0>\)))(_target(109(0)))(_sensitivity(230)))))
			(line__11194(_architecture 371 0 11194 (_assignment (_simple)(_alias((s_axi_ruser(0))(\<const0>\)))(_target(111(0)))(_sensitivity(230)))))
			(line__11195(_architecture 372 0 11195 (_assignment (_simple)(_alias((s_axi_rvalid)(\<const0>\)))(_simpleassign BUF)(_target(112))(_sensitivity(230)))))
			(line__11196(_architecture 373 0 11196 (_assignment (_simple)(_alias((s_axis_tready)(\<const0>\)))(_simpleassign BUF)(_target(135))(_sensitivity(230)))))
			(line__11197(_architecture 374 0 11197 (_assignment (_simple)(_alias((sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(35))(_sensitivity(230)))))
			(line__11198(_architecture 375 0 11198 (_assignment (_simple)(_alias((underflow)(\<const0>\)))(_simpleassign BUF)(_target(29))(_sensitivity(230)))))
			(line__11199(_architecture 376 0 11199 (_assignment (_simple)(_alias((valid)(\<const0>\)))(_simpleassign BUF)(_target(28))(_sensitivity(230)))))
			(line__11200(_architecture 377 0 11200 (_assignment (_simple)(_alias((wr_ack)(\<const0>\)))(_simpleassign BUF)(_target(24))(_sensitivity(230)))))
			(line__11201(_architecture 378 0 11201 (_assignment (_simple)(_alias((wr_data_count(9))(\<const0>\)))(_target(32(9)))(_sensitivity(230)))))
			(line__11202(_architecture 379 0 11202 (_assignment (_simple)(_alias((wr_data_count(8))(\<const0>\)))(_target(32(8)))(_sensitivity(230)))))
			(line__11203(_architecture 380 0 11203 (_assignment (_simple)(_alias((wr_data_count(7))(\<const0>\)))(_target(32(7)))(_sensitivity(230)))))
			(line__11204(_architecture 381 0 11204 (_assignment (_simple)(_alias((wr_data_count(6))(\<const0>\)))(_target(32(6)))(_sensitivity(230)))))
			(line__11205(_architecture 382 0 11205 (_assignment (_simple)(_alias((wr_data_count(5))(\<const0>\)))(_target(32(5)))(_sensitivity(230)))))
			(line__11206(_architecture 383 0 11206 (_assignment (_simple)(_alias((wr_data_count(4))(\<const0>\)))(_target(32(4)))(_sensitivity(230)))))
			(line__11207(_architecture 384 0 11207 (_assignment (_simple)(_alias((wr_data_count(3))(\<const0>\)))(_target(32(3)))(_sensitivity(230)))))
			(line__11208(_architecture 385 0 11208 (_assignment (_simple)(_alias((wr_data_count(2))(\<const0>\)))(_target(32(2)))(_sensitivity(230)))))
			(line__11209(_architecture 386 0 11209 (_assignment (_simple)(_alias((wr_data_count(1))(\<const0>\)))(_target(32(1)))(_sensitivity(230)))))
			(line__11210(_architecture 387 0 11210 (_assignment (_simple)(_alias((wr_data_count(0))(\<const0>\)))(_target(32(0)))(_sensitivity(230)))))
			(line__11211(_architecture 388 0 11211 (_assignment (_simple)(_alias((wr_rst_busy)(\<const0>\)))(_simpleassign BUF)(_target(37))(_sensitivity(230)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . STRUCTURE 389 -1
	)
)
V 000050 55 15857         1428409932617 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64memory__parameterized0\ 0 8664 (structure 0 8680 ))
	(_version vb4)
	(_time 1428409932618 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dbdb8f888d8fd9cddadd81dcc2848ede8ddd88ddd2dcdf)
	(_entity
		(_time 1428408223177)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 8684 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation \gdm.dm\ 0 8688 (_entity . \t_axi4_lite32_w_afifo_d64dmem__parameterized0\)
		(_port
			((D)(p_0_out(d_35_0)))
			((I1)(I1))
			((m_aclk)(m_aclk))
			((E(0))(E(0)))
			((I6)(I6(d_35_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(ADDRA(d_5_0)))
			((Q)(Q(d_5_0)))
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[0]\ 0 8699 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(0)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[10]\ 0 8710 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(10)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[11]\ 0 8721 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(11)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[12]\ 0 8732 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(12)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[13]\ 0 8743 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(13)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[14]\ 0 8754 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(14)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[15]\ 0 8765 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(15)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[16]\ 0 8776 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(16)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[17]\ 0 8787 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(17)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[18]\ 0 8798 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(18)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[19]\ 0 8809 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(19)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[1]\ 0 8820 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(1)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[20]\ 0 8831 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(20)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[21]\ 0 8842 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(21)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[22]\ 0 8853 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(22)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[23]\ 0 8864 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(23)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[24]\ 0 8875 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(24)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[25]\ 0 8886 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(25)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[26]\ 0 8897 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(26)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[27]\ 0 8908 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(27)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[28]\ 0 8919 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(28)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[29]\ 0 8930 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(29)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[2]\ 0 8941 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(2)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[30]\ 0 8952 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(30)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[31]\ 0 8963 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(31)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[32]\ 0 8974 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(32)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[33]\ 0 8985 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(33)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[34]\ 0 8996 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(34)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[35]\ 0 9007 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(35)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(35)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[3]\ 0 9018 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(3)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[4]\ 0 9029 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(4)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[5]\ 0 9040 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(5)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[6]\ 0 9051 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(6)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[7]\ 0 9062 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(7)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[8]\ 0 9073 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(8)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[9]\ 0 9084 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(9)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 8666 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 8666 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 8667 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8668 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 8669 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 8669 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~122 0 8670 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~122 0 8670 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8671 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8672 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8672 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 8673 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~124 0 8673 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 8674 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~126 0 8674 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 8681 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 8682 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{35~downto~0}~13 0 8682 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 9028          1428409932623 STRUCTURE
(_unit VHDL (\t_axi4_lite32_w_afifo_d64memory__parameterized1\ 0 9098 (structure 0 9119 ))
	(_version vb4)
	(_time 1428409932624 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dbdb8f888d8fd9cddcdac38183d8dfde8ddd88ddd2)
	(_entity
		(_time 1428408223183)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 9129 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 9133 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gdm.dm\ 0 9137 (_entity . \t_axi4_lite32_w_afifo_d64dmem__parameterized1\)
		(_port
			((p_0_out)(p_0_out(d_1_0)))
			((p_0_out_0)(\^p_0_out_0\(d_1_0)))
			((E(0))(E(0)))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((ADDRA)(ADDRA(d_5_0)))
			((Q)(Q(d_5_0)))
			((I1)(I1))
			((s_aclk)(s_aclk))
			((I2)(I2))
		)
	)
	(_instantiation \goreg_dm.dout_i[0]_i_1\ 0 9150 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111101011101111111100000000000000001010001000000000"\))
		)
		(_port
			((O)(\n_0_goreg_dm.dout_i[0]_i_1\))
			((I0)(\^p_0_out_0\(0)))
			((I1)(O2(0)))
			((I2)(s_axi_bready))
			((I3)(O2(1)))
			((I4)(I3(0)))
			((I5)(\^s_axi_bresp\(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111101011101111111100000000000000001010001000000000"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i[1]_i_1\ 0 9163 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111101011101111111100000000000000001010001000000000"\))
		)
		(_port
			((O)(\n_0_goreg_dm.dout_i[1]_i_1\))
			((I0)(\^p_0_out_0\(1)))
			((I1)(O2(0)))
			((I2)(s_axi_bready))
			((I3)(O2(1)))
			((I4)(I3(0)))
			((I5)(\^s_axi_bresp\(1)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111101011101111111100000000000000001010001000000000"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[0]\ 0 9176 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^s_axi_bresp\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_goreg_dm.dout_i[0]_i_1\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[1]\ 0 9187 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^s_axi_bresp\(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_goreg_dm.dout_i[1]_i_1\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9100 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9101 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 9102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~124 0 9102 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 9103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 9103 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 9104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~126 0 9104 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9105 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9106 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~128 0 9107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~128 0 9107 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 9108 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9109 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 9110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 9111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 9111 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 9112 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1212 0 9113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~1212 0 9113 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 9120 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 9121 (_architecture (_uni ))))
		(_signal (_internal \n_0_goreg_dm.dout_i[0]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 9122 (_architecture (_uni ))))
		(_signal (_internal \n_0_goreg_dm.dout_i[1]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 9123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal \^p_0_out_0\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9124 (_architecture (_uni ))))
		(_signal (_internal \^s_axi_bresp\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9125 (_architecture (_uni ))))
		(_process
			(line__9127(_architecture 0 0 9127 (_assignment (_simple)(_alias((p_0_out_0(d_1_0))(\^p_0_out_0\(d_1_0))))(_target(1(d_1_0)))(_sensitivity(18(d_1_0))))))
			(line__9128(_architecture 1 0 9128 (_assignment (_simple)(_alias((s_axi_bresp(d_1_0))(\^s_axi_bresp\(d_1_0))))(_target(2(d_1_0)))(_sensitivity(19(d_1_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000044 55 10390         1427981922190 rtl
(_unit VHDL (axil32_to_native 0 9 (rtl 0 34 ))
	(_version vb4)
	(_time 1427981922191 2015.04.02 09:38:42)
	(_source (\D:/Telops/fir-00251-common/vhdl/utilities/axil32_to_native.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 454b45464812185316474417571c424241431340134310)
	(_entity
		(_time 1427981922188)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 14 (_entity (_in ))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~12 0 19 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~124 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~126 0 24 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_constant (_internal C_S_AXI_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 32)))))
		(_constant (_internal C_S_AXI_ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 38 (_architecture ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal axi_awaddr ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal axi_araddr ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal axi_arready ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal axi_rdata ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal axi_rresp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal axi_rvalid ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_constant (_internal ADDR_LSB ~extSTD.STANDARD.INTEGER 0 57 (_architecture ((i 2)))))
		(_constant (_internal OPT_MEM_ADDR_BITS ~extSTD.STANDARD.INTEGER 0 58 (_architecture ((i 3)))))
		(_signal (_internal slv_reg0 ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal slv_reg_rden ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal slv_reg_wren ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal reg_data_out ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wr_strb_i ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal byte_index ~extSTD.STANDARD.INTEGER 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{OPT_MEM_ADDR_BITS~downto~0}~13 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal loc_addr ~STD_LOGIC_VECTOR{OPT_MEM_ADDR_BITS~downto~0}~13 0 161 (_process 15 )))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_alias((AXIL_MISO(0))(axi_awready)))(_target(3(0)))(_sensitivity(16)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((AXIL_MISO(1))(axi_wready)))(_target(3(1)))(_sensitivity(17)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((AXIL_MISO(3))(axi_bresp)))(_target(3(3)))(_sensitivity(18)))))
			(line__76(_architecture 3 0 76 (_assignment (_simple)(_alias((AXIL_MISO(2))(axi_bvalid)))(_target(3(2)))(_sensitivity(19)))))
			(line__77(_architecture 4 0 77 (_assignment (_simple)(_alias((AXIL_MISO(4))(axi_arready)))(_target(3(4)))(_sensitivity(21)))))
			(line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((AXIL_MISO(6))(axi_rdata)))(_target(3(6)))(_sensitivity(22)))))
			(line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((AXIL_MISO(7))(axi_rresp)))(_target(3(7)))(_sensitivity(23)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_alias((AXIL_MISO(5))(axi_rvalid)))(_target(3(5)))(_sensitivity(24)))))
			(line__87(_architecture 8 0 87 (_process (_target(16))(_sensitivity(1)(0)(2(3))(2(0))(8)(16))(_dssslsensitivity 1)(_read(2)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_alias((WR_ADD)(axi_awaddr)))(_target(4))(_sensitivity(15)))))
			(line__111(_architecture 10 0 111 (_process (_target(15))(_sensitivity(1)(0)(2(1))(2(3))(2(0))(16))(_dssslsensitivity 1)(_read(2)))))
			(line__130(_architecture 11 0 130 (_process (_target(17))(_sensitivity(1)(0)(2(0))(2(3))(8)(17))(_dssslsensitivity 1)(_read(2)))))
			(line__156(_architecture 12 0 156 (_assignment (_simple)(_target(27))(_sensitivity(2(0))(2(3))(16)(17))(_read(2)))))
			(line__157(_architecture 13 0 157 (_assignment (_simple)(_alias((WR_DATA)(slv_reg0)))(_target(5))(_sensitivity(25)))))
			(line__158(_architecture 14 0 158 (_assignment (_simple)(_alias((WR_STRB)(wr_strb_i)))(_target(6))(_sensitivity(29)))))
			(line__160(_architecture 15 0 160 (_process (_simple)(_target(7)(25)(29))(_sensitivity(1))(_read(0)(2)(15(d_5_2))(27)))))
			(line__190(_architecture 16 0 190 (_process (_target(18)(19))(_sensitivity(1)(0)(2(6))(2(3))(2(0))(16)(17)(19))(_dssslsensitivity 1)(_read(2)))))
			(line__213(_architecture 17 0 213 (_assignment (_simple)(_alias((RD_ADD)(axi_araddr)))(_target(9))(_sensitivity(20)))))
			(line__214(_architecture 18 0 214 (_process (_target(20)(21))(_sensitivity(1)(0)(2(8))(2(7))(13)(21))(_dssslsensitivity 1)(_read(2)))))
			(line__247(_architecture 19 0 247 (_process (_target(23)(24))(_sensitivity(1)(0)(2(10))(2(7))(21)(24))(_dssslsensitivity 1)(_read(2)))))
			(line__269(_architecture 20 0 269 (_assignment (_simple)(_target(26))(_sensitivity(2(7))(21)(24))(_read(2)))))
			(line__270(_architecture 21 0 270 (_process (_simple)(_target(28))(_sensitivity(0)(20)(25)(26))(_read(10)))))
			(line__281(_architecture 22 0 281 (_process (_target(11)(22))(_sensitivity(1)(0)(26)(28))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (25)(29)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 23 -1
	)
)
V 000055 55 10650         1427988500853 implementation
(_unit VHDL (ehdri_ctrl 0 7 (implementation 0 31 ))
	(_version vb4)
	(_time 1427988500854 2015.04.02 11:28:20)
	(_source (\D:/Telops/FIR-00251-Proc/src/eHDRI/hdl/ehdri_ctrl.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164)))
	(_code 9bc89a94c1cccb8ccfcb82c29c9d989c9f9c999dc8)
	(_entity
		(_time 1427983705872)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 13 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 14 (_entity (_out ))))
		(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 17 (_entity (_out ))))
		(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~124 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 24 (_entity (_out ))))
		(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cfg_waddr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal cfg_raddr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal cfg_read_data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal cfg_wren ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal cfg_rden ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal axi_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 42 (_architecture (_uni ))))
		(_signal (_internal axi_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 43 (_architecture (_uni ))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal sm_enable_i ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((ExpTime0)(exptime0_i)))(_target(6))(_sensitivity(18)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((ExpTime1)(exptime1_i)))(_target(7))(_sensitivity(19)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_alias((ExpTime2)(exptime2_i)))(_target(8))(_sensitivity(20)))))
			(line__56(_architecture 3 0 56 (_assignment (_simple)(_alias((ExpTime3)(exptime3_i)))(_target(9))(_sensitivity(21)))))
			(line__57(_architecture 4 0 57 (_assignment (_simple)(_alias((SM_Enable)(sm_enable_i)))(_simpleassign BUF)(_target(10))(_sensitivity(22)))))
			(line__59(_architecture 5 0 59 (_assignment (_simple)(_alias((axi_mosi_i)(Axil_Mosi)))(_target(16))(_sensitivity(2)))))
			(line__61(_architecture 6 0 61 (_assignment (_simple)(_alias((Mem_Mosi(1))(Axil_Mosi(1))))(_target(4(1)))(_sensitivity(2(1)))(_read(2)))))
			(line__62(_architecture 7 0 62 (_assignment (_simple)(_alias((Mem_Mosi(2))(Axil_Mosi(2))))(_target(4(2)))(_sensitivity(2(2)))(_read(2)))))
			(line__63(_architecture 8 0 63 (_assignment (_simple)(_alias((Mem_Mosi(4))(Axil_Mosi(4))))(_target(4(4)))(_sensitivity(2(4)))(_read(2)))))
			(line__64(_architecture 9 0 64 (_assignment (_simple)(_alias((Mem_Mosi(5))(Axil_Mosi(5))))(_target(4(5)))(_sensitivity(2(5)))(_read(2)))))
			(line__65(_architecture 10 0 65 (_assignment (_simple)(_alias((Mem_Mosi(6))(Axil_Mosi(6))))(_target(4(6)))(_sensitivity(2(6)))(_read(2)))))
			(line__66(_architecture 11 0 66 (_assignment (_simple)(_target(4(7))))))
			(line__67(_architecture 12 0 67 (_assignment (_simple)(_target(4(8))))))
			(line__68(_architecture 13 0 68 (_assignment (_simple)(_target(4(9))))))
			(line__69(_architecture 14 0 69 (_assignment (_simple)(_target(4(9))))))
			(line__70(_architecture 15 0 70 (_assignment (_simple)(_target(4(10))))))
			(line__72(_architecture 16 0 72 (_assignment (_simple)(_target(4(0)))(_sensitivity(2(1_10))(2(0)))(_read(2)))))
			(line__73(_architecture 17 0 73 (_assignment (_simple)(_target(4(3)))(_sensitivity(2(1_10))(2(3)))(_read(2)))))
			(line__75(_architecture 18 0 75 (_assignment (_simple)(_target(3(0)))(_sensitivity(17(0))(2(1_10))(5(0)))(_read(17)(2)(5)))))
			(line__76(_architecture 19 0 76 (_assignment (_simple)(_target(3(1)))(_sensitivity(17(1))(2(1_10))(5(1)))(_read(17)(2)(5)))))
			(line__77(_architecture 20 0 77 (_assignment (_simple)(_target(3(2)))(_sensitivity(17(2))(2(1_10))(5(2)))(_read(17)(2)(5)))))
			(line__78(_architecture 21 0 78 (_assignment (_simple)(_target(3(3)))(_sensitivity(17(3))(2(1_10))(5(3)))(_read(17)(2)(5)))))
			(line__79(_architecture 22 0 79 (_assignment (_simple)(_target(3(4)))(_sensitivity(17(4))(2(8_10)))(_read(17)(2)))))
			(line__80(_architecture 23 0 80 (_assignment (_simple)(_target(3(5)))(_sensitivity(17(5))(2(8_10)))(_read(17)(2)))))
			(line__81(_architecture 24 0 81 (_assignment (_simple)(_target(3(6)))(_sensitivity(17(6))(2(8_10)))(_read(17)(2)))))
			(line__82(_architecture 25 0 82 (_assignment (_simple)(_target(3(7)))(_sensitivity(17(7))(2(8_10)))(_read(17)(2)))))
			(AWREADY_PROC(_architecture 26 0 84 (_process (_target(17(0)))(_sensitivity(0)(16(1_10))(16(3))(16(0))(17(0))(1))(_dssslsensitivity 1)(_read(16)(17)))))
			(WREADY_PROC(_architecture 27 0 99 (_process (_target(17(1)))(_sensitivity(0)(16(1_10))(16(3))(16(0))(17(1))(1))(_dssslsensitivity 1)(_read(16)(17)))))
			(CFG_WADDR_PROC(_architecture 28 0 114 (_process (_target(11))(_sensitivity(0)(16(1_d_7_0))(16(3))(16(0))(17(1))(1))(_dssslsensitivity 1)(_read(16)(17)))))
			(line__127(_architecture 29 0 127 (_assignment (_simple)(_target(14))(_sensitivity(16(1_10))(16(0))(16(3))(17(0))(17(1)))(_read(16)(17)))))
			(WRITE_PROC(_architecture 30 0 129 (_process (_target(18)(19)(20)(21)(22))(_sensitivity(0)(11)(14)(16(4_0))(16(4))(1))(_dssslsensitivity 1)(_read(16)))))
			(BVALID_PROC(_architecture 31 0 164 (_process (_target(17(3))(17(2)))(_sensitivity(0)(16(6))(16(1_10))(16(3))(16(0))(17(2))(17(1))(17(0))(1))(_dssslsensitivity 1)(_read(16)(17)))))
			(CFG_RADDR_PROC(_architecture 32 0 181 (_process (_target(12)(17(4)))(_sensitivity(0)(16(8_d_7_0))(16(8_10))(16(7))(17(4))(1))(_dssslsensitivity 1)(_read(16)(17)))))
			(RVALID_PROC(_architecture 33 0 200 (_process (_target(17(7))(17(5)))(_sensitivity(0)(16(10))(16(1_10))(16(7))(17(5))(17(4))(1))(_dssslsensitivity 1)(_read(16)(17)))))
			(line__218(_architecture 34 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16(7))(17(5))(17(4)))(_read(16)(17)))))
			(READ_PROC(_architecture 35 0 220 (_process (_simple)(_target(13))(_sensitivity(18)(19)(20)(21))(_read(12)(22)(1)))))
			(OUTPUT_READ_PROC(_architecture 36 0 243 (_process (_target(17(6)))(_sensitivity(0)(13)(15)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(131586 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(514 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(514 )
		(50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . implementation 37 -1
	)
)
I 000050 55 11791         1428583155206 STRUCTURE
(_unit VHDL (ehdri_index_mem 0 735 (structure 0 758 ))
	(_version vb4)
	(_time 1428583155207 2015.04.09 08:39:15)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code f2f1ffa2f8a5a2e5f0f5fdf0b4a8aaf4a7f4f6f4f7f5fa)
	(_entity
		(_time 1428583155203)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
	)
	(_instantiation GND 0 908 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation U0 0 912 (_entity . \ehdri_index_memblk_mem_gen_v8_1__parameterized0\)
		(_port
			((clka)(clka))
			((rsta)(\<const0>\))
			((ena)(\<const0>\))
			((regcea)(\<const0>\))
			((wea(0))(wea(0)))
			((addra)(addra(d_5_0)))
			((dina)(dina(d_31_0)))
			((douta)(NLW_U0_douta_UNCONNECTED(d_31_0)))
			((clkb)(clkb))
			((rstb)(\<const0>\))
			((enb)(enb))
			((regceb)(\<const0>\))
			((web(0))(\<const0>\))
			((addrb)(addrb(d_9_0)))
			((dinb(1))(\<const0>\))
			((dinb(0))(\<const0>\))
			((doutb)(doutb(d_1_0)))
			((injectsbiterr)(\<const0>\))
			((injectdbiterr)(\<const0>\))
			((sbiterr)(NLW_U0_sbiterr_UNCONNECTED))
			((dbiterr)(NLW_U0_dbiterr_UNCONNECTED))
			((rdaddrecc)(NLW_U0_rdaddrecc_UNCONNECTED(d_9_0)))
			((s_aclk)(\<const0>\))
			((s_aresetn)(\<const0>\))
			((s_axi_awid(3))(\<const0>\))
			((s_axi_awid(2))(\<const0>\))
			((s_axi_awid(1))(\<const0>\))
			((s_axi_awid(0))(\<const0>\))
			((s_axi_awaddr(31))(\<const0>\))
			((s_axi_awaddr(30))(\<const0>\))
			((s_axi_awaddr(29))(\<const0>\))
			((s_axi_awaddr(28))(\<const0>\))
			((s_axi_awaddr(27))(\<const0>\))
			((s_axi_awaddr(26))(\<const0>\))
			((s_axi_awaddr(25))(\<const0>\))
			((s_axi_awaddr(24))(\<const0>\))
			((s_axi_awaddr(23))(\<const0>\))
			((s_axi_awaddr(22))(\<const0>\))
			((s_axi_awaddr(21))(\<const0>\))
			((s_axi_awaddr(20))(\<const0>\))
			((s_axi_awaddr(19))(\<const0>\))
			((s_axi_awaddr(18))(\<const0>\))
			((s_axi_awaddr(17))(\<const0>\))
			((s_axi_awaddr(16))(\<const0>\))
			((s_axi_awaddr(15))(\<const0>\))
			((s_axi_awaddr(14))(\<const0>\))
			((s_axi_awaddr(13))(\<const0>\))
			((s_axi_awaddr(12))(\<const0>\))
			((s_axi_awaddr(11))(\<const0>\))
			((s_axi_awaddr(10))(\<const0>\))
			((s_axi_awaddr(9))(\<const0>\))
			((s_axi_awaddr(8))(\<const0>\))
			((s_axi_awaddr(7))(\<const0>\))
			((s_axi_awaddr(6))(\<const0>\))
			((s_axi_awaddr(5))(\<const0>\))
			((s_axi_awaddr(4))(\<const0>\))
			((s_axi_awaddr(3))(\<const0>\))
			((s_axi_awaddr(2))(\<const0>\))
			((s_axi_awaddr(1))(\<const0>\))
			((s_axi_awaddr(0))(\<const0>\))
			((s_axi_awlen(7))(\<const0>\))
			((s_axi_awlen(6))(\<const0>\))
			((s_axi_awlen(5))(\<const0>\))
			((s_axi_awlen(4))(\<const0>\))
			((s_axi_awlen(3))(\<const0>\))
			((s_axi_awlen(2))(\<const0>\))
			((s_axi_awlen(1))(\<const0>\))
			((s_axi_awlen(0))(\<const0>\))
			((s_axi_awsize(2))(\<const0>\))
			((s_axi_awsize(1))(\<const0>\))
			((s_axi_awsize(0))(\<const0>\))
			((s_axi_awburst(1))(\<const0>\))
			((s_axi_awburst(0))(\<const0>\))
			((s_axi_awvalid)(\<const0>\))
			((s_axi_awready)(NLW_U0_s_axi_awready_UNCONNECTED))
			((s_axi_wdata(31))(\<const0>\))
			((s_axi_wdata(30))(\<const0>\))
			((s_axi_wdata(29))(\<const0>\))
			((s_axi_wdata(28))(\<const0>\))
			((s_axi_wdata(27))(\<const0>\))
			((s_axi_wdata(26))(\<const0>\))
			((s_axi_wdata(25))(\<const0>\))
			((s_axi_wdata(24))(\<const0>\))
			((s_axi_wdata(23))(\<const0>\))
			((s_axi_wdata(22))(\<const0>\))
			((s_axi_wdata(21))(\<const0>\))
			((s_axi_wdata(20))(\<const0>\))
			((s_axi_wdata(19))(\<const0>\))
			((s_axi_wdata(18))(\<const0>\))
			((s_axi_wdata(17))(\<const0>\))
			((s_axi_wdata(16))(\<const0>\))
			((s_axi_wdata(15))(\<const0>\))
			((s_axi_wdata(14))(\<const0>\))
			((s_axi_wdata(13))(\<const0>\))
			((s_axi_wdata(12))(\<const0>\))
			((s_axi_wdata(11))(\<const0>\))
			((s_axi_wdata(10))(\<const0>\))
			((s_axi_wdata(9))(\<const0>\))
			((s_axi_wdata(8))(\<const0>\))
			((s_axi_wdata(7))(\<const0>\))
			((s_axi_wdata(6))(\<const0>\))
			((s_axi_wdata(5))(\<const0>\))
			((s_axi_wdata(4))(\<const0>\))
			((s_axi_wdata(3))(\<const0>\))
			((s_axi_wdata(2))(\<const0>\))
			((s_axi_wdata(1))(\<const0>\))
			((s_axi_wdata(0))(\<const0>\))
			((s_axi_wstrb(0))(\<const0>\))
			((s_axi_wlast)(\<const0>\))
			((s_axi_wvalid)(\<const0>\))
			((s_axi_wready)(NLW_U0_s_axi_wready_UNCONNECTED))
			((s_axi_bid)(NLW_U0_s_axi_bid_UNCONNECTED(d_3_0)))
			((s_axi_bresp)(NLW_U0_s_axi_bresp_UNCONNECTED(d_1_0)))
			((s_axi_bvalid)(NLW_U0_s_axi_bvalid_UNCONNECTED))
			((s_axi_bready)(\<const0>\))
			((s_axi_arid(3))(\<const0>\))
			((s_axi_arid(2))(\<const0>\))
			((s_axi_arid(1))(\<const0>\))
			((s_axi_arid(0))(\<const0>\))
			((s_axi_araddr(31))(\<const0>\))
			((s_axi_araddr(30))(\<const0>\))
			((s_axi_araddr(29))(\<const0>\))
			((s_axi_araddr(28))(\<const0>\))
			((s_axi_araddr(27))(\<const0>\))
			((s_axi_araddr(26))(\<const0>\))
			((s_axi_araddr(25))(\<const0>\))
			((s_axi_araddr(24))(\<const0>\))
			((s_axi_araddr(23))(\<const0>\))
			((s_axi_araddr(22))(\<const0>\))
			((s_axi_araddr(21))(\<const0>\))
			((s_axi_araddr(20))(\<const0>\))
			((s_axi_araddr(19))(\<const0>\))
			((s_axi_araddr(18))(\<const0>\))
			((s_axi_araddr(17))(\<const0>\))
			((s_axi_araddr(16))(\<const0>\))
			((s_axi_araddr(15))(\<const0>\))
			((s_axi_araddr(14))(\<const0>\))
			((s_axi_araddr(13))(\<const0>\))
			((s_axi_araddr(12))(\<const0>\))
			((s_axi_araddr(11))(\<const0>\))
			((s_axi_araddr(10))(\<const0>\))
			((s_axi_araddr(9))(\<const0>\))
			((s_axi_araddr(8))(\<const0>\))
			((s_axi_araddr(7))(\<const0>\))
			((s_axi_araddr(6))(\<const0>\))
			((s_axi_araddr(5))(\<const0>\))
			((s_axi_araddr(4))(\<const0>\))
			((s_axi_araddr(3))(\<const0>\))
			((s_axi_araddr(2))(\<const0>\))
			((s_axi_araddr(1))(\<const0>\))
			((s_axi_araddr(0))(\<const0>\))
			((s_axi_arlen(7))(\<const0>\))
			((s_axi_arlen(6))(\<const0>\))
			((s_axi_arlen(5))(\<const0>\))
			((s_axi_arlen(4))(\<const0>\))
			((s_axi_arlen(3))(\<const0>\))
			((s_axi_arlen(2))(\<const0>\))
			((s_axi_arlen(1))(\<const0>\))
			((s_axi_arlen(0))(\<const0>\))
			((s_axi_arsize(2))(\<const0>\))
			((s_axi_arsize(1))(\<const0>\))
			((s_axi_arsize(0))(\<const0>\))
			((s_axi_arburst(1))(\<const0>\))
			((s_axi_arburst(0))(\<const0>\))
			((s_axi_arvalid)(\<const0>\))
			((s_axi_arready)(NLW_U0_s_axi_arready_UNCONNECTED))
			((s_axi_rid)(NLW_U0_s_axi_rid_UNCONNECTED(d_3_0)))
			((s_axi_rdata)(NLW_U0_s_axi_rdata_UNCONNECTED(d_1_0)))
			((s_axi_rresp)(NLW_U0_s_axi_rresp_UNCONNECTED(d_1_0)))
			((s_axi_rlast)(NLW_U0_s_axi_rlast_UNCONNECTED))
			((s_axi_rvalid)(NLW_U0_s_axi_rvalid_UNCONNECTED))
			((s_axi_rready)(\<const0>\))
			((s_axi_injectsbiterr)(\<const0>\))
			((s_axi_injectdbiterr)(\<const0>\))
			((s_axi_sbiterr)(NLW_U0_s_axi_sbiterr_UNCONNECTED))
			((s_axi_dbiterr)(NLW_U0_s_axi_dbiterr_UNCONNECTED))
			((s_axi_rdaddrecc)(NLW_U0_s_axi_rdaddrecc_UNCONNECTED(d_9_0)))
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 738 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 738 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 739 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 740 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 741 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 742 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 743 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 743 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 744 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 744 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 759 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 760 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_arready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 761 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_awready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 762 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_bvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 763 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 764 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 765 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 766 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 767 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_wready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 768 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 769 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 770 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal NLW_U0_douta_UNCONNECTED ~STD_LOGIC_VECTOR{31~downto~0}~13 0 770 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 771 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal NLW_U0_rdaddrecc_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 771 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 772 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NLW_U0_s_axi_bid_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 772 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 773 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal NLW_U0_s_axi_bresp_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 773 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rdaddrecc_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 774 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rdata_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 775 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rid_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 776 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rresp_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 777 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2247          1428583155179 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_generic_cstr 0 359 (structure 0 372 ))
	(_version vb4)
	(_time 1428583155180 2015.04.09 08:39:15)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code d3d0de81d88483c4d086ca8ad4d5dad586d5d7d5d6)
	(_entity
		(_time 1428583155177)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \ramloop[0].ram.r\ 0 374 (_entity . ehdri_index_memblk_mem_gen_prim_width)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 361 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 362 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 363 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 364 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 365 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 366 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 366 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 367 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 368 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 368 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 2246          1428583155173 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_prim_width 0 330 (structure 0 343 ))
	(_version vb4)
	(_time 1428583155174 2015.04.09 08:39:15)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code d3d0de81d88483c4d086ca8ad4d5dad586d5d7d5d6)
	(_entity
		(_time 1428583155171)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \prim_noinit.ram\ 0 345 (_entity . ehdri_index_memblk_mem_gen_prim_wrapper)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 332 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 332 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 333 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 333 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 334 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 335 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 336 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 337 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 337 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 338 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 339 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 339 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 174824        1428583155167 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_prim_wrapper 0 14 (structure 0 27 ))
	(_version vb4)
	(_time 1428583155168 2015.04.09 08:39:15)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code d3d0de81d88483c4d1d4d98495898bd586d5d7d5d6d4db)
	(_entity
		(_time 1428583155131)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.RAMB36E1
			(_object
				(_generic (_internal DOA_REG ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal DOB_REG ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal EN_ECC_READ ~extSTD.STANDARD.BOOLEAN 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal EN_ECC_WRITE ~extSTD.STANDARD.BOOLEAN 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal INITP_00 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513487 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_01 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513488 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_02 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513489 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_03 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513490 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_04 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513491 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_05 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513492 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_06 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513493 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_07 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513494 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_08 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513495 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_09 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513496 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513497 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513498 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513499 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513500 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513501 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513502 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_00 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513503 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_01 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513504 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_02 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513505 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_03 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513506 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_04 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513507 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_05 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513508 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_06 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513509 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_07 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513510 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_08 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513511 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_09 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513512 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513513 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513514 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513515 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513516 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513517 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513518 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_10 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513519 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_11 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513520 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_12 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513521 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_13 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513522 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_14 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513523 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_15 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513524 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_16 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513525 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_17 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513526 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_18 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513527 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_19 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513528 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513529 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513530 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513531 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513532 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513533 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513534 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_20 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513535 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_21 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513536 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_22 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513537 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_23 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513538 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_24 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513539 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_25 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513540 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_26 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513541 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_27 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513542 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_28 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513543 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_29 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513544 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513545 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513546 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513547 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513548 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513549 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513550 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_30 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513551 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_31 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513552 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_32 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513553 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_33 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513554 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_34 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513555 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_35 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513556 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_36 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513557 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_37 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513558 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_38 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513559 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_39 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513560 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513561 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513562 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513563 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513564 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513565 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513566 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_40 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513567 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_41 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513568 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_42 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513569 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_43 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513570 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_44 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513571 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_45 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513572 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_46 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513573 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_47 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513574 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_48 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513575 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_49 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513576 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513577 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513578 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513579 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513580 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513581 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513582 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_50 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513583 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_51 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513584 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_52 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513585 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_53 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513586 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_54 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513587 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_55 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513588 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_56 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513589 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_57 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513590 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_58 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513591 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_59 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513592 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513593 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513594 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513595 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513596 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513597 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513598 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_60 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513599 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_61 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513600 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_62 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513601 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_63 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513602 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_64 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513603 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_65 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513604 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_66 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513605 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_67 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513606 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_68 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513607 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_69 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513608 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513609 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513610 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513611 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513612 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513613 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513614 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_70 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513615 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_71 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513616 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_72 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513617 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_73 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513618 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_74 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513619 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_75 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513620 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_76 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513621 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_77 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513622 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_78 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513623 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_79 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513624 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513625 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513626 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513627 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513628 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513629 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513630 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513631 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513632 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_FILE ~extunisim.VCOMPONENTS.~STRING~1513633 1 21107 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal IS_CLKARDCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_CLKBWRCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_ENARDEN_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_ENBWREN_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTRAMARSTRAM_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTRAMB_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTREGARSTREG_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTREGB_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal RAM_EXTENSION_A ~extunisim.VCOMPONENTS.~STRING~1513634 1 21107 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal RAM_EXTENSION_B ~extunisim.VCOMPONENTS.~STRING~1513635 1 21107 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal RAM_MODE ~extunisim.VCOMPONENTS.~STRING~1513636 1 21107 (_entity -1 (_string \"TDP"\))))
				(_generic (_internal RDADDR_COLLISION_HWCONFIG ~extunisim.VCOMPONENTS.~STRING~1513637 1 21107 (_entity -1 (_string \"DELAYED_WRITE"\))))
				(_generic (_internal READ_WIDTH_A ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal READ_WIDTH_B ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal RSTREG_PRIORITY_A ~extunisim.VCOMPONENTS.~STRING~1513638 1 21107 (_entity -1 (_string \"RSTREG"\))))
				(_generic (_internal RSTREG_PRIORITY_B ~extunisim.VCOMPONENTS.~STRING~1513639 1 21107 (_entity -1 (_string \"RSTREG"\))))
				(_generic (_internal SIM_COLLISION_CHECK ~extunisim.VCOMPONENTS.~STRING~1513640 1 21107 (_entity -1 (_string \"ALL"\))))
				(_generic (_internal SIM_DEVICE ~extunisim.VCOMPONENTS.~STRING~1513641 1 21107 (_entity -1 (_string \"VIRTEX6"\))))
				(_generic (_internal SRVAL_A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513642 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal SRVAL_B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513643 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal WRITE_MODE_A ~extunisim.VCOMPONENTS.~STRING~1513644 1 21107 (_entity -1 (_string \"WRITE_FIRST"\))))
				(_generic (_internal WRITE_MODE_B ~extunisim.VCOMPONENTS.~STRING~1513645 1 21107 (_entity -1 (_string \"WRITE_FIRST"\))))
				(_generic (_internal WRITE_WIDTH_A ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal WRITE_WIDTH_B ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_port (_internal CASCADEOUTA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal CASCADEOUTB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOADO ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513647 1 21107 (_entity (_out ))))
				(_port (_internal DOBDO ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513649 1 21107 (_entity (_out ))))
				(_port (_internal DOPADOP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513651 1 21107 (_entity (_out ))))
				(_port (_internal DOPBDOP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513653 1 21107 (_entity (_out ))))
				(_port (_internal ECCPARITY ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513655 1 21107 (_entity (_out ))))
				(_port (_internal RDADDRECC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{8~downto~0}~1513657 1 21107 (_entity (_out ))))
				(_port (_internal SBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal ADDRARDADDR ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513659 1 21107 (_entity (_in ))))
				(_port (_internal ADDRBWRADDR ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513661 1 21107 (_entity (_in ))))
				(_port (_internal CASCADEINA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CASCADEINB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLKARDCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLKBWRCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIADI ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513663 1 21107 (_entity (_in ))))
				(_port (_internal DIBDI ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513665 1 21107 (_entity (_in ))))
				(_port (_internal DIPADIP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513667 1 21107 (_entity (_in ))))
				(_port (_internal DIPBDIP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513669 1 21107 (_entity (_in ))))
				(_port (_internal ENARDEN ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal ENBWREN ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal INJECTDBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal INJECTSBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal REGCEAREGCE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal REGCEB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTRAMARSTRAM ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTRAMB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTREGARSTREG ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTREGB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WEA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513671 1 21107 (_entity (_in ))))
				(_port (_internal WEBWE ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513673 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ 0 43 (_component .unisim.VCOMPONENTS.RAMB36E1 )
		(_generic
			((DOA_REG)((i 0)))
			((DOB_REG)((i 0)))
			((EN_ECC_READ)((i 0)))
			((EN_ECC_WRITE)((i 0)))
			((INITP_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_10)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_11)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_12)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_13)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_14)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_15)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_16)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_17)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_18)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_19)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_20)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_21)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_22)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_23)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_24)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_25)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_26)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_27)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_28)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_29)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_30)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_31)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_32)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_33)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_34)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_35)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_36)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_37)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_38)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_39)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_40)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_41)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_42)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_43)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_44)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_45)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_46)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_47)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_48)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_49)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_50)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_51)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_52)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_53)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_54)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_55)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_56)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_57)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_58)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_59)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_60)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_61)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_62)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_63)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_64)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_65)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_66)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_67)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_68)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_69)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_70)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_71)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_72)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_73)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_74)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_75)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_76)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_77)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_78)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_79)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_A)(_string \"000000000000000000000000000000000000"\))
			((INIT_B)(_string \"000000000000000000000000000000000000"\))
			((INIT_FILE)(_string \"NONE"\))
			((IS_CLKARDCLK_INVERTED)((i 2)))
			((IS_CLKBWRCLK_INVERTED)((i 2)))
			((IS_ENARDEN_INVERTED)((i 2)))
			((IS_ENBWREN_INVERTED)((i 2)))
			((IS_RSTRAMARSTRAM_INVERTED)((i 2)))
			((IS_RSTRAMB_INVERTED)((i 2)))
			((IS_RSTREGARSTREG_INVERTED)((i 2)))
			((IS_RSTREGB_INVERTED)((i 2)))
			((RAM_EXTENSION_A)(_string \"NONE"\))
			((RAM_EXTENSION_B)(_string \"NONE"\))
			((RAM_MODE)(_string \"TDP"\))
			((RDADDR_COLLISION_HWCONFIG)(_string \"DELAYED_WRITE"\))
			((READ_WIDTH_A)((i 2)))
			((READ_WIDTH_B)((i 2)))
			((RSTREG_PRIORITY_A)(_string \"REGCE"\))
			((RSTREG_PRIORITY_B)(_string \"REGCE"\))
			((SIM_COLLISION_CHECK)(_string \"ALL"\))
			((SIM_DEVICE)(_string \"7SERIES"\))
			((SRVAL_A)(_string \"000000000000000000000000000000000000"\))
			((SRVAL_B)(_string \"000000000000000000000000000000000000"\))
			((WRITE_MODE_A)(_string \"WRITE_FIRST"\))
			((WRITE_MODE_B)(_string \"WRITE_FIRST"\))
			((WRITE_WIDTH_A)((i 36)))
			((WRITE_WIDTH_B)((i 36)))
		)
		(_port
			((CASCADEOUTA)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\))
			((CASCADEOUTB)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\))
			((DBITERR)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\))
			((DOADO)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(d_31_0)))
			((DOBDO(d_31_2))(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(d_31_2)))
			((DOBDO(d_1_0))(doutb(d_1_0)))
			((DOPADOP)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(d_3_0)))
			((DOPBDOP)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(d_3_0)))
			((ECCPARITY)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(d_7_0)))
			((RDADDRECC)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(d_8_0)))
			((SBITERR)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\))
			((ADDRARDADDR(15))(\<const1>\))
			((ADDRARDADDR(14))(\<const0>\))
			((ADDRARDADDR(13))(\<const0>\))
			((ADDRARDADDR(12))(\<const0>\))
			((ADDRARDADDR(11))(\<const0>\))
			((ADDRARDADDR(d_10_5))(addra(d_5_0)))
			((ADDRARDADDR(4))(\<const1>\))
			((ADDRARDADDR(3))(\<const1>\))
			((ADDRARDADDR(2))(\<const1>\))
			((ADDRARDADDR(1))(\<const1>\))
			((ADDRARDADDR(0))(\<const1>\))
			((ADDRBWRADDR(15))(\<const1>\))
			((ADDRBWRADDR(14))(\<const0>\))
			((ADDRBWRADDR(13))(\<const0>\))
			((ADDRBWRADDR(12))(\<const0>\))
			((ADDRBWRADDR(11))(\<const0>\))
			((ADDRBWRADDR(d_10_1))(addrb(d_9_0)))
			((ADDRBWRADDR(0))(\<const1>\))
			((CASCADEINA)(\<const0>\))
			((CASCADEINB)(\<const0>\))
			((CLKARDCLK)(clka))
			((CLKBWRCLK)(clkb))
			((DIADI)(dina(d_31_0)))
			((DIBDI(31))(\<const0>\))
			((DIBDI(30))(\<const0>\))
			((DIBDI(29))(\<const0>\))
			((DIBDI(28))(\<const0>\))
			((DIBDI(27))(\<const0>\))
			((DIBDI(26))(\<const0>\))
			((DIBDI(25))(\<const0>\))
			((DIBDI(24))(\<const0>\))
			((DIBDI(23))(\<const0>\))
			((DIBDI(22))(\<const0>\))
			((DIBDI(21))(\<const0>\))
			((DIBDI(20))(\<const0>\))
			((DIBDI(19))(\<const0>\))
			((DIBDI(18))(\<const0>\))
			((DIBDI(17))(\<const0>\))
			((DIBDI(16))(\<const0>\))
			((DIBDI(15))(\<const0>\))
			((DIBDI(14))(\<const0>\))
			((DIBDI(13))(\<const0>\))
			((DIBDI(12))(\<const0>\))
			((DIBDI(11))(\<const0>\))
			((DIBDI(10))(\<const0>\))
			((DIBDI(9))(\<const0>\))
			((DIBDI(8))(\<const0>\))
			((DIBDI(7))(\<const0>\))
			((DIBDI(6))(\<const0>\))
			((DIBDI(5))(\<const0>\))
			((DIBDI(4))(\<const0>\))
			((DIBDI(3))(\<const0>\))
			((DIBDI(2))(\<const0>\))
			((DIBDI(1))(\<const0>\))
			((DIBDI(0))(\<const0>\))
			((DIPADIP(3))(\<const0>\))
			((DIPADIP(2))(\<const0>\))
			((DIPADIP(1))(\<const0>\))
			((DIPADIP(0))(\<const0>\))
			((DIPBDIP(3))(\<const0>\))
			((DIPBDIP(2))(\<const0>\))
			((DIPBDIP(1))(\<const0>\))
			((DIPBDIP(0))(\<const0>\))
			((ENARDEN)(wea(0)))
			((ENBWREN)(enb))
			((INJECTDBITERR)(\<const0>\))
			((INJECTSBITERR)(\<const0>\))
			((REGCEAREGCE)(\<const0>\))
			((REGCEB)(\<const0>\))
			((RSTRAMARSTRAM)(\<const0>\))
			((RSTRAMB)(\<const0>\))
			((RSTREGARSTREG)(\<const0>\))
			((RSTREGB)(\<const0>\))
			((WEA(3))(\<const1>\))
			((WEA(2))(\<const1>\))
			((WEA(1))(\<const1>\))
			((WEA(0))(\<const1>\))
			((WEBWE(7))(\<const0>\))
			((WEBWE(6))(\<const0>\))
			((WEBWE(5))(\<const0>\))
			((WEBWE(4))(\<const0>\))
			((WEBWE(3))(\<const0>\))
			((WEBWE(2))(\<const0>\))
			((WEBWE(1))(\<const0>\))
			((WEBWE(0))(\<const0>\))
		)
		(_use (_entity unisim RAMB36E1)
			(_generic
				((DOA_REG)((i 0)))
				((DOB_REG)((i 0)))
				((EN_ECC_READ)((i 0)))
				((EN_ECC_WRITE)((i 0)))
				((INITP_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_10)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_11)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_12)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_13)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_14)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_15)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_16)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_17)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_18)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_19)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_20)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_21)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_22)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_23)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_24)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_25)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_26)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_27)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_28)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_29)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_30)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_31)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_32)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_33)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_34)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_35)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_36)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_37)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_38)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_39)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_40)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_41)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_42)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_43)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_44)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_45)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_46)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_47)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_48)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_49)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_50)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_51)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_52)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_53)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_54)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_55)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_56)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_57)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_58)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_59)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_60)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_61)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_62)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_63)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_64)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_65)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_66)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_67)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_68)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_69)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_70)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_71)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_72)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_73)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_74)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_75)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_76)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_77)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_78)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_79)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_A)(_string \"000000000000000000000000000000000000"\))
				((INIT_B)(_string \"000000000000000000000000000000000000"\))
				((INIT_FILE)(_string \"NONE"\))
				((IS_CLKARDCLK_INVERTED)((i 2)))
				((IS_CLKBWRCLK_INVERTED)((i 2)))
				((IS_ENARDEN_INVERTED)((i 2)))
				((IS_ENBWREN_INVERTED)((i 2)))
				((IS_RSTRAMARSTRAM_INVERTED)((i 2)))
				((IS_RSTRAMB_INVERTED)((i 2)))
				((IS_RSTREGARSTREG_INVERTED)((i 2)))
				((IS_RSTREGB_INVERTED)((i 2)))
				((RAM_EXTENSION_A)(_string \"NONE"\))
				((RAM_EXTENSION_B)(_string \"NONE"\))
				((RAM_MODE)(_string \"TDP"\))
				((RDADDR_COLLISION_HWCONFIG)(_string \"DELAYED_WRITE"\))
				((READ_WIDTH_A)((i 2)))
				((READ_WIDTH_B)((i 2)))
				((RSTREG_PRIORITY_A)(_string \"REGCE"\))
				((RSTREG_PRIORITY_B)(_string \"REGCE"\))
				((SIM_COLLISION_CHECK)(_string \"ALL"\))
				((SIM_DEVICE)(_string \"7SERIES"\))
				((SRVAL_A)(_string \"000000000000000000000000000000000000"\))
				((SRVAL_B)(_string \"000000000000000000000000000000000000"\))
				((WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((WRITE_WIDTH_A)((i 36)))
				((WRITE_WIDTH_B)((i 36)))
			)
			(_port
				((CASCADEOUTA)(CASCADEOUTA))
				((CASCADEOUTB)(CASCADEOUTB))
				((DBITERR)(DBITERR))
				((DOADO)(DOADO))
				((DOBDO)(DOBDO))
				((DOPADOP)(DOPADOP))
				((DOPBDOP)(DOPBDOP))
				((ECCPARITY)(ECCPARITY))
				((RDADDRECC)(RDADDRECC))
				((SBITERR)(SBITERR))
				((ADDRARDADDR)(ADDRARDADDR))
				((ADDRBWRADDR)(ADDRBWRADDR))
				((CASCADEINA)(CASCADEINA))
				((CASCADEINB)(CASCADEINB))
				((CLKARDCLK)(CLKARDCLK))
				((CLKBWRCLK)(CLKBWRCLK))
				((DIADI)(DIADI))
				((DIBDI)(DIBDI))
				((DIPADIP)(DIPADIP))
				((DIPBDIP)(DIPBDIP))
				((ENARDEN)(ENARDEN))
				((ENBWREN)(ENBWREN))
				((INJECTDBITERR)(INJECTDBITERR))
				((INJECTSBITERR)(INJECTSBITERR))
				((REGCEAREGCE)(REGCEAREGCE))
				((REGCEB)(REGCEB))
				((RSTRAMARSTRAM)(RSTRAMARSTRAM))
				((RSTRAMB)(RSTRAMB))
				((RSTREGARSTREG)(RSTREGARSTREG))
				((RSTREGB)(RSTREGB))
				((WEA)(WEA))
				((WEBWE)(WEBWE))
			)
		)
	)
	(_instantiation GND 0 319 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 323 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 17 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 23 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~2}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 2))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ ~STD_LOGIC_VECTOR{31~downto~2}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ ~STD_LOGIC_VECTOR{8~downto~0}~13 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513487 (unisim VCOMPONENTS ~BIT_VECTOR~1513487)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513488 (unisim VCOMPONENTS ~BIT_VECTOR~1513488)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513489 (unisim VCOMPONENTS ~BIT_VECTOR~1513489)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513490 (unisim VCOMPONENTS ~BIT_VECTOR~1513490)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513491 (unisim VCOMPONENTS ~BIT_VECTOR~1513491)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513492 (unisim VCOMPONENTS ~BIT_VECTOR~1513492)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513493 (unisim VCOMPONENTS ~BIT_VECTOR~1513493)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513494 (unisim VCOMPONENTS ~BIT_VECTOR~1513494)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513495 (unisim VCOMPONENTS ~BIT_VECTOR~1513495)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513496 (unisim VCOMPONENTS ~BIT_VECTOR~1513496)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513497 (unisim VCOMPONENTS ~BIT_VECTOR~1513497)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513498 (unisim VCOMPONENTS ~BIT_VECTOR~1513498)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513499 (unisim VCOMPONENTS ~BIT_VECTOR~1513499)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513500 (unisim VCOMPONENTS ~BIT_VECTOR~1513500)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513501 (unisim VCOMPONENTS ~BIT_VECTOR~1513501)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513502 (unisim VCOMPONENTS ~BIT_VECTOR~1513502)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513503 (unisim VCOMPONENTS ~BIT_VECTOR~1513503)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513504 (unisim VCOMPONENTS ~BIT_VECTOR~1513504)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513505 (unisim VCOMPONENTS ~BIT_VECTOR~1513505)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513506 (unisim VCOMPONENTS ~BIT_VECTOR~1513506)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513507 (unisim VCOMPONENTS ~BIT_VECTOR~1513507)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513508 (unisim VCOMPONENTS ~BIT_VECTOR~1513508)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513509 (unisim VCOMPONENTS ~BIT_VECTOR~1513509)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513510 (unisim VCOMPONENTS ~BIT_VECTOR~1513510)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513511 (unisim VCOMPONENTS ~BIT_VECTOR~1513511)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513512 (unisim VCOMPONENTS ~BIT_VECTOR~1513512)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513513 (unisim VCOMPONENTS ~BIT_VECTOR~1513513)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513514 (unisim VCOMPONENTS ~BIT_VECTOR~1513514)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513515 (unisim VCOMPONENTS ~BIT_VECTOR~1513515)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513516 (unisim VCOMPONENTS ~BIT_VECTOR~1513516)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513517 (unisim VCOMPONENTS ~BIT_VECTOR~1513517)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513518 (unisim VCOMPONENTS ~BIT_VECTOR~1513518)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513519 (unisim VCOMPONENTS ~BIT_VECTOR~1513519)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513520 (unisim VCOMPONENTS ~BIT_VECTOR~1513520)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513521 (unisim VCOMPONENTS ~BIT_VECTOR~1513521)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513522 (unisim VCOMPONENTS ~BIT_VECTOR~1513522)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513523 (unisim VCOMPONENTS ~BIT_VECTOR~1513523)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513524 (unisim VCOMPONENTS ~BIT_VECTOR~1513524)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513525 (unisim VCOMPONENTS ~BIT_VECTOR~1513525)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513526 (unisim VCOMPONENTS ~BIT_VECTOR~1513526)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513527 (unisim VCOMPONENTS ~BIT_VECTOR~1513527)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513528 (unisim VCOMPONENTS ~BIT_VECTOR~1513528)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513529 (unisim VCOMPONENTS ~BIT_VECTOR~1513529)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513530 (unisim VCOMPONENTS ~BIT_VECTOR~1513530)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513531 (unisim VCOMPONENTS ~BIT_VECTOR~1513531)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513532 (unisim VCOMPONENTS ~BIT_VECTOR~1513532)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513533 (unisim VCOMPONENTS ~BIT_VECTOR~1513533)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513534 (unisim VCOMPONENTS ~BIT_VECTOR~1513534)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513535 (unisim VCOMPONENTS ~BIT_VECTOR~1513535)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513536 (unisim VCOMPONENTS ~BIT_VECTOR~1513536)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513537 (unisim VCOMPONENTS ~BIT_VECTOR~1513537)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513538 (unisim VCOMPONENTS ~BIT_VECTOR~1513538)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513539 (unisim VCOMPONENTS ~BIT_VECTOR~1513539)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513540 (unisim VCOMPONENTS ~BIT_VECTOR~1513540)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513541 (unisim VCOMPONENTS ~BIT_VECTOR~1513541)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513542 (unisim VCOMPONENTS ~BIT_VECTOR~1513542)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513543 (unisim VCOMPONENTS ~BIT_VECTOR~1513543)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513544 (unisim VCOMPONENTS ~BIT_VECTOR~1513544)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513545 (unisim VCOMPONENTS ~BIT_VECTOR~1513545)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513546 (unisim VCOMPONENTS ~BIT_VECTOR~1513546)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513547 (unisim VCOMPONENTS ~BIT_VECTOR~1513547)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513548 (unisim VCOMPONENTS ~BIT_VECTOR~1513548)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513549 (unisim VCOMPONENTS ~BIT_VECTOR~1513549)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513550 (unisim VCOMPONENTS ~BIT_VECTOR~1513550)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513551 (unisim VCOMPONENTS ~BIT_VECTOR~1513551)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513552 (unisim VCOMPONENTS ~BIT_VECTOR~1513552)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513553 (unisim VCOMPONENTS ~BIT_VECTOR~1513553)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513554 (unisim VCOMPONENTS ~BIT_VECTOR~1513554)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513555 (unisim VCOMPONENTS ~BIT_VECTOR~1513555)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513556 (unisim VCOMPONENTS ~BIT_VECTOR~1513556)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513557 (unisim VCOMPONENTS ~BIT_VECTOR~1513557)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513558 (unisim VCOMPONENTS ~BIT_VECTOR~1513558)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513559 (unisim VCOMPONENTS ~BIT_VECTOR~1513559)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513560 (unisim VCOMPONENTS ~BIT_VECTOR~1513560)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513561 (unisim VCOMPONENTS ~BIT_VECTOR~1513561)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513562 (unisim VCOMPONENTS ~BIT_VECTOR~1513562)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513563 (unisim VCOMPONENTS ~BIT_VECTOR~1513563)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513564 (unisim VCOMPONENTS ~BIT_VECTOR~1513564)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513565 (unisim VCOMPONENTS ~BIT_VECTOR~1513565)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513566 (unisim VCOMPONENTS ~BIT_VECTOR~1513566)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513567 (unisim VCOMPONENTS ~BIT_VECTOR~1513567)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513568 (unisim VCOMPONENTS ~BIT_VECTOR~1513568)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513569 (unisim VCOMPONENTS ~BIT_VECTOR~1513569)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513570 (unisim VCOMPONENTS ~BIT_VECTOR~1513570)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513571 (unisim VCOMPONENTS ~BIT_VECTOR~1513571)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513572 (unisim VCOMPONENTS ~BIT_VECTOR~1513572)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513573 (unisim VCOMPONENTS ~BIT_VECTOR~1513573)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513574 (unisim VCOMPONENTS ~BIT_VECTOR~1513574)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513575 (unisim VCOMPONENTS ~BIT_VECTOR~1513575)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513576 (unisim VCOMPONENTS ~BIT_VECTOR~1513576)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513577 (unisim VCOMPONENTS ~BIT_VECTOR~1513577)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513578 (unisim VCOMPONENTS ~BIT_VECTOR~1513578)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513579 (unisim VCOMPONENTS ~BIT_VECTOR~1513579)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513580 (unisim VCOMPONENTS ~BIT_VECTOR~1513580)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513581 (unisim VCOMPONENTS ~BIT_VECTOR~1513581)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513582 (unisim VCOMPONENTS ~BIT_VECTOR~1513582)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513583 (unisim VCOMPONENTS ~BIT_VECTOR~1513583)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513584 (unisim VCOMPONENTS ~BIT_VECTOR~1513584)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513585 (unisim VCOMPONENTS ~BIT_VECTOR~1513585)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513586 (unisim VCOMPONENTS ~BIT_VECTOR~1513586)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513587 (unisim VCOMPONENTS ~BIT_VECTOR~1513587)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513588 (unisim VCOMPONENTS ~BIT_VECTOR~1513588)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513589 (unisim VCOMPONENTS ~BIT_VECTOR~1513589)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513590 (unisim VCOMPONENTS ~BIT_VECTOR~1513590)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513591 (unisim VCOMPONENTS ~BIT_VECTOR~1513591)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513592 (unisim VCOMPONENTS ~BIT_VECTOR~1513592)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513593 (unisim VCOMPONENTS ~BIT_VECTOR~1513593)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513594 (unisim VCOMPONENTS ~BIT_VECTOR~1513594)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513595 (unisim VCOMPONENTS ~BIT_VECTOR~1513595)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513596 (unisim VCOMPONENTS ~BIT_VECTOR~1513596)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513597 (unisim VCOMPONENTS ~BIT_VECTOR~1513597)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513598 (unisim VCOMPONENTS ~BIT_VECTOR~1513598)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513599 (unisim VCOMPONENTS ~BIT_VECTOR~1513599)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513600 (unisim VCOMPONENTS ~BIT_VECTOR~1513600)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513601 (unisim VCOMPONENTS ~BIT_VECTOR~1513601)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513602 (unisim VCOMPONENTS ~BIT_VECTOR~1513602)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513603 (unisim VCOMPONENTS ~BIT_VECTOR~1513603)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513604 (unisim VCOMPONENTS ~BIT_VECTOR~1513604)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513605 (unisim VCOMPONENTS ~BIT_VECTOR~1513605)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513606 (unisim VCOMPONENTS ~BIT_VECTOR~1513606)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513607 (unisim VCOMPONENTS ~BIT_VECTOR~1513607)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513608 (unisim VCOMPONENTS ~BIT_VECTOR~1513608)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513609 (unisim VCOMPONENTS ~BIT_VECTOR~1513609)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513610 (unisim VCOMPONENTS ~BIT_VECTOR~1513610)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513611 (unisim VCOMPONENTS ~BIT_VECTOR~1513611)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513612 (unisim VCOMPONENTS ~BIT_VECTOR~1513612)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513613 (unisim VCOMPONENTS ~BIT_VECTOR~1513613)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513614 (unisim VCOMPONENTS ~BIT_VECTOR~1513614)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513615 (unisim VCOMPONENTS ~BIT_VECTOR~1513615)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513616 (unisim VCOMPONENTS ~BIT_VECTOR~1513616)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513617 (unisim VCOMPONENTS ~BIT_VECTOR~1513617)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513618 (unisim VCOMPONENTS ~BIT_VECTOR~1513618)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513619 (unisim VCOMPONENTS ~BIT_VECTOR~1513619)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513620 (unisim VCOMPONENTS ~BIT_VECTOR~1513620)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513621 (unisim VCOMPONENTS ~BIT_VECTOR~1513621)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513622 (unisim VCOMPONENTS ~BIT_VECTOR~1513622)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513623 (unisim VCOMPONENTS ~BIT_VECTOR~1513623)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513624 (unisim VCOMPONENTS ~BIT_VECTOR~1513624)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513625 (unisim VCOMPONENTS ~BIT_VECTOR~1513625)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513626 (unisim VCOMPONENTS ~BIT_VECTOR~1513626)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513627 (unisim VCOMPONENTS ~BIT_VECTOR~1513627)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513628 (unisim VCOMPONENTS ~BIT_VECTOR~1513628)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513629 (unisim VCOMPONENTS ~BIT_VECTOR~1513629)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513630 (unisim VCOMPONENTS ~BIT_VECTOR~1513630)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513631 (unisim VCOMPONENTS ~BIT_VECTOR~1513631)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513632 (unisim VCOMPONENTS ~BIT_VECTOR~1513632)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513633 (unisim VCOMPONENTS ~STRING~1513633)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513634 (unisim VCOMPONENTS ~STRING~1513634)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513635 (unisim VCOMPONENTS ~STRING~1513635)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513636 (unisim VCOMPONENTS ~STRING~1513636)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513637 (unisim VCOMPONENTS ~STRING~1513637)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513638 (unisim VCOMPONENTS ~STRING~1513638)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513639 (unisim VCOMPONENTS ~STRING~1513639)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513640 (unisim VCOMPONENTS ~STRING~1513640)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513641 (unisim VCOMPONENTS ~STRING~1513641)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513642 (unisim VCOMPONENTS ~BIT_VECTOR~1513642)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513643 (unisim VCOMPONENTS ~BIT_VECTOR~1513643)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513644 (unisim VCOMPONENTS ~STRING~1513644)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513645 (unisim VCOMPONENTS ~STRING~1513645)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513647 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513647)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513649 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513649)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513651 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513651)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513653 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513653)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513655 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{7~downto~0}~1513655)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{8~downto~0}~1513657 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{8~downto~0}~1513657)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513659 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{15~downto~0}~1513659)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513661 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{15~downto~0}~1513661)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513663 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513663)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513665 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513665)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513667 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513667)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513669 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513669)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513671 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513671)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513673 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{7~downto~0}~1513673)))
	)
)
I 000050 55 2234          1428583155185 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_top 0 388 (structure 0 401 ))
	(_version vb4)
	(_time 1428583155186 2015.04.09 08:39:15)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code d3d0de81d88483c4d086ca8ad4d5dad586d5d7d5d6)
	(_entity
		(_time 1428583155183)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \valid.cstr\ 0 403 (_entity . ehdri_index_memblk_mem_gen_generic_cstr)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 390 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 390 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 391 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 391 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 392 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 393 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 394 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 395 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 395 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 396 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 396 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 397 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 397 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 2251          1428583155191 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_v8_1_synth 0 417 (structure 0 430 ))
	(_version vb4)
	(_time 1428583155192 2015.04.09 08:39:15)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code e2e1efb1e8b5b2f5e1b7fbbbe5e4ebe4b7e4e6e4e7)
	(_entity
		(_time 1428583155189)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gnativebmg.native_blk_mem_gen\ 0 432 (_entity . ehdri_index_memblk_mem_gen_top)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 419 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 420 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 421 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 422 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 423 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 424 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 424 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 425 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 425 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 426 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000055 55 9484          1428425216687 implementation
(_unit VHDL (ehdri_sm 0 7 (implementation 0 35 ))
	(_version vb4)
	(_time 1428425216688 2015.04.07 12:46:56)
	(_source (\D:/Telops/FIR-00251-Proc/src/eHDRI/hdl/ehdri_sm.vhd\))
	(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 030d52050854531450571a5a04040005570506050b)
	(_entity
		(_time 1428003296113)
		(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sync_reset
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal SRESET ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ((i 3))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation U1 0 66 (_component sync_reset )
		(_port
			((ARESET)(AReset))
			((SRESET)(sreset))
			((CLK)(Clk_Data))
		)
		(_use (_entity . sync_reset)
		)
	)
	(_object
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 14 (_entity (_out ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 15 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 28 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_signal (_internal fpa_exp_info_i ~extehdri_tb.TEL2000.exp_info_type 0 40 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~UNSIGNED{9~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal max_exptime ~UNSIGNED{31~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal min_exptime ~UNSIGNED{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal axil_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 46 (_architecture (_uni ))))
		(_signal (_internal axil_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 47 (_architecture (_uni ))))
		(_type (_internal hder_write_state_t 0 49 (_enum1 write_standby calc_exptime write_info wait_write_completed wait_next_feedfbk (_to (i 0)(i 4)))))
		(_signal (_internal write_state hder_write_state_t 0 50 (_architecture (_uni ((i 0))))))
		(_type (_internal ~UNSIGNED{1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME0 ~UNSIGNED{1~downto~0}~13 0 60 (_architecture (_string \"00"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME1 ~UNSIGNED{1~downto~0}~132 0 61 (_architecture (_string \"01"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME2 ~UNSIGNED{1~downto~0}~134 0 62 (_architecture (_string \"10"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME3 ~UNSIGNED{1~downto~0}~136 0 63 (_architecture (_string \"11"\))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_alias((Mem_Address)(mem_address_i)))(_target(9))(_sensitivity(15)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((FPA_Exp_Info)(fpa_exp_info_i)))(_target(11))(_sensitivity(14)))))
			(WRITE_DATA(_architecture 2 0 76 (_process (_target(14(1))(14(2))(14(0))(15))(_sensitivity(0)(14(2))(15)(18)(5)(6)(7)(8)(10)(12)(13))(_dssslsensitivity 1)(_read(14)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_alias((Hder_Axil_Mosi)(axil_mosi_i)))(_target(2))(_sensitivity(19)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((axil_miso_i)(Hder_Axil_Miso)))(_target(20))(_sensitivity(3)))))
			(WRITE_HDER(_architecture 5 0 106 (_process (_simple)(_target(16)(17)(19(4))(19(1))(19(5))(19(3))(19(0))(21))(_sensitivity(0))(_read(16)(17)(18)(19)(20)(21)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external resize (. TEL2000 2))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{5~downto~0}~15236 (. img_header_define ~STD_LOGIC_VECTOR{5~downto~0}~15236)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexAdd32 (. img_header_define EHDRIExposureIndexAdd32)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexShift (. img_header_define EHDRIExposureIndexShift)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{3~downto~0}~15238 (. img_header_define ~STD_LOGIC_VECTOR{3~downto~0}~15238)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexBWE (. img_header_define EHDRIExposureIndexBWE)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463491 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
	)
	(_model . implementation 6 -1
	)
)
I 000058 55 8778          1428421715580 ehdri_tb_toplevel
(_unit VHDL (ehdri_tb_toplevel 0 28 (ehdri_tb_toplevel 0 31 ))
	(_version vb4)
	(_time 1428421715581 2015.04.07 11:48:35)
	(_source (\./../compile/ehdri_tb_toplevel.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	(_code 646060646833347361337d3d636360626661326360)
	(_entity
		(_time 1427985952188)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	)
	(_component
		(ublaze_sim
			(_object
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 67 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 68 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 69 (_entity (_out ))))
				(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 73 (_entity (_out ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(EHDRI_toplevel
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 54 (_entity (_in ))))
				(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 58 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 59 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 60 (_entity (_out ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 61 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 62 (_entity (_out ))))
			)
		)
		(t_axi4_lite32_w_fifo
			(_object
				(_generic (_internal ASYNC ~extSTD.STANDARD.BOOLEAN 0 37 (_entity -1 ((i 0)))))
				(_generic (_internal FifoSize ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 ((i 16)))))
				(_port (_internal ARESETN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 43 (_entity (_in ))))
				(_port (_internal TX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal TX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 45 (_entity (_in ))))
				(_port (_internal OVFL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal RX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 47 (_entity (_out ))))
				(_port (_internal TX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 102 (_component ublaze_sim )
		(_port
			((AXIL_MISO)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((AXIL_MOSI)(axil_mosi))
			((CLK100)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((Feedback_FPA_Info)(fpa_feedback))
			((Rst)(NET851))
		)
		(_use (_entity . ublaze_sim)
			(_port
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((CLK100)(CLK100))
				((CLK160)(CLK160))
				((Rst)(Rst))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Feedback_FPA_Info)(Feedback_FPA_Info))
			)
		)
	)
	(_instantiation U2 0 113 (_component EHDRI_toplevel )
		(_port
			((AReset)(NET851))
			((Axil_Mosi)(axil_mosi))
			((Clk_Ctrl)(clk100))
			((Clk_Data)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((FPA_Img_Info)(fpa_feedback))
			((Hder_Axil_Miso)(header_miso))
			((Axil_Miso)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((Hder_Axil_Mosi)(header_mosi))
		)
		(_use (_entity . EHDRI_toplevel)
			(_port
				((AReset)(AReset))
				((Clk_Ctrl)(Clk_Ctrl))
				((Clk_Data)(Clk_Data))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Axil_Mosi)(Axil_Mosi))
				((FPA_Img_Info)(FPA_Img_Info))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((Axil_Miso)(Axil_Miso))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			)
		)
	)
	(_instantiation U3 0 127 (_component t_axi4_lite32_w_fifo )
		(_generic
			((ASYNC)((i 1)))
		)
		(_port
			((ARESETN)(NET836))
			((RX_CLK)(clk100))
			((RX_MOSI)(header_mosi))
			((TX_CLK)(clk100))
			((TX_MISO)(out_miso))
			((RX_MISO)(header_miso))
		)
		(_use (_entity . t_axi4_lite32_w_fifo)
			(_generic
				((FifoSize)((i 16)))
				((ASYNC)((i 1)))
			)
			(_port
				((ARESETN)(ARESETN))
				((RX_CLK)(RX_CLK))
				((RX_MOSI)(RX_MOSI))
				((RX_MISO)(RX_MISO))
				((TX_CLK)(TX_CLK))
				((TX_MOSI)(TX_MOSI))
				((TX_MISO)(TX_MISO))
				((OVFL)(OVFL))
			)
		)
	)
	(_object
		(_signal (_internal axil_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 80 (_architecture (_uni ))))
		(_signal (_internal axil_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 81 (_architecture (_uni ))))
		(_signal (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal fpa_exp ~extehdri_tb.TEL2000.exp_info_type 0 83 (_architecture (_uni ))))
		(_signal (_internal fpa_feedback ~extehdri_tb.TEL2000.img_info_type 0 84 (_architecture (_uni ))))
		(_signal (_internal header_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 85 (_architecture (_uni ))))
		(_signal (_internal header_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 86 (_architecture (_uni ))))
		(_signal (_internal NET324 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal NET836 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal NET851 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal out_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 90 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(10(0))))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(10(1))))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(10(2))))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(10(3))))))
			(line__140(_architecture 4 0 140 (_assignment (_simple)(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
	)
	(_static
		(514 )
	)
	(_model . ehdri_tb_toplevel 5 -1
	)
)
I 000055 55 17287         1428421713550 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 37 (ehdri_toplevel 0 52 ))
	(_version vb4)
	(_time 1428421713551 2015.04.07 11:48:33)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	(_code 787f7479782f286f2f2c61217f7f7c7e2e7f787e2b)
	(_entity
		(_time 1428004639502)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{9~downto~0}~13 0 92 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 93 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 97 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 65 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 78 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 81 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 83 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 84 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 85 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 86 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 108 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 109 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 110 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 111 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 112 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 113 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 114 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 115 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 116 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 147 (_component ehdri_index_mem )
		(_port
			((addra(9))(wr_add(9)))
			((addra(8))(wr_add(8)))
			((addra(7))(wr_add(7)))
			((addra(6))(wr_add(6)))
			((addra(5))(wr_add(5)))
			((addra(4))(wr_add(4)))
			((addra(3))(wr_add(3)))
			((addra(2))(wr_add(2)))
			((addra(1))(wr_add(1)))
			((addra(0))(wr_add(0)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina(1))(wr_data(1)))
			((dina(0))(wr_data(0)))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 168 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 214 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(NET1712))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 229 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(NET1712))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 43 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 44 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 45 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 46 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 47 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture ((i 2)))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 127 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 128 (_architecture (_uni ))))
		(_signal (_internal NET1712 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 131 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 132 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 133 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 134 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 135 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 136 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 137 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_process
			(line__250(_architecture 0 0 250 (_assignment (_simple)(_target(10)))))
			(line__254(_architecture 1 0 254 (_assignment (_simple)(_target(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 2 -1
	)
)
V 000043 55 2440 1428003155154 hder_define
(_unit VHDL (hder_define 0 24 (hder_define 0 65 ))
	(_version vb4)
	(_time 1428003155157 2015.04.02 15:32:35)
	(_source (\D:/Telops/FIR-00251-Proc/src/Hder/HDL/hder_define.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f31343a6d686e283f6e79656a393a39393936396a)
	(_entity
		(_time 1428003155154)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal FAST_HDER_CLIENT_NUMBER ~extSTD.STANDARD.NATURAL 0 27 (_entity ((i 4)))))
		(_constant (_internal ALEN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal FAST_HDER_EOF_CODE ~STD_LOGIC_VECTOR{15~downto~0}~15 0 30 (_entity (_string \"1111111111111111"\))))
		(_constant (_internal ALEN_M1 ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 5)))))
		(_type (_internal ~UNSIGNED{7~downto~0}~15 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~UNSIGNED{12~downto~0}~15 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~UNSIGNED{12~downto~0}~152 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~UNSIGNED{6~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~UNSIGNED{11~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal hder_insert_cfg_type 0 35 (_record (eff_hder_len ~UNSIGNED{7~downto~0}~15 )(zero_pad_len ~UNSIGNED{12~downto~0}~15 )(hder_len ~UNSIGNED{12~downto~0}~152 )(eff_hder_len_div2_m1 ~UNSIGNED{6~downto~0}~15 )(zero_pad_len_div2_m1 ~UNSIGNED{11~downto~0}~15 )(need_padding ~extieee.std_logic_1164.STD_LOGIC )(hder_tlast_en ~extieee.std_logic_1164.STD_LOGIC ))))
		(_signal (_internal s_hder_insert_cfg hder_insert_cfg_type 0 47 (_entity (_uni ))))
		(_constant (_internal hder_insert_cfg_default hder_insert_cfg_type 0 49 (_entity (_code 0))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . hder_define 1 -1
	)
)
V 000050 55 59540 1428003293984 img_header_define
(_unit VHDL (img_header_define 0 28 )
	(_version vb4)
	(_time 1428003293985 2015.04.02 15:34:53)
	(_source (\D:/Telops/FIR-00251-Common/VHDL/img_header_define.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 98cf9097c4cfcb8dce9f96cf8dc2c89e9c9e9d9f9a9dce)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SignatureAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15 0 29 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal SignatureAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15 0 30 (_entity (_code 0))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~152 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceXMLMinorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~152 0 32 (_entity (_string \"00000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~154 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceXMLMinorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~154 0 33 (_entity (_code 1))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceXMLMinorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15 0 34 (_entity (_string \"0010"\))))
		(_constant (_internal DeviceXMLMinorVersionShift ~extSTD.STANDARD.NATURAL 0 35 (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~156 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceXMLMajorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~156 0 37 (_entity (_string \"00000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~158 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceXMLMajorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~158 0 38 (_entity (_code 2))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1510 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceXMLMajorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~1510 0 39 (_entity (_string \"0001"\))))
		(_constant (_internal DeviceXMLMajorVersionShift ~extSTD.STANDARD.NATURAL 0 40 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1512 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ImageHeaderLengthAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1512 0 42 (_entity (_string \"00000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1514 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ImageHeaderLengthAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1514 0 43 (_entity (_code 3))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1516 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ImageHeaderLengthBWE ~STD_LOGIC_VECTOR{3~downto~0}~1516 0 44 (_entity (_string \"1100"\))))
		(_constant (_internal ImageHeaderLengthShift ~extSTD.STANDARD.NATURAL 0 45 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1518 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal FrameIDAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1518 0 47 (_entity (_string \"00001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1520 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal FrameIDAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1520 0 48 (_entity (_code 4))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1522 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal FrameIDBWE ~STD_LOGIC_VECTOR{3~downto~0}~1522 0 49 (_entity (_string \"1111"\))))
		(_constant (_internal FrameIDShift ~extSTD.STANDARD.NATURAL 0 50 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1524 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DataOffsetAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1524 0 52 (_entity (_string \"00001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1526 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DataOffsetAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1526 0 53 (_entity (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1528 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DataOffsetBWE ~STD_LOGIC_VECTOR{3~downto~0}~1528 0 54 (_entity (_string \"1111"\))))
		(_constant (_internal DataOffsetShift ~extSTD.STANDARD.NATURAL 0 55 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1530 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DataExpAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1530 0 57 (_entity (_string \"00010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1532 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DataExpAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1532 0 58 (_entity (_code 6))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1534 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DataExpBWE ~STD_LOGIC_VECTOR{3~downto~0}~1534 0 59 (_entity (_string \"1000"\))))
		(_constant (_internal DataExpShift ~extSTD.STANDARD.NATURAL 0 60 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1536 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ExposureTimeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1536 0 62 (_entity (_string \"00011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1538 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ExposureTimeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1538 0 63 (_entity (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1540 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ExposureTimeBWE ~STD_LOGIC_VECTOR{3~downto~0}~1540 0 64 (_entity (_string \"1111"\))))
		(_constant (_internal ExposureTimeShift ~extSTD.STANDARD.NATURAL 0 65 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1542 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CalibrationModeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1542 0 67 (_entity (_string \"00011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1544 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal CalibrationModeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1544 0 68 (_entity (_code 8))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1546 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CalibrationModeBWE ~STD_LOGIC_VECTOR{3~downto~0}~1546 0 69 (_entity (_string \"1000"\))))
		(_constant (_internal CalibrationModeShift ~extSTD.STANDARD.NATURAL 0 70 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1548 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal BPRAppliedAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1548 0 72 (_entity (_string \"00011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1550 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal BPRAppliedAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1550 0 73 (_entity (_code 9))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1552 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal BPRAppliedBWE ~STD_LOGIC_VECTOR{3~downto~0}~1552 0 74 (_entity (_string \"0100"\))))
		(_constant (_internal BPRAppliedShift ~extSTD.STANDARD.NATURAL 0 75 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1554 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal FrameBufferModeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1554 0 77 (_entity (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1556 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal FrameBufferModeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1556 0 78 (_entity (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1558 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal FrameBufferModeBWE ~STD_LOGIC_VECTOR{3~downto~0}~1558 0 79 (_entity (_string \"0010"\))))
		(_constant (_internal FrameBufferModeShift ~extSTD.STANDARD.NATURAL 0 80 (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1560 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CalibrationBlockIndexAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1560 0 82 (_entity (_string \"00011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1562 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal CalibrationBlockIndexAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1562 0 83 (_entity (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1564 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CalibrationBlockIndexBWE ~STD_LOGIC_VECTOR{3~downto~0}~1564 0 84 (_entity (_string \"0001"\))))
		(_constant (_internal CalibrationBlockIndexShift ~extSTD.STANDARD.NATURAL 0 85 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1566 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal WidthAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1566 0 87 (_entity (_string \"00100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1568 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal WidthAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1568 0 88 (_entity (_code 12))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1570 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal WidthBWE ~STD_LOGIC_VECTOR{3~downto~0}~1570 0 89 (_entity (_string \"1100"\))))
		(_constant (_internal WidthShift ~extSTD.STANDARD.NATURAL 0 90 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1572 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal HeightAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1572 0 92 (_entity (_string \"00100010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1574 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal HeightAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1574 0 93 (_entity (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1576 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HeightBWE ~STD_LOGIC_VECTOR{3~downto~0}~1576 0 94 (_entity (_string \"0011"\))))
		(_constant (_internal HeightShift ~extSTD.STANDARD.NATURAL 0 95 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1578 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OffsetXAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1578 0 97 (_entity (_string \"00100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1580 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal OffsetXAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1580 0 98 (_entity (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1582 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OffsetXBWE ~STD_LOGIC_VECTOR{3~downto~0}~1582 0 99 (_entity (_string \"1100"\))))
		(_constant (_internal OffsetXShift ~extSTD.STANDARD.NATURAL 0 100 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1584 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OffsetYAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1584 0 102 (_entity (_string \"00100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1586 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal OffsetYAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1586 0 103 (_entity (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1588 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal OffsetYBWE ~STD_LOGIC_VECTOR{3~downto~0}~1588 0 104 (_entity (_string \"0011"\))))
		(_constant (_internal OffsetYShift ~extSTD.STANDARD.NATURAL 0 105 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1590 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ReverseXAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1590 0 107 (_entity (_string \"00101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1592 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ReverseXAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1592 0 108 (_entity (_code 16))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1594 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ReverseXBWE ~STD_LOGIC_VECTOR{3~downto~0}~1594 0 109 (_entity (_string \"1000"\))))
		(_constant (_internal ReverseXShift ~extSTD.STANDARD.NATURAL 0 110 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1596 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ReverseYAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~1596 0 112 (_entity (_string \"00101001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1598 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ReverseYAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~1598 0 113 (_entity (_code 17))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15100 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ReverseYBWE ~STD_LOGIC_VECTOR{3~downto~0}~15100 0 114 (_entity (_string \"0100"\))))
		(_constant (_internal ReverseYShift ~extSTD.STANDARD.NATURAL 0 115 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15102 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TestImageSelectorAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15102 0 117 (_entity (_string \"00101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15104 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TestImageSelectorAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15104 0 118 (_entity (_code 18))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15106 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TestImageSelectorBWE ~STD_LOGIC_VECTOR{3~downto~0}~15106 0 119 (_entity (_string \"0010"\))))
		(_constant (_internal TestImageSelectorShift ~extSTD.STANDARD.NATURAL 0 120 (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15108 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SensorWellDepthAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15108 0 122 (_entity (_string \"00101011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15110 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal SensorWellDepthAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15110 0 123 (_entity (_code 19))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15112 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SensorWellDepthBWE ~STD_LOGIC_VECTOR{3~downto~0}~15112 0 124 (_entity (_string \"0001"\))))
		(_constant (_internal SensorWellDepthShift ~extSTD.STANDARD.NATURAL 0 125 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15114 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AcquisitionFrameRateAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15114 0 127 (_entity (_string \"00101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15116 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal AcquisitionFrameRateAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15116 0 128 (_entity (_code 20))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15118 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal AcquisitionFrameRateBWE ~STD_LOGIC_VECTOR{3~downto~0}~15118 0 129 (_entity (_string \"1111"\))))
		(_constant (_internal AcquisitionFrameRateShift ~extSTD.STANDARD.NATURAL 0 130 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15120 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TriggerDelayAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15120 0 132 (_entity (_string \"00110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15122 0 133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TriggerDelayAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15122 0 133 (_entity (_code 21))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15124 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TriggerDelayBWE ~STD_LOGIC_VECTOR{3~downto~0}~15124 0 134 (_entity (_string \"1111"\))))
		(_constant (_internal TriggerDelayShift ~extSTD.STANDARD.NATURAL 0 135 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15126 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TriggerModeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15126 0 137 (_entity (_string \"00110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15128 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TriggerModeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15128 0 138 (_entity (_code 22))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15130 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TriggerModeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15130 0 139 (_entity (_string \"1000"\))))
		(_constant (_internal TriggerModeShift ~extSTD.STANDARD.NATURAL 0 140 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15132 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TriggerSourceAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15132 0 142 (_entity (_string \"00110101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15134 0 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TriggerSourceAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15134 0 143 (_entity (_code 23))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15136 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TriggerSourceBWE ~STD_LOGIC_VECTOR{3~downto~0}~15136 0 144 (_entity (_string \"0100"\))))
		(_constant (_internal TriggerSourceShift ~extSTD.STANDARD.NATURAL 0 145 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15138 0 147 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal IntegrationModeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15138 0 147 (_entity (_string \"00110110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15140 0 148 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal IntegrationModeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15140 0 148 (_entity (_code 24))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15142 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal IntegrationModeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15142 0 149 (_entity (_string \"0010"\))))
		(_constant (_internal IntegrationModeShift ~extSTD.STANDARD.NATURAL 0 150 (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15144 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AveragingNumberAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15144 0 152 (_entity (_string \"00111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15146 0 153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal AveragingNumberAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15146 0 153 (_entity (_code 25))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15148 0 154 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal AveragingNumberBWE ~STD_LOGIC_VECTOR{3~downto~0}~15148 0 154 (_entity (_string \"1000"\))))
		(_constant (_internal AveragingNumberShift ~extSTD.STANDARD.NATURAL 0 155 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15150 0 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ExposureAutoAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15150 0 157 (_entity (_string \"00111011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15152 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ExposureAutoAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15152 0 158 (_entity (_code 26))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15154 0 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ExposureAutoBWE ~STD_LOGIC_VECTOR{3~downto~0}~15154 0 159 (_entity (_string \"0001"\))))
		(_constant (_internal ExposureAutoShift ~extSTD.STANDARD.NATURAL 0 160 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15156 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AECResponseTimeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15156 0 162 (_entity (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15158 0 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal AECResponseTimeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15158 0 163 (_entity (_code 27))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15160 0 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal AECResponseTimeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15160 0 164 (_entity (_string \"1111"\))))
		(_constant (_internal AECResponseTimeShift ~extSTD.STANDARD.NATURAL 0 165 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15162 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AECImageFractionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15162 0 167 (_entity (_string \"01000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15164 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal AECImageFractionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15164 0 168 (_entity (_code 28))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15166 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal AECImageFractionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15166 0 169 (_entity (_string \"1111"\))))
		(_constant (_internal AECImageFractionShift ~extSTD.STANDARD.NATURAL 0 170 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15168 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AECTargetWellFillingAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15168 0 172 (_entity (_string \"01000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15170 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal AECTargetWellFillingAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15170 0 173 (_entity (_code 29))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15172 0 174 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal AECTargetWellFillingBWE ~STD_LOGIC_VECTOR{3~downto~0}~15172 0 174 (_entity (_string \"1111"\))))
		(_constant (_internal AECTargetWellFillingShift ~extSTD.STANDARD.NATURAL 0 175 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15174 0 177 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal POSIXTimeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15174 0 177 (_entity (_string \"01100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15176 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal POSIXTimeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15176 0 178 (_entity (_code 30))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15178 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POSIXTimeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15178 0 179 (_entity (_string \"1111"\))))
		(_constant (_internal POSIXTimeShift ~extSTD.STANDARD.NATURAL 0 180 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15180 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SubSecondTimeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15180 0 182 (_entity (_string \"01101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15182 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal SubSecondTimeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15182 0 183 (_entity (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15184 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SubSecondTimeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15184 0 184 (_entity (_string \"1111"\))))
		(_constant (_internal SubSecondTimeShift ~extSTD.STANDARD.NATURAL 0 185 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15186 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TimeSourceAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15186 0 187 (_entity (_string \"01101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15188 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TimeSourceAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15188 0 188 (_entity (_code 32))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15190 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TimeSourceBWE ~STD_LOGIC_VECTOR{3~downto~0}~15190 0 189 (_entity (_string \"1000"\))))
		(_constant (_internal TimeSourceShift ~extSTD.STANDARD.NATURAL 0 190 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15192 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GPSModeIndicatorAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15192 0 192 (_entity (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15194 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal GPSModeIndicatorAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15194 0 193 (_entity (_code 33))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15196 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal GPSModeIndicatorBWE ~STD_LOGIC_VECTOR{3~downto~0}~15196 0 194 (_entity (_string \"0001"\))))
		(_constant (_internal GPSModeIndicatorShift ~extSTD.STANDARD.NATURAL 0 195 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15198 0 197 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GPSLongitudeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15198 0 197 (_entity (_string \"01110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15200 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal GPSLongitudeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15200 0 198 (_entity (_code 34))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15202 0 199 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal GPSLongitudeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15202 0 199 (_entity (_string \"1111"\))))
		(_constant (_internal GPSLongitudeShift ~extSTD.STANDARD.NATURAL 0 200 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15204 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GPSLatitudeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15204 0 202 (_entity (_string \"01110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15206 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal GPSLatitudeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15206 0 203 (_entity (_code 35))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15208 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal GPSLatitudeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15208 0 204 (_entity (_string \"1111"\))))
		(_constant (_internal GPSLatitudeShift ~extSTD.STANDARD.NATURAL 0 205 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15210 0 207 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GPSAltitudeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15210 0 207 (_entity (_string \"01111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15212 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal GPSAltitudeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15212 0 208 (_entity (_code 36))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15214 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal GPSAltitudeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15214 0 209 (_entity (_string \"1111"\))))
		(_constant (_internal GPSAltitudeShift ~extSTD.STANDARD.NATURAL 0 210 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15216 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal FWPositionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15216 0 212 (_entity (_string \"10000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15218 0 213 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal FWPositionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15218 0 213 (_entity (_code 37))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15220 0 214 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal FWPositionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15220 0 214 (_entity (_string \"1000"\))))
		(_constant (_internal FWPositionShift ~extSTD.STANDARD.NATURAL 0 215 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15222 0 217 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ICUPositionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15222 0 217 (_entity (_string \"10000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15224 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ICUPositionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15224 0 218 (_entity (_code 38))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15226 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ICUPositionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15226 0 219 (_entity (_string \"0100"\))))
		(_constant (_internal ICUPositionShift ~extSTD.STANDARD.NATURAL 0 220 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15228 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal NDFilterPositionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15228 0 222 (_entity (_string \"10000010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15230 0 223 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal NDFilterPositionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15230 0 223 (_entity (_code 39))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15232 0 224 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal NDFilterPositionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15232 0 224 (_entity (_string \"0010"\))))
		(_constant (_internal NDFilterPositionShift ~extSTD.STANDARD.NATURAL 0 225 (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15234 0 227 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal EHDRIExposureIndexAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15234 0 227 (_entity (_string \"10000011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15236 0 228 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal EHDRIExposureIndexAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15236 0 228 (_entity (_code 40))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15238 0 229 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal EHDRIExposureIndexBWE ~STD_LOGIC_VECTOR{3~downto~0}~15238 0 229 (_entity (_string \"0001"\))))
		(_constant (_internal EHDRIExposureIndexShift ~extSTD.STANDARD.NATURAL 0 230 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15240 0 232 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal FrameFlagAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15240 0 232 (_entity (_string \"10000100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15242 0 233 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal FrameFlagAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15242 0 233 (_entity (_code 41))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15244 0 234 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal FrameFlagBWE ~STD_LOGIC_VECTOR{3~downto~0}~15244 0 234 (_entity (_string \"1000"\))))
		(_constant (_internal FrameFlagShift ~extSTD.STANDARD.NATURAL 0 235 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15246 0 237 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PostProcessedAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15246 0 237 (_entity (_string \"10000101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15248 0 238 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal PostProcessedAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15248 0 238 (_entity (_code 42))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15250 0 239 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PostProcessedBWE ~STD_LOGIC_VECTOR{3~downto~0}~15250 0 239 (_entity (_string \"0100"\))))
		(_constant (_internal PostProcessedShift ~extSTD.STANDARD.NATURAL 0 240 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15252 0 242 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SensorTemperatureRawAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15252 0 242 (_entity (_string \"10000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15254 0 243 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal SensorTemperatureRawAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15254 0 243 (_entity (_code 43))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15256 0 244 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SensorTemperatureRawBWE ~STD_LOGIC_VECTOR{3~downto~0}~15256 0 244 (_entity (_string \"0011"\))))
		(_constant (_internal SensorTemperatureRawShift ~extSTD.STANDARD.NATURAL 0 245 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15258 0 247 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal AlarmVectorAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15258 0 247 (_entity (_string \"10001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15260 0 248 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal AlarmVectorAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15260 0 248 (_entity (_code 44))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15262 0 249 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal AlarmVectorBWE ~STD_LOGIC_VECTOR{3~downto~0}~15262 0 249 (_entity (_string \"1111"\))))
		(_constant (_internal AlarmVectorShift ~extSTD.STANDARD.NATURAL 0 250 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15264 0 252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ExternalBlackBodyTemperatureAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15264 0 252 (_entity (_string \"10011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15266 0 253 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ExternalBlackBodyTemperatureAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15266 0 253 (_entity (_code 45))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15268 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ExternalBlackBodyTemperatureBWE ~STD_LOGIC_VECTOR{3~downto~0}~15268 0 254 (_entity (_string \"1111"\))))
		(_constant (_internal ExternalBlackBodyTemperatureShift ~extSTD.STANDARD.NATURAL 0 255 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15270 0 257 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureSensorAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15270 0 257 (_entity (_string \"10100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15272 0 258 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureSensorAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15272 0 258 (_entity (_code 46))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15274 0 259 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureSensorBWE ~STD_LOGIC_VECTOR{3~downto~0}~15274 0 259 (_entity (_string \"1100"\))))
		(_constant (_internal TemperatureSensorShift ~extSTD.STANDARD.NATURAL 0 260 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15276 0 262 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureInternalLensAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15276 0 262 (_entity (_string \"10100100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15278 0 263 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureInternalLensAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15278 0 263 (_entity (_code 47))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15280 0 264 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureInternalLensBWE ~STD_LOGIC_VECTOR{3~downto~0}~15280 0 264 (_entity (_string \"1100"\))))
		(_constant (_internal TemperatureInternalLensShift ~extSTD.STANDARD.NATURAL 0 265 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15282 0 267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureExternalLensAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15282 0 267 (_entity (_string \"10100110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15284 0 268 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureExternalLensAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15284 0 268 (_entity (_code 48))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15286 0 269 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureExternalLensBWE ~STD_LOGIC_VECTOR{3~downto~0}~15286 0 269 (_entity (_string \"0011"\))))
		(_constant (_internal TemperatureExternalLensShift ~extSTD.STANDARD.NATURAL 0 270 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15288 0 272 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureInternalCalibrationUnitAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15288 0 272 (_entity (_string \"10101000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15290 0 273 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureInternalCalibrationUnitAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15290 0 273 (_entity (_code 49))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15292 0 274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureInternalCalibrationUnitBWE ~STD_LOGIC_VECTOR{3~downto~0}~15292 0 274 (_entity (_string \"1100"\))))
		(_constant (_internal TemperatureInternalCalibrationUnitShift ~extSTD.STANDARD.NATURAL 0 275 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15294 0 277 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureExternalThermistorAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15294 0 277 (_entity (_string \"10110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15296 0 278 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureExternalThermistorAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15296 0 278 (_entity (_code 50))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15298 0 279 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureExternalThermistorBWE ~STD_LOGIC_VECTOR{3~downto~0}~15298 0 279 (_entity (_string \"1100"\))))
		(_constant (_internal TemperatureExternalThermistorShift ~extSTD.STANDARD.NATURAL 0 280 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15300 0 282 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureFilterWheelAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15300 0 282 (_entity (_string \"10110110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15302 0 283 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureFilterWheelAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15302 0 283 (_entity (_code 51))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15304 0 284 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureFilterWheelBWE ~STD_LOGIC_VECTOR{3~downto~0}~15304 0 284 (_entity (_string \"0011"\))))
		(_constant (_internal TemperatureFilterWheelShift ~extSTD.STANDARD.NATURAL 0 285 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15306 0 287 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureCompressorAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15306 0 287 (_entity (_string \"10111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15308 0 288 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureCompressorAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15308 0 288 (_entity (_code 52))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15310 0 289 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureCompressorBWE ~STD_LOGIC_VECTOR{3~downto~0}~15310 0 289 (_entity (_string \"1100"\))))
		(_constant (_internal TemperatureCompressorShift ~extSTD.STANDARD.NATURAL 0 290 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15312 0 292 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal TemperatureColdFingerAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15312 0 292 (_entity (_string \"10111010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15314 0 293 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal TemperatureColdFingerAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15314 0 293 (_entity (_code 53))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15316 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal TemperatureColdFingerBWE ~STD_LOGIC_VECTOR{3~downto~0}~15316 0 294 (_entity (_string \"0011"\))))
		(_constant (_internal TemperatureColdFingerShift ~extSTD.STANDARD.NATURAL 0 295 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15318 0 297 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal CalibrationBlockPOSIXTimeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15318 0 297 (_entity (_string \"11010100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15320 0 298 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal CalibrationBlockPOSIXTimeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15320 0 298 (_entity (_code 54))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15322 0 299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal CalibrationBlockPOSIXTimeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15322 0 299 (_entity (_string \"1111"\))))
		(_constant (_internal CalibrationBlockPOSIXTimeShift ~extSTD.STANDARD.NATURAL 0 300 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15324 0 302 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ExternalLensSerialNumberAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15324 0 302 (_entity (_string \"11011000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15326 0 303 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ExternalLensSerialNumberAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15326 0 303 (_entity (_code 55))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15328 0 304 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ExternalLensSerialNumberBWE ~STD_LOGIC_VECTOR{3~downto~0}~15328 0 304 (_entity (_string \"1111"\))))
		(_constant (_internal ExternalLensSerialNumberShift ~extSTD.STANDARD.NATURAL 0 305 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15330 0 307 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ManualFilterSerialNumberAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15330 0 307 (_entity (_string \"11011100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15332 0 308 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ManualFilterSerialNumberAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15332 0 308 (_entity (_code 56))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15334 0 309 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ManualFilterSerialNumberBWE ~STD_LOGIC_VECTOR{3~downto~0}~15334 0 309 (_entity (_string \"1111"\))))
		(_constant (_internal ManualFilterSerialNumberShift ~extSTD.STANDARD.NATURAL 0 310 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15336 0 312 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SensorIDAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15336 0 312 (_entity (_string \"11100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15338 0 313 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal SensorIDAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15338 0 313 (_entity (_code 57))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15340 0 314 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SensorIDBWE ~STD_LOGIC_VECTOR{3~downto~0}~15340 0 314 (_entity (_string \"1000"\))))
		(_constant (_internal SensorIDShift ~extSTD.STANDARD.NATURAL 0 315 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15342 0 317 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PixelDataResolutionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15342 0 317 (_entity (_string \"11100001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15344 0 318 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal PixelDataResolutionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15344 0 318 (_entity (_code 58))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15346 0 319 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal PixelDataResolutionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15346 0 319 (_entity (_string \"0100"\))))
		(_constant (_internal PixelDataResolutionShift ~extSTD.STANDARD.NATURAL 0 320 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15348 0 322 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesMajorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15348 0 322 (_entity (_string \"11101011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15350 0 323 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesMajorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15350 0 323 (_entity (_code 59))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15352 0 324 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesMajorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15352 0 324 (_entity (_string \"0001"\))))
		(_constant (_internal DeviceCalibrationFilesMajorVersionShift ~extSTD.STANDARD.NATURAL 0 325 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15354 0 327 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesMinorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15354 0 327 (_entity (_string \"11101100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15356 0 328 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesMinorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15356 0 328 (_entity (_code 60))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15358 0 329 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesMinorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15358 0 329 (_entity (_string \"1000"\))))
		(_constant (_internal DeviceCalibrationFilesMinorVersionShift ~extSTD.STANDARD.NATURAL 0 330 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15360 0 332 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesSubMinorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15360 0 332 (_entity (_string \"11101101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15362 0 333 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesSubMinorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15362 0 333 (_entity (_code 61))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15364 0 334 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceCalibrationFilesSubMinorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15364 0 334 (_entity (_string \"0100"\))))
		(_constant (_internal DeviceCalibrationFilesSubMinorVersionShift ~extSTD.STANDARD.NATURAL 0 335 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15366 0 337 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceDataFlowMajorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15366 0 337 (_entity (_string \"11101110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15368 0 338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceDataFlowMajorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15368 0 338 (_entity (_code 62))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15370 0 339 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceDataFlowMajorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15370 0 339 (_entity (_string \"0010"\))))
		(_constant (_internal DeviceDataFlowMajorVersionShift ~extSTD.STANDARD.NATURAL 0 340 (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15372 0 342 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceDataFlowMinorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15372 0 342 (_entity (_string \"11101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15374 0 343 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceDataFlowMinorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15374 0 343 (_entity (_code 63))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15376 0 344 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceDataFlowMinorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15376 0 344 (_entity (_string \"0001"\))))
		(_constant (_internal DeviceDataFlowMinorVersionShift ~extSTD.STANDARD.NATURAL 0 345 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15378 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceFirmwareMajorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15378 0 347 (_entity (_string \"11110000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15380 0 348 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceFirmwareMajorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15380 0 348 (_entity (_code 64))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15382 0 349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceFirmwareMajorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15382 0 349 (_entity (_string \"1000"\))))
		(_constant (_internal DeviceFirmwareMajorVersionShift ~extSTD.STANDARD.NATURAL 0 350 (_entity ((i 24)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15384 0 352 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceFirmwareMinorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15384 0 352 (_entity (_string \"11110001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15386 0 353 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceFirmwareMinorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15386 0 353 (_entity (_code 65))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15388 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceFirmwareMinorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15388 0 354 (_entity (_string \"0100"\))))
		(_constant (_internal DeviceFirmwareMinorVersionShift ~extSTD.STANDARD.NATURAL 0 355 (_entity ((i 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15390 0 357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceFirmwareSubMinorVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15390 0 357 (_entity (_string \"11110010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15392 0 358 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceFirmwareSubMinorVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15392 0 358 (_entity (_code 66))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15394 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceFirmwareSubMinorVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15394 0 359 (_entity (_string \"0010"\))))
		(_constant (_internal DeviceFirmwareSubMinorVersionShift ~extSTD.STANDARD.NATURAL 0 360 (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15396 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceFirmwareBuildVersionAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15396 0 362 (_entity (_string \"11110011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15398 0 363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceFirmwareBuildVersionAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15398 0 363 (_entity (_code 67))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15400 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceFirmwareBuildVersionBWE ~STD_LOGIC_VECTOR{3~downto~0}~15400 0 364 (_entity (_string \"0001"\))))
		(_constant (_internal DeviceFirmwareBuildVersionShift ~extSTD.STANDARD.NATURAL 0 365 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15402 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ActualizationPOSIXTimeAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15402 0 367 (_entity (_string \"11110100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15404 0 368 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ActualizationPOSIXTimeAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15404 0 368 (_entity (_code 68))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15406 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ActualizationPOSIXTimeBWE ~STD_LOGIC_VECTOR{3~downto~0}~15406 0 369 (_entity (_string \"1111"\))))
		(_constant (_internal ActualizationPOSIXTimeShift ~extSTD.STANDARD.NATURAL 0 370 (_entity ((i 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15408 0 372 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DeviceSerialNumberAdd8 ~STD_LOGIC_VECTOR{7~downto~0}~15408 0 372 (_entity (_string \"11111000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~15410 0 373 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DeviceSerialNumberAdd32 ~STD_LOGIC_VECTOR{5~downto~0}~15410 0 373 (_entity (_code 69))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15412 0 374 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DeviceSerialNumberBWE ~STD_LOGIC_VECTOR{3~downto~0}~15412 0 374 (_entity (_string \"1111"\))))
		(_constant (_internal DeviceSerialNumberShift ~extSTD.STANDARD.NATURAL 0 375 (_entity ((i 0)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . img_header_define 70 -1
	)
)
V 000044 55 1145          1428420424319 RTL
(_unit VHDL (sync_reset 0 21 (rtl 0 29 ))
	(_version vb4)
	(_time 1428420424320 2015.04.07 11:27:04)
	(_source (\d:/Telops/Common_HDL/Utilities/sync_reset.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f9ec891c0c89e899fccd9c4cc999a989c999a989b)
	(_entity
		(_time 1428420424317)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal SRESET ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ((i 3))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in )(_event))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(1)(3))(_sensitivity(0)(2)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RTL 1 -1
	)
)
V 000050 55 40840         1428409933176 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16 0 9325 (structure 0 9368 ))
	(_version vb4)
	(_time 1428409933177 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 0c0e5909095b591b040e050818550b0a5f0a050b080a09)
	(_entity
		(_time 1428408227140)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
	)
	(_instantiation GND 0 9879 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation U0 0 9883 (_entity . \t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0\)
		(_port
			((backup)(\<const0>\))
			((backup_marker)(\<const0>\))
			((clk)(\<const0>\))
			((rst)(\<const0>\))
			((srst)(\<const0>\))
			((wr_clk)(\<const0>\))
			((wr_rst)(\<const0>\))
			((rd_clk)(\<const0>\))
			((rd_rst)(\<const0>\))
			((din(17))(\<const0>\))
			((din(16))(\<const0>\))
			((din(15))(\<const0>\))
			((din(14))(\<const0>\))
			((din(13))(\<const0>\))
			((din(12))(\<const0>\))
			((din(11))(\<const0>\))
			((din(10))(\<const0>\))
			((din(9))(\<const0>\))
			((din(8))(\<const0>\))
			((din(7))(\<const0>\))
			((din(6))(\<const0>\))
			((din(5))(\<const0>\))
			((din(4))(\<const0>\))
			((din(3))(\<const0>\))
			((din(2))(\<const0>\))
			((din(1))(\<const0>\))
			((din(0))(\<const0>\))
			((wr_en)(\<const0>\))
			((rd_en)(\<const0>\))
			((prog_empty_thresh(9))(\<const0>\))
			((prog_empty_thresh(8))(\<const0>\))
			((prog_empty_thresh(7))(\<const0>\))
			((prog_empty_thresh(6))(\<const0>\))
			((prog_empty_thresh(5))(\<const0>\))
			((prog_empty_thresh(4))(\<const0>\))
			((prog_empty_thresh(3))(\<const0>\))
			((prog_empty_thresh(2))(\<const0>\))
			((prog_empty_thresh(1))(\<const0>\))
			((prog_empty_thresh(0))(\<const0>\))
			((prog_empty_thresh_assert(9))(\<const0>\))
			((prog_empty_thresh_assert(8))(\<const0>\))
			((prog_empty_thresh_assert(7))(\<const0>\))
			((prog_empty_thresh_assert(6))(\<const0>\))
			((prog_empty_thresh_assert(5))(\<const0>\))
			((prog_empty_thresh_assert(4))(\<const0>\))
			((prog_empty_thresh_assert(3))(\<const0>\))
			((prog_empty_thresh_assert(2))(\<const0>\))
			((prog_empty_thresh_assert(1))(\<const0>\))
			((prog_empty_thresh_assert(0))(\<const0>\))
			((prog_empty_thresh_negate(9))(\<const0>\))
			((prog_empty_thresh_negate(8))(\<const0>\))
			((prog_empty_thresh_negate(7))(\<const0>\))
			((prog_empty_thresh_negate(6))(\<const0>\))
			((prog_empty_thresh_negate(5))(\<const0>\))
			((prog_empty_thresh_negate(4))(\<const0>\))
			((prog_empty_thresh_negate(3))(\<const0>\))
			((prog_empty_thresh_negate(2))(\<const0>\))
			((prog_empty_thresh_negate(1))(\<const0>\))
			((prog_empty_thresh_negate(0))(\<const0>\))
			((prog_full_thresh(9))(\<const0>\))
			((prog_full_thresh(8))(\<const0>\))
			((prog_full_thresh(7))(\<const0>\))
			((prog_full_thresh(6))(\<const0>\))
			((prog_full_thresh(5))(\<const0>\))
			((prog_full_thresh(4))(\<const0>\))
			((prog_full_thresh(3))(\<const0>\))
			((prog_full_thresh(2))(\<const0>\))
			((prog_full_thresh(1))(\<const0>\))
			((prog_full_thresh(0))(\<const0>\))
			((prog_full_thresh_assert(9))(\<const0>\))
			((prog_full_thresh_assert(8))(\<const0>\))
			((prog_full_thresh_assert(7))(\<const0>\))
			((prog_full_thresh_assert(6))(\<const0>\))
			((prog_full_thresh_assert(5))(\<const0>\))
			((prog_full_thresh_assert(4))(\<const0>\))
			((prog_full_thresh_assert(3))(\<const0>\))
			((prog_full_thresh_assert(2))(\<const0>\))
			((prog_full_thresh_assert(1))(\<const0>\))
			((prog_full_thresh_assert(0))(\<const0>\))
			((prog_full_thresh_negate(9))(\<const0>\))
			((prog_full_thresh_negate(8))(\<const0>\))
			((prog_full_thresh_negate(7))(\<const0>\))
			((prog_full_thresh_negate(6))(\<const0>\))
			((prog_full_thresh_negate(5))(\<const0>\))
			((prog_full_thresh_negate(4))(\<const0>\))
			((prog_full_thresh_negate(3))(\<const0>\))
			((prog_full_thresh_negate(2))(\<const0>\))
			((prog_full_thresh_negate(1))(\<const0>\))
			((prog_full_thresh_negate(0))(\<const0>\))
			((int_clk)(\<const0>\))
			((injectdbiterr)(\<const0>\))
			((injectsbiterr)(\<const0>\))
			((dout)(NLW_U0_dout_UNCONNECTED(d_17_0)))
			((full)(NLW_U0_full_UNCONNECTED))
			((almost_full)(NLW_U0_almost_full_UNCONNECTED))
			((wr_ack)(NLW_U0_wr_ack_UNCONNECTED))
			((overflow)(NLW_U0_overflow_UNCONNECTED))
			((empty)(NLW_U0_empty_UNCONNECTED))
			((almost_empty)(NLW_U0_almost_empty_UNCONNECTED))
			((valid)(NLW_U0_valid_UNCONNECTED))
			((underflow)(NLW_U0_underflow_UNCONNECTED))
			((data_count)(NLW_U0_data_count_UNCONNECTED(d_9_0)))
			((rd_data_count)(NLW_U0_rd_data_count_UNCONNECTED(d_9_0)))
			((wr_data_count)(NLW_U0_wr_data_count_UNCONNECTED(d_9_0)))
			((prog_full)(NLW_U0_prog_full_UNCONNECTED))
			((prog_empty)(NLW_U0_prog_empty_UNCONNECTED))
			((sbiterr)(NLW_U0_sbiterr_UNCONNECTED))
			((dbiterr)(NLW_U0_dbiterr_UNCONNECTED))
			((wr_rst_busy)(NLW_U0_wr_rst_busy_UNCONNECTED))
			((rd_rst_busy)(NLW_U0_rd_rst_busy_UNCONNECTED))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((s_aresetn)(s_aresetn))
			((m_aclk_en)(\<const0>\))
			((s_aclk_en)(\<const0>\))
			((s_axi_awid(0))(\<const0>\))
			((s_axi_awaddr)(s_axi_awaddr(d_31_0)))
			((s_axi_awlen(3))(\<const0>\))
			((s_axi_awlen(2))(\<const0>\))
			((s_axi_awlen(1))(\<const0>\))
			((s_axi_awlen(0))(\<const0>\))
			((s_axi_awsize(2))(\<const0>\))
			((s_axi_awsize(1))(\<const0>\))
			((s_axi_awsize(0))(\<const0>\))
			((s_axi_awburst(1))(\<const0>\))
			((s_axi_awburst(0))(\<const0>\))
			((s_axi_awlock(1))(\<const0>\))
			((s_axi_awlock(0))(\<const0>\))
			((s_axi_awcache(3))(\<const0>\))
			((s_axi_awcache(2))(\<const0>\))
			((s_axi_awcache(1))(\<const0>\))
			((s_axi_awcache(0))(\<const0>\))
			((s_axi_awprot)(s_axi_awprot(d_2_0)))
			((s_axi_awqos(3))(\<const0>\))
			((s_axi_awqos(2))(\<const0>\))
			((s_axi_awqos(1))(\<const0>\))
			((s_axi_awqos(0))(\<const0>\))
			((s_axi_awregion(3))(\<const0>\))
			((s_axi_awregion(2))(\<const0>\))
			((s_axi_awregion(1))(\<const0>\))
			((s_axi_awregion(0))(\<const0>\))
			((s_axi_awuser(0))(\<const0>\))
			((s_axi_awvalid)(s_axi_awvalid))
			((s_axi_awready)(s_axi_awready))
			((s_axi_wid(0))(\<const0>\))
			((s_axi_wdata)(s_axi_wdata(d_31_0)))
			((s_axi_wstrb)(s_axi_wstrb(d_3_0)))
			((s_axi_wlast)(\<const0>\))
			((s_axi_wuser(0))(\<const0>\))
			((s_axi_wvalid)(s_axi_wvalid))
			((s_axi_wready)(s_axi_wready))
			((s_axi_bid(0))(NLW_U0_s_axi_bid_UNCONNECTED(0)))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((s_axi_buser(0))(NLW_U0_s_axi_buser_UNCONNECTED(0)))
			((s_axi_bvalid)(s_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((m_axi_awid(0))(NLW_U0_m_axi_awid_UNCONNECTED(0)))
			((m_axi_awaddr)(m_axi_awaddr(d_31_0)))
			((m_axi_awlen)(NLW_U0_m_axi_awlen_UNCONNECTED(d_3_0)))
			((m_axi_awsize)(NLW_U0_m_axi_awsize_UNCONNECTED(d_2_0)))
			((m_axi_awburst)(NLW_U0_m_axi_awburst_UNCONNECTED(d_1_0)))
			((m_axi_awlock)(NLW_U0_m_axi_awlock_UNCONNECTED(d_1_0)))
			((m_axi_awcache)(NLW_U0_m_axi_awcache_UNCONNECTED(d_3_0)))
			((m_axi_awprot)(m_axi_awprot(d_2_0)))
			((m_axi_awqos)(NLW_U0_m_axi_awqos_UNCONNECTED(d_3_0)))
			((m_axi_awregion)(NLW_U0_m_axi_awregion_UNCONNECTED(d_3_0)))
			((m_axi_awuser(0))(NLW_U0_m_axi_awuser_UNCONNECTED(0)))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_awready)(m_axi_awready))
			((m_axi_wid(0))(NLW_U0_m_axi_wid_UNCONNECTED(0)))
			((m_axi_wdata)(m_axi_wdata(d_31_0)))
			((m_axi_wstrb)(m_axi_wstrb(d_3_0)))
			((m_axi_wlast)(NLW_U0_m_axi_wlast_UNCONNECTED))
			((m_axi_wuser(0))(NLW_U0_m_axi_wuser_UNCONNECTED(0)))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bid(0))(\<const0>\))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_axi_buser(0))(\<const0>\))
			((m_axi_bvalid)(m_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((s_axi_arid(0))(\<const0>\))
			((s_axi_araddr(31))(\<const0>\))
			((s_axi_araddr(30))(\<const0>\))
			((s_axi_araddr(29))(\<const0>\))
			((s_axi_araddr(28))(\<const0>\))
			((s_axi_araddr(27))(\<const0>\))
			((s_axi_araddr(26))(\<const0>\))
			((s_axi_araddr(25))(\<const0>\))
			((s_axi_araddr(24))(\<const0>\))
			((s_axi_araddr(23))(\<const0>\))
			((s_axi_araddr(22))(\<const0>\))
			((s_axi_araddr(21))(\<const0>\))
			((s_axi_araddr(20))(\<const0>\))
			((s_axi_araddr(19))(\<const0>\))
			((s_axi_araddr(18))(\<const0>\))
			((s_axi_araddr(17))(\<const0>\))
			((s_axi_araddr(16))(\<const0>\))
			((s_axi_araddr(15))(\<const0>\))
			((s_axi_araddr(14))(\<const0>\))
			((s_axi_araddr(13))(\<const0>\))
			((s_axi_araddr(12))(\<const0>\))
			((s_axi_araddr(11))(\<const0>\))
			((s_axi_araddr(10))(\<const0>\))
			((s_axi_araddr(9))(\<const0>\))
			((s_axi_araddr(8))(\<const0>\))
			((s_axi_araddr(7))(\<const0>\))
			((s_axi_araddr(6))(\<const0>\))
			((s_axi_araddr(5))(\<const0>\))
			((s_axi_araddr(4))(\<const0>\))
			((s_axi_araddr(3))(\<const0>\))
			((s_axi_araddr(2))(\<const0>\))
			((s_axi_araddr(1))(\<const0>\))
			((s_axi_araddr(0))(\<const0>\))
			((s_axi_arlen(3))(\<const0>\))
			((s_axi_arlen(2))(\<const0>\))
			((s_axi_arlen(1))(\<const0>\))
			((s_axi_arlen(0))(\<const0>\))
			((s_axi_arsize(2))(\<const0>\))
			((s_axi_arsize(1))(\<const0>\))
			((s_axi_arsize(0))(\<const0>\))
			((s_axi_arburst(1))(\<const0>\))
			((s_axi_arburst(0))(\<const0>\))
			((s_axi_arlock(1))(\<const0>\))
			((s_axi_arlock(0))(\<const0>\))
			((s_axi_arcache(3))(\<const0>\))
			((s_axi_arcache(2))(\<const0>\))
			((s_axi_arcache(1))(\<const0>\))
			((s_axi_arcache(0))(\<const0>\))
			((s_axi_arprot(2))(\<const0>\))
			((s_axi_arprot(1))(\<const0>\))
			((s_axi_arprot(0))(\<const0>\))
			((s_axi_arqos(3))(\<const0>\))
			((s_axi_arqos(2))(\<const0>\))
			((s_axi_arqos(1))(\<const0>\))
			((s_axi_arqos(0))(\<const0>\))
			((s_axi_arregion(3))(\<const0>\))
			((s_axi_arregion(2))(\<const0>\))
			((s_axi_arregion(1))(\<const0>\))
			((s_axi_arregion(0))(\<const0>\))
			((s_axi_aruser(0))(\<const0>\))
			((s_axi_arvalid)(\<const0>\))
			((s_axi_arready)(NLW_U0_s_axi_arready_UNCONNECTED))
			((s_axi_rid(0))(NLW_U0_s_axi_rid_UNCONNECTED(0)))
			((s_axi_rdata)(NLW_U0_s_axi_rdata_UNCONNECTED(d_31_0)))
			((s_axi_rresp)(NLW_U0_s_axi_rresp_UNCONNECTED(d_1_0)))
			((s_axi_rlast)(NLW_U0_s_axi_rlast_UNCONNECTED))
			((s_axi_ruser(0))(NLW_U0_s_axi_ruser_UNCONNECTED(0)))
			((s_axi_rvalid)(NLW_U0_s_axi_rvalid_UNCONNECTED))
			((s_axi_rready)(\<const0>\))
			((m_axi_arid(0))(NLW_U0_m_axi_arid_UNCONNECTED(0)))
			((m_axi_araddr)(NLW_U0_m_axi_araddr_UNCONNECTED(d_31_0)))
			((m_axi_arlen)(NLW_U0_m_axi_arlen_UNCONNECTED(d_3_0)))
			((m_axi_arsize)(NLW_U0_m_axi_arsize_UNCONNECTED(d_2_0)))
			((m_axi_arburst)(NLW_U0_m_axi_arburst_UNCONNECTED(d_1_0)))
			((m_axi_arlock)(NLW_U0_m_axi_arlock_UNCONNECTED(d_1_0)))
			((m_axi_arcache)(NLW_U0_m_axi_arcache_UNCONNECTED(d_3_0)))
			((m_axi_arprot)(NLW_U0_m_axi_arprot_UNCONNECTED(d_2_0)))
			((m_axi_arqos)(NLW_U0_m_axi_arqos_UNCONNECTED(d_3_0)))
			((m_axi_arregion)(NLW_U0_m_axi_arregion_UNCONNECTED(d_3_0)))
			((m_axi_aruser(0))(NLW_U0_m_axi_aruser_UNCONNECTED(0)))
			((m_axi_arvalid)(NLW_U0_m_axi_arvalid_UNCONNECTED))
			((m_axi_arready)(\<const0>\))
			((m_axi_rid(0))(\<const0>\))
			((m_axi_rdata(31))(\<const0>\))
			((m_axi_rdata(30))(\<const0>\))
			((m_axi_rdata(29))(\<const0>\))
			((m_axi_rdata(28))(\<const0>\))
			((m_axi_rdata(27))(\<const0>\))
			((m_axi_rdata(26))(\<const0>\))
			((m_axi_rdata(25))(\<const0>\))
			((m_axi_rdata(24))(\<const0>\))
			((m_axi_rdata(23))(\<const0>\))
			((m_axi_rdata(22))(\<const0>\))
			((m_axi_rdata(21))(\<const0>\))
			((m_axi_rdata(20))(\<const0>\))
			((m_axi_rdata(19))(\<const0>\))
			((m_axi_rdata(18))(\<const0>\))
			((m_axi_rdata(17))(\<const0>\))
			((m_axi_rdata(16))(\<const0>\))
			((m_axi_rdata(15))(\<const0>\))
			((m_axi_rdata(14))(\<const0>\))
			((m_axi_rdata(13))(\<const0>\))
			((m_axi_rdata(12))(\<const0>\))
			((m_axi_rdata(11))(\<const0>\))
			((m_axi_rdata(10))(\<const0>\))
			((m_axi_rdata(9))(\<const0>\))
			((m_axi_rdata(8))(\<const0>\))
			((m_axi_rdata(7))(\<const0>\))
			((m_axi_rdata(6))(\<const0>\))
			((m_axi_rdata(5))(\<const0>\))
			((m_axi_rdata(4))(\<const0>\))
			((m_axi_rdata(3))(\<const0>\))
			((m_axi_rdata(2))(\<const0>\))
			((m_axi_rdata(1))(\<const0>\))
			((m_axi_rdata(0))(\<const0>\))
			((m_axi_rresp(1))(\<const0>\))
			((m_axi_rresp(0))(\<const0>\))
			((m_axi_rlast)(\<const0>\))
			((m_axi_ruser(0))(\<const0>\))
			((m_axi_rvalid)(\<const0>\))
			((m_axi_rready)(NLW_U0_m_axi_rready_UNCONNECTED))
			((s_axis_tvalid)(\<const0>\))
			((s_axis_tready)(NLW_U0_s_axis_tready_UNCONNECTED))
			((s_axis_tdata(7))(\<const0>\))
			((s_axis_tdata(6))(\<const0>\))
			((s_axis_tdata(5))(\<const0>\))
			((s_axis_tdata(4))(\<const0>\))
			((s_axis_tdata(3))(\<const0>\))
			((s_axis_tdata(2))(\<const0>\))
			((s_axis_tdata(1))(\<const0>\))
			((s_axis_tdata(0))(\<const0>\))
			((s_axis_tstrb(0))(\<const0>\))
			((s_axis_tkeep(0))(\<const0>\))
			((s_axis_tlast)(\<const0>\))
			((s_axis_tid(0))(\<const0>\))
			((s_axis_tdest(0))(\<const0>\))
			((s_axis_tuser(3))(\<const0>\))
			((s_axis_tuser(2))(\<const0>\))
			((s_axis_tuser(1))(\<const0>\))
			((s_axis_tuser(0))(\<const0>\))
			((m_axis_tvalid)(NLW_U0_m_axis_tvalid_UNCONNECTED))
			((m_axis_tready)(\<const0>\))
			((m_axis_tdata)(NLW_U0_m_axis_tdata_UNCONNECTED(d_7_0)))
			((m_axis_tstrb(0))(NLW_U0_m_axis_tstrb_UNCONNECTED(0)))
			((m_axis_tkeep(0))(NLW_U0_m_axis_tkeep_UNCONNECTED(0)))
			((m_axis_tlast)(NLW_U0_m_axis_tlast_UNCONNECTED))
			((m_axis_tid(0))(NLW_U0_m_axis_tid_UNCONNECTED(0)))
			((m_axis_tdest(0))(NLW_U0_m_axis_tdest_UNCONNECTED(0)))
			((m_axis_tuser)(NLW_U0_m_axis_tuser_UNCONNECTED(d_3_0)))
			((axi_aw_injectsbiterr)(\<const0>\))
			((axi_aw_injectdbiterr)(\<const0>\))
			((axi_aw_prog_full_thresh(3))(\<const0>\))
			((axi_aw_prog_full_thresh(2))(\<const0>\))
			((axi_aw_prog_full_thresh(1))(\<const0>\))
			((axi_aw_prog_full_thresh(0))(\<const0>\))
			((axi_aw_prog_empty_thresh(3))(\<const0>\))
			((axi_aw_prog_empty_thresh(2))(\<const0>\))
			((axi_aw_prog_empty_thresh(1))(\<const0>\))
			((axi_aw_prog_empty_thresh(0))(\<const0>\))
			((axi_aw_data_count)(NLW_U0_axi_aw_data_count_UNCONNECTED(d_4_0)))
			((axi_aw_wr_data_count)(NLW_U0_axi_aw_wr_data_count_UNCONNECTED(d_4_0)))
			((axi_aw_rd_data_count)(NLW_U0_axi_aw_rd_data_count_UNCONNECTED(d_4_0)))
			((axi_aw_sbiterr)(NLW_U0_axi_aw_sbiterr_UNCONNECTED))
			((axi_aw_dbiterr)(NLW_U0_axi_aw_dbiterr_UNCONNECTED))
			((axi_aw_overflow)(axi_aw_overflow))
			((axi_aw_underflow)(NLW_U0_axi_aw_underflow_UNCONNECTED))
			((axi_aw_prog_full)(NLW_U0_axi_aw_prog_full_UNCONNECTED))
			((axi_aw_prog_empty)(NLW_U0_axi_aw_prog_empty_UNCONNECTED))
			((axi_w_injectsbiterr)(\<const0>\))
			((axi_w_injectdbiterr)(\<const0>\))
			((axi_w_prog_full_thresh(3))(\<const0>\))
			((axi_w_prog_full_thresh(2))(\<const0>\))
			((axi_w_prog_full_thresh(1))(\<const0>\))
			((axi_w_prog_full_thresh(0))(\<const0>\))
			((axi_w_prog_empty_thresh(3))(\<const0>\))
			((axi_w_prog_empty_thresh(2))(\<const0>\))
			((axi_w_prog_empty_thresh(1))(\<const0>\))
			((axi_w_prog_empty_thresh(0))(\<const0>\))
			((axi_w_data_count)(NLW_U0_axi_w_data_count_UNCONNECTED(d_4_0)))
			((axi_w_wr_data_count)(NLW_U0_axi_w_wr_data_count_UNCONNECTED(d_4_0)))
			((axi_w_rd_data_count)(NLW_U0_axi_w_rd_data_count_UNCONNECTED(d_4_0)))
			((axi_w_sbiterr)(NLW_U0_axi_w_sbiterr_UNCONNECTED))
			((axi_w_dbiterr)(NLW_U0_axi_w_dbiterr_UNCONNECTED))
			((axi_w_overflow)(axi_w_overflow))
			((axi_w_underflow)(NLW_U0_axi_w_underflow_UNCONNECTED))
			((axi_w_prog_full)(NLW_U0_axi_w_prog_full_UNCONNECTED))
			((axi_w_prog_empty)(NLW_U0_axi_w_prog_empty_UNCONNECTED))
			((axi_b_injectsbiterr)(\<const0>\))
			((axi_b_injectdbiterr)(\<const0>\))
			((axi_b_prog_full_thresh(3))(\<const0>\))
			((axi_b_prog_full_thresh(2))(\<const0>\))
			((axi_b_prog_full_thresh(1))(\<const0>\))
			((axi_b_prog_full_thresh(0))(\<const0>\))
			((axi_b_prog_empty_thresh(3))(\<const0>\))
			((axi_b_prog_empty_thresh(2))(\<const0>\))
			((axi_b_prog_empty_thresh(1))(\<const0>\))
			((axi_b_prog_empty_thresh(0))(\<const0>\))
			((axi_b_data_count)(NLW_U0_axi_b_data_count_UNCONNECTED(d_4_0)))
			((axi_b_wr_data_count)(NLW_U0_axi_b_wr_data_count_UNCONNECTED(d_4_0)))
			((axi_b_rd_data_count)(NLW_U0_axi_b_rd_data_count_UNCONNECTED(d_4_0)))
			((axi_b_sbiterr)(NLW_U0_axi_b_sbiterr_UNCONNECTED))
			((axi_b_dbiterr)(NLW_U0_axi_b_dbiterr_UNCONNECTED))
			((axi_b_overflow)(axi_b_overflow))
			((axi_b_underflow)(NLW_U0_axi_b_underflow_UNCONNECTED))
			((axi_b_prog_full)(NLW_U0_axi_b_prog_full_UNCONNECTED))
			((axi_b_prog_empty)(NLW_U0_axi_b_prog_empty_UNCONNECTED))
			((axi_ar_injectsbiterr)(\<const0>\))
			((axi_ar_injectdbiterr)(\<const0>\))
			((axi_ar_prog_full_thresh(3))(\<const0>\))
			((axi_ar_prog_full_thresh(2))(\<const0>\))
			((axi_ar_prog_full_thresh(1))(\<const0>\))
			((axi_ar_prog_full_thresh(0))(\<const0>\))
			((axi_ar_prog_empty_thresh(3))(\<const0>\))
			((axi_ar_prog_empty_thresh(2))(\<const0>\))
			((axi_ar_prog_empty_thresh(1))(\<const0>\))
			((axi_ar_prog_empty_thresh(0))(\<const0>\))
			((axi_ar_data_count)(NLW_U0_axi_ar_data_count_UNCONNECTED(d_4_0)))
			((axi_ar_wr_data_count)(NLW_U0_axi_ar_wr_data_count_UNCONNECTED(d_4_0)))
			((axi_ar_rd_data_count)(NLW_U0_axi_ar_rd_data_count_UNCONNECTED(d_4_0)))
			((axi_ar_sbiterr)(NLW_U0_axi_ar_sbiterr_UNCONNECTED))
			((axi_ar_dbiterr)(NLW_U0_axi_ar_dbiterr_UNCONNECTED))
			((axi_ar_overflow)(NLW_U0_axi_ar_overflow_UNCONNECTED))
			((axi_ar_underflow)(NLW_U0_axi_ar_underflow_UNCONNECTED))
			((axi_ar_prog_full)(NLW_U0_axi_ar_prog_full_UNCONNECTED))
			((axi_ar_prog_empty)(NLW_U0_axi_ar_prog_empty_UNCONNECTED))
			((axi_r_injectsbiterr)(\<const0>\))
			((axi_r_injectdbiterr)(\<const0>\))
			((axi_r_prog_full_thresh(9))(\<const0>\))
			((axi_r_prog_full_thresh(8))(\<const0>\))
			((axi_r_prog_full_thresh(7))(\<const0>\))
			((axi_r_prog_full_thresh(6))(\<const0>\))
			((axi_r_prog_full_thresh(5))(\<const0>\))
			((axi_r_prog_full_thresh(4))(\<const0>\))
			((axi_r_prog_full_thresh(3))(\<const0>\))
			((axi_r_prog_full_thresh(2))(\<const0>\))
			((axi_r_prog_full_thresh(1))(\<const0>\))
			((axi_r_prog_full_thresh(0))(\<const0>\))
			((axi_r_prog_empty_thresh(9))(\<const0>\))
			((axi_r_prog_empty_thresh(8))(\<const0>\))
			((axi_r_prog_empty_thresh(7))(\<const0>\))
			((axi_r_prog_empty_thresh(6))(\<const0>\))
			((axi_r_prog_empty_thresh(5))(\<const0>\))
			((axi_r_prog_empty_thresh(4))(\<const0>\))
			((axi_r_prog_empty_thresh(3))(\<const0>\))
			((axi_r_prog_empty_thresh(2))(\<const0>\))
			((axi_r_prog_empty_thresh(1))(\<const0>\))
			((axi_r_prog_empty_thresh(0))(\<const0>\))
			((axi_r_data_count)(NLW_U0_axi_r_data_count_UNCONNECTED(d_10_0)))
			((axi_r_wr_data_count)(NLW_U0_axi_r_wr_data_count_UNCONNECTED(d_10_0)))
			((axi_r_rd_data_count)(NLW_U0_axi_r_rd_data_count_UNCONNECTED(d_10_0)))
			((axi_r_sbiterr)(NLW_U0_axi_r_sbiterr_UNCONNECTED))
			((axi_r_dbiterr)(NLW_U0_axi_r_dbiterr_UNCONNECTED))
			((axi_r_overflow)(NLW_U0_axi_r_overflow_UNCONNECTED))
			((axi_r_underflow)(NLW_U0_axi_r_underflow_UNCONNECTED))
			((axi_r_prog_full)(NLW_U0_axi_r_prog_full_UNCONNECTED))
			((axi_r_prog_empty)(NLW_U0_axi_r_prog_empty_UNCONNECTED))
			((axis_injectsbiterr)(\<const0>\))
			((axis_injectdbiterr)(\<const0>\))
			((axis_prog_full_thresh(9))(\<const0>\))
			((axis_prog_full_thresh(8))(\<const0>\))
			((axis_prog_full_thresh(7))(\<const0>\))
			((axis_prog_full_thresh(6))(\<const0>\))
			((axis_prog_full_thresh(5))(\<const0>\))
			((axis_prog_full_thresh(4))(\<const0>\))
			((axis_prog_full_thresh(3))(\<const0>\))
			((axis_prog_full_thresh(2))(\<const0>\))
			((axis_prog_full_thresh(1))(\<const0>\))
			((axis_prog_full_thresh(0))(\<const0>\))
			((axis_prog_empty_thresh(9))(\<const0>\))
			((axis_prog_empty_thresh(8))(\<const0>\))
			((axis_prog_empty_thresh(7))(\<const0>\))
			((axis_prog_empty_thresh(6))(\<const0>\))
			((axis_prog_empty_thresh(5))(\<const0>\))
			((axis_prog_empty_thresh(4))(\<const0>\))
			((axis_prog_empty_thresh(3))(\<const0>\))
			((axis_prog_empty_thresh(2))(\<const0>\))
			((axis_prog_empty_thresh(1))(\<const0>\))
			((axis_prog_empty_thresh(0))(\<const0>\))
			((axis_data_count)(NLW_U0_axis_data_count_UNCONNECTED(d_10_0)))
			((axis_wr_data_count)(NLW_U0_axis_wr_data_count_UNCONNECTED(d_10_0)))
			((axis_rd_data_count)(NLW_U0_axis_rd_data_count_UNCONNECTED(d_10_0)))
			((axis_sbiterr)(NLW_U0_axis_sbiterr_UNCONNECTED))
			((axis_dbiterr)(NLW_U0_axis_dbiterr_UNCONNECTED))
			((axis_overflow)(NLW_U0_axis_overflow_UNCONNECTED))
			((axis_underflow)(NLW_U0_axis_underflow_UNCONNECTED))
			((axis_prog_full)(NLW_U0_axis_prog_full_UNCONNECTED))
			((axis_prog_empty)(NLW_U0_axis_prog_empty_UNCONNECTED))
		)
	)
	(_object
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9327 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9328 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 9329 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9330 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9330 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9331 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9331 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 9332 (_entity (_in ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9334 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9334 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9335 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9335 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 9336 (_entity (_in ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 9337 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9338 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 9339 (_entity (_out ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 9340 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9341 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9341 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 9342 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~126 0 9342 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 9343 (_entity (_out ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 9345 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~128 0 9345 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 9346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 9346 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 9348 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 9349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 9349 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 9350 (_entity (_in ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 9351 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9352 (_entity (_out ))))
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9353 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9354 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 9369 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_almost_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9370 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_almost_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9371 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9372 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9373 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9374 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9375 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9376 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9377 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9378 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9379 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9380 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9381 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9382 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9383 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9384 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9385 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9386 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9387 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9388 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9389 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9390 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9391 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9392 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9393 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9394 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9395 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9396 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9397 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9398 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9399 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9400 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9401 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9402 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9403 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9404 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9405 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9406 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9407 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9408 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_rready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9409 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_wlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9410 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9411 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9412 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9413 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9414 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9415 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_rd_rst_busy_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9416 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_arready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9417 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9418 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9419 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axis_tready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9420 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9421 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9422 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_valid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9423 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_wr_ack_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9424 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_wr_rst_busy_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 9425 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal NLW_U0_axi_ar_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9426 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9427 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9428 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9429 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9430 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9431 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9432 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9433 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9434 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9435 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal NLW_U0_axi_r_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9435 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9436 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9437 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9438 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9439 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9440 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9441 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9442 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9443 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9444 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal NLW_U0_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9444 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 9445 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NLW_U0_dout_UNCONNECTED ~STD_LOGIC_VECTOR{17~downto~0}~13 0 9445 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 9446 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_araddr_UNCONNECTED ~STD_LOGIC_VECTOR{31~downto~0}~13 0 9446 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9447 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arburst_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9447 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9448 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arcache_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9448 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9449 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9449 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arlen_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9450 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arlock_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9451 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9452 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arprot_UNCONNECTED ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9452 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arqos_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9453 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arregion_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9454 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arsize_UNCONNECTED ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9455 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_aruser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9456 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awburst_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9457 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awcache_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9458 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9459 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awlen_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9460 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awlock_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9461 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awqos_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9462 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awregion_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9463 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awsize_UNCONNECTED ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9464 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awuser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9465 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_wid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9466 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_wuser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9467 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 9468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NLW_U0_m_axis_tdata_UNCONNECTED ~STD_LOGIC_VECTOR{7~downto~0}~13 0 9468 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tdest_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9469 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9470 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tkeep_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9471 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tstrb_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9472 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tuser_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9473 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9474 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_bid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9475 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_buser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9476 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rdata_UNCONNECTED ~STD_LOGIC_VECTOR{31~downto~0}~13 0 9477 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9478 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rresp_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 9479 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_ruser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 9480 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 9481 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 20540         1428409933052 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16clk_x_pntrs 0 5356 (structure 0 5372 ))
	(_version vb4)
	(_time 1428409933053 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 90929d9cc6c7c58798979e9284c99796c3969997949695)
	(_entity
		(_time 1428408227016)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 5408 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gsync_stage[1].rd_stg_inst\ 0 5412 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff)
		(_port
			((Q(3))(\n_0_gsync_stage[1].rd_stg_inst\))
			((Q(2))(\n_1_gsync_stage[1].rd_stg_inst\))
			((Q(1))(\n_2_gsync_stage[1].rd_stg_inst\))
			((Q(0))(\n_3_gsync_stage[1].rd_stg_inst\))
			((I1(3))(\n_0_wr_pntr_gc_reg[3]\))
			((I1(2))(\n_0_wr_pntr_gc_reg[2]\))
			((I1(1))(\n_0_wr_pntr_gc_reg[1]\))
			((I1(0))(\n_0_wr_pntr_gc_reg[0]\))
			((m_aclk)(m_aclk))
			((I2(0))(I1(0)))
		)
	)
	(_instantiation \gsync_stage[1].wr_stg_inst\ 0 5425 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_0)
		(_port
			((Q(3))(\n_0_gsync_stage[1].wr_stg_inst\))
			((Q(2))(\n_1_gsync_stage[1].wr_stg_inst\))
			((Q(1))(\n_2_gsync_stage[1].wr_stg_inst\))
			((Q(0))(\n_3_gsync_stage[1].wr_stg_inst\))
			((I1(3))(\n_0_rd_pntr_gc_reg[3]\))
			((I1(2))(\n_0_rd_pntr_gc_reg[2]\))
			((I1(1))(\n_0_rd_pntr_gc_reg[1]\))
			((I1(0))(\n_0_rd_pntr_gc_reg[0]\))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_instantiation \gsync_stage[2].rd_stg_inst\ 0 5438 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_1)
		(_port
			((Q(0))(\n_0_gsync_stage[2].rd_stg_inst\))
			((O1(2))(\n_1_gsync_stage[2].rd_stg_inst\))
			((O1(1))(\n_2_gsync_stage[2].rd_stg_inst\))
			((O1(0))(\n_3_gsync_stage[2].rd_stg_inst\))
			((D(3))(\n_0_gsync_stage[1].rd_stg_inst\))
			((D(2))(\n_1_gsync_stage[1].rd_stg_inst\))
			((D(1))(\n_2_gsync_stage[1].rd_stg_inst\))
			((D(0))(\n_3_gsync_stage[1].rd_stg_inst\))
			((m_aclk)(m_aclk))
			((I1(0))(I1(0)))
		)
	)
	(_instantiation \gsync_stage[2].wr_stg_inst\ 0 5451 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_2)
		(_port
			((Q(0))(\n_0_gsync_stage[2].wr_stg_inst\))
			((O1(2))(\n_1_gsync_stage[2].wr_stg_inst\))
			((O1(1))(\n_2_gsync_stage[2].wr_stg_inst\))
			((O1(0))(\n_3_gsync_stage[2].wr_stg_inst\))
			((D(3))(\n_0_gsync_stage[1].wr_stg_inst\))
			((D(2))(\n_1_gsync_stage[1].wr_stg_inst\))
			((D(1))(\n_2_gsync_stage[1].wr_stg_inst\))
			((D(0))(\n_3_gsync_stage[1].wr_stg_inst\))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_instantiation \ram_empty_fb_i_i_1__0\ 0 5464 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"00010001000100010001000111110001"\))
		)
		(_port
			((O)(O1))
			((I0)(\n_0_ram_empty_fb_i_i_2__0\))
			((I1)(\n_0_ram_empty_fb_i_i_3__0\))
			((I2)(O3(0)))
			((I3)(\n_0_ram_empty_fb_i_i_4__0\))
			((I4)(\n_0_ram_empty_fb_i_i_5__0\))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"00010001000100010001000111110001"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_2__0\ 0 5476 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_2__0\))
			((I0)(p_1_out(1)))
			((I1)(ADDRA(1)))
			((I2)(p_1_out(0)))
			((I3)(ADDRA(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_3__0\ 0 5487 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_3__0\))
			((I0)(p_1_out(2)))
			((I1)(ADDRA(2)))
			((I2)(p_1_out(3)))
			((I3)(ADDRA(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_4__0\ 0 5498 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_4__0\))
			((I0)(p_1_out(2)))
			((I1)(O2(2)))
			((I2)(p_1_out(3)))
			((I3)(O2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_5__0\ 0 5509 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_5__0\))
			((I0)(p_1_out(1)))
			((I1)(O2(1)))
			((I2)(p_1_out(0)))
			((I3)(O2(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[0]\ 0 5520 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_3_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[1]\ 0 5531 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_2_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[2]\ 0 5542 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_1_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[3]\ 0 5553 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_0_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[0]\ 0 5564 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[1]\ 0 5575 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[2]\ 0 5586 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[3]\ 0 5597 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[3]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(ADDRA(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[0]\ 0 5608 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(\n_3_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[1]\ 0 5619 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(\n_2_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[2]\ 0 5630 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(\n_1_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[3]\ 0 5641 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(\n_0_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc[0]_i_1\ 0 5652 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(0)))
			((I0)(Q(0)))
			((I1)(Q(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[1]_i_1\ 0 5661 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(1)))
			((I0)(Q(1)))
			((I1)(Q(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[2]_i_1\ 0 5670 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(2)))
			((I0)(Q(2)))
			((I1)(Q(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[0]\ 0 5679 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(p_0_in1_out(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[1]\ 0 5690 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(p_0_in1_out(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[2]\ 0 5701 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(p_0_in1_out(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[3]\ 0 5712 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[3]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(Q(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 5358 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5359 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~12 0 5360 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 5361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 5361 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 5362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{3~downto~0}~124 0 5362 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 5363 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~126 0 5363 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~128 0 5365 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~128 0 5365 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5366 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1210 0 5367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~1210 0 5367 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5368 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5368 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5373 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5374 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5376 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5377 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_2__0\ ~extieee.std_logic_1164.STD_LOGIC 0 5378 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_3__0\ ~extieee.std_logic_1164.STD_LOGIC 0 5379 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_4__0\ ~extieee.std_logic_1164.STD_LOGIC 0 5380 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_5__0\ ~extieee.std_logic_1164.STD_LOGIC 0 5381 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 5382 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 5383 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 5384 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 5385 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 5386 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 5387 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 5388 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 5389 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5390 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5391 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5392 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5393 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5394 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5395 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5396 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5397 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5398 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5399 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5400 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5401 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 5402 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal p_0_in1_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 5402 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5403 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5403 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
)
V 000050 55 18771         1428409933058 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16clk_x_pntrs_18 0 5726 (structure 0 5744 ))
	(_version vb4)
	(_time 1428409933059 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 90929d9cc6c7c58798979f9284c99796c3969997949695)
	(_entity
		(_time 1428408227022)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 5771 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gsync_stage[1].rd_stg_inst\ 0 5775 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_24)
		(_port
			((Q(3))(\n_0_gsync_stage[1].rd_stg_inst\))
			((Q(2))(\n_1_gsync_stage[1].rd_stg_inst\))
			((Q(1))(\n_2_gsync_stage[1].rd_stg_inst\))
			((Q(0))(\n_3_gsync_stage[1].rd_stg_inst\))
			((I1)(wr_pntr_gc(d_3_0)))
			((m_aclk)(m_aclk))
			((I2(0))(I1(0)))
		)
	)
	(_instantiation \gsync_stage[1].wr_stg_inst\ 0 5785 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_25)
		(_port
			((Q(3))(\n_0_gsync_stage[1].wr_stg_inst\))
			((Q(2))(\n_1_gsync_stage[1].wr_stg_inst\))
			((Q(1))(\n_2_gsync_stage[1].wr_stg_inst\))
			((Q(0))(\n_3_gsync_stage[1].wr_stg_inst\))
			((I1)(rd_pntr_gc(d_3_0)))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_instantiation \gsync_stage[2].rd_stg_inst\ 0 5795 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_26)
		(_port
			((p_0_in)(p_0_in(d_3_0)))
			((D(3))(\n_0_gsync_stage[1].rd_stg_inst\))
			((D(2))(\n_1_gsync_stage[1].rd_stg_inst\))
			((D(1))(\n_2_gsync_stage[1].rd_stg_inst\))
			((D(0))(\n_3_gsync_stage[1].rd_stg_inst\))
			((m_aclk)(m_aclk))
			((I1(0))(I1(0)))
		)
	)
	(_instantiation \gsync_stage[2].wr_stg_inst\ 0 5805 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_27)
		(_port
			((Q(0))(\n_0_gsync_stage[2].wr_stg_inst\))
			((O1(2))(\n_1_gsync_stage[2].wr_stg_inst\))
			((O1(1))(\n_2_gsync_stage[2].wr_stg_inst\))
			((O1(0))(\n_3_gsync_stage[2].wr_stg_inst\))
			((D(3))(\n_0_gsync_stage[1].wr_stg_inst\))
			((D(2))(\n_1_gsync_stage[1].wr_stg_inst\))
			((D(1))(\n_2_gsync_stage[1].wr_stg_inst\))
			((D(0))(\n_3_gsync_stage[1].wr_stg_inst\))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_instantiation ram_empty_fb_i_i_1 0 5818 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"00010001000100010001000111110001"\))
		)
		(_port
			((O)(O1))
			((I0)(n_0_ram_empty_fb_i_i_2))
			((I1)(n_0_ram_empty_fb_i_i_3))
			((I2)(O3(0)))
			((I3)(n_0_ram_empty_fb_i_i_4))
			((I4)(n_0_ram_empty_fb_i_i_5))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"00010001000100010001000111110001"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_2 0 5830 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_empty_fb_i_i_2))
			((I0)(p_1_out(1)))
			((I1)(ADDRA(1)))
			((I2)(p_1_out(0)))
			((I3)(ADDRA(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_3 0 5841 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_empty_fb_i_i_3))
			((I0)(p_1_out(2)))
			((I1)(ADDRA(2)))
			((I2)(p_1_out(3)))
			((I3)(ADDRA(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_4 0 5852 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_empty_fb_i_i_4))
			((I0)(p_1_out(2)))
			((I1)(O2(2)))
			((I2)(p_1_out(3)))
			((I3)(O2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_5 0 5863 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_empty_fb_i_i_5))
			((I0)(p_1_out(1)))
			((I1)(O2(1)))
			((I2)(p_1_out(0)))
			((I3)(O2(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[0]\ 0 5874 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_3_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[1]\ 0 5885 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_2_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[2]\ 0 5896 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_1_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[3]\ 0 5907 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O4(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_0_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[0]\ 0 5918 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[1]\ 0 5929 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[2]\ 0 5940 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[3]\ 0 5951 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(ADDRA(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[0]\ 0 5962 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(p_0_in(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[1]\ 0 5973 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(p_0_in(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[2]\ 0 5984 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(p_0_in(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[3]\ 0 5995 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(p_0_in(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc[0]_i_1\ 0 6006 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(0)))
			((I0)(Q(0)))
			((I1)(Q(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[1]_i_1\ 0 6015 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(1)))
			((I0)(Q(1)))
			((I1)(Q(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[2]_i_1\ 0 6024 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(2)))
			((I0)(Q(2)))
			((I1)(Q(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[0]\ 0 6033 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(p_0_in1_out(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[1]\ 0 6044 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(p_0_in1_out(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[2]\ 0 6055 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(p_0_in1_out(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[3]\ 0 6066 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(Q(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 5728 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5729 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5729 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5730 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~12 0 5730 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 5731 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 5731 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 5732 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{3~downto~0}~124 0 5732 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 5733 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~126 0 5733 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5734 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~128 0 5735 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~128 0 5735 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1210 0 5737 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~1210 0 5737 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5738 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5738 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5745 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5746 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5747 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5748 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_empty_fb_i_i_2 ~extieee.std_logic_1164.STD_LOGIC 0 5749 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_empty_fb_i_i_3 ~extieee.std_logic_1164.STD_LOGIC 0 5750 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_empty_fb_i_i_4 ~extieee.std_logic_1164.STD_LOGIC 0 5751 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_empty_fb_i_i_5 ~extieee.std_logic_1164.STD_LOGIC 0 5752 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5753 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5754 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5755 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5756 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5757 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5758 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5759 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5760 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 5761 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5762 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p_0_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5762 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 5763 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal p_0_in1_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 5763 (_architecture (_uni ))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5764 (_architecture (_uni ))))
		(_signal (_internal rd_pntr_gc ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5765 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_gc ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5766 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
)
V 000050 55 20564         1428409933064 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16clk_x_pntrs_4 0 6080 (structure 0 6098 ))
	(_version vb4)
	(_time 1428409933065 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 9f9d92939fc8ca889798919f8bc69899cc9996989b999a)
	(_entity
		(_time 1428408227028)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 6134 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gsync_stage[1].rd_stg_inst\ 0 6138 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_10)
		(_port
			((Q(3))(\n_0_gsync_stage[1].rd_stg_inst\))
			((Q(2))(\n_1_gsync_stage[1].rd_stg_inst\))
			((Q(1))(\n_2_gsync_stage[1].rd_stg_inst\))
			((Q(0))(\n_3_gsync_stage[1].rd_stg_inst\))
			((I1(3))(\n_0_wr_pntr_gc_reg[3]\))
			((I1(2))(\n_0_wr_pntr_gc_reg[2]\))
			((I1(1))(\n_0_wr_pntr_gc_reg[1]\))
			((I1(0))(\n_0_wr_pntr_gc_reg[0]\))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_instantiation \gsync_stage[1].wr_stg_inst\ 0 6151 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_11)
		(_port
			((Q(3))(\n_0_gsync_stage[1].wr_stg_inst\))
			((Q(2))(\n_1_gsync_stage[1].wr_stg_inst\))
			((Q(1))(\n_2_gsync_stage[1].wr_stg_inst\))
			((Q(0))(\n_3_gsync_stage[1].wr_stg_inst\))
			((I1(3))(\n_0_rd_pntr_gc_reg[3]\))
			((I1(2))(\n_0_rd_pntr_gc_reg[2]\))
			((I1(1))(\n_0_rd_pntr_gc_reg[1]\))
			((I1(0))(\n_0_rd_pntr_gc_reg[0]\))
			((m_aclk)(m_aclk))
			((I3(0))(I3(0)))
		)
	)
	(_instantiation \gsync_stage[2].rd_stg_inst\ 0 6164 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_12)
		(_port
			((Q(0))(\n_0_gsync_stage[2].rd_stg_inst\))
			((O1(2))(\n_1_gsync_stage[2].rd_stg_inst\))
			((O1(1))(\n_2_gsync_stage[2].rd_stg_inst\))
			((O1(0))(\n_3_gsync_stage[2].rd_stg_inst\))
			((D(3))(\n_0_gsync_stage[1].rd_stg_inst\))
			((D(2))(\n_1_gsync_stage[1].rd_stg_inst\))
			((D(1))(\n_2_gsync_stage[1].rd_stg_inst\))
			((D(0))(\n_3_gsync_stage[1].rd_stg_inst\))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_instantiation \gsync_stage[2].wr_stg_inst\ 0 6177 (_entity . t_axi4_lite32_w_afifo_d16synchronizer_ff_13)
		(_port
			((Q(0))(\n_0_gsync_stage[2].wr_stg_inst\))
			((O1(2))(\n_1_gsync_stage[2].wr_stg_inst\))
			((O1(1))(\n_2_gsync_stage[2].wr_stg_inst\))
			((O1(0))(\n_3_gsync_stage[2].wr_stg_inst\))
			((D(3))(\n_0_gsync_stage[1].wr_stg_inst\))
			((D(2))(\n_1_gsync_stage[1].wr_stg_inst\))
			((D(1))(\n_2_gsync_stage[1].wr_stg_inst\))
			((D(0))(\n_3_gsync_stage[1].wr_stg_inst\))
			((m_aclk)(m_aclk))
			((I3(0))(I3(0)))
		)
	)
	(_instantiation \ram_empty_fb_i_i_1__1\ 0 6190 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"00010001000100010001000111110001"\))
		)
		(_port
			((O)(O1))
			((I0)(\n_0_ram_empty_fb_i_i_2__1\))
			((I1)(\n_0_ram_empty_fb_i_i_3__1\))
			((I2)(E(0)))
			((I3)(\n_0_ram_empty_fb_i_i_4__1\))
			((I4)(\n_0_ram_empty_fb_i_i_5__1\))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"00010001000100010001000111110001"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_2__1\ 0 6202 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_2__1\))
			((I0)(p_1_out(1)))
			((I1)(count_d1(1)))
			((I2)(p_1_out(0)))
			((I3)(count_d1(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_3__1\ 0 6213 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_3__1\))
			((I0)(p_1_out(2)))
			((I1)(count_d1(2)))
			((I2)(p_1_out(3)))
			((I3)(count_d1(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_4__1\ 0 6224 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_4__1\))
			((I0)(p_1_out(2)))
			((I1)(I1(2)))
			((I2)(p_1_out(3)))
			((I3)(I1(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_5__1\ 0 6235 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_5__1\))
			((I0)(p_1_out(1)))
			((I1)(I1(1)))
			((I2)(p_1_out(0)))
			((I3)(I1(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[0]\ 0 6246 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(\n_3_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[1]\ 0 6257 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(\n_2_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[2]\ 0 6268 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(\n_1_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[3]\ 0 6279 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(\n_0_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[0]\ 0 6290 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[1]\ 0 6301 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[2]\ 0 6312 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[3]\ 0 6323 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[3]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(count_d1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[0]\ 0 6334 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_3_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[1]\ 0 6345 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_2_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[2]\ 0 6356 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_1_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[3]\ 0 6367 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(\n_0_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc[0]_i_1\ 0 6378 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(0)))
			((I0)(Q(0)))
			((I1)(Q(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[1]_i_1\ 0 6387 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(1)))
			((I0)(Q(1)))
			((I1)(Q(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[2]_i_1\ 0 6396 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in1_out(2)))
			((I0)(Q(2)))
			((I1)(Q(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[0]\ 0 6405 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(p_0_in1_out(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[1]\ 0 6416 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(p_0_in1_out(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[2]\ 0 6427 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(p_0_in1_out(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[3]\ 0 6438 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[3]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(Q(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 6082 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6083 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6083 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 6084 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 6084 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6085 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 6085 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6086 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal count_d1 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6086 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 6087 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~126 0 6087 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6088 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~128 0 6089 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~128 0 6089 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6090 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1210 0 6091 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~1210 0 6091 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6092 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6092 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6099 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6100 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6101 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6102 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6103 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_2__1\ ~extieee.std_logic_1164.STD_LOGIC 0 6104 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_3__1\ ~extieee.std_logic_1164.STD_LOGIC 0 6105 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_4__1\ ~extieee.std_logic_1164.STD_LOGIC 0 6106 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_5__1\ ~extieee.std_logic_1164.STD_LOGIC 0 6107 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 6112 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 6113 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 6114 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 6115 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6116 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6117 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6118 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6119 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6120 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6121 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6122 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6123 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6124 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6125 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 6128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal p_0_in1_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 6128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 6129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 6129 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
)
V 000050 55 26490         1428409932833 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16dmem 0 15 (structure 0 28 ))
	(_version vb4)
	(_time 1428409932834 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 03010e06565456140b070805175a040550050a04070506)
	(_entity
		(_time 1428408226766)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.RAM32M
			(_object
				(_generic (_internal INIT_A ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~15 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_B ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159181 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_C ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159183 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_D ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159185 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal IS_WCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal DOA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159187 1 21107 (_entity (_out ))))
				(_port (_internal DOB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159189 1 21107 (_entity (_out ))))
				(_port (_internal DOC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159191 1 21107 (_entity (_out ))))
				(_port (_internal DOD ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159193 1 21107 (_entity (_out ))))
				(_port (_internal ADDRA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159195 1 21107 (_entity (_in ))))
				(_port (_internal ADDRB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159197 1 21107 (_entity (_in ))))
				(_port (_internal ADDRC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159199 1 21107 (_entity (_in ))))
				(_port (_internal ADDRD ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159201 1 21107 (_entity (_in ))))
				(_port (_internal DIA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159203 1 21107 (_entity (_in ))))
				(_port (_internal DIB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159205 1 21107 (_entity (_in ))))
				(_port (_internal DIC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159207 1 21107 (_entity (_in ))))
				(_port (_internal DID ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159209 1 21107 (_entity (_in ))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 39 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation RAM_reg_0_15_0_5 0 43 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_1_0)))
			((DOB)(p_0_out(d_3_2)))
			((DOC)(p_0_out(d_5_4)))
			((DOD)(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(DI(d_1_0)))
			((DIB)(DI(d_3_2)))
			((DIC)(DI(d_5_4)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_12_17 0 65 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_13_12)))
			((DOB)(p_0_out(d_15_14)))
			((DOC)(p_0_out(d_17_16)))
			((DOD)(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(DI(d_13_12)))
			((DIB)(DI(d_15_14)))
			((DIC)(DI(d_17_16)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_18_23 0 87 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_19_18)))
			((DOB)(p_0_out(d_21_20)))
			((DOC)(p_0_out(d_23_22)))
			((DOD)(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(DI(d_19_18)))
			((DIB)(DI(d_21_20)))
			((DIC)(DI(d_23_22)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_24_29 0 109 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_25_24)))
			((DOB)(p_0_out(d_27_26)))
			((DOC)(p_0_out(d_29_28)))
			((DOD)(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(DI(d_25_24)))
			((DIB)(DI(d_27_26)))
			((DIC)(DI(d_29_28)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_30_34 0 131 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_31_30)))
			((DOB)(p_0_out(d_33_32)))
			((DOC(1))(NLW_RAM_reg_0_15_30_34_DOC_UNCONNECTED(1)))
			((DOC(0))(p_0_out(34)))
			((DOD)(NLW_RAM_reg_0_15_30_34_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(DI(d_31_30)))
			((DIB)(DI(d_33_32)))
			((DIC(1))(\<const0>\))
			((DIC(0))(DI(34)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation RAM_reg_0_15_6_11 0 155 (_component .unisim.VCOMPONENTS.RAM32M )
		(_port
			((DOA)(p_0_out(d_7_6)))
			((DOB)(p_0_out(d_9_8)))
			((DOC)(p_0_out(d_11_10)))
			((DOD)(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(d_1_0)))
			((ADDRA(4))(\<const0>\))
			((ADDRA(d_3_0))(ADDRA(d_3_0)))
			((ADDRB(4))(\<const0>\))
			((ADDRB(d_3_0))(ADDRA(d_3_0)))
			((ADDRC(4))(\<const0>\))
			((ADDRC(d_3_0))(ADDRA(d_3_0)))
			((ADDRD(4))(\<const0>\))
			((ADDRD(d_3_0))(Q(d_3_0)))
			((DIA)(DI(d_7_6)))
			((DIB)(DI(d_9_8)))
			((DIC)(DI(d_11_10)))
			((DID(1))(\<const0>\))
			((DID(0))(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM32M)
			(_port
				((DOA)(DOA))
				((DOB)(DOB))
				((DOC)(DOC))
				((DOD)(DOD))
				((ADDRA)(ADDRA))
				((ADDRB)(ADDRB))
				((ADDRC)(ADDRC))
				((ADDRD)(ADDRD))
				((DIA)(DIA))
				((DIB)(DIB))
				((DIC)(DIC))
				((DID)(DID))
				((WCLK)(WCLK))
				((WE)(WE))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[0]\ 0 177 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(0)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[10]\ 0 188 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(10)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[11]\ 0 199 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(11)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[12]\ 0 210 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(12)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[13]\ 0 221 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(13)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[14]\ 0 232 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(14)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[15]\ 0 243 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(15)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[16]\ 0 254 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(16)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[17]\ 0 265 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(17)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[18]\ 0 276 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(18)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[19]\ 0 287 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(19)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[1]\ 0 298 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(1)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[20]\ 0 309 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(20)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[21]\ 0 320 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(21)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[22]\ 0 331 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(22)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[23]\ 0 342 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(23)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[24]\ 0 353 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(24)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[25]\ 0 364 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(25)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[26]\ 0 375 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(26)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[27]\ 0 386 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(27)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[28]\ 0 397 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(28)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[29]\ 0 408 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(29)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[2]\ 0 419 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(2)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[30]\ 0 430 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(30)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[31]\ 0 441 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(31)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[32]\ 0 452 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(32)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[33]\ 0 463 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(33)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[34]\ 0 474 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(34)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[3]\ 0 485 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(3)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[4]\ 0 496 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(4)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[5]\ 0 507 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(5)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[6]\ 0 518 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(6)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[7]\ 0 529 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(7)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[8]\ 0 540 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(8)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[9]\ 0 551 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(9)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{34~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 21 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{34~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~1}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 1))))))
		(_signal (_internal NLW_RAM_reg_0_15_30_34_DOC_UNCONNECTED ~STD_LOGIC_VECTOR{1~to~1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_30_34_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~15 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~15)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159181 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159181)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159183 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159183)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159185 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159185)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159187 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159187)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159189 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159189)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159191 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159191)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159193 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159193)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159195 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159195)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159197 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159197)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159199 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159199)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{4~downto~0}~159201 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{4~downto~0}~159201)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159203 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159203)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159205 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159205)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159207 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159207)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{1~downto~0}~159209 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{1~downto~0}~159209)))
	)
)
V 000050 55 7051          1428409933126 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16fifo_generator_ramfifo 0 7727 (structure 0 7744 ))
	(_version vb4)
	(_time 1428409933127 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code ceccc398cd999bd9c1cad7919bcb98c89dc8c7c9ca)
	(_entity
		(_time 1428408227090)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gntv_or_sync_fifo.gcx.clkx\ 0 7767 (_entity . t_axi4_lite32_w_afifo_d16clk_x_pntrs_18)
		(_port
			((O1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((O4)(p_0_out(d_3_0)))
			((O3(0))(p_13_out))
			((O2)(rd_pntr_plus1(d_3_0)))
			((ADDRA)(p_19_out(d_3_0)))
			((Q)(p_8_out(d_3_0)))
			((m_aclk)(m_aclk))
			((I1(0))(RD_RST))
			((s_aclk)(s_aclk))
			((I2(0))(n_6_rstblk))
			((D(2))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_10_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.rd\ 0 7783 (_entity . t_axi4_lite32_w_afifo_d16rd_logic_17)
		(_port
			((E(0))(\n_0_gntv_or_sync_fifo.gl0.rd\))
			((O1)(\n_1_gntv_or_sync_fifo.gl0.rd\))
			((O2)(rd_pntr_plus1(d_3_0)))
			((O3(0))(p_13_out))
			((D(3))(p_19_out(3)))
			((D(2))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_10_gntv_or_sync_fifo.gl0.rd\))
			((O4)(p_19_out(d_2_0)))
			((m_axi_awvalid)(m_axi_awvalid))
			((I1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((m_aclk)(m_aclk))
			((Q(1))(n_2_rstblk))
			((Q(0))(rd_rst_i(0)))
			((m_axi_awready)(m_axi_awready))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.wr\ 0 7801 (_entity . t_axi4_lite32_w_afifo_d16wr_logic_19)
		(_port
			((axi_aw_overflow)(axi_aw_overflow))
			((E(0))(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((s_axi_awready)(s_axi_awready))
			((Q)(p_8_out(d_3_0)))
			((s_aclk)(s_aclk))
			((I1)(\^o1\))
			((s_axi_awvalid)(s_axi_awvalid))
			((rst_full_gen_i)(\^rst_full_gen_i\))
			((O4)(p_0_out(d_3_0)))
			((I2(0))(RST))
		)
	)
	(_instantiation \gntv_or_sync_fifo.mem\ 0 7814 (_entity . t_axi4_lite32_w_afifo_d16memory)
		(_port
			((O1)(Q(d_34_0)))
			((I1)(\n_1_gntv_or_sync_fifo.gl0.rd\))
			((m_aclk)(m_aclk))
			((E(0))(\n_1_gntv_or_sync_fifo.gl0.wr\))
			((DI)(DI(d_34_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(p_19_out(d_3_0)))
			((Q)(p_8_out(d_3_0)))
			((I2(0))(\n_0_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation rstblk 0 7826 (_entity . t_axi4_lite32_w_afifo_d16reset_blk_ramfifo_20)
		(_port
			((rst_full_gen_i)(\^rst_full_gen_i\))
			((O1)(\^o1\))
			((Q(2))(n_2_rstblk))
			((Q(1))(RD_RST))
			((Q(0))(rd_rst_i(0)))
			((O2(1))(RST))
			((O2(0))(n_6_rstblk))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 7729 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 7730 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 7731 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 7732 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 7733 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 7734 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{34~downto~0}~12 0 7734 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7735 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7736 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 7737 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 7740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 7740 (_entity (_in ))))
		(_signal (_internal \^o1\ ~extieee.std_logic_1164.STD_LOGIC 0 7745 (_architecture (_uni ))))
		(_signal (_internal RD_RST ~extieee.std_logic_1164.STD_LOGIC 0 7746 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7747 (_architecture (_uni ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 7748 (_architecture (_uni ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7749 (_architecture (_uni ))))
		(_signal (_internal \n_10_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7750 (_architecture (_uni ))))
		(_signal (_internal \n_1_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7751 (_architecture (_uni ))))
		(_signal (_internal \n_1_gntv_or_sync_fifo.gl0.wr\ ~extieee.std_logic_1164.STD_LOGIC 0 7752 (_architecture (_uni ))))
		(_signal (_internal n_2_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7753 (_architecture (_uni ))))
		(_signal (_internal n_6_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 7754 (_architecture (_uni ))))
		(_signal (_internal \n_8_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7755 (_architecture (_uni ))))
		(_signal (_internal \n_9_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 7756 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7757 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7757 (_architecture (_uni ))))
		(_signal (_internal p_13_out ~extieee.std_logic_1164.STD_LOGIC 0 7758 (_architecture (_uni ))))
		(_signal (_internal p_19_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7759 (_architecture (_uni ))))
		(_signal (_internal p_8_out ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7760 (_architecture (_uni ))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7761 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7762 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal rd_rst_i ~STD_LOGIC_VECTOR{0~to~0}~13 0 7762 (_architecture (_uni ))))
		(_signal (_internal \^rst_full_gen_i\ ~extieee.std_logic_1164.STD_LOGIC 0 7763 (_architecture (_uni ))))
		(_process
			(line__7765(_architecture 0 0 7765 (_assignment (_simple)(_alias((O1)(\^o1\)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__7766(_architecture 1 0 7766 (_assignment (_simple)(_alias((rst_full_gen_i)(\^rst_full_gen_i\)))(_simpleassign BUF)(_target(0))(_sensitivity(30)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 2523          1428409933144 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16fifo_generator_top 0 8081 (structure 0 8098 ))
	(_version vb4)
	(_time 1428409933145 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dedcd38fdd898bc9d4dcc7818bdb88d88dd8d7d9da)
	(_entity
		(_time 1428408227108)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \grf.rf\ 0 8100 (_entity . t_axi4_lite32_w_afifo_d16fifo_generator_ramfifo)
		(_port
			((rst_full_gen_i)(rst_full_gen_i))
			((O1)(rst_d2))
			((axi_aw_overflow)(axi_aw_overflow))
			((s_axi_awready)(s_axi_awready))
			((m_axi_awvalid)(m_axi_awvalid))
			((Q)(Q(d_34_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
			((m_axi_awready)(m_axi_awready))
			((s_axi_awvalid)(s_axi_awvalid))
			((DI)(DI(d_34_0)))
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 8083 (_entity (_out ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 8084 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 8087 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 8088 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{34~downto~0}~12 0 8088 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8089 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8090 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 8091 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 8092 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 8093 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 8094 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 8094 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 5603          1428409933162 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16fifo_generator_v11_0_synth 0 8194 (structure 0 8223 ))
	(_version vb4)
	(_time 1428409933163 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dedcd38fdd898bc9d3d8c7818bdb88d88dd8d7d9da)
	(_entity
		(_time 1428408227126)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gaxi_full_lite.gwrite_ch.gwach2.axi_wach\ 0 8228 (_entity . t_axi4_lite32_w_afifo_d16fifo_generator_top)
		(_port
			((rst_full_gen_i)(\grf.rf/rst_full_gen_i\))
			((rst_d2)(rst_d2))
			((axi_aw_overflow)(axi_aw_overflow))
			((s_axi_awready)(s_axi_awready))
			((m_axi_awvalid)(m_axi_awvalid))
			((Q)(Q(d_34_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
			((m_axi_awready)(m_axi_awready))
			((s_axi_awvalid)(s_axi_awvalid))
			((DI)(DI(d_34_0)))
		)
	)
	(_instantiation \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch\ 0 8243 (_entity . \t_axi4_lite32_w_afifo_d16fifo_generator_top__parameterized0\)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((s_axi_wready)(s_axi_wready))
			((m_axi_wvalid)(m_axi_wvalid))
			((O1)(O1(d_35_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((rst_d2)(rst_d2))
			((inverted_reset)(inverted_reset))
			((m_axi_wready)(m_axi_wready))
			((s_axi_wvalid)(s_axi_wvalid))
			((rst_full_gen_i)(\grf.rf/rst_full_gen_i\))
			((I6)(I6(d_35_0)))
		)
	)
	(_instantiation \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch\ 0 8258 (_entity . \t_axi4_lite32_w_afifo_d16fifo_generator_top__parameterized1\)
		(_port
			((inverted_reset)(inverted_reset))
			((axi_b_overflow)(axi_b_overflow))
			((s_axi_bvalid)(s_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((m_axi_bvalid)(m_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((s_aresetn)(s_aresetn))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 8196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{34~downto~0}~12 0 8196 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8197 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 8198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 8198 (_entity (_out ))))
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8199 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8200 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8200 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 8201 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 8202 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 8203 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 8204 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 8205 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 8206 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 8207 (_entity (_out ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 8208 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 8209 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 8210 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 8211 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 8212 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8213 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 8214 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8215 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 8216 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 8216 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~124 0 8217 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~124 0 8217 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 8218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~126 0 8218 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 8219 (_entity (_in ))))
		(_signal (_internal \grf.rf/rst_full_gen_i\ ~extieee.std_logic_1164.STD_LOGIC 0 8224 (_architecture (_uni ))))
		(_signal (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 8225 (_architecture (_uni ))))
		(_signal (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 8226 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 15498         1428409933070 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16memory 0 6452 (structure 0 6466 ))
	(_version vb4)
	(_time 1428409933071 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 9f9d92939fc8ca889798c7988bc69899cc9996989b999a)
	(_entity
		(_time 1428408227034)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 6470 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation \gdm.dm\ 0 6474 (_entity . t_axi4_lite32_w_afifo_d16dmem)
		(_port
			((D)(p_0_out(d_34_0)))
			((I1)(I1))
			((m_aclk)(m_aclk))
			((E(0))(E(0)))
			((DI)(DI(d_34_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(ADDRA(d_3_0)))
			((Q)(Q(d_3_0)))
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[0]\ 0 6485 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(0)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[10]\ 0 6496 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(10)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[11]\ 0 6507 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(11)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[12]\ 0 6518 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(12)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[13]\ 0 6529 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(13)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[14]\ 0 6540 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(14)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[15]\ 0 6551 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(15)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[16]\ 0 6562 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(16)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[17]\ 0 6573 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(17)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[18]\ 0 6584 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(18)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[19]\ 0 6595 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(19)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[1]\ 0 6606 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(1)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[20]\ 0 6617 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(20)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[21]\ 0 6628 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(21)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[22]\ 0 6639 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(22)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[23]\ 0 6650 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(23)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[24]\ 0 6661 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(24)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[25]\ 0 6672 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(25)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[26]\ 0 6683 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(26)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[27]\ 0 6694 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(27)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[28]\ 0 6705 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(28)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[29]\ 0 6716 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(29)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[2]\ 0 6727 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(2)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[30]\ 0 6738 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(30)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[31]\ 0 6749 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(31)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[32]\ 0 6760 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(32)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[33]\ 0 6771 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(33)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[34]\ 0 6782 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(34)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[3]\ 0 6793 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(3)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[4]\ 0 6804 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(4)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[5]\ 0 6815 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(5)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[6]\ 0 6826 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(6)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[7]\ 0 6837 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(7)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[8]\ 0 6848 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(8)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[9]\ 0 6859 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(9)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 6454 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{34~downto~0}~12 0 6454 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6455 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6456 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 6457 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 6457 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 6458 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 6458 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6459 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6460 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6460 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6461 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6461 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 6462 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~126 0 6462 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~13 0 6468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{34~downto~0}~13 0 6468 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 12022         1428409932854 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_bin_cntr 0 1213 (structure 0 1224 ))
	(_version vb4)
	(_time 1428409932855 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 13111e1746444604491c0a4c4616451540151a1417)
	(_entity
		(_time 1428408226818)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gc0.count[0]_i_1__0\ 0 1243 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__0\(0)))
			((I0)(\^q\(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gc0.count[1]_i_1__0\ 0 1251 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__0\(1)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gc0.count[2]_i_1__0\ 0 1260 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__0\(2)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
			((I2)(\^q\(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gc0.count[3]_i_1__0\ 0 1270 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111111110000000"\))
		)
		(_port
			((O)(\plusOp__0\(3)))
			((I0)(\^q\(1)))
			((I1)(\^q\(0)))
			((I2)(\^q\(2)))
			((I3)(\^q\(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111111110000000"\))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[0]\ 0 1281 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[1]\ 0 1292 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[2]\ 0 1303 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[3]\ 0 1314 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^d\(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[0]\ 0 1325 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(\plusOp__0\(0)))
			((PRE)(I1(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_reg[1]\ 0 1336 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__0\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[2]\ 0 1347 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__0\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[3]\ 0 1358 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__0\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc[0]_i_1__0\ 0 1369 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(0)))
			((I0)(\^o4\(0)))
			((I1)(\^o4\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[1]_i_1__0\ 0 1378 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(1)))
			((I0)(\^o4\(1)))
			((I1)(\^o4\(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[2]_i_1__0\ 0 1387 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(2)))
			((I0)(\^o4\(2)))
			((I1)(\^d\(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1215 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 1216 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~122 0 1216 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1217 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1217 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1218 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1219 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 1220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 1220 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1225 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^d\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1225 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1226 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal \^o4\ ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1226 (_architecture (_uni ))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1227 (_architecture (_uni ))))
		(_signal (_internal \plusOp__0\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1228 (_architecture (_uni ))))
		(_process
			(line__1240(_architecture 0 0 1240 (_assignment (_simple)(_alias((D(d_3_0))(\^d\(d_3_0))))(_target(1(d_3_0)))(_sensitivity(6(d_3_0))))))
			(line__1241(_architecture 1 0 1241 (_assignment (_simple)(_alias((O4(d_2_0))(\^o4\(d_2_0))))(_target(2(d_2_0)))(_sensitivity(7(d_2_0))))))
			(line__1242(_architecture 2 0 1242 (_assignment (_simple)(_alias((Q(d_3_0))(\^q\(d_3_0))))(_target(0(d_3_0)))(_sensitivity(8(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
	)
	(_model . STRUCTURE 3 -1
	)
)
V 000050 55 12025         1428409932860 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_bin_cntr_14 0 1399 (structure 0 1412 ))
	(_version vb4)
	(_time 1428409932861 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 13111e174644460449470a4c4616451540151a1417)
	(_entity
		(_time 1428408226824)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gc0.count[0]_i_1__1\ 0 1431 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__4\(0)))
			((I0)(\^q\(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gc0.count[1]_i_1__1\ 0 1439 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__4\(1)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gc0.count[2]_i_1__1\ 0 1448 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__4\(2)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
			((I2)(\^q\(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gc0.count[3]_i_1__1\ 0 1458 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111111110000000"\))
		)
		(_port
			((O)(\plusOp__4\(3)))
			((I0)(\^q\(1)))
			((I1)(\^q\(0)))
			((I2)(\^q\(2)))
			((I3)(\^q\(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111111110000000"\))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[0]\ 0 1469 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[1]\ 0 1480 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[2]\ 0 1491 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[3]\ 0 1502 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^d\(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[0]\ 0 1513 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(\plusOp__4\(0)))
			((PRE)(I1(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_reg[1]\ 0 1524 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__4\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[2]\ 0 1535 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__4\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[3]\ 0 1546 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__4\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc[0]_i_1__1\ 0 1557 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(0)))
			((I0)(\^o3\(0)))
			((I1)(\^o3\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[1]_i_1__1\ 0 1566 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(1)))
			((I0)(\^o3\(1)))
			((I1)(\^o3\(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[2]_i_1__1\ 0 1575 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(2)))
			((I0)(\^o3\(2)))
			((I1)(\^d\(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1401 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1401 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 1402 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~122 0 1402 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1403 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1403 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1404 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1404 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1405 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 1406 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 1406 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^d\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1413 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1414 (_architecture (_uni ))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1415 (_architecture (_uni ))))
		(_signal (_internal \plusOp__4\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1416 (_architecture (_uni ))))
		(_process
			(line__1428(_architecture 0 0 1428 (_assignment (_simple)(_alias((D(d_3_0))(\^d\(d_3_0))))(_target(1(d_3_0)))(_sensitivity(6(d_3_0))))))
			(line__1429(_architecture 1 0 1429 (_assignment (_simple)(_alias((O3(d_2_0))(\^o3\(d_2_0))))(_target(2(d_2_0)))(_sensitivity(7(d_2_0))))))
			(line__1430(_architecture 2 0 1430 (_assignment (_simple)(_alias((Q(d_3_0))(\^q\(d_3_0))))(_target(0(d_3_0)))(_sensitivity(8(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
	)
	(_model . STRUCTURE 3 -1
	)
)
V 000050 55 11959         1428409932866 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_bin_cntr_28 0 1587 (structure 0 1600 ))
	(_version vb4)
	(_time 1428409932867 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 13111e174644460449470a4c4616451540151a1417)
	(_entity
		(_time 1428408226830)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gc0.count[0]_i_1\ 0 1619 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(plusOp(0)))
			((I0)(\^q\(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gc0.count[1]_i_1\ 0 1627 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(plusOp(1)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gc0.count[2]_i_1\ 0 1636 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(plusOp(2)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
			((I2)(\^q\(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gc0.count[3]_i_1\ 0 1646 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111111110000000"\))
		)
		(_port
			((O)(plusOp(3)))
			((I0)(\^q\(1)))
			((I1)(\^q\(0)))
			((I2)(\^q\(2)))
			((I3)(\^q\(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111111110000000"\))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[0]\ 0 1657 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[1]\ 0 1668 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[2]\ 0 1679 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[3]\ 0 1690 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^d\(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\^q\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[0]\ 0 1701 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(plusOp(0)))
			((PRE)(I1(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_reg[1]\ 0 1712 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(plusOp(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[2]\ 0 1723 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(plusOp(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[3]\ 0 1734 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(plusOp(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc[0]_i_1\ 0 1745 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(0)))
			((I0)(\^o4\(0)))
			((I1)(\^o4\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[1]_i_1\ 0 1754 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(1)))
			((I0)(\^o4\(1)))
			((I1)(\^o4\(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[2]_i_1\ 0 1763 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(2)))
			((I0)(\^o4\(2)))
			((I1)(\^d\(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1589 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1589 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 1590 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~122 0 1590 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1591 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1591 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1592 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1592 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1593 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 1594 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 1594 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1601 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^d\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1601 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1602 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal \^o4\ ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1602 (_architecture (_uni ))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1603 (_architecture (_uni ))))
		(_signal (_internal plusOp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1604 (_architecture (_uni ))))
		(_process
			(line__1616(_architecture 0 0 1616 (_assignment (_simple)(_alias((D(d_3_0))(\^d\(d_3_0))))(_target(1(d_3_0)))(_sensitivity(6(d_3_0))))))
			(line__1617(_architecture 1 0 1617 (_assignment (_simple)(_alias((O4(d_2_0))(\^o4\(d_2_0))))(_target(2(d_2_0)))(_sensitivity(7(d_2_0))))))
			(line__1618(_architecture 2 0 1618 (_assignment (_simple)(_alias((Q(d_3_0))(\^q\(d_3_0))))(_target(0(d_3_0)))(_sensitivity(8(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
	)
	(_model . STRUCTURE 3 -1
	)
)
V 000050 55 11033         1428409932872 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_fwft 0 1775 (structure 0 1788 ))
	(_version vb4)
	(_time 1428409932873 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 22202f257675773523703b7d7727742471242b2526)
	(_entity
		(_time 1428408226836)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 1809 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \empty_fwft_fb_i_1__0\ 0 1813 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1011101000100010"\))
		)
		(_port
			((O)(empty_fwft_i0))
			((I0)(empty_fwft_fb))
			((I1)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I2)(m_axi_wready))
			((I3)(curr_fwft_state(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1011101000100010"\))
			)
		)
	)
	(_instantiation empty_fwft_fb_reg 0 1824 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_fb))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation empty_fwft_i_reg 0 1835 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_empty_fwft_i_reg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_d1[3]_i_1__0\ 0 1846 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000010111111"\))
		)
		(_port
			((O)(O3(0)))
			((I0)(m_axi_wready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000010111111"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i[35]_i_1\ 0 1857 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000010110000"\))
		)
		(_port
			((O)(E(0)))
			((I0)(m_axi_wready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(Q(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000010110000"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[35]_i_1\ 0 1868 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000011110111"\))
		)
		(_port
			((O)(O1))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(curr_fwft_state(0)))
			((I2)(m_axi_wready))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000011110111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[0]_i_1__0\ 0 1879 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10111010"\))
		)
		(_port
			((O)(next_fwft_state(0)))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(m_axi_wready))
			((I2)(curr_fwft_state(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10111010"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[1]_i_1__0\ 0 1889 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100000011111111"\))
		)
		(_port
			((O)(next_fwft_state(1)))
			((I0)(m_axi_wready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100000011111111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[0]\ 0 1900 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(curr_fwft_state(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(next_fwft_state(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[1]\ 0 1911 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(next_fwft_state(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation m_axi_wvalid_INST_0 0 1922 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(m_axi_wvalid))
			((I0)(n_0_empty_fwft_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1777 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1777 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 1778 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 1779 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~122 0 1779 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 1780 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1781 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1782 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1782 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 1783 (_entity (_in ))))
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 1784 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 1789 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 1790 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal curr_fwft_state ~STD_LOGIC_VECTOR{0~to~0}~13 0 1790 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_fb ~extieee.std_logic_1164.STD_LOGIC 0 1791 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i0 ~extieee.std_logic_1164.STD_LOGIC 0 1792 (_architecture (_uni ))))
		(_signal (_internal n_0_empty_fwft_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 1793 (_architecture (_uni ))))
		(_signal (_internal \n_0_gpregsm1.curr_fwft_state_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 1794 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1795 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal next_fwft_state ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1795 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
)
V 000050 55 12458         1428409932878 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_fwft_15 0 1933 (structure 0 1951 ))
	(_version vb4)
	(_time 1428409932879 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 22202f25767577357b203b7d7727742471242b2526)
	(_entity
		(_time 1428408226842)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 1970 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \empty_fwft_fb_i_1__1\ 0 1974 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1011101000100010"\))
		)
		(_port
			((O)(empty_fwft_i0))
			((I0)(empty_fwft_fb))
			((I1)(\^o1\(1)))
			((I2)(s_axi_bready))
			((I3)(\^o1\(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1011101000100010"\))
			)
		)
	)
	(_instantiation empty_fwft_fb_reg 0 1985 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_fb))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation empty_fwft_i_reg 0 1996 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_empty_fwft_i_reg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_d1[3]_i_1__1\ 0 2007 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000010111111"\))
		)
		(_port
			((O)(E(0)))
			((I0)(s_axi_bready))
			((I1)(\^o1\(0)))
			((I2)(\^o1\(1)))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000010111111"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[0]_i_1\ 0 2018 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111101010101110101000000000000000001010101000101010"\))
		)
		(_port
			((O)(O5))
			((I0)(p_0_out(0)))
			((I1)(\^o1\(1)))
			((I2)(\^o1\(0)))
			((I3)(s_axi_bready))
			((I4)(p_17_out))
			((I5)(p_0_out_0(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111101010101110101000000000000000001010101000101010"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[1]_i_1\ 0 2031 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111101010101110101000000000000000001010101000101010"\))
		)
		(_port
			((O)(O4))
			((I0)(p_0_out(1)))
			((I1)(\^o1\(1)))
			((I2)(\^o1\(0)))
			((I3)(s_axi_bready))
			((I4)(p_17_out))
			((I5)(p_0_out_0(1)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111101010101110101000000000000000001010101000101010"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[0]_i_1__1\ 0 2044 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10111010"\))
		)
		(_port
			((O)(next_fwft_state(0)))
			((I0)(\^o1\(1)))
			((I1)(s_axi_bready))
			((I2)(\^o1\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10111010"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[1]_i_1__1\ 0 2054 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100000011111111"\))
		)
		(_port
			((O)(next_fwft_state(1)))
			((I0)(s_axi_bready))
			((I1)(\^o1\(0)))
			((I2)(\^o1\(1)))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100000011111111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[0]\ 0 2065 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o1\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(0)))
			((D)(next_fwft_state(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[1]\ 0 2076 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o1\(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(0)))
			((D)(next_fwft_state(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation s_axi_bvalid_INST_0 0 2087 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(s_axi_bvalid))
			((I0)(n_0_empty_fwft_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1935 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1935 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1936 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1936 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 1937 (_entity (_out ))))
		(_port (_internal O4 ~extieee.std_logic_1164.STD_LOGIC 0 1938 (_entity (_out ))))
		(_port (_internal O5 ~extieee.std_logic_1164.STD_LOGIC 0 1939 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1940 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 1941 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~122 0 1941 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 1942 (_entity (_in ))))
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 1943 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 1944 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~124 0 1944 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 1945 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~126 0 1945 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 1952 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1953 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal \^o1\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1953 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_fb ~extieee.std_logic_1164.STD_LOGIC 0 1954 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i0 ~extieee.std_logic_1164.STD_LOGIC 0 1955 (_architecture (_uni ))))
		(_signal (_internal n_0_empty_fwft_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 1956 (_architecture (_uni ))))
		(_signal (_internal next_fwft_state ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1957 (_architecture (_uni ))))
		(_process
			(line__1969(_architecture 0 0 1969 (_assignment (_simple)(_alias((O1(d_1_0))(\^o1\(d_1_0))))(_target(1(d_1_0)))(_sensitivity(12(d_1_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 11008         1428409932884 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_fwft_29 0 2098 (structure 0 2113 ))
	(_version vb4)
	(_time 1428409932885 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 22202f257675773523723b7d7727742471242b2526)
	(_entity
		(_time 1428408226848)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2134 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation empty_fwft_fb_i_1 0 2138 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1011101000100010"\))
		)
		(_port
			((O)(empty_fwft_i0))
			((I0)(empty_fwft_fb))
			((I1)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I2)(m_axi_awready))
			((I3)(curr_fwft_state(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1011101000100010"\))
			)
		)
	)
	(_instantiation empty_fwft_fb_reg 0 2149 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_fb))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation empty_fwft_i_reg 0 2160 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_i))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_d1[3]_i_1\ 0 2171 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000010111111"\))
		)
		(_port
			((O)(O3(0)))
			((I0)(m_axi_awready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000010111111"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i[34]_i_1\ 0 2182 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000010110000"\))
		)
		(_port
			((O)(E(0)))
			((I0)(m_axi_awready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(Q(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000010110000"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[34]_i_1\ 0 2193 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000011110111"\))
		)
		(_port
			((O)(O1))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(curr_fwft_state(0)))
			((I2)(m_axi_awready))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000011110111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[0]_i_1\ 0 2204 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10111010"\))
		)
		(_port
			((O)(next_fwft_state(0)))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(m_axi_awready))
			((I2)(curr_fwft_state(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10111010"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[1]_i_1\ 0 2214 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100000011111111"\))
		)
		(_port
			((O)(next_fwft_state(1)))
			((I0)(m_axi_awready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100000011111111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[0]\ 0 2225 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(curr_fwft_state(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(next_fwft_state(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[1]\ 0 2236 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(next_fwft_state(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation m_axi_awvalid_INST_0 0 2247 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(m_axi_awvalid))
			((I0)(empty_fwft_i))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 2100 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 2101 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 2102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~122 0 2102 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 2103 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2104 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2105 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_entity (_in ))))
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2107 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2114 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 2115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal curr_fwft_state ~STD_LOGIC_VECTOR{0~to~0}~13 0 2115 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_fb ~extieee.std_logic_1164.STD_LOGIC 0 2116 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i ~extieee.std_logic_1164.STD_LOGIC 0 2117 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i0 ~extieee.std_logic_1164.STD_LOGIC 0 2118 (_architecture (_uni ))))
		(_signal (_internal \n_0_gpregsm1.curr_fwft_state_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 2119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 2120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal next_fwft_state ~STD_LOGIC_VECTOR{1~downto~0}~13 0 2120 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
)
V 000050 55 3565          1428409933090 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_logic 0 7410 (structure 0 7426 ))
	(_version vb4)
	(_time 1428409933091 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code afada2fbaff8fab8a4abb6f0faaaf9a9fca9a6a8ab)
	(_entity
		(_time 1428408227054)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gr1.rfwft\ 0 7431 (_entity . t_axi4_lite32_w_afifo_d16rd_fwft)
		(_port
			((E(0))(E(0)))
			((O1)(O1))
			((O3(0))(\^o3\(0)))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_aclk)(m_aclk))
			((Q)(Q(d_1_0)))
			((m_axi_wready)(m_axi_wready))
			((p_17_out)(p_17_out))
		)
	)
	(_instantiation \gras.rsts\ 0 7442 (_entity . t_axi4_lite32_w_afifo_d16rd_status_flags_as)
		(_port
			((p_17_out)(p_17_out))
			((I1)(I1))
			((m_aclk)(m_aclk))
			((Q(0))(Q(1)))
		)
	)
	(_instantiation rpntr 0 7449 (_entity . t_axi4_lite32_w_afifo_d16rd_bin_cntr)
		(_port
			((Q)(O2(d_3_0)))
			((D)(D(d_3_0)))
			((O4)(O4(d_2_0)))
			((E(0))(\^o3\(0)))
			((m_aclk)(m_aclk))
			((I1(0))(Q(1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7412 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 7412 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 7413 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7414 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 7415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~122 0 7415 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 7416 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~124 0 7416 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7417 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7417 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 7418 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 7419 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7421 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 7422 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7427 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 7427 (_architecture (_uni ))))
		(_signal (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_architecture (_uni ))))
		(_process
			(line__7430(_architecture 0 0 7430 (_assignment (_simple)(_alias((O3(0))(\^o3\(0))))(_target(3(0)))(_sensitivity(11(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 3583          1428409933096 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_logic_17 0 7461 (structure 0 7479 ))
	(_version vb4)
	(_time 1428409933097 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code afada2fbaff8fab8a4adb6f0faaaf9a9fca9a6a8ab)
	(_entity
		(_time 1428408227060)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gr1.rfwft\ 0 7484 (_entity . t_axi4_lite32_w_afifo_d16rd_fwft_29)
		(_port
			((E(0))(E(0)))
			((O1)(O1))
			((O3(0))(\^o3\(0)))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_aclk)(m_aclk))
			((Q)(Q(d_1_0)))
			((m_axi_awready)(m_axi_awready))
			((p_17_out)(p_17_out))
		)
	)
	(_instantiation \gras.rsts\ 0 7495 (_entity . t_axi4_lite32_w_afifo_d16rd_status_flags_as_30)
		(_port
			((p_17_out)(p_17_out))
			((I1)(I1))
			((m_aclk)(m_aclk))
			((Q(0))(Q(1)))
		)
	)
	(_instantiation rpntr 0 7502 (_entity . t_axi4_lite32_w_afifo_d16rd_bin_cntr_28)
		(_port
			((Q)(O2(d_3_0)))
			((D)(D(d_3_0)))
			((O4)(O4(d_2_0)))
			((E(0))(\^o3\(0)))
			((m_aclk)(m_aclk))
			((I1(0))(Q(1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 7463 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 7464 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7465 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7465 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 7466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~122 0 7466 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 7467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~124 0 7467 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7468 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 7469 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 7470 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7471 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7472 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 7480 (_architecture (_uni ))))
		(_signal (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 7481 (_architecture (_uni ))))
		(_process
			(line__7483(_architecture 0 0 7483 (_assignment (_simple)(_alias((O3(0))(\^o3\(0))))(_target(3(0)))(_sensitivity(11(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 4180          1428409933102 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_logic_3 0 7514 (structure 0 7535 ))
	(_version vb4)
	(_time 1428409933103 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code bebcb3e9bde9eba9b5e9a7e1ebbbe8b8edb8b7b9ba)
	(_entity
		(_time 1428408227066)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gr1.rfwft\ 0 7540 (_entity . t_axi4_lite32_w_afifo_d16rd_fwft_15)
		(_port
			((E(0))(\^e\(0)))
			((O1)(O2(d_1_0)))
			((s_axi_bvalid)(s_axi_bvalid))
			((O4)(O4))
			((O5)(O5))
			((s_aclk)(s_aclk))
			((Q(0))(Q(0)))
			((s_axi_bready)(s_axi_bready))
			((p_17_out)(p_17_out))
			((p_0_out)(p_0_out(d_1_0)))
			((p_0_out_0)(p_0_out_0(d_1_0)))
		)
	)
	(_instantiation \gras.rsts\ 0 7554 (_entity . t_axi4_lite32_w_afifo_d16rd_status_flags_as_16)
		(_port
			((p_17_out)(p_17_out))
			((I1)(I1))
			((s_aclk)(s_aclk))
			((Q(0))(Q(0)))
		)
	)
	(_instantiation rpntr 0 7561 (_entity . t_axi4_lite32_w_afifo_d16rd_bin_cntr_14)
		(_port
			((Q)(O1(d_3_0)))
			((D)(D(d_3_0)))
			((O3)(O3(d_2_0)))
			((E(0))(\^e\(0)))
			((s_aclk)(s_aclk))
			((I1(0))(Q(0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7516 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7516 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7517 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 7517 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7518 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7518 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7519 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7519 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7520 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7520 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 7521 (_entity (_out ))))
		(_port (_internal O4 ~extieee.std_logic_1164.STD_LOGIC 0 7522 (_entity (_out ))))
		(_port (_internal O5 ~extieee.std_logic_1164.STD_LOGIC 0 7523 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 7524 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7525 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 7526 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~124 0 7526 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 7527 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 7528 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~126 0 7528 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 7529 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~128 0 7529 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7536 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^e\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 7536 (_architecture (_uni ))))
		(_signal (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 7537 (_architecture (_uni ))))
		(_process
			(line__7539(_architecture 0 0 7539 (_assignment (_simple)(_alias((E(0))(\^e\(0))))(_target(1(0)))(_sensitivity(14(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 2983          1428409932890 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_status_flags_as 0 2258 (structure 0 2267 ))
	(_version vb4)
	(_time 1428409932891 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 22202f25767577352b723b7d7727742471242b2526)
	(_entity
		(_time 1428408226854)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2272 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation ram_empty_fb_i_reg 0 2276 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_17_out))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2260 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 2261 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2262 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2263 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 2263 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 2986          1428409932896 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_status_flags_as_16 0 2290 (structure 0 2301 ))
	(_version vb4)
	(_time 1428409932897 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 32303f346665672538352b6d6737643461343b3536)
	(_entity
		(_time 1428408226860)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2306 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation ram_empty_fb_i_reg 0 2310 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_17_out))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2292 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 2293 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 2295 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2302 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 2986          1428409932902 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16rd_status_flags_as_30 0 2324 (structure 0 2335 ))
	(_version vb4)
	(_time 1428409932903 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 32303f346665672538352b6d6737643461343b3536)
	(_entity
		(_time 1428408226866)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2340 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation ram_empty_fb_i_reg 0 2344 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_17_out))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2326 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 2327 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2328 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2329 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 2329 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2336 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 11673         1428409932908 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16reset_blk_ramfifo 0 2358 (structure 0 2368 ))
	(_version vb4)
	(_time 1428409932909 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 32303f346665672569602b6d6737643461343b3536)
	(_entity
		(_time 1428408226872)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 2402 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 2406 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ 0 2410 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ 0 2421 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d2))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\ 0 2432 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\))
			((I0)(rd_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ 0 2441 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(rd_rst_asreg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\ 0 2449 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ 0 2458 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ 0 2469 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ 0 2480 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ 0 2491 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ 0 2502 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d2))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\ 0 2513 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\))
			((I0)(wr_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ 0 2522 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(wr_rst_asreg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\ 0 2530 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ 0 2539 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O1(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ 0 2550 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O1(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2360 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2361 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2362 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2363 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 2364 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 2369 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2370 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2371 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2372 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2373 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2374 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2375 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2376 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2377 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2378 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2379 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2380 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
)
V 000050 55 14285         1428409932914 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16reset_blk_ramfifo_20 0 2564 (structure 0 2578 ))
	(_version vb4)
	(_time 1428409932915 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 32303f34666567253a353b36266b353461343b35363437)
	(_entity
		(_time 1428408226878)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 2622 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 2626 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ 0 2630 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rst_full_gen_i))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(inverted_reset))
			((D)(rst_d3))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d1_reg\ 0 2641 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(rst_d1))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d2_reg\ 0 2652 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^o1\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(rst_d1))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d3_reg\ 0 2663 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(rst_d3))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\^o1\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ 0 2674 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d1))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ 0 2685 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d2))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg_d1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\ 0 2696 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d1))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ 0 2705 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(rd_rst_asreg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ 0 2713 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ 0 2722 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ 0 2733 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ 0 2744 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ 0 2755 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d1))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ 0 2766 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d2))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg_d1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\ 0 2777 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d1))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ 0 2786 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(wr_rst_asreg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ 0 2794 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ 0 2803 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O2(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ 0 2814 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O2(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 2566 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 2567 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2568 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2568 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2569 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2569 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2570 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2571 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 2572 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 2579 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2580 (_architecture (_uni ))))
		(_signal (_internal \^o1\ ~extieee.std_logic_1164.STD_LOGIC 0 2581 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 2582 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 2583 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 2584 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 2585 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d1 ~extieee.std_logic_1164.STD_LOGIC 0 2587 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_architecture (_uni ))))
		(_signal (_internal rst_d1 ~extieee.std_logic_1164.STD_LOGIC 0 2589 (_architecture (_uni ))))
		(_signal (_internal rst_d3 ~extieee.std_logic_1164.STD_LOGIC 0 2590 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2591 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d1 ~extieee.std_logic_1164.STD_LOGIC 0 2592 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2593 (_architecture (_uni ))))
		(_process
			(line__2621(_architecture 0 0 2621 (_assignment (_simple)(_alias((O1)(\^o1\)))(_simpleassign BUF)(_target(1))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 15818         1428409932920 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16reset_blk_ramfifo_6 0 2828 (structure 0 2843 ))
	(_version vb4)
	(_time 1428409932921 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 42404f43161517554a454a43561b454411444b45464447)
	(_entity
		(_time 1428408226884)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 2889 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 2893 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.RST_FULL_GEN_i_1\ 0 2897 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\^o1\))
			((I0)(s_aresetn))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ 0 2905 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rst_full_gen_i))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(\^o1\))
			((D)(\n_0_grstd1.grst_full.grst_f.rst_d3_reg\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d1_reg\ 0 2916 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\n_0_grstd1.grst_full.grst_f.rst_d1_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d2_reg\ 0 2927 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^o2\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_grstd1.grst_full.grst_f.rst_d1_reg\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d3_reg\ 0 2938 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\n_0_grstd1.grst_full.grst_f.rst_d3_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\^o2\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ 0 2949 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ 0 2960 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d2))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\ 0 2971 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\))
			((I0)(rd_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ 0 2980 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(rd_rst_asreg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\ 0 2988 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ 0 2997 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ 0 3008 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ 0 3019 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ 0 3030 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ 0 3041 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d2))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\ 0 3052 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\))
			((I0)(wr_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ 0 3061 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(wr_rst_asreg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\ 0 3069 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ 0 3078 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O3(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ 0 3089 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O3(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 2830 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 2831 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 2832 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2833 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2833 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2834 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2834 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2835 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2836 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 2837 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 2844 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2845 (_architecture (_uni ))))
		(_signal (_internal \^o1\ ~extieee.std_logic_1164.STD_LOGIC 0 2846 (_architecture (_uni ))))
		(_signal (_internal \^o2\ ~extieee.std_logic_1164.STD_LOGIC 0 2847 (_architecture (_uni ))))
		(_signal (_internal \n_0_grstd1.grst_full.grst_f.rst_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2848 (_architecture (_uni ))))
		(_signal (_internal \n_0_grstd1.grst_full.grst_f.rst_d3_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2850 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 2852 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2853 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 2854 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 2855 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2856 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2857 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2858 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2859 (_architecture (_uni ))))
		(_process
			(line__2887(_architecture 0 0 2887 (_assignment (_simple)(_alias((O1)(\^o1\)))(_simpleassign BUF)(_target(1))(_sensitivity(10)))))
			(line__2888(_architecture 1 0 2888 (_assignment (_simple)(_alias((O2)(\^o2\)))(_simpleassign BUF)(_target(2))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 4146          1428409932926 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff 0 3103 (structure 0 3112 ))
	(_version vb4)
	(_time 1428409932927 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 42404f43161517554e4c5b1d1747144411444b4546)
	(_entity
		(_time 1428408226890)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3125 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3136 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3147 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3158 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3169 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3105 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3106 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3107 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3108 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4148          1428409932932 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_0 0 3176 (structure 0 3187 ))
	(_version vb4)
	(_time 1428409932933 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 42404f43161517554e155b1d1747144411444b4546)
	(_entity
		(_time 1428408226896)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3200 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3211 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3222 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3233 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3244 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3178 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3179 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3180 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3181 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3181 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3188 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8053          1428409932938 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_1 0 3251 (structure 0 3263 ))
	(_version vb4)
	(_time 1428409932939 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 42404f43161517554d455b1d1747144411444b4546)
	(_entity
		(_time 1428408226902)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3284 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3295 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3306 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3317 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3328 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \wr_pntr_bin[0]_i_1__0\ 0 3332 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[1]\))
			((I1)(\n_0_Q_reg_reg[0]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[2]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[1]_i_1__0\ 0 3343 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[1]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[2]_i_1__0\ 0 3353 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3253 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 3253 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3254 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3255 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3255 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3256 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 3257 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~122 0 3257 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3264 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 3265 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 3265 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 3266 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 3267 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 3268 (_architecture (_uni ))))
		(_process
			(line__3283(_architecture 0 0 3283 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 4149          1428409932944 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_10 0 3365 (structure 0 3376 ))
	(_version vb4)
	(_time 1428409932945 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 42404f43161517554e155b1d1747144411444b4546)
	(_entity
		(_time 1428408226908)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3389 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3400 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3411 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3422 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3433 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3367 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3368 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3368 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3369 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3370 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3370 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4149          1428409932950 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_11 0 3440 (structure 0 3451 ))
	(_version vb4)
	(_time 1428409932951 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 51535c51060604465d06480e045407570257585655)
	(_entity
		(_time 1428408226914)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3464 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3475 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3486 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3497 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3508 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3442 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3442 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3443 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3443 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3444 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3445 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3445 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3452 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8054          1428409932956 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_12 0 3515 (structure 0 3527 ))
	(_version vb4)
	(_time 1428409932957 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 51535c51060604465e56480e045407570257585655)
	(_entity
		(_time 1428408226920)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3548 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3559 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3570 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3581 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3592 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \wr_pntr_bin[0]_i_1__1\ 0 3596 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[1]\))
			((I1)(\n_0_Q_reg_reg[0]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[2]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[1]_i_1__1\ 0 3607 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[1]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[2]_i_1__1\ 0 3617 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3517 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 3517 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3518 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3518 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3519 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3519 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3520 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 3521 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~122 0 3521 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3528 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 3529 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 3529 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 3530 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 3531 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 3532 (_architecture (_uni ))))
		(_process
			(line__3547(_architecture 0 0 3547 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 8054          1428409932962 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_13 0 3629 (structure 0 3641 ))
	(_version vb4)
	(_time 1428409932963 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 51535c51060604465e56480e045407570257585655)
	(_entity
		(_time 1428408226926)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3662 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3673 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3684 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3695 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I3(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3706 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \rd_pntr_bin[0]_i_1__1\ 0 3710 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[1]\))
			((I1)(\n_0_Q_reg_reg[0]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[2]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[1]_i_1__1\ 0 3721 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[1]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[2]_i_1__1\ 0 3731 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3631 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 3631 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3632 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3632 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3633 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3633 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 3635 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~122 0 3635 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3642 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 3643 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 3643 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 3644 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 3645 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 3646 (_architecture (_uni ))))
		(_process
			(line__3661(_architecture 0 0 3661 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 8053          1428409932968 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_2 0 3743 (structure 0 3755 ))
	(_version vb4)
	(_time 1428409932969 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 51535c51060604465e56480e045407570257585655)
	(_entity
		(_time 1428408226932)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3776 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3787 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3798 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3809 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3820 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \rd_pntr_bin[0]_i_1__0\ 0 3824 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[1]\))
			((I1)(\n_0_Q_reg_reg[0]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[2]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[1]_i_1__0\ 0 3835 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[1]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[2]_i_1__0\ 0 3845 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3745 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 3745 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3746 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3747 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3747 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3748 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 3749 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~122 0 3749 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3756 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 3757 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 3757 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 3758 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 3759 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 3760 (_architecture (_uni ))))
		(_process
			(line__3775(_architecture 0 0 3775 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 4149          1428409932974 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_24 0 3857 (structure 0 3868 ))
	(_version vb4)
	(_time 1428409932975 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 61636c62363634766d36783e346437673267686665)
	(_entity
		(_time 1428408226938)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3881 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3892 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3903 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3914 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3925 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3859 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3859 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3860 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3860 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3861 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3862 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3862 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3869 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4149          1428409932980 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_25 0 3932 (structure 0 3943 ))
	(_version vb4)
	(_time 1428409932981 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 61636c62363634766d36783e346437673267686665)
	(_entity
		(_time 1428408226944)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3956 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3967 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3978 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3989 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4000 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3934 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3934 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3935 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 3935 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3936 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3937 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3937 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3944 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7933          1428409932986 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_26 0 4007 (structure 0 4018 ))
	(_version vb4)
	(_time 1428409932987 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 61636c62363634766e67783e346437673267686665)
	(_entity
		(_time 1428408226950)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4039 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4050 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4061 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4072 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^p_0_in\(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I1(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4083 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \wr_pntr_bin[0]_i_1\ 0 4087 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(\^p_0_in\(0)))
			((I0)(\n_0_Q_reg_reg[1]\))
			((I1)(\n_0_Q_reg_reg[0]\))
			((I2)(\^p_0_in\(3)))
			((I3)(\n_0_Q_reg_reg[2]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[1]_i_1\ 0 4098 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(\^p_0_in\(1)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[1]\))
			((I2)(\^p_0_in\(3)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[2]_i_1\ 0 4108 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^p_0_in\(2)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\^p_0_in\(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4009 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal p_0_in ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4009 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4010 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4010 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4011 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4012 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~12 0 4012 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4019 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 4020 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 4021 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 4022 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4023 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^p_0_in\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4023 (_architecture (_uni ))))
		(_process
			(line__4038(_architecture 0 0 4038 (_assignment (_simple)(_alias((p_0_in(d_3_0))(\^p_0_in\(d_3_0))))(_target(0(d_3_0)))(_sensitivity(8(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 8045          1428409932992 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16synchronizer_ff_27 0 4120 (structure 0 4132 ))
	(_version vb4)
	(_time 1428409932993 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 61636c62363634766e66783e346437673267686665)
	(_entity
		(_time 1428408226956)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4153 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4164 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4175 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4186 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I2(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4197 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \rd_pntr_bin[0]_i_1\ 0 4201 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[1]\))
			((I1)(\n_0_Q_reg_reg[0]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[2]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[1]_i_1\ 0 4212 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[1]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[2]_i_1\ 0 4222 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 4122 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 4123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{2~downto~0}~12 0 4123 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4124 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4125 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 4126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~122 0 4126 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4133 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 4134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 4134 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 4136 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 4137 (_architecture (_uni ))))
		(_process
			(line__4152(_architecture 0 0 4152 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 15556         1428409932998 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_bin_cntr 0 4234 (structure 0 4246 ))
	(_version vb4)
	(_time 1428409932999 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 70727d7226272567787779776429777623767977747675)
	(_entity
		(_time 1428408226962)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gic0.gc0.count[0]_i_1__1\ 0 4265 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__3\(0)))
			((I0)(wr_pntr_plus2(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[1]_i_1__1\ 0 4273 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__3\(1)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[2]_i_1__1\ 0 4282 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__3\(2)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[3]_i_1__1\ 0 4292 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111111110000000"\))
		)
		(_port
			((O)(\plusOp__3\(3)))
			((I0)(wr_pntr_plus2(1)))
			((I1)(wr_pntr_plus2(0)))
			((I2)(wr_pntr_plus2(2)))
			((I3)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111111110000000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[0]\ 0 4303 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus1(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(wr_pntr_plus2(0)))
			((PRE)(I1(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[1]\ 0 4314 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[2]\ 0 4325 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[3]\ 0 4336 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[0]\ 0 4347 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(wr_pntr_plus1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[1]\ 0 4358 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(wr_pntr_plus1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[2]\ 0 4369 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(wr_pntr_plus1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[3]\ 0 4380 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(wr_pntr_plus1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[0]\ 0 4391 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__3\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[1]\ 0 4402 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus2(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(\plusOp__3\(1)))
			((PRE)(I1(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[2]\ 0 4413 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__3\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[3]\ 0 4424 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I1(0)))
			((D)(\plusOp__3\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_1__1\ 0 4435 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000100000000000000010000000000000001000000000101010101010101"\))
		)
		(_port
			((O)(ram_full_i))
			((I0)(rst_full_gen_i))
			((I1)(\n_0_ram_full_fb_i_i_2__1\))
			((I2)(\n_0_ram_full_fb_i_i_3__1\))
			((I3)(E(0)))
			((I4)(\n_0_ram_full_fb_i_i_4__1\))
			((I5)(\n_0_ram_full_fb_i_i_5__1\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000100000000000000010000000000000001000000000101010101010101"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_2__1\ 0 4448 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_2__1\))
			((I0)(wr_pntr_plus2(1)))
			((I1)(O4(1)))
			((I2)(wr_pntr_plus2(0)))
			((I3)(O4(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_3__1\ 0 4459 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_3__1\))
			((I0)(wr_pntr_plus2(2)))
			((I1)(O4(2)))
			((I2)(wr_pntr_plus2(3)))
			((I3)(O4(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_4__1\ 0 4470 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_4__1\))
			((I0)(wr_pntr_plus1(2)))
			((I1)(O4(2)))
			((I2)(wr_pntr_plus1(3)))
			((I3)(O4(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_5__1\ 0 4481 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_5__1\))
			((I0)(wr_pntr_plus1(1)))
			((I1)(O4(1)))
			((I2)(wr_pntr_plus1(0)))
			((I3)(O4(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_object
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 4236 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4237 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4237 (_entity (_out ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4239 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 4239 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4240 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4240 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4241 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 4242 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 4242 (_entity (_in ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_2__1\ ~extieee.std_logic_1164.STD_LOGIC 0 4247 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_3__1\ ~extieee.std_logic_1164.STD_LOGIC 0 4248 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_4__1\ ~extieee.std_logic_1164.STD_LOGIC 0 4249 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_5__1\ ~extieee.std_logic_1164.STD_LOGIC 0 4250 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4251 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \plusOp__3\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4251 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4252 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4253 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
)
V 000050 55 15559         1428409933004 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_bin_cntr_21 0 4495 (structure 0 4509 ))
	(_version vb4)
	(_time 1428409933005 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 70727d7226272567787779756429777623767977747675)
	(_entity
		(_time 1428408226968)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gic0.gc0.count[0]_i_1__0\ 0 4528 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__2\(0)))
			((I0)(wr_pntr_plus2(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[1]_i_1__0\ 0 4536 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__2\(1)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[2]_i_1__0\ 0 4545 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__2\(2)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[3]_i_1__0\ 0 4555 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111111110000000"\))
		)
		(_port
			((O)(\plusOp__2\(3)))
			((I0)(wr_pntr_plus2(1)))
			((I1)(wr_pntr_plus2(0)))
			((I2)(wr_pntr_plus2(2)))
			((I3)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111111110000000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[0]\ 0 4566 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus1(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(wr_pntr_plus2(0)))
			((PRE)(I2(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[1]\ 0 4577 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[2]\ 0 4588 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[3]\ 0 4599 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[0]\ 0 4610 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[1]\ 0 4621 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[2]\ 0 4632 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[3]\ 0 4643 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[0]\ 0 4654 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__2\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[1]\ 0 4665 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus2(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(\plusOp__2\(1)))
			((PRE)(I2(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[2]\ 0 4676 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__2\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[3]\ 0 4687 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__2\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_1__0\ 0 4698 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000100000000000000010000000000000001000000000101010101010101"\))
		)
		(_port
			((O)(ram_full_i))
			((I0)(rst_full_gen_i))
			((I1)(\n_0_ram_full_fb_i_i_2__0\))
			((I2)(\n_0_ram_full_fb_i_i_3__0\))
			((I3)(E(0)))
			((I4)(\n_0_ram_full_fb_i_i_4__0\))
			((I5)(\n_0_ram_full_fb_i_i_5__0\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000100000000000000010000000000000001000000000101010101010101"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_2__0\ 0 4711 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_2__0\))
			((I0)(wr_pntr_plus2(1)))
			((I1)(O4(1)))
			((I2)(wr_pntr_plus2(0)))
			((I3)(O4(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_3__0\ 0 4722 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_3__0\))
			((I0)(wr_pntr_plus2(2)))
			((I1)(O4(2)))
			((I2)(wr_pntr_plus2(3)))
			((I3)(O4(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_4__0\ 0 4733 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_4__0\))
			((I0)(wr_pntr_plus1(2)))
			((I1)(O4(2)))
			((I2)(wr_pntr_plus1(3)))
			((I3)(O4(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_5__0\ 0 4744 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_5__0\))
			((I0)(wr_pntr_plus1(1)))
			((I1)(O4(1)))
			((I2)(wr_pntr_plus1(0)))
			((I3)(O4(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_object
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 4497 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4498 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4498 (_entity (_out ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 4499 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4500 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 4500 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4501 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4501 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4502 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 4503 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~124 0 4503 (_entity (_in ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_2__0\ ~extieee.std_logic_1164.STD_LOGIC 0 4510 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_3__0\ ~extieee.std_logic_1164.STD_LOGIC 0 4511 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_4__0\ ~extieee.std_logic_1164.STD_LOGIC 0 4512 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_5__0\ ~extieee.std_logic_1164.STD_LOGIC 0 4513 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4514 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \plusOp__2\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4514 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4515 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4516 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
)
V 000050 55 15461         1428409933010 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_bin_cntr_7 0 4758 (structure 0 4772 ))
	(_version vb4)
	(_time 1428409933011 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 70727d7226272567787779756429777623767977747675)
	(_entity
		(_time 1428408226974)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gic0.gc0.count[0]_i_1\ 0 4791 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__1\(0)))
			((I0)(wr_pntr_plus2(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[1]_i_1\ 0 4799 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__1\(1)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[2]_i_1\ 0 4808 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__1\(2)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[3]_i_1\ 0 4818 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111111110000000"\))
		)
		(_port
			((O)(\plusOp__1\(3)))
			((I0)(wr_pntr_plus2(1)))
			((I1)(wr_pntr_plus2(0)))
			((I2)(wr_pntr_plus2(2)))
			((I3)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111111110000000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[0]\ 0 4829 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus1(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(wr_pntr_plus2(0)))
			((PRE)(I2(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[1]\ 0 4840 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[2]\ 0 4851 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[3]\ 0 4862 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus1(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[0]\ 0 4873 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[1]\ 0 4884 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[2]\ 0 4895 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[3]\ 0 4906 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[0]\ 0 4917 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__1\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[1]\ 0 4928 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus2(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(\plusOp__1\(1)))
			((PRE)(I2(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[2]\ 0 4939 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__1\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[3]\ 0 4950 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__1\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_1 0 4961 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000100000000000000010000000000000001000000000101010101010101"\))
		)
		(_port
			((O)(ram_full_i))
			((I0)(rst_full_gen_i))
			((I1)(n_0_ram_full_fb_i_i_2))
			((I2)(n_0_ram_full_fb_i_i_3))
			((I3)(E(0)))
			((I4)(n_0_ram_full_fb_i_i_4))
			((I5)(n_0_ram_full_fb_i_i_5))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000100000000000000010000000000000001000000000101010101010101"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_2 0 4974 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_full_fb_i_i_2))
			((I0)(wr_pntr_plus2(1)))
			((I1)(O2(1)))
			((I2)(wr_pntr_plus2(0)))
			((I3)(O2(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_3 0 4985 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_full_fb_i_i_3))
			((I0)(wr_pntr_plus2(2)))
			((I1)(O2(2)))
			((I2)(wr_pntr_plus2(3)))
			((I3)(O2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_4 0 4996 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_full_fb_i_i_4))
			((I0)(wr_pntr_plus1(2)))
			((I1)(O2(2)))
			((I2)(wr_pntr_plus1(3)))
			((I3)(O2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_5 0 5007 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_full_fb_i_i_5))
			((I0)(wr_pntr_plus1(1)))
			((I1)(O2(1)))
			((I2)(wr_pntr_plus1(0)))
			((I3)(O2(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_object
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 4760 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4761 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 4761 (_entity (_out ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 4762 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4763 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 4763 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4764 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 4764 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4765 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 4766 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~124 0 4766 (_entity (_in ))))
		(_signal (_internal n_0_ram_full_fb_i_i_2 ~extieee.std_logic_1164.STD_LOGIC 0 4773 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_fb_i_i_3 ~extieee.std_logic_1164.STD_LOGIC 0 4774 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_fb_i_i_4 ~extieee.std_logic_1164.STD_LOGIC 0 4775 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_fb_i_i_5 ~extieee.std_logic_1164.STD_LOGIC 0 4776 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4777 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \plusOp__1\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4777 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4778 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus2 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4779 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
)
V 000050 55 3196          1428409933016 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_handshaking_flags 0 5021 (structure 0 5029 ))
	(_version vb4)
	(_time 1428409933017 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 80828d8dd6d7d5978a8799dfd585d686d386898784)
	(_entity
		(_time 1428408226980)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 5033 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 5037 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_reg\ 0 5041 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(axi_w_overflow))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 5023 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 5024 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5025 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 5030 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 3201          1428409933022 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_handshaking_flags_23 0 5055 (structure 0 5065 ))
	(_version vb4)
	(_time 1428409933023 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 80828d8dd6d7d5978a8599dfd585d686d386898784)
	(_entity
		(_time 1428408226986)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 5069 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 5073 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_reg\ 0 5077 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(axi_aw_overflow))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 5057 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 5058 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 5066 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5067 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 3198          1428409933028 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_handshaking_flags_9 0 5091 (structure 0 5101 ))
	(_version vb4)
	(_time 1428409933029 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 80828d8dd6d7d5978a8599dfd585d686d386898784)
	(_entity
		(_time 1428408226992)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 5105 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 5109 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_reg\ 0 5113 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(axi_b_overflow))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 5093 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 5094 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5095 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 5102 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5103 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 3422          1428409933108 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_logic 0 7573 (structure 0 7588 ))
	(_version vb4)
	(_time 1428409933109 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code bebcb3e9bde9eba9b5b9a7e1ebbbe8b8edb8b7b9ba)
	(_entity
		(_time 1428408227072)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gwas.wsts\ 0 7594 (_entity . t_axi4_lite32_w_afifo_d16wr_status_flags_as)
		(_port
			((E(0))(\^e\(0)))
			((O1)(\n_1_gwas.wsts\))
			((s_axi_wready)(s_axi_wready))
			((ram_full_i)(ram_full_i))
			((s_aclk)(s_aclk))
			((rst_d2)(rst_d2))
			((s_axi_wvalid)(s_axi_wvalid))
		)
	)
	(_instantiation \gwhf.whf\ 0 7604 (_entity . t_axi4_lite32_w_afifo_d16wr_handshaking_flags)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((I1)(\n_1_gwas.wsts\))
			((s_aclk)(s_aclk))
		)
	)
	(_instantiation wpntr 0 7610 (_entity . t_axi4_lite32_w_afifo_d16wr_bin_cntr)
		(_port
			((ram_full_i)(ram_full_i))
			((Q)(Q(d_3_0)))
			((rst_full_gen_i)(rst_full_gen_i))
			((E(0))(\^e\(0)))
			((O4)(O4(d_3_0)))
			((s_aclk)(s_aclk))
			((I1(0))(I1(0)))
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 7575 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7576 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 7576 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 7577 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7578 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7578 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7579 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 7580 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 7581 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 7582 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7583 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7583 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 7584 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 7584 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7589 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^e\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 7589 (_architecture (_uni ))))
		(_signal (_internal \n_1_gwas.wsts\ ~extieee.std_logic_1164.STD_LOGIC 0 7590 (_architecture (_uni ))))
		(_signal (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 7591 (_architecture (_uni ))))
		(_process
			(line__7593(_architecture 0 0 7593 (_assignment (_simple)(_alias((E(0))(\^e\(0))))(_target(1(0)))(_sensitivity(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 3431          1428409933114 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_logic_19 0 7623 (structure 0 7640 ))
	(_version vb4)
	(_time 1428409933115 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code bebcb3e9bde9eba9b5bba7e1ebbbe8b8edb8b7b9ba)
	(_entity
		(_time 1428408227078)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gwas.wsts\ 0 7646 (_entity . t_axi4_lite32_w_afifo_d16wr_status_flags_as_22)
		(_port
			((E(0))(\^e\(0)))
			((O1)(\n_1_gwas.wsts\))
			((s_axi_awready)(s_axi_awready))
			((ram_full_i)(ram_full_i))
			((s_aclk)(s_aclk))
			((I1)(I1))
			((s_axi_awvalid)(s_axi_awvalid))
		)
	)
	(_instantiation \gwhf.whf\ 0 7656 (_entity . t_axi4_lite32_w_afifo_d16wr_handshaking_flags_23)
		(_port
			((axi_aw_overflow)(axi_aw_overflow))
			((I1)(\n_1_gwas.wsts\))
			((s_aclk)(s_aclk))
		)
	)
	(_instantiation wpntr 0 7662 (_entity . t_axi4_lite32_w_afifo_d16wr_bin_cntr_21)
		(_port
			((ram_full_i)(ram_full_i))
			((Q)(Q(d_3_0)))
			((rst_full_gen_i)(rst_full_gen_i))
			((E(0))(\^e\(0)))
			((O4)(O4(d_3_0)))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_object
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 7625 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7626 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 7626 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 7627 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7628 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7628 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7629 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 7630 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 7631 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 7632 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7633 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7633 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 7634 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~124 0 7634 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7641 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^e\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 7641 (_architecture (_uni ))))
		(_signal (_internal \n_1_gwas.wsts\ ~extieee.std_logic_1164.STD_LOGIC 0 7642 (_architecture (_uni ))))
		(_signal (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 7643 (_architecture (_uni ))))
		(_process
			(line__7645(_architecture 0 0 7645 (_assignment (_simple)(_alias((E(0))(\^e\(0))))(_target(1(0)))(_sensitivity(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 3418          1428409933120 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_logic_5 0 7675 (structure 0 7692 ))
	(_version vb4)
	(_time 1428409933121 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code bebcb3e9bde9eba9b5bba7e1ebbbe8b8edb8b7b9ba)
	(_entity
		(_time 1428408227084)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gwas.wsts\ 0 7698 (_entity . t_axi4_lite32_w_afifo_d16wr_status_flags_as_8)
		(_port
			((E(0))(\^e\(0)))
			((O1)(\n_1_gwas.wsts\))
			((m_axi_bready)(m_axi_bready))
			((ram_full_i)(ram_full_i))
			((m_aclk)(m_aclk))
			((I1)(I1))
			((m_axi_bvalid)(m_axi_bvalid))
		)
	)
	(_instantiation \gwhf.whf\ 0 7708 (_entity . t_axi4_lite32_w_afifo_d16wr_handshaking_flags_9)
		(_port
			((axi_b_overflow)(axi_b_overflow))
			((I1)(\n_1_gwas.wsts\))
			((m_aclk)(m_aclk))
		)
	)
	(_instantiation wpntr 0 7714 (_entity . t_axi4_lite32_w_afifo_d16wr_bin_cntr_7)
		(_port
			((ram_full_i)(ram_full_i))
			((Q)(Q(d_3_0)))
			((rst_full_gen_i)(rst_full_gen_i))
			((E(0))(\^e\(0)))
			((O2)(O2(d_3_0)))
			((m_aclk)(m_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_object
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 7677 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7678 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 7678 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 7679 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7680 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7680 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7681 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 7682 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 7683 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 7684 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7685 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7685 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 7686 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~124 0 7686 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 7693 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^e\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 7693 (_architecture (_uni ))))
		(_signal (_internal \n_1_gwas.wsts\ ~extieee.std_logic_1164.STD_LOGIC 0 7694 (_architecture (_uni ))))
		(_signal (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 7695 (_architecture (_uni ))))
		(_process
			(line__7697(_architecture 0 0 7697 (_assignment (_simple)(_alias((E(0))(\^e\(0))))(_target(1(0)))(_sensitivity(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 5700          1428409933034 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_status_flags_as 0 5127 (structure 0 5139 ))
	(_version vb4)
	(_time 1428409933035 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 80828d8dd6d7d5978cd799dfd585d686d386898784)
	(_entity
		(_time 1428408226998)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \RAM_reg_0_15_0_5_i_1__0\ 0 5147 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(E(0)))
			((I0)(s_axi_wvalid))
			((I1)(p_0_out))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation VCC 0 5156 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_i_1__1\ 0 5160 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1000"\))
		)
		(_port
			((O)(O1))
			((I0)(s_axi_wvalid))
			((I1)(p_0_out))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1000"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_reg 0 5169 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_0_out))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(rst_d2))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation ram_full_i_reg 0 5180 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_ram_full_i_reg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(rst_d2))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation s_axi_wready_INST_0 0 5191 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(s_axi_wready))
			((I0)(n_0_ram_full_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 5129 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 5130 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 5131 (_entity (_out ))))
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 5132 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5133 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 5134 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 5135 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5140 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 5141 (_architecture (_uni ))))
		(_signal (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 5142 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
)
V 000050 55 5683          1428409933040 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_status_flags_as_22 0 5202 (structure 0 5216 ))
	(_version vb4)
	(_time 1428409933041 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 80828d8dd6d7d5978cd599dfd585d686d386898784)
	(_entity
		(_time 1428408227004)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation RAM_reg_0_15_0_5_i_1 0 5224 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(E(0)))
			((I0)(s_axi_awvalid))
			((I1)(p_0_out))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation VCC 0 5233 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_i_1__0\ 0 5237 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1000"\))
		)
		(_port
			((O)(O1))
			((I0)(s_axi_awvalid))
			((I1)(p_0_out))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1000"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_reg 0 5246 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_0_out))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(I1))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation ram_full_i_reg 0 5257 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\ram_full_i__0\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(I1))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation s_axi_awready_INST_0 0 5268 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(s_axi_awready))
			((I0)(\ram_full_i__0\))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 5204 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 5205 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 5206 (_entity (_out ))))
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 5207 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5208 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 5210 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5217 (_architecture (_uni ))))
		(_signal (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 5218 (_architecture (_uni ))))
		(_signal (_internal \ram_full_i__0\ ~extieee.std_logic_1164.STD_LOGIC 0 5219 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
)
V 000050 55 5682          1428409933046 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d16wr_status_flags_as_8 0 5279 (structure 0 5293 ))
	(_version vb4)
	(_time 1428409933047 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d16/t_axi4_lite32_w_afifo_d16_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 80828d8dd6d7d5978cd599dfd585d686d386898784)
	(_entity
		(_time 1428408227010)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation RAM_reg_0_15_0_0_i_1 0 5301 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(E(0)))
			((I0)(m_axi_bvalid))
			((I1)(p_0_out))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation VCC 0 5310 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_i_1\ 0 5314 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1000"\))
		)
		(_port
			((O)(O1))
			((I0)(m_axi_bvalid))
			((I1)(p_0_out))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1000"\))
			)
		)
	)
	(_instantiation m_axi_bready_INST_0 0 5323 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(m_axi_bready))
			((I0)(n_0_ram_full_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_reg 0 5331 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_0_out))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(I1))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation ram_full_i_reg 0 5342 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_ram_full_i_reg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(I1))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5281 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 5281 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 5282 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 5283 (_entity (_out ))))
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5285 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 5286 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 5287 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5294 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_architecture (_uni ))))
		(_signal (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
)
V 000050 55 41697         1428409932717 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64 0 11254 (structure 0 11297 ))
	(_version vb4)
	(_time 1428409932718 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 292b252e767e7c3e212b21293d702e2f7a2f202e2d2f2c)
	(_entity
		(_time 1428408223277)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
	)
	(_instantiation GND 0 11808 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation U0 0 11812 (_entity . \t_axi4_lite32_w_afifo_d64fifo_generator_v11_0__parameterized0\)
		(_port
			((backup)(\<const0>\))
			((backup_marker)(\<const0>\))
			((clk)(\<const0>\))
			((rst)(\<const0>\))
			((srst)(\<const0>\))
			((wr_clk)(\<const0>\))
			((wr_rst)(\<const0>\))
			((rd_clk)(\<const0>\))
			((rd_rst)(\<const0>\))
			((din(17))(\<const0>\))
			((din(16))(\<const0>\))
			((din(15))(\<const0>\))
			((din(14))(\<const0>\))
			((din(13))(\<const0>\))
			((din(12))(\<const0>\))
			((din(11))(\<const0>\))
			((din(10))(\<const0>\))
			((din(9))(\<const0>\))
			((din(8))(\<const0>\))
			((din(7))(\<const0>\))
			((din(6))(\<const0>\))
			((din(5))(\<const0>\))
			((din(4))(\<const0>\))
			((din(3))(\<const0>\))
			((din(2))(\<const0>\))
			((din(1))(\<const0>\))
			((din(0))(\<const0>\))
			((wr_en)(\<const0>\))
			((rd_en)(\<const0>\))
			((prog_empty_thresh(9))(\<const0>\))
			((prog_empty_thresh(8))(\<const0>\))
			((prog_empty_thresh(7))(\<const0>\))
			((prog_empty_thresh(6))(\<const0>\))
			((prog_empty_thresh(5))(\<const0>\))
			((prog_empty_thresh(4))(\<const0>\))
			((prog_empty_thresh(3))(\<const0>\))
			((prog_empty_thresh(2))(\<const0>\))
			((prog_empty_thresh(1))(\<const0>\))
			((prog_empty_thresh(0))(\<const0>\))
			((prog_empty_thresh_assert(9))(\<const0>\))
			((prog_empty_thresh_assert(8))(\<const0>\))
			((prog_empty_thresh_assert(7))(\<const0>\))
			((prog_empty_thresh_assert(6))(\<const0>\))
			((prog_empty_thresh_assert(5))(\<const0>\))
			((prog_empty_thresh_assert(4))(\<const0>\))
			((prog_empty_thresh_assert(3))(\<const0>\))
			((prog_empty_thresh_assert(2))(\<const0>\))
			((prog_empty_thresh_assert(1))(\<const0>\))
			((prog_empty_thresh_assert(0))(\<const0>\))
			((prog_empty_thresh_negate(9))(\<const0>\))
			((prog_empty_thresh_negate(8))(\<const0>\))
			((prog_empty_thresh_negate(7))(\<const0>\))
			((prog_empty_thresh_negate(6))(\<const0>\))
			((prog_empty_thresh_negate(5))(\<const0>\))
			((prog_empty_thresh_negate(4))(\<const0>\))
			((prog_empty_thresh_negate(3))(\<const0>\))
			((prog_empty_thresh_negate(2))(\<const0>\))
			((prog_empty_thresh_negate(1))(\<const0>\))
			((prog_empty_thresh_negate(0))(\<const0>\))
			((prog_full_thresh(9))(\<const0>\))
			((prog_full_thresh(8))(\<const0>\))
			((prog_full_thresh(7))(\<const0>\))
			((prog_full_thresh(6))(\<const0>\))
			((prog_full_thresh(5))(\<const0>\))
			((prog_full_thresh(4))(\<const0>\))
			((prog_full_thresh(3))(\<const0>\))
			((prog_full_thresh(2))(\<const0>\))
			((prog_full_thresh(1))(\<const0>\))
			((prog_full_thresh(0))(\<const0>\))
			((prog_full_thresh_assert(9))(\<const0>\))
			((prog_full_thresh_assert(8))(\<const0>\))
			((prog_full_thresh_assert(7))(\<const0>\))
			((prog_full_thresh_assert(6))(\<const0>\))
			((prog_full_thresh_assert(5))(\<const0>\))
			((prog_full_thresh_assert(4))(\<const0>\))
			((prog_full_thresh_assert(3))(\<const0>\))
			((prog_full_thresh_assert(2))(\<const0>\))
			((prog_full_thresh_assert(1))(\<const0>\))
			((prog_full_thresh_assert(0))(\<const0>\))
			((prog_full_thresh_negate(9))(\<const0>\))
			((prog_full_thresh_negate(8))(\<const0>\))
			((prog_full_thresh_negate(7))(\<const0>\))
			((prog_full_thresh_negate(6))(\<const0>\))
			((prog_full_thresh_negate(5))(\<const0>\))
			((prog_full_thresh_negate(4))(\<const0>\))
			((prog_full_thresh_negate(3))(\<const0>\))
			((prog_full_thresh_negate(2))(\<const0>\))
			((prog_full_thresh_negate(1))(\<const0>\))
			((prog_full_thresh_negate(0))(\<const0>\))
			((int_clk)(\<const0>\))
			((injectdbiterr)(\<const0>\))
			((injectsbiterr)(\<const0>\))
			((dout)(NLW_U0_dout_UNCONNECTED(d_17_0)))
			((full)(NLW_U0_full_UNCONNECTED))
			((almost_full)(NLW_U0_almost_full_UNCONNECTED))
			((wr_ack)(NLW_U0_wr_ack_UNCONNECTED))
			((overflow)(NLW_U0_overflow_UNCONNECTED))
			((empty)(NLW_U0_empty_UNCONNECTED))
			((almost_empty)(NLW_U0_almost_empty_UNCONNECTED))
			((valid)(NLW_U0_valid_UNCONNECTED))
			((underflow)(NLW_U0_underflow_UNCONNECTED))
			((data_count)(NLW_U0_data_count_UNCONNECTED(d_9_0)))
			((rd_data_count)(NLW_U0_rd_data_count_UNCONNECTED(d_9_0)))
			((wr_data_count)(NLW_U0_wr_data_count_UNCONNECTED(d_9_0)))
			((prog_full)(NLW_U0_prog_full_UNCONNECTED))
			((prog_empty)(NLW_U0_prog_empty_UNCONNECTED))
			((sbiterr)(NLW_U0_sbiterr_UNCONNECTED))
			((dbiterr)(NLW_U0_dbiterr_UNCONNECTED))
			((wr_rst_busy)(NLW_U0_wr_rst_busy_UNCONNECTED))
			((rd_rst_busy)(NLW_U0_rd_rst_busy_UNCONNECTED))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((s_aresetn)(s_aresetn))
			((m_aclk_en)(\<const0>\))
			((s_aclk_en)(\<const0>\))
			((s_axi_awid(0))(\<const0>\))
			((s_axi_awaddr)(s_axi_awaddr(d_31_0)))
			((s_axi_awlen(3))(\<const0>\))
			((s_axi_awlen(2))(\<const0>\))
			((s_axi_awlen(1))(\<const0>\))
			((s_axi_awlen(0))(\<const0>\))
			((s_axi_awsize(2))(\<const0>\))
			((s_axi_awsize(1))(\<const0>\))
			((s_axi_awsize(0))(\<const0>\))
			((s_axi_awburst(1))(\<const0>\))
			((s_axi_awburst(0))(\<const0>\))
			((s_axi_awlock(1))(\<const0>\))
			((s_axi_awlock(0))(\<const0>\))
			((s_axi_awcache(3))(\<const0>\))
			((s_axi_awcache(2))(\<const0>\))
			((s_axi_awcache(1))(\<const0>\))
			((s_axi_awcache(0))(\<const0>\))
			((s_axi_awprot)(s_axi_awprot(d_2_0)))
			((s_axi_awqos(3))(\<const0>\))
			((s_axi_awqos(2))(\<const0>\))
			((s_axi_awqos(1))(\<const0>\))
			((s_axi_awqos(0))(\<const0>\))
			((s_axi_awregion(3))(\<const0>\))
			((s_axi_awregion(2))(\<const0>\))
			((s_axi_awregion(1))(\<const0>\))
			((s_axi_awregion(0))(\<const0>\))
			((s_axi_awuser(0))(\<const0>\))
			((s_axi_awvalid)(s_axi_awvalid))
			((s_axi_awready)(s_axi_awready))
			((s_axi_wid(0))(\<const0>\))
			((s_axi_wdata)(s_axi_wdata(d_31_0)))
			((s_axi_wstrb)(s_axi_wstrb(d_3_0)))
			((s_axi_wlast)(\<const0>\))
			((s_axi_wuser(0))(\<const0>\))
			((s_axi_wvalid)(s_axi_wvalid))
			((s_axi_wready)(s_axi_wready))
			((s_axi_bid(0))(NLW_U0_s_axi_bid_UNCONNECTED(0)))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((s_axi_buser(0))(NLW_U0_s_axi_buser_UNCONNECTED(0)))
			((s_axi_bvalid)(s_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((m_axi_awid(0))(NLW_U0_m_axi_awid_UNCONNECTED(0)))
			((m_axi_awaddr)(m_axi_awaddr(d_31_0)))
			((m_axi_awlen)(NLW_U0_m_axi_awlen_UNCONNECTED(d_3_0)))
			((m_axi_awsize)(NLW_U0_m_axi_awsize_UNCONNECTED(d_2_0)))
			((m_axi_awburst)(NLW_U0_m_axi_awburst_UNCONNECTED(d_1_0)))
			((m_axi_awlock)(NLW_U0_m_axi_awlock_UNCONNECTED(d_1_0)))
			((m_axi_awcache)(NLW_U0_m_axi_awcache_UNCONNECTED(d_3_0)))
			((m_axi_awprot)(m_axi_awprot(d_2_0)))
			((m_axi_awqos)(NLW_U0_m_axi_awqos_UNCONNECTED(d_3_0)))
			((m_axi_awregion)(NLW_U0_m_axi_awregion_UNCONNECTED(d_3_0)))
			((m_axi_awuser(0))(NLW_U0_m_axi_awuser_UNCONNECTED(0)))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_awready)(m_axi_awready))
			((m_axi_wid(0))(NLW_U0_m_axi_wid_UNCONNECTED(0)))
			((m_axi_wdata)(m_axi_wdata(d_31_0)))
			((m_axi_wstrb)(m_axi_wstrb(d_3_0)))
			((m_axi_wlast)(NLW_U0_m_axi_wlast_UNCONNECTED))
			((m_axi_wuser(0))(NLW_U0_m_axi_wuser_UNCONNECTED(0)))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_wready)(m_axi_wready))
			((m_axi_bid(0))(\<const0>\))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_axi_buser(0))(\<const0>\))
			((m_axi_bvalid)(m_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((s_axi_arid(0))(\<const0>\))
			((s_axi_araddr(31))(\<const0>\))
			((s_axi_araddr(30))(\<const0>\))
			((s_axi_araddr(29))(\<const0>\))
			((s_axi_araddr(28))(\<const0>\))
			((s_axi_araddr(27))(\<const0>\))
			((s_axi_araddr(26))(\<const0>\))
			((s_axi_araddr(25))(\<const0>\))
			((s_axi_araddr(24))(\<const0>\))
			((s_axi_araddr(23))(\<const0>\))
			((s_axi_araddr(22))(\<const0>\))
			((s_axi_araddr(21))(\<const0>\))
			((s_axi_araddr(20))(\<const0>\))
			((s_axi_araddr(19))(\<const0>\))
			((s_axi_araddr(18))(\<const0>\))
			((s_axi_araddr(17))(\<const0>\))
			((s_axi_araddr(16))(\<const0>\))
			((s_axi_araddr(15))(\<const0>\))
			((s_axi_araddr(14))(\<const0>\))
			((s_axi_araddr(13))(\<const0>\))
			((s_axi_araddr(12))(\<const0>\))
			((s_axi_araddr(11))(\<const0>\))
			((s_axi_araddr(10))(\<const0>\))
			((s_axi_araddr(9))(\<const0>\))
			((s_axi_araddr(8))(\<const0>\))
			((s_axi_araddr(7))(\<const0>\))
			((s_axi_araddr(6))(\<const0>\))
			((s_axi_araddr(5))(\<const0>\))
			((s_axi_araddr(4))(\<const0>\))
			((s_axi_araddr(3))(\<const0>\))
			((s_axi_araddr(2))(\<const0>\))
			((s_axi_araddr(1))(\<const0>\))
			((s_axi_araddr(0))(\<const0>\))
			((s_axi_arlen(3))(\<const0>\))
			((s_axi_arlen(2))(\<const0>\))
			((s_axi_arlen(1))(\<const0>\))
			((s_axi_arlen(0))(\<const0>\))
			((s_axi_arsize(2))(\<const0>\))
			((s_axi_arsize(1))(\<const0>\))
			((s_axi_arsize(0))(\<const0>\))
			((s_axi_arburst(1))(\<const0>\))
			((s_axi_arburst(0))(\<const0>\))
			((s_axi_arlock(1))(\<const0>\))
			((s_axi_arlock(0))(\<const0>\))
			((s_axi_arcache(3))(\<const0>\))
			((s_axi_arcache(2))(\<const0>\))
			((s_axi_arcache(1))(\<const0>\))
			((s_axi_arcache(0))(\<const0>\))
			((s_axi_arprot(2))(\<const0>\))
			((s_axi_arprot(1))(\<const0>\))
			((s_axi_arprot(0))(\<const0>\))
			((s_axi_arqos(3))(\<const0>\))
			((s_axi_arqos(2))(\<const0>\))
			((s_axi_arqos(1))(\<const0>\))
			((s_axi_arqos(0))(\<const0>\))
			((s_axi_arregion(3))(\<const0>\))
			((s_axi_arregion(2))(\<const0>\))
			((s_axi_arregion(1))(\<const0>\))
			((s_axi_arregion(0))(\<const0>\))
			((s_axi_aruser(0))(\<const0>\))
			((s_axi_arvalid)(\<const0>\))
			((s_axi_arready)(NLW_U0_s_axi_arready_UNCONNECTED))
			((s_axi_rid(0))(NLW_U0_s_axi_rid_UNCONNECTED(0)))
			((s_axi_rdata)(NLW_U0_s_axi_rdata_UNCONNECTED(d_31_0)))
			((s_axi_rresp)(NLW_U0_s_axi_rresp_UNCONNECTED(d_1_0)))
			((s_axi_rlast)(NLW_U0_s_axi_rlast_UNCONNECTED))
			((s_axi_ruser(0))(NLW_U0_s_axi_ruser_UNCONNECTED(0)))
			((s_axi_rvalid)(NLW_U0_s_axi_rvalid_UNCONNECTED))
			((s_axi_rready)(\<const0>\))
			((m_axi_arid(0))(NLW_U0_m_axi_arid_UNCONNECTED(0)))
			((m_axi_araddr)(NLW_U0_m_axi_araddr_UNCONNECTED(d_31_0)))
			((m_axi_arlen)(NLW_U0_m_axi_arlen_UNCONNECTED(d_3_0)))
			((m_axi_arsize)(NLW_U0_m_axi_arsize_UNCONNECTED(d_2_0)))
			((m_axi_arburst)(NLW_U0_m_axi_arburst_UNCONNECTED(d_1_0)))
			((m_axi_arlock)(NLW_U0_m_axi_arlock_UNCONNECTED(d_1_0)))
			((m_axi_arcache)(NLW_U0_m_axi_arcache_UNCONNECTED(d_3_0)))
			((m_axi_arprot)(NLW_U0_m_axi_arprot_UNCONNECTED(d_2_0)))
			((m_axi_arqos)(NLW_U0_m_axi_arqos_UNCONNECTED(d_3_0)))
			((m_axi_arregion)(NLW_U0_m_axi_arregion_UNCONNECTED(d_3_0)))
			((m_axi_aruser(0))(NLW_U0_m_axi_aruser_UNCONNECTED(0)))
			((m_axi_arvalid)(NLW_U0_m_axi_arvalid_UNCONNECTED))
			((m_axi_arready)(\<const0>\))
			((m_axi_rid(0))(\<const0>\))
			((m_axi_rdata(31))(\<const0>\))
			((m_axi_rdata(30))(\<const0>\))
			((m_axi_rdata(29))(\<const0>\))
			((m_axi_rdata(28))(\<const0>\))
			((m_axi_rdata(27))(\<const0>\))
			((m_axi_rdata(26))(\<const0>\))
			((m_axi_rdata(25))(\<const0>\))
			((m_axi_rdata(24))(\<const0>\))
			((m_axi_rdata(23))(\<const0>\))
			((m_axi_rdata(22))(\<const0>\))
			((m_axi_rdata(21))(\<const0>\))
			((m_axi_rdata(20))(\<const0>\))
			((m_axi_rdata(19))(\<const0>\))
			((m_axi_rdata(18))(\<const0>\))
			((m_axi_rdata(17))(\<const0>\))
			((m_axi_rdata(16))(\<const0>\))
			((m_axi_rdata(15))(\<const0>\))
			((m_axi_rdata(14))(\<const0>\))
			((m_axi_rdata(13))(\<const0>\))
			((m_axi_rdata(12))(\<const0>\))
			((m_axi_rdata(11))(\<const0>\))
			((m_axi_rdata(10))(\<const0>\))
			((m_axi_rdata(9))(\<const0>\))
			((m_axi_rdata(8))(\<const0>\))
			((m_axi_rdata(7))(\<const0>\))
			((m_axi_rdata(6))(\<const0>\))
			((m_axi_rdata(5))(\<const0>\))
			((m_axi_rdata(4))(\<const0>\))
			((m_axi_rdata(3))(\<const0>\))
			((m_axi_rdata(2))(\<const0>\))
			((m_axi_rdata(1))(\<const0>\))
			((m_axi_rdata(0))(\<const0>\))
			((m_axi_rresp(1))(\<const0>\))
			((m_axi_rresp(0))(\<const0>\))
			((m_axi_rlast)(\<const0>\))
			((m_axi_ruser(0))(\<const0>\))
			((m_axi_rvalid)(\<const0>\))
			((m_axi_rready)(NLW_U0_m_axi_rready_UNCONNECTED))
			((s_axis_tvalid)(\<const0>\))
			((s_axis_tready)(NLW_U0_s_axis_tready_UNCONNECTED))
			((s_axis_tdata(7))(\<const0>\))
			((s_axis_tdata(6))(\<const0>\))
			((s_axis_tdata(5))(\<const0>\))
			((s_axis_tdata(4))(\<const0>\))
			((s_axis_tdata(3))(\<const0>\))
			((s_axis_tdata(2))(\<const0>\))
			((s_axis_tdata(1))(\<const0>\))
			((s_axis_tdata(0))(\<const0>\))
			((s_axis_tstrb(0))(\<const0>\))
			((s_axis_tkeep(0))(\<const0>\))
			((s_axis_tlast)(\<const0>\))
			((s_axis_tid(0))(\<const0>\))
			((s_axis_tdest(0))(\<const0>\))
			((s_axis_tuser(3))(\<const0>\))
			((s_axis_tuser(2))(\<const0>\))
			((s_axis_tuser(1))(\<const0>\))
			((s_axis_tuser(0))(\<const0>\))
			((m_axis_tvalid)(NLW_U0_m_axis_tvalid_UNCONNECTED))
			((m_axis_tready)(\<const0>\))
			((m_axis_tdata)(NLW_U0_m_axis_tdata_UNCONNECTED(d_7_0)))
			((m_axis_tstrb(0))(NLW_U0_m_axis_tstrb_UNCONNECTED(0)))
			((m_axis_tkeep(0))(NLW_U0_m_axis_tkeep_UNCONNECTED(0)))
			((m_axis_tlast)(NLW_U0_m_axis_tlast_UNCONNECTED))
			((m_axis_tid(0))(NLW_U0_m_axis_tid_UNCONNECTED(0)))
			((m_axis_tdest(0))(NLW_U0_m_axis_tdest_UNCONNECTED(0)))
			((m_axis_tuser)(NLW_U0_m_axis_tuser_UNCONNECTED(d_3_0)))
			((axi_aw_injectsbiterr)(\<const0>\))
			((axi_aw_injectdbiterr)(\<const0>\))
			((axi_aw_prog_full_thresh(5))(\<const0>\))
			((axi_aw_prog_full_thresh(4))(\<const0>\))
			((axi_aw_prog_full_thresh(3))(\<const0>\))
			((axi_aw_prog_full_thresh(2))(\<const0>\))
			((axi_aw_prog_full_thresh(1))(\<const0>\))
			((axi_aw_prog_full_thresh(0))(\<const0>\))
			((axi_aw_prog_empty_thresh(5))(\<const0>\))
			((axi_aw_prog_empty_thresh(4))(\<const0>\))
			((axi_aw_prog_empty_thresh(3))(\<const0>\))
			((axi_aw_prog_empty_thresh(2))(\<const0>\))
			((axi_aw_prog_empty_thresh(1))(\<const0>\))
			((axi_aw_prog_empty_thresh(0))(\<const0>\))
			((axi_aw_data_count)(NLW_U0_axi_aw_data_count_UNCONNECTED(d_6_0)))
			((axi_aw_wr_data_count)(NLW_U0_axi_aw_wr_data_count_UNCONNECTED(d_6_0)))
			((axi_aw_rd_data_count)(NLW_U0_axi_aw_rd_data_count_UNCONNECTED(d_6_0)))
			((axi_aw_sbiterr)(NLW_U0_axi_aw_sbiterr_UNCONNECTED))
			((axi_aw_dbiterr)(NLW_U0_axi_aw_dbiterr_UNCONNECTED))
			((axi_aw_overflow)(axi_aw_overflow))
			((axi_aw_underflow)(NLW_U0_axi_aw_underflow_UNCONNECTED))
			((axi_aw_prog_full)(NLW_U0_axi_aw_prog_full_UNCONNECTED))
			((axi_aw_prog_empty)(NLW_U0_axi_aw_prog_empty_UNCONNECTED))
			((axi_w_injectsbiterr)(\<const0>\))
			((axi_w_injectdbiterr)(\<const0>\))
			((axi_w_prog_full_thresh(5))(\<const0>\))
			((axi_w_prog_full_thresh(4))(\<const0>\))
			((axi_w_prog_full_thresh(3))(\<const0>\))
			((axi_w_prog_full_thresh(2))(\<const0>\))
			((axi_w_prog_full_thresh(1))(\<const0>\))
			((axi_w_prog_full_thresh(0))(\<const0>\))
			((axi_w_prog_empty_thresh(5))(\<const0>\))
			((axi_w_prog_empty_thresh(4))(\<const0>\))
			((axi_w_prog_empty_thresh(3))(\<const0>\))
			((axi_w_prog_empty_thresh(2))(\<const0>\))
			((axi_w_prog_empty_thresh(1))(\<const0>\))
			((axi_w_prog_empty_thresh(0))(\<const0>\))
			((axi_w_data_count)(NLW_U0_axi_w_data_count_UNCONNECTED(d_6_0)))
			((axi_w_wr_data_count)(NLW_U0_axi_w_wr_data_count_UNCONNECTED(d_6_0)))
			((axi_w_rd_data_count)(NLW_U0_axi_w_rd_data_count_UNCONNECTED(d_6_0)))
			((axi_w_sbiterr)(NLW_U0_axi_w_sbiterr_UNCONNECTED))
			((axi_w_dbiterr)(NLW_U0_axi_w_dbiterr_UNCONNECTED))
			((axi_w_overflow)(axi_w_overflow))
			((axi_w_underflow)(NLW_U0_axi_w_underflow_UNCONNECTED))
			((axi_w_prog_full)(NLW_U0_axi_w_prog_full_UNCONNECTED))
			((axi_w_prog_empty)(NLW_U0_axi_w_prog_empty_UNCONNECTED))
			((axi_b_injectsbiterr)(\<const0>\))
			((axi_b_injectdbiterr)(\<const0>\))
			((axi_b_prog_full_thresh(5))(\<const0>\))
			((axi_b_prog_full_thresh(4))(\<const0>\))
			((axi_b_prog_full_thresh(3))(\<const0>\))
			((axi_b_prog_full_thresh(2))(\<const0>\))
			((axi_b_prog_full_thresh(1))(\<const0>\))
			((axi_b_prog_full_thresh(0))(\<const0>\))
			((axi_b_prog_empty_thresh(5))(\<const0>\))
			((axi_b_prog_empty_thresh(4))(\<const0>\))
			((axi_b_prog_empty_thresh(3))(\<const0>\))
			((axi_b_prog_empty_thresh(2))(\<const0>\))
			((axi_b_prog_empty_thresh(1))(\<const0>\))
			((axi_b_prog_empty_thresh(0))(\<const0>\))
			((axi_b_data_count)(NLW_U0_axi_b_data_count_UNCONNECTED(d_6_0)))
			((axi_b_wr_data_count)(NLW_U0_axi_b_wr_data_count_UNCONNECTED(d_6_0)))
			((axi_b_rd_data_count)(NLW_U0_axi_b_rd_data_count_UNCONNECTED(d_6_0)))
			((axi_b_sbiterr)(NLW_U0_axi_b_sbiterr_UNCONNECTED))
			((axi_b_dbiterr)(NLW_U0_axi_b_dbiterr_UNCONNECTED))
			((axi_b_overflow)(axi_b_overflow))
			((axi_b_underflow)(NLW_U0_axi_b_underflow_UNCONNECTED))
			((axi_b_prog_full)(NLW_U0_axi_b_prog_full_UNCONNECTED))
			((axi_b_prog_empty)(NLW_U0_axi_b_prog_empty_UNCONNECTED))
			((axi_ar_injectsbiterr)(\<const0>\))
			((axi_ar_injectdbiterr)(\<const0>\))
			((axi_ar_prog_full_thresh(3))(\<const0>\))
			((axi_ar_prog_full_thresh(2))(\<const0>\))
			((axi_ar_prog_full_thresh(1))(\<const0>\))
			((axi_ar_prog_full_thresh(0))(\<const0>\))
			((axi_ar_prog_empty_thresh(3))(\<const0>\))
			((axi_ar_prog_empty_thresh(2))(\<const0>\))
			((axi_ar_prog_empty_thresh(1))(\<const0>\))
			((axi_ar_prog_empty_thresh(0))(\<const0>\))
			((axi_ar_data_count)(NLW_U0_axi_ar_data_count_UNCONNECTED(d_4_0)))
			((axi_ar_wr_data_count)(NLW_U0_axi_ar_wr_data_count_UNCONNECTED(d_4_0)))
			((axi_ar_rd_data_count)(NLW_U0_axi_ar_rd_data_count_UNCONNECTED(d_4_0)))
			((axi_ar_sbiterr)(NLW_U0_axi_ar_sbiterr_UNCONNECTED))
			((axi_ar_dbiterr)(NLW_U0_axi_ar_dbiterr_UNCONNECTED))
			((axi_ar_overflow)(NLW_U0_axi_ar_overflow_UNCONNECTED))
			((axi_ar_underflow)(NLW_U0_axi_ar_underflow_UNCONNECTED))
			((axi_ar_prog_full)(NLW_U0_axi_ar_prog_full_UNCONNECTED))
			((axi_ar_prog_empty)(NLW_U0_axi_ar_prog_empty_UNCONNECTED))
			((axi_r_injectsbiterr)(\<const0>\))
			((axi_r_injectdbiterr)(\<const0>\))
			((axi_r_prog_full_thresh(9))(\<const0>\))
			((axi_r_prog_full_thresh(8))(\<const0>\))
			((axi_r_prog_full_thresh(7))(\<const0>\))
			((axi_r_prog_full_thresh(6))(\<const0>\))
			((axi_r_prog_full_thresh(5))(\<const0>\))
			((axi_r_prog_full_thresh(4))(\<const0>\))
			((axi_r_prog_full_thresh(3))(\<const0>\))
			((axi_r_prog_full_thresh(2))(\<const0>\))
			((axi_r_prog_full_thresh(1))(\<const0>\))
			((axi_r_prog_full_thresh(0))(\<const0>\))
			((axi_r_prog_empty_thresh(9))(\<const0>\))
			((axi_r_prog_empty_thresh(8))(\<const0>\))
			((axi_r_prog_empty_thresh(7))(\<const0>\))
			((axi_r_prog_empty_thresh(6))(\<const0>\))
			((axi_r_prog_empty_thresh(5))(\<const0>\))
			((axi_r_prog_empty_thresh(4))(\<const0>\))
			((axi_r_prog_empty_thresh(3))(\<const0>\))
			((axi_r_prog_empty_thresh(2))(\<const0>\))
			((axi_r_prog_empty_thresh(1))(\<const0>\))
			((axi_r_prog_empty_thresh(0))(\<const0>\))
			((axi_r_data_count)(NLW_U0_axi_r_data_count_UNCONNECTED(d_10_0)))
			((axi_r_wr_data_count)(NLW_U0_axi_r_wr_data_count_UNCONNECTED(d_10_0)))
			((axi_r_rd_data_count)(NLW_U0_axi_r_rd_data_count_UNCONNECTED(d_10_0)))
			((axi_r_sbiterr)(NLW_U0_axi_r_sbiterr_UNCONNECTED))
			((axi_r_dbiterr)(NLW_U0_axi_r_dbiterr_UNCONNECTED))
			((axi_r_overflow)(NLW_U0_axi_r_overflow_UNCONNECTED))
			((axi_r_underflow)(NLW_U0_axi_r_underflow_UNCONNECTED))
			((axi_r_prog_full)(NLW_U0_axi_r_prog_full_UNCONNECTED))
			((axi_r_prog_empty)(NLW_U0_axi_r_prog_empty_UNCONNECTED))
			((axis_injectsbiterr)(\<const0>\))
			((axis_injectdbiterr)(\<const0>\))
			((axis_prog_full_thresh(9))(\<const0>\))
			((axis_prog_full_thresh(8))(\<const0>\))
			((axis_prog_full_thresh(7))(\<const0>\))
			((axis_prog_full_thresh(6))(\<const0>\))
			((axis_prog_full_thresh(5))(\<const0>\))
			((axis_prog_full_thresh(4))(\<const0>\))
			((axis_prog_full_thresh(3))(\<const0>\))
			((axis_prog_full_thresh(2))(\<const0>\))
			((axis_prog_full_thresh(1))(\<const0>\))
			((axis_prog_full_thresh(0))(\<const0>\))
			((axis_prog_empty_thresh(9))(\<const0>\))
			((axis_prog_empty_thresh(8))(\<const0>\))
			((axis_prog_empty_thresh(7))(\<const0>\))
			((axis_prog_empty_thresh(6))(\<const0>\))
			((axis_prog_empty_thresh(5))(\<const0>\))
			((axis_prog_empty_thresh(4))(\<const0>\))
			((axis_prog_empty_thresh(3))(\<const0>\))
			((axis_prog_empty_thresh(2))(\<const0>\))
			((axis_prog_empty_thresh(1))(\<const0>\))
			((axis_prog_empty_thresh(0))(\<const0>\))
			((axis_data_count)(NLW_U0_axis_data_count_UNCONNECTED(d_10_0)))
			((axis_wr_data_count)(NLW_U0_axis_wr_data_count_UNCONNECTED(d_10_0)))
			((axis_rd_data_count)(NLW_U0_axis_rd_data_count_UNCONNECTED(d_10_0)))
			((axis_sbiterr)(NLW_U0_axis_sbiterr_UNCONNECTED))
			((axis_dbiterr)(NLW_U0_axis_dbiterr_UNCONNECTED))
			((axis_overflow)(NLW_U0_axis_overflow_UNCONNECTED))
			((axis_underflow)(NLW_U0_axis_underflow_UNCONNECTED))
			((axis_prog_full)(NLW_U0_axis_prog_full_UNCONNECTED))
			((axis_prog_empty)(NLW_U0_axis_prog_empty_UNCONNECTED))
		)
	)
	(_object
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 11256 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 11257 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 11258 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11259 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11259 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11260 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11260 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 11261 (_entity (_in ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11263 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11263 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11264 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11264 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 11265 (_entity (_in ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11267 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11267 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_entity (_out ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 11269 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 11270 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~124 0 11270 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 11271 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal m_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~126 0 11271 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 11272 (_entity (_out ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 11273 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 11274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal m_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~128 0 11274 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11275 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal m_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11275 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 11276 (_entity (_out ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 11277 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 11278 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 11278 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 11279 (_entity (_in ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 11280 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 11281 (_entity (_out ))))
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 11282 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 11283 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 11298 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_almost_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11299 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_almost_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11300 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11301 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11302 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11303 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11304 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11305 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11306 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11307 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11308 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11309 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11310 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11311 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11312 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11313 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11314 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11315 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11316 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11317 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11318 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11319 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11320 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11321 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11322 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11323 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11324 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11325 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11326 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11327 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11328 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11329 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11330 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11331 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11332 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11333 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11334 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11335 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11336 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11337 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_rready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11338 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_wlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11339 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11340 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11341 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_overflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11342 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_prog_empty_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11343 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_prog_full_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11344 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_rd_rst_busy_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11345 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_arready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11346 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11347 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11348 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axis_tready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11349 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11350 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_underflow_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11351 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_valid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11352 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_wr_ack_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11353 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_wr_rst_busy_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 11354 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal NLW_U0_axi_ar_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11355 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11356 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_ar_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11357 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11358 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal NLW_U0_axi_aw_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11358 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11359 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_aw_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11360 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11361 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11362 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_b_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11363 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal NLW_U0_axi_r_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11364 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11365 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_r_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11366 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11367 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11368 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axi_w_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{6~downto~0}~13 0 11369 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11370 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11371 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_axis_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{10~downto~0}~13 0 11372 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 11373 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal NLW_U0_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 11373 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 11374 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NLW_U0_dout_UNCONNECTED ~STD_LOGIC_VECTOR{17~downto~0}~13 0 11374 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11375 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_araddr_UNCONNECTED ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11375 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11376 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arburst_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11376 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11377 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arcache_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11377 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 11378 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11378 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arlen_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11379 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arlock_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11380 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 11381 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal NLW_U0_m_axi_arprot_UNCONNECTED ~STD_LOGIC_VECTOR{2~downto~0}~13 0 11381 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arqos_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11382 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arregion_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11383 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_arsize_UNCONNECTED ~STD_LOGIC_VECTOR{2~downto~0}~13 0 11384 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_aruser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11385 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awburst_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11386 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awcache_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11387 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11388 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awlen_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11389 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awlock_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11390 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awqos_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11391 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awregion_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11392 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awsize_UNCONNECTED ~STD_LOGIC_VECTOR{2~downto~0}~13 0 11393 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_awuser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11394 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_wid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11395 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axi_wuser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11396 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 11397 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NLW_U0_m_axis_tdata_UNCONNECTED ~STD_LOGIC_VECTOR{7~downto~0}~13 0 11397 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tdest_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11398 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11399 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tkeep_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11400 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tstrb_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11401 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_m_axis_tuser_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11402 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_rd_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 11403 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_bid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11404 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_buser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11405 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rdata_UNCONNECTED ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11406 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rid_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11407 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rresp_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11408 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_ruser_UNCONNECTED ~STD_LOGIC_VECTOR{0~to~0}~13 0 11409 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_wr_data_count_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 11410 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 30203         1428409932593 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64clk_x_pntrs 0 6623 (structure 0 6645 ))
	(_version vb4)
	(_time 1428409932594 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code bcbebfebb9ebe9abb4b8b6b6a8e5bbbaefbab5bbb8bab9)
	(_entity
		(_time 1428408223153)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 6702 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gsync_stage[1].rd_stg_inst\ 0 6706 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff)
		(_port
			((Q(5))(\n_0_gsync_stage[1].rd_stg_inst\))
			((Q(4))(\n_1_gsync_stage[1].rd_stg_inst\))
			((Q(3))(\n_2_gsync_stage[1].rd_stg_inst\))
			((Q(2))(\n_3_gsync_stage[1].rd_stg_inst\))
			((Q(1))(\n_4_gsync_stage[1].rd_stg_inst\))
			((Q(0))(\n_5_gsync_stage[1].rd_stg_inst\))
			((I1(5))(\n_0_wr_pntr_gc_reg[5]\))
			((I1(4))(\n_0_wr_pntr_gc_reg[4]\))
			((I1(3))(\n_0_wr_pntr_gc_reg[3]\))
			((I1(2))(\n_0_wr_pntr_gc_reg[2]\))
			((I1(1))(\n_0_wr_pntr_gc_reg[1]\))
			((I1(0))(\n_0_wr_pntr_gc_reg[0]\))
			((m_aclk)(m_aclk))
			((I6(0))(I6(0)))
		)
	)
	(_instantiation \gsync_stage[1].wr_stg_inst\ 0 6723 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_0)
		(_port
			((Q(5))(\n_0_gsync_stage[1].wr_stg_inst\))
			((Q(4))(\n_1_gsync_stage[1].wr_stg_inst\))
			((Q(3))(\n_2_gsync_stage[1].wr_stg_inst\))
			((Q(2))(\n_3_gsync_stage[1].wr_stg_inst\))
			((Q(1))(\n_4_gsync_stage[1].wr_stg_inst\))
			((Q(0))(\n_5_gsync_stage[1].wr_stg_inst\))
			((I1(5))(\n_0_rd_pntr_gc_reg[5]\))
			((I1(4))(\n_0_rd_pntr_gc_reg[4]\))
			((I1(3))(\n_0_rd_pntr_gc_reg[3]\))
			((I1(2))(\n_0_rd_pntr_gc_reg[2]\))
			((I1(1))(\n_0_rd_pntr_gc_reg[1]\))
			((I1(0))(\n_0_rd_pntr_gc_reg[0]\))
			((s_aclk)(s_aclk))
			((I7(0))(I7(0)))
		)
	)
	(_instantiation \gsync_stage[2].rd_stg_inst\ 0 6740 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_1)
		(_port
			((Q(0))(\n_0_gsync_stage[2].rd_stg_inst\))
			((O1(4))(\n_1_gsync_stage[2].rd_stg_inst\))
			((O1(3))(\n_2_gsync_stage[2].rd_stg_inst\))
			((O1(2))(\n_3_gsync_stage[2].rd_stg_inst\))
			((O1(1))(\n_4_gsync_stage[2].rd_stg_inst\))
			((O1(0))(\n_5_gsync_stage[2].rd_stg_inst\))
			((D(5))(\n_0_gsync_stage[1].rd_stg_inst\))
			((D(4))(\n_1_gsync_stage[1].rd_stg_inst\))
			((D(3))(\n_2_gsync_stage[1].rd_stg_inst\))
			((D(2))(\n_3_gsync_stage[1].rd_stg_inst\))
			((D(1))(\n_4_gsync_stage[1].rd_stg_inst\))
			((D(0))(\n_5_gsync_stage[1].rd_stg_inst\))
			((m_aclk)(m_aclk))
			((I6(0))(I6(0)))
		)
	)
	(_instantiation \gsync_stage[2].wr_stg_inst\ 0 6757 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_2)
		(_port
			((Q(0))(\n_0_gsync_stage[2].wr_stg_inst\))
			((O1(4))(\n_1_gsync_stage[2].wr_stg_inst\))
			((O1(3))(\n_2_gsync_stage[2].wr_stg_inst\))
			((O1(2))(\n_3_gsync_stage[2].wr_stg_inst\))
			((O1(1))(\n_4_gsync_stage[2].wr_stg_inst\))
			((O1(0))(\n_5_gsync_stage[2].wr_stg_inst\))
			((D(5))(\n_0_gsync_stage[1].wr_stg_inst\))
			((D(4))(\n_1_gsync_stage[1].wr_stg_inst\))
			((D(3))(\n_2_gsync_stage[1].wr_stg_inst\))
			((D(2))(\n_3_gsync_stage[1].wr_stg_inst\))
			((D(1))(\n_4_gsync_stage[1].wr_stg_inst\))
			((D(0))(\n_5_gsync_stage[1].wr_stg_inst\))
			((s_aclk)(s_aclk))
			((I7(0))(I7(0)))
		)
	)
	(_instantiation \ram_empty_fb_i_i_3__0\ 0 6774 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
		)
		(_port
			((O)(O4))
			((I0)(ADDRA(4)))
			((I1)(\^q\(2)))
			((I2)(ADDRA(5)))
			((I3)(\^q\(3)))
			((I4)(\n_0_ram_empty_fb_i_i_6__0\))
			((I5)(\n_0_ram_empty_fb_i_i_7__0\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_5__0\ 0 6787 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1001000000001001"\))
		)
		(_port
			((O)(O1))
			((I0)(p_1_out(2)))
			((I1)(I1(1)))
			((I2)(p_1_out(1)))
			((I3)(I1(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1001000000001001"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_6__0\ 0 6798 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_6__0\))
			((I0)(\^q\(1)))
			((I1)(ADDRA(3)))
			((I2)(p_1_out(2)))
			((I3)(ADDRA(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_7__0\ 0 6809 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_7__0\))
			((I0)(p_1_out(1)))
			((I1)(ADDRA(1)))
			((I2)(\^q\(0)))
			((I3)(ADDRA(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_1__1\ 0 6820 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0100010001000100010001000100010001000100010001000101010001000101"\))
		)
		(_port
			((O)(O2))
			((I0)(rst_full_gen_i))
			((I1)(\n_0_ram_full_fb_i_i_2__0\))
			((I2)(p_0_out(4)))
			((I3)(I2(2)))
			((I4)(I3))
			((I5)(\n_0_ram_full_fb_i_i_4__1\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0100010001000100010001000100010001000100010001000101010001000101"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_2__0\ 0 6833 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_2__0\))
			((I0)(I4(5)))
			((I1)(p_0_out(5)))
			((I2)(I4(4)))
			((I3)(p_0_out(4)))
			((I4)(\n_0_ram_full_fb_i_i_5__1\))
			((I5)(\n_0_ram_full_fb_i_i_6__1\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_4__1\ 0 6846 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110111111110110111111111111111111111111111111110110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_4__1\))
			((I0)(p_0_out(5)))
			((I1)(I2(3)))
			((I2)(I2(1)))
			((I3)(p_0_out(3)))
			((I4)(I2(0)))
			((I5)(p_0_out(2)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110111111110110111111111111111111111111111111110110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_5__1\ 0 6859 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_5__1\))
			((I0)(\^o3\(1)))
			((I1)(I4(1)))
			((I2)(\^o3\(0)))
			((I3)(I4(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_6__1\ 0 6870 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_6__1\))
			((I0)(p_0_out(2)))
			((I1)(I4(2)))
			((I2)(p_0_out(3)))
			((I3)(I4(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[0]\ 0 6881 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(\n_5_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[1]\ 0 6892 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(\n_4_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[2]\ 0 6903 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(\n_3_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[3]\ 0 6914 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(\n_2_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[4]\ 0 6925 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out(4)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(\n_1_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[5]\ 0 6936 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_0_out(5)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(\n_0_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[0]\ 0 6947 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[1]\ 0 6958 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[2]\ 0 6969 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[3]\ 0 6980 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[3]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[4]\ 0 6991 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[4]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[5]\ 0 7002 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[5]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(ADDRA(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[0]\ 0 7013 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(\n_5_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[1]\ 0 7024 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(\n_4_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[2]\ 0 7035 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(\n_3_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[3]\ 0 7046 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(\n_2_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[4]\ 0 7057 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(\n_1_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[5]\ 0 7068 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(\n_0_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc[0]_i_1\ 0 7079 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(0)))
			((I0)(I5(0)))
			((I1)(I5(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[1]_i_1\ 0 7088 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(1)))
			((I0)(I5(1)))
			((I1)(I5(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[2]_i_1\ 0 7097 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(2)))
			((I0)(I5(2)))
			((I1)(I5(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[3]_i_1\ 0 7106 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(3)))
			((I0)(I5(3)))
			((I1)(I5(4)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[4]_i_1\ 0 7115 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(4)))
			((I0)(I5(4)))
			((I1)(I5(5)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[0]\ 0 7124 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(p_0_in3_out(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[1]\ 0 7135 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(p_0_in3_out(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[2]\ 0 7146 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(p_0_in3_out(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[3]\ 0 7157 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[3]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(p_0_in3_out(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[4]\ 0 7168 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[4]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(p_0_in3_out(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[5]\ 0 7179 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[5]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(I5(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 6625 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6626 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6626 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 6627 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6628 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6628 (_entity (_out ))))
		(_port (_internal O4 ~extieee.std_logic_1164.STD_LOGIC 0 6629 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 6630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 6630 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 6631 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6632 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 6632 (_entity (_in ))))
		(_port (_internal I3 ~extieee.std_logic_1164.STD_LOGIC 0 6633 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6634 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6634 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 6635 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I4 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 6635 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~128 0 6636 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{5~downto~0}~128 0 6636 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6637 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 6638 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{0~to~0}~12 0 6638 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6639 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1210 0 6640 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I7 ~STD_LOGIC_VECTOR{0~to~0}~1210 0 6640 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6641 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6641 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6646 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 6647 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 6647 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 6648 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 6648 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6649 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6650 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6651 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6652 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_6__0\ ~extieee.std_logic_1164.STD_LOGIC 0 6653 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_7__0\ ~extieee.std_logic_1164.STD_LOGIC 0 6654 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_2__0\ ~extieee.std_logic_1164.STD_LOGIC 0 6655 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_4__1\ ~extieee.std_logic_1164.STD_LOGIC 0 6656 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_5__1\ ~extieee.std_logic_1164.STD_LOGIC 0 6657 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_6__1\ ~extieee.std_logic_1164.STD_LOGIC 0 6658 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 6659 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 6660 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 6661 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 6662 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 6663 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[5]\ ~extieee.std_logic_1164.STD_LOGIC 0 6664 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 6665 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 6666 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 6667 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 6668 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 6669 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[5]\ ~extieee.std_logic_1164.STD_LOGIC 0 6670 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6671 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6672 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6673 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6674 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6675 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6676 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6677 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6678 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6679 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6680 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6681 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6682 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6683 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6684 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6685 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6686 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6687 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6688 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6689 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 6690 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 6691 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal p_0_in3_out ~STD_LOGIC_VECTOR{4~downto~0}~13 0 6691 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~2}~13 0 6692 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 2))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{5~downto~2}~13 0 6692 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 6693 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{2~downto~1}~13 0 6693 (_architecture (_uni ))))
		(_process
			(line__6700(_architecture 0 0 6700 (_assignment (_simple)(_alias((O3(d_1_0))(\^o3\(d_1_0))))(_target(3(d_1_0)))(_sensitivity(18(d_1_0))))))
			(line__6701(_architecture 1 0 6701 (_assignment (_simple)(_alias((Q(d_3_0))(\^q\(d_3_0))))(_target(1(d_3_0)))(_sensitivity(19(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 25440         1428409932599 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64clk_x_pntrs_18 0 7193 (structure 0 7214 ))
	(_version vb4)
	(_time 1428409932600 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code bcbebfebb9ebe9abb4bbe3eba8e5bbbaefbab5bbb8bab9)
	(_entity
		(_time 1428408223159)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 7253 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gsync_stage[1].rd_stg_inst\ 0 7257 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_24)
		(_port
			((Q(5))(\n_0_gsync_stage[1].rd_stg_inst\))
			((Q(4))(\n_1_gsync_stage[1].rd_stg_inst\))
			((Q(3))(\n_2_gsync_stage[1].rd_stg_inst\))
			((Q(2))(\n_3_gsync_stage[1].rd_stg_inst\))
			((Q(1))(\n_4_gsync_stage[1].rd_stg_inst\))
			((Q(0))(\n_5_gsync_stage[1].rd_stg_inst\))
			((I1)(wr_pntr_gc(d_5_0)))
			((m_aclk)(m_aclk))
			((I4(0))(I4(0)))
		)
	)
	(_instantiation \gsync_stage[1].wr_stg_inst\ 0 7269 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_25)
		(_port
			((Q(5))(\n_0_gsync_stage[1].wr_stg_inst\))
			((Q(4))(\n_1_gsync_stage[1].wr_stg_inst\))
			((Q(3))(\n_2_gsync_stage[1].wr_stg_inst\))
			((Q(2))(\n_3_gsync_stage[1].wr_stg_inst\))
			((Q(1))(\n_4_gsync_stage[1].wr_stg_inst\))
			((Q(0))(\n_5_gsync_stage[1].wr_stg_inst\))
			((I1)(rd_pntr_gc(d_5_0)))
			((s_aclk)(s_aclk))
			((I5(0))(I5(0)))
		)
	)
	(_instantiation \gsync_stage[2].rd_stg_inst\ 0 7281 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_26)
		(_port
			((p_0_in)(p_0_in(d_5_0)))
			((D(5))(\n_0_gsync_stage[1].rd_stg_inst\))
			((D(4))(\n_1_gsync_stage[1].rd_stg_inst\))
			((D(3))(\n_2_gsync_stage[1].rd_stg_inst\))
			((D(2))(\n_3_gsync_stage[1].rd_stg_inst\))
			((D(1))(\n_4_gsync_stage[1].rd_stg_inst\))
			((D(0))(\n_5_gsync_stage[1].rd_stg_inst\))
			((m_aclk)(m_aclk))
			((I4(0))(I4(0)))
		)
	)
	(_instantiation \gsync_stage[2].wr_stg_inst\ 0 7293 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_27)
		(_port
			((Q(0))(\n_0_gsync_stage[2].wr_stg_inst\))
			((O1(4))(\n_1_gsync_stage[2].wr_stg_inst\))
			((O1(3))(\n_2_gsync_stage[2].wr_stg_inst\))
			((O1(2))(\n_3_gsync_stage[2].wr_stg_inst\))
			((O1(1))(\n_4_gsync_stage[2].wr_stg_inst\))
			((O1(0))(\n_5_gsync_stage[2].wr_stg_inst\))
			((D(5))(\n_0_gsync_stage[1].wr_stg_inst\))
			((D(4))(\n_1_gsync_stage[1].wr_stg_inst\))
			((D(3))(\n_2_gsync_stage[1].wr_stg_inst\))
			((D(2))(\n_3_gsync_stage[1].wr_stg_inst\))
			((D(1))(\n_4_gsync_stage[1].wr_stg_inst\))
			((D(0))(\n_5_gsync_stage[1].wr_stg_inst\))
			((s_aclk)(s_aclk))
			((I5(0))(I5(0)))
		)
	)
	(_instantiation ram_empty_fb_i_i_3 0 7310 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
		)
		(_port
			((O)(O2))
			((I0)(D(5)))
			((I1)(\^q\(3)))
			((I2)(O3(0)))
			((I3)(p_1_out(0)))
			((I4)(n_0_ram_empty_fb_i_i_6))
			((I5)(n_0_ram_empty_fb_i_i_7))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_5 0 7323 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1001000000001001"\))
		)
		(_port
			((O)(O1))
			((I0)(p_1_out(0)))
			((I1)(I1(0)))
			((I2)(p_1_out(2)))
			((I3)(I1(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1001000000001001"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_6 0 7334 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_empty_fb_i_i_6))
			((I0)(\^q\(0)))
			((I1)(O3(1)))
			((I2)(\^q\(2)))
			((I3)(O3(4)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_7 0 7345 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_empty_fb_i_i_7))
			((I0)(p_1_out(2)))
			((I1)(O3(2)))
			((I2)(\^q\(1)))
			((I3)(O3(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_4 0 7356 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111111111111111111111111111111111110110111111110110"\))
		)
		(_port
			((O)(O4))
			((I0)(I2(5)))
			((I1)(\^o5\(5)))
			((I2)(I2(4)))
			((I3)(\^o5\(4)))
			((I4)(\n_0_ram_full_fb_i_i_5__0\))
			((I5)(\n_0_ram_full_fb_i_i_6__0\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111111111111111111111111111111111110110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_5__0\ 0 7369 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_5__0\))
			((I0)(\^o5\(1)))
			((I1)(I2(1)))
			((I2)(\^o5\(0)))
			((I3)(I2(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_6__0\ 0 7380 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_6__0\))
			((I0)(\^o5\(2)))
			((I1)(I2(2)))
			((I2)(\^o5\(3)))
			((I3)(I2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[0]\ 0 7391 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o5\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_5_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[1]\ 0 7402 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o5\(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_4_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[2]\ 0 7413 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o5\(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_3_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[3]\ 0 7424 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o5\(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_2_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[4]\ 0 7435 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o5\(4)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_1_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[5]\ 0 7446 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o5\(5)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_0_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[0]\ 0 7457 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[1]\ 0 7468 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[2]\ 0 7479 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[3]\ 0 7490 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[4]\ 0 7501 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(4)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[5]\ 0 7512 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_gc(5)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[0]\ 0 7523 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(p_0_in(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[1]\ 0 7534 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(p_0_in(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[2]\ 0 7545 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(p_0_in(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[3]\ 0 7556 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(p_0_in(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[4]\ 0 7567 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(p_0_in(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[5]\ 0 7578 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(p_0_in(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc[0]_i_1\ 0 7589 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(0)))
			((I0)(I3(0)))
			((I1)(I3(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[1]_i_1\ 0 7598 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(1)))
			((I0)(I3(1)))
			((I1)(I3(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[2]_i_1\ 0 7607 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(2)))
			((I0)(I3(2)))
			((I1)(I3(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[3]_i_1\ 0 7616 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(3)))
			((I0)(I3(3)))
			((I1)(I3(4)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[4]_i_1\ 0 7625 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(4)))
			((I0)(I3(4)))
			((I1)(I3(5)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[0]\ 0 7634 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[1]\ 0 7645 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[2]\ 0 7656 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[3]\ 0 7667 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[4]\ 0 7678 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(4)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[5]\ 0 7689 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_gc(5)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I3(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 7195 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7196 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 7197 (_entity (_out ))))
		(_port (_internal O4 ~extieee.std_logic_1164.STD_LOGIC 0 7198 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7199 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O5 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7199 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7200 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7200 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7201 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7202 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 7203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 7203 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 7204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 7204 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7205 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I4 ~STD_LOGIC_VECTOR{0~to~0}~12 0 7206 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7207 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~128 0 7208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~128 0 7208 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 7215 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 7216 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^o5\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 7216 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7217 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7217 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7218 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7219 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7220 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_empty_fb_i_i_6 ~extieee.std_logic_1164.STD_LOGIC 0 7221 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_empty_fb_i_i_7 ~extieee.std_logic_1164.STD_LOGIC 0 7222 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_5__0\ ~extieee.std_logic_1164.STD_LOGIC 0 7223 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_6__0\ ~extieee.std_logic_1164.STD_LOGIC 0 7224 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7225 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7226 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7227 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7228 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7229 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7230 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7231 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7232 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7233 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7234 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7235 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7236 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7237 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7238 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7239 (_architecture (_uni ))))
		(_signal (_internal p_0_in ~STD_LOGIC_VECTOR{5~downto~0}~13 0 7240 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 7241 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal p_0_in3_out ~STD_LOGIC_VECTOR{4~downto~0}~13 0 7241 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 7242 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{2~downto~0}~13 0 7242 (_architecture (_uni ))))
		(_signal (_internal rd_pntr_gc ~STD_LOGIC_VECTOR{5~downto~0}~13 0 7243 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_gc ~STD_LOGIC_VECTOR{5~downto~0}~13 0 7244 (_architecture (_uni ))))
		(_process
			(line__7251(_architecture 0 0 7251 (_assignment (_simple)(_alias((O5(d_5_0))(\^o5\(d_5_0))))(_target(4(d_5_0)))(_sensitivity(15(d_5_0))))))
			(line__7252(_architecture 1 0 7252 (_assignment (_simple)(_alias((Q(d_3_0))(\^q\(d_3_0))))(_target(1(d_3_0)))(_sensitivity(16(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 28208         1428409932605 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64clk_x_pntrs_4 0 7703 (structure 0 7724 ))
	(_version vb4)
	(_time 1428409932606 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code cbc9c89dcf9c9edcc3cfc39adf92cccd98cdc2cccfcdce)
	(_entity
		(_time 1428408223165)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 7778 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gsync_stage[1].rd_stg_inst\ 0 7782 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_10)
		(_port
			((Q(5))(\n_0_gsync_stage[1].rd_stg_inst\))
			((Q(4))(\n_1_gsync_stage[1].rd_stg_inst\))
			((Q(3))(\n_2_gsync_stage[1].rd_stg_inst\))
			((Q(2))(\n_3_gsync_stage[1].rd_stg_inst\))
			((Q(1))(\n_4_gsync_stage[1].rd_stg_inst\))
			((Q(0))(\n_5_gsync_stage[1].rd_stg_inst\))
			((I1(5))(\n_0_wr_pntr_gc_reg[5]\))
			((I1(4))(\n_0_wr_pntr_gc_reg[4]\))
			((I1(3))(\n_0_wr_pntr_gc_reg[3]\))
			((I1(2))(\n_0_wr_pntr_gc_reg[2]\))
			((I1(1))(\n_0_wr_pntr_gc_reg[1]\))
			((I1(0))(\n_0_wr_pntr_gc_reg[0]\))
			((s_aclk)(s_aclk))
			((I4(0))(I4(0)))
		)
	)
	(_instantiation \gsync_stage[1].wr_stg_inst\ 0 7799 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_11)
		(_port
			((Q(5))(\n_0_gsync_stage[1].wr_stg_inst\))
			((Q(4))(\n_1_gsync_stage[1].wr_stg_inst\))
			((Q(3))(\n_2_gsync_stage[1].wr_stg_inst\))
			((Q(2))(\n_3_gsync_stage[1].wr_stg_inst\))
			((Q(1))(\n_4_gsync_stage[1].wr_stg_inst\))
			((Q(0))(\n_5_gsync_stage[1].wr_stg_inst\))
			((I1(5))(\n_0_rd_pntr_gc_reg[5]\))
			((I1(4))(\n_0_rd_pntr_gc_reg[4]\))
			((I1(3))(\n_0_rd_pntr_gc_reg[3]\))
			((I1(2))(\n_0_rd_pntr_gc_reg[2]\))
			((I1(1))(\n_0_rd_pntr_gc_reg[1]\))
			((I1(0))(\n_0_rd_pntr_gc_reg[0]\))
			((m_aclk)(m_aclk))
			((I5(0))(I5(0)))
		)
	)
	(_instantiation \gsync_stage[2].rd_stg_inst\ 0 7816 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_12)
		(_port
			((Q(0))(\n_0_gsync_stage[2].rd_stg_inst\))
			((O1(4))(\n_1_gsync_stage[2].rd_stg_inst\))
			((O1(3))(\n_2_gsync_stage[2].rd_stg_inst\))
			((O1(2))(\n_3_gsync_stage[2].rd_stg_inst\))
			((O1(1))(\n_4_gsync_stage[2].rd_stg_inst\))
			((O1(0))(\n_5_gsync_stage[2].rd_stg_inst\))
			((D(5))(\n_0_gsync_stage[1].rd_stg_inst\))
			((D(4))(\n_1_gsync_stage[1].rd_stg_inst\))
			((D(3))(\n_2_gsync_stage[1].rd_stg_inst\))
			((D(2))(\n_3_gsync_stage[1].rd_stg_inst\))
			((D(1))(\n_4_gsync_stage[1].rd_stg_inst\))
			((D(0))(\n_5_gsync_stage[1].rd_stg_inst\))
			((s_aclk)(s_aclk))
			((I4(0))(I4(0)))
		)
	)
	(_instantiation \gsync_stage[2].wr_stg_inst\ 0 7833 (_entity . t_axi4_lite32_w_afifo_d64synchronizer_ff_13)
		(_port
			((Q(0))(\n_0_gsync_stage[2].wr_stg_inst\))
			((O1(4))(\n_1_gsync_stage[2].wr_stg_inst\))
			((O1(3))(\n_2_gsync_stage[2].wr_stg_inst\))
			((O1(2))(\n_3_gsync_stage[2].wr_stg_inst\))
			((O1(1))(\n_4_gsync_stage[2].wr_stg_inst\))
			((O1(0))(\n_5_gsync_stage[2].wr_stg_inst\))
			((D(5))(\n_0_gsync_stage[1].wr_stg_inst\))
			((D(4))(\n_1_gsync_stage[1].wr_stg_inst\))
			((D(3))(\n_2_gsync_stage[1].wr_stg_inst\))
			((D(2))(\n_3_gsync_stage[1].wr_stg_inst\))
			((D(1))(\n_4_gsync_stage[1].wr_stg_inst\))
			((D(0))(\n_5_gsync_stage[1].wr_stg_inst\))
			((m_aclk)(m_aclk))
			((I5(0))(I5(0)))
		)
	)
	(_instantiation \ram_empty_fb_i_i_3__1\ 0 7850 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
		)
		(_port
			((O)(O4))
			((I0)(ADDRA(4)))
			((I1)(\^q\(2)))
			((I2)(ADDRA(5)))
			((I3)(\^q\(3)))
			((I4)(\n_0_ram_empty_fb_i_i_6__1\))
			((I5)(\n_0_ram_empty_fb_i_i_7__1\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000000000000000000000000000000000000000000001001000000001001"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_5__1\ 0 7863 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1001000000001001"\))
		)
		(_port
			((O)(O1))
			((I0)(p_1_out(2)))
			((I1)(I1(1)))
			((I2)(p_1_out(1)))
			((I3)(I1(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1001000000001001"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_6__1\ 0 7874 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_6__1\))
			((I0)(\^q\(1)))
			((I1)(ADDRA(3)))
			((I2)(p_1_out(2)))
			((I3)(ADDRA(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_7__1\ 0 7885 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_7__1\))
			((I0)(p_1_out(1)))
			((I1)(ADDRA(1)))
			((I2)(\^q\(0)))
			((I3)(ADDRA(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_2 0 7896 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111111111111111111111111111111111111111111111110110111111110110"\))
		)
		(_port
			((O)(O2))
			((I0)(I2(4)))
			((I1)(\^o3\(4)))
			((I2)(I2(5)))
			((I3)(\^o3\(5)))
			((I4)(n_0_ram_full_fb_i_i_5))
			((I5)(n_0_ram_full_fb_i_i_6))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111111111111111111111111111111111111111111111110110111111110110"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_5 0 7909 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_full_fb_i_i_5))
			((I0)(\^o3\(0)))
			((I1)(I2(0)))
			((I2)(\^o3\(1)))
			((I3)(I2(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_6 0 7920 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110111111110110"\))
		)
		(_port
			((O)(n_0_ram_full_fb_i_i_6))
			((I0)(\^o3\(2)))
			((I1)(I2(2)))
			((I2)(\^o3\(3)))
			((I3)(I2(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110111111110110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[0]\ 0 7931 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_5_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[1]\ 0 7942 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_4_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[2]\ 0 7953 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_3_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[3]\ 0 7964 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_2_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[4]\ 0 7975 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(4)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_1_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_bin_reg[5]\ 0 7986 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(5)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(\n_0_gsync_stage[2].wr_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[0]\ 0 7997 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[1]\ 0 8008 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[2]\ 0 8019 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[3]\ 0 8030 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[3]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[4]\ 0 8041 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[4]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \rd_pntr_gc_reg[5]\ 0 8052 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_rd_pntr_gc_reg[5]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(ADDRA(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[0]\ 0 8063 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(\n_5_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[1]\ 0 8074 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(\n_4_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[2]\ 0 8085 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(p_1_out(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(\n_3_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[3]\ 0 8096 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(\n_2_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[4]\ 0 8107 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(\n_1_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_bin_reg[5]\ 0 8118 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(\n_0_gsync_stage[2].rd_stg_inst\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc[0]_i_1\ 0 8129 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(0)))
			((I0)(I3(0)))
			((I1)(I3(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[1]_i_1\ 0 8138 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(1)))
			((I0)(I3(1)))
			((I1)(I3(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[2]_i_1\ 0 8147 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(2)))
			((I0)(I3(2)))
			((I1)(I3(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[3]_i_1\ 0 8156 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(3)))
			((I0)(I3(3)))
			((I1)(I3(4)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc[4]_i_1\ 0 8165 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(p_0_in3_out(4)))
			((I0)(I3(4)))
			((I1)(I3(5)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[0]\ 0 8174 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[1]\ 0 8185 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[2]\ 0 8196 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[3]\ 0 8207 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[3]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[4]\ 0 8218 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[4]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(p_0_in3_out(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \wr_pntr_gc_reg[5]\ 0 8229 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_wr_pntr_gc_reg[5]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I3(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 7705 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7706 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7706 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 7707 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7708 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7708 (_entity (_out ))))
		(_port (_internal O4 ~extieee.std_logic_1164.STD_LOGIC 0 7709 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7710 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7710 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7711 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7711 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 7712 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~124 0 7712 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~126 0 7713 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{5~downto~0}~126 0 7713 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7714 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 7715 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I4 ~STD_LOGIC_VECTOR{0~to~0}~12 0 7715 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 7716 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~128 0 7717 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~128 0 7717 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7718 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7718 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 7725 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 7726 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 7726 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7727 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 7727 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7728 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7729 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7730 (_architecture (_uni ))))
		(_signal (_internal \n_0_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7731 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_6__1\ ~extieee.std_logic_1164.STD_LOGIC 0 7732 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_7__1\ ~extieee.std_logic_1164.STD_LOGIC 0 7733 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_fb_i_i_5 ~extieee.std_logic_1164.STD_LOGIC 0 7734 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_fb_i_i_6 ~extieee.std_logic_1164.STD_LOGIC 0 7735 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 7736 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 7737 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_architecture (_uni ))))
		(_signal (_internal \n_0_rd_pntr_gc_reg[5]\ ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 7742 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 7743 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 7744 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 7745 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 7746 (_architecture (_uni ))))
		(_signal (_internal \n_0_wr_pntr_gc_reg[5]\ ~extieee.std_logic_1164.STD_LOGIC 0 7747 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7748 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7749 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7750 (_architecture (_uni ))))
		(_signal (_internal \n_1_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7751 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7752 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7753 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7754 (_architecture (_uni ))))
		(_signal (_internal \n_2_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7755 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7756 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7757 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7758 (_architecture (_uni ))))
		(_signal (_internal \n_3_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7759 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7760 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7761 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7762 (_architecture (_uni ))))
		(_signal (_internal \n_4_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7763 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[1].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7764 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[1].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7765 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[2].rd_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7766 (_architecture (_uni ))))
		(_signal (_internal \n_5_gsync_stage[2].wr_stg_inst\ ~extieee.std_logic_1164.STD_LOGIC 0 7767 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 7768 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal p_0_in3_out ~STD_LOGIC_VECTOR{4~downto~0}~13 0 7768 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 7769 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{2~downto~1}~13 0 7769 (_architecture (_uni ))))
		(_process
			(line__7776(_architecture 0 0 7776 (_assignment (_simple)(_alias((O3(d_5_0))(\^o3\(d_5_0))))(_target(3(d_5_0)))(_sensitivity(15(d_5_0))))))
			(line__7777(_architecture 1 0 7777 (_assignment (_simple)(_alias((Q(d_3_0))(\^q\(d_3_0))))(_target(1(d_3_0)))(_sensitivity(16(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 25651         1428409932365 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64dmem 0 15 (structure 0 28 ))
	(_version vb4)
	(_time 1428409932366 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 2f2d2c282f787a38272b212d3b7628297c2926282b292a)
	(_entity
		(_time 1428408222896)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.RAM64M
			(_object
				(_generic (_internal INIT_A ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159316 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_B ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159318 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_C ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159320 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_D ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159322 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal IS_WCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal DOA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOC ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOD ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal ADDRA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159324 1 21107 (_entity (_in ))))
				(_port (_internal ADDRB ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159326 1 21107 (_entity (_in ))))
				(_port (_internal ADDRC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159328 1 21107 (_entity (_in ))))
				(_port (_internal ADDRD ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159330 1 21107 (_entity (_in ))))
				(_port (_internal DIA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIC ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DID ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 45 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation RAM_reg_0_63_0_2 0 49 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(0)))
			((DOB)(p_0_out(1)))
			((DOC)(p_0_out(2)))
			((DOD)(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(0)))
			((DIB)(DI(1)))
			((DIC)(DI(2)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_12_14 0 66 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(12)))
			((DOB)(p_0_out(13)))
			((DOC)(p_0_out(14)))
			((DOD)(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(12)))
			((DIB)(DI(13)))
			((DIC)(DI(14)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_15_17 0 83 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(15)))
			((DOB)(p_0_out(16)))
			((DOC)(p_0_out(17)))
			((DOD)(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(15)))
			((DIB)(DI(16)))
			((DIC)(DI(17)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_18_20 0 100 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(18)))
			((DOB)(p_0_out(19)))
			((DOC)(p_0_out(20)))
			((DOD)(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(18)))
			((DIB)(DI(19)))
			((DIC)(DI(20)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_21_23 0 117 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(21)))
			((DOB)(p_0_out(22)))
			((DOC)(p_0_out(23)))
			((DOD)(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(21)))
			((DIB)(DI(22)))
			((DIC)(DI(23)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_24_26 0 134 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(24)))
			((DOB)(p_0_out(25)))
			((DOC)(p_0_out(26)))
			((DOD)(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(24)))
			((DIB)(DI(25)))
			((DIC)(DI(26)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_27_29 0 151 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(27)))
			((DOB)(p_0_out(28)))
			((DOC)(p_0_out(29)))
			((DOD)(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(27)))
			((DIB)(DI(28)))
			((DIC)(DI(29)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_30_32 0 168 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(30)))
			((DOB)(p_0_out(31)))
			((DOC)(p_0_out(32)))
			((DOD)(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(30)))
			((DIB)(DI(31)))
			((DIC)(DI(32)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_33_34 0 185 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(33)))
			((DOB)(p_0_out(34)))
			((DOC)(NLW_RAM_reg_0_63_33_34_DOC_UNCONNECTED))
			((DOD)(NLW_RAM_reg_0_63_33_34_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(33)))
			((DIB)(DI(34)))
			((DIC)(\<const0>\))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_3_5 0 202 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(3)))
			((DOB)(p_0_out(4)))
			((DOC)(p_0_out(5)))
			((DOD)(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(3)))
			((DIB)(DI(4)))
			((DIC)(DI(5)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_6_8 0 219 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(6)))
			((DOB)(p_0_out(7)))
			((DOC)(p_0_out(8)))
			((DOD)(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(6)))
			((DIB)(DI(7)))
			((DIC)(DI(8)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation RAM_reg_0_63_9_11 0 236 (_component .unisim.VCOMPONENTS.RAM64M )
		(_port
			((DOA)(p_0_out(9)))
			((DOB)(p_0_out(10)))
			((DOC)(p_0_out(11)))
			((DOD)(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED))
			((ADDRA)(ADDRA(d_5_0)))
			((ADDRB)(ADDRA(d_5_0)))
			((ADDRC)(ADDRA(d_5_0)))
			((ADDRD)(Q(d_5_0)))
			((DIA)(DI(9)))
			((DIB)(DI(10)))
			((DIC)(DI(11)))
			((DID)(\<const0>\))
			((WCLK)(s_aclk))
			((WE)(E(0)))
		)
		(_use (_entity unisim RAM64M)
		)
	)
	(_instantiation \gpr1.dout_i_reg[0]\ 0 253 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(0)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[10]\ 0 264 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(10)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[11]\ 0 275 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(11)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[12]\ 0 286 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(12)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[13]\ 0 297 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(13)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[14]\ 0 308 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(14)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[15]\ 0 319 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(15)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[16]\ 0 330 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(16)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[17]\ 0 341 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(17)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[18]\ 0 352 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(18)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[19]\ 0 363 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(19)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[1]\ 0 374 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(1)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[20]\ 0 385 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(20)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[21]\ 0 396 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(21)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[22]\ 0 407 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(22)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[23]\ 0 418 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(23)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[24]\ 0 429 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(24)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[25]\ 0 440 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(25)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[26]\ 0 451 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(26)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[27]\ 0 462 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(27)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[28]\ 0 473 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(28)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[29]\ 0 484 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(29)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[2]\ 0 495 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(2)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[30]\ 0 506 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(30)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[31]\ 0 517 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(31)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[32]\ 0 528 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(32)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[33]\ 0 539 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(33)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[34]\ 0 550 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(34)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[3]\ 0 561 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(3)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[4]\ 0 572 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(4)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[5]\ 0 583 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(5)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[6]\ 0 594 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(6)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[7]\ 0 605 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(7)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[8]\ 0 616 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(8)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpr1.dout_i_reg[9]\ 0 627 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(D(9)))
			((C)(m_aclk))
			((CE)(I1))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{34~downto~0}~12 0 17 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 21 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~124 0 24 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{34~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_33_34_DOC_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_33_34_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159316 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159316)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159318 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159318)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159320 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159320)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR{63~downto~0}~159322 (unisim VCOMPONENTS ~BIT_VECTOR{63~downto~0}~159322)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159324 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159324)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159326 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159326)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159328 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159328)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{5~downto~0}~159330 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{5~downto~0}~159330)))
	)
)
V 000050 55 8408          1428409932667 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64fifo_generator_ramfifo 0 9578 (structure 0 9595 ))
	(_version vb4)
	(_time 1428409932668 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code eae8e9baedbdbffdeaeaf3b5bfefbcecb9ece3edee)
	(_entity
		(_time 1428408223227)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gntv_or_sync_fifo.gcx.clkx\ 0 9623 (_entity . t_axi4_lite32_w_afifo_d64clk_x_pntrs_18)
		(_port
			((O1)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((Q(d_3_1))(p_1_out(d_5_3)))
			((Q(0))(p_1_out(1)))
			((O2)(\n_5_gntv_or_sync_fifo.gcx.clkx\))
			((O4)(\n_6_gntv_or_sync_fifo.gcx.clkx\))
			((O5)(p_0_out(d_5_0)))
			((I1(1))(rd_pntr_plus1(2)))
			((I1(0))(rd_pntr_plus1(0)))
			((D(5))(p_19_out(5)))
			((D(4))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((D(3))(\n_6_gntv_or_sync_fifo.gl0.rd\))
			((D(2))(\n_7_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((O3)(p_19_out(d_4_0)))
			((I2)(wr_pntr_plus1(d_5_0)))
			((I3)(p_8_out(d_5_0)))
			((m_aclk)(m_aclk))
			((I4(0))(RD_RST))
			((s_aclk)(s_aclk))
			((I5(0))(n_6_rstblk))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.rd\ 0 9647 (_entity . t_axi4_lite32_w_afifo_d64rd_logic_17)
		(_port
			((O1(1))(rd_pntr_plus1(2)))
			((O1(0))(rd_pntr_plus1(0)))
			((O2)(\n_2_gntv_or_sync_fifo.gl0.rd\))
			((E(0))(\n_3_gntv_or_sync_fifo.gl0.rd\))
			((D(5))(p_19_out(5)))
			((D(4))(\n_5_gntv_or_sync_fifo.gl0.rd\))
			((D(3))(\n_6_gntv_or_sync_fifo.gl0.rd\))
			((D(2))(\n_7_gntv_or_sync_fifo.gl0.rd\))
			((D(1))(\n_8_gntv_or_sync_fifo.gl0.rd\))
			((D(0))(\n_9_gntv_or_sync_fifo.gl0.rd\))
			((O3)(p_19_out(d_4_0)))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_aclk)(m_aclk))
			((Q(1))(n_2_rstblk))
			((Q(0))(rd_rst_i(0)))
			((I1(d_3_1))(p_1_out(d_5_3)))
			((I1(0))(p_1_out(1)))
			((I2)(\n_0_gntv_or_sync_fifo.gcx.clkx\))
			((m_axi_awready)(m_axi_awready))
			((I3)(\n_5_gntv_or_sync_fifo.gcx.clkx\))
		)
	)
	(_instantiation \gntv_or_sync_fifo.gl0.wr\ 0 9670 (_entity . t_axi4_lite32_w_afifo_d64wr_logic_19)
		(_port
			((axi_aw_overflow)(axi_aw_overflow))
			((E(0))(p_3_out))
			((s_axi_awready)(s_axi_awready))
			((Q)(p_8_out(d_5_0)))
			((O1)(wr_pntr_plus1(d_5_0)))
			((s_aclk)(s_aclk))
			((I1)(\^o1\))
			((rst_full_gen_i)(\^rst_full_gen_i\))
			((O5)(p_0_out(d_5_0)))
			((I2)(\n_6_gntv_or_sync_fifo.gcx.clkx\))
			((s_axi_awvalid)(s_axi_awvalid))
			((I3(0))(RST))
		)
	)
	(_instantiation \gntv_or_sync_fifo.mem\ 0 9685 (_entity . t_axi4_lite32_w_afifo_d64memory)
		(_port
			((O1)(Q(d_34_0)))
			((I1)(\n_2_gntv_or_sync_fifo.gl0.rd\))
			((m_aclk)(m_aclk))
			((E(0))(p_3_out))
			((DI)(DI(d_34_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(p_19_out(d_5_0)))
			((Q)(p_8_out(d_5_0)))
			((I2(0))(\n_3_gntv_or_sync_fifo.gl0.rd\))
		)
	)
	(_instantiation rstblk 0 9697 (_entity . t_axi4_lite32_w_afifo_d64reset_blk_ramfifo_20)
		(_port
			((rst_full_gen_i)(\^rst_full_gen_i\))
			((O1)(\^o1\))
			((Q(2))(n_2_rstblk))
			((Q(1))(RD_RST))
			((Q(0))(rd_rst_i(0)))
			((O2(1))(RST))
			((O2(0))(n_6_rstblk))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 9580 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 9581 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9582 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 9583 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 9584 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 9585 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{34~downto~0}~12 0 9585 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9586 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9587 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 9588 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 9589 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 9590 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 9591 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 9591 (_entity (_in ))))
		(_signal (_internal \^o1\ ~extieee.std_logic_1164.STD_LOGIC 0 9596 (_architecture (_uni ))))
		(_signal (_internal RD_RST ~extieee.std_logic_1164.STD_LOGIC 0 9597 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9598 (_architecture (_uni ))))
		(_signal (_internal \n_0_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9599 (_architecture (_uni ))))
		(_signal (_internal \n_2_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9600 (_architecture (_uni ))))
		(_signal (_internal n_2_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9601 (_architecture (_uni ))))
		(_signal (_internal \n_3_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9602 (_architecture (_uni ))))
		(_signal (_internal \n_5_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9603 (_architecture (_uni ))))
		(_signal (_internal \n_5_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9604 (_architecture (_uni ))))
		(_signal (_internal \n_6_gntv_or_sync_fifo.gcx.clkx\ ~extieee.std_logic_1164.STD_LOGIC 0 9605 (_architecture (_uni ))))
		(_signal (_internal \n_6_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9606 (_architecture (_uni ))))
		(_signal (_internal n_6_rstblk ~extieee.std_logic_1164.STD_LOGIC 0 9607 (_architecture (_uni ))))
		(_signal (_internal \n_7_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9608 (_architecture (_uni ))))
		(_signal (_internal \n_8_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9609 (_architecture (_uni ))))
		(_signal (_internal \n_9_gntv_or_sync_fifo.gl0.rd\ ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9611 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9611 (_architecture (_uni ))))
		(_signal (_internal p_19_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9612 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 9613 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal p_1_out ~STD_LOGIC_VECTOR{5~downto~1}~13 0 9613 (_architecture (_uni ))))
		(_signal (_internal p_3_out ~extieee.std_logic_1164.STD_LOGIC 0 9614 (_architecture (_uni ))))
		(_signal (_internal p_8_out ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9615 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9616 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9616 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9617 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal rd_rst_i ~STD_LOGIC_VECTOR{0~to~0}~13 0 9617 (_architecture (_uni ))))
		(_signal (_internal \^rst_full_gen_i\ ~extieee.std_logic_1164.STD_LOGIC 0 9618 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 9619 (_architecture (_uni ))))
		(_process
			(line__9621(_architecture 0 0 9621 (_assignment (_simple)(_alias((O1)(\^o1\)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__9622(_architecture 1 0 9622 (_assignment (_simple)(_alias((rst_full_gen_i)(\^rst_full_gen_i\)))(_simpleassign BUF)(_target(0))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 2532          1428409932685 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64fifo_generator_top 0 9992 (structure 0 10009 ))
	(_version vb4)
	(_time 1428409932686 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code faf8f9a9fdadafedf0f8e3a5afffacfca9fcf3fdfe)
	(_entity
		(_time 1428408223245)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \grf.rf\ 0 10011 (_entity . t_axi4_lite32_w_afifo_d64fifo_generator_ramfifo)
		(_port
			((rst_full_gen_i)(rst_full_gen_i))
			((O1)(rst_d2))
			((axi_aw_overflow)(axi_aw_overflow))
			((s_axi_awready)(s_axi_awready))
			((m_axi_awvalid)(m_axi_awvalid))
			((Q)(Q(d_34_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
			((m_axi_awready)(m_axi_awready))
			((s_axi_awvalid)(s_axi_awvalid))
			((DI)(DI(d_34_0)))
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 9994 (_entity (_out ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 9995 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9996 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 9997 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 9998 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 9999 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{34~downto~0}~12 0 9999 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10000 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10001 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 10002 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 10003 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 10004 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 10005 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 10005 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 5641          1428409932703 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64fifo_generator_v11_0_synth 0 10105 (structure 0 10134 ))
	(_version vb4)
	(_time 1428409932704 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 0a08060f0d5d5f1d070c13555f0f5c0c590c030d0e)
	(_entity
		(_time 1428408223263)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gaxi_full_lite.gwrite_ch.gwach2.axi_wach\ 0 10139 (_entity . t_axi4_lite32_w_afifo_d64fifo_generator_top)
		(_port
			((rst_full_gen_i)(\grf.rf/rst_full_gen_i\))
			((rst_d2)(rst_d2))
			((axi_aw_overflow)(axi_aw_overflow))
			((s_axi_awready)(s_axi_awready))
			((m_axi_awvalid)(m_axi_awvalid))
			((Q)(Q(d_34_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((inverted_reset)(inverted_reset))
			((m_axi_awready)(m_axi_awready))
			((s_axi_awvalid)(s_axi_awvalid))
			((DI)(DI(d_34_0)))
		)
	)
	(_instantiation \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch\ 0 10154 (_entity . \t_axi4_lite32_w_afifo_d64fifo_generator_top__parameterized0\)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((s_axi_wready)(s_axi_wready))
			((m_axi_wvalid)(m_axi_wvalid))
			((O1)(O1(d_35_0)))
			((s_aclk)(s_aclk))
			((m_aclk)(m_aclk))
			((rst_d2)(rst_d2))
			((inverted_reset)(inverted_reset))
			((m_axi_wready)(m_axi_wready))
			((rst_full_gen_i)(\grf.rf/rst_full_gen_i\))
			((s_axi_wvalid)(s_axi_wvalid))
			((I6)(I6(d_35_0)))
		)
	)
	(_instantiation \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch\ 0 10169 (_entity . \t_axi4_lite32_w_afifo_d64fifo_generator_top__parameterized1\)
		(_port
			((inverted_reset)(inverted_reset))
			((axi_b_overflow)(axi_b_overflow))
			((s_axi_bvalid)(s_axi_bvalid))
			((m_axi_bready)(m_axi_bready))
			((s_axi_bresp)(s_axi_bresp(d_1_0)))
			((m_axi_bresp)(m_axi_bresp(d_1_0)))
			((m_aclk)(m_aclk))
			((s_aclk)(s_aclk))
			((m_axi_bvalid)(m_axi_bvalid))
			((s_axi_bready)(s_axi_bready))
			((s_aresetn)(s_aresetn))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 10107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{34~downto~0}~12 0 10107 (_entity (_out ))))
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10108 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~12 0 10109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{35~downto~0}~12 0 10109 (_entity (_out ))))
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10110 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10111 (_entity (_out ))))
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 10112 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 10113 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 10114 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 10115 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 10116 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 10117 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 10118 (_entity (_out ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 10119 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 10120 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 10121 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 10122 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 10123 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 10124 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10125 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 10126 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 10127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 10127 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~124 0 10128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{35~downto~0}~124 0 10128 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 10129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~126 0 10129 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 10130 (_entity (_in ))))
		(_signal (_internal \grf.rf/rst_full_gen_i\ ~extieee.std_logic_1164.STD_LOGIC 0 10135 (_architecture (_uni ))))
		(_signal (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 10136 (_architecture (_uni ))))
		(_signal (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 10137 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 15498         1428409932611 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64memory 0 8243 (structure 0 8257 ))
	(_version vb4)
	(_time 1428409932612 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code cbc9c89dcf9c9edcc3cc93ccdf92cccd98cdc2cccfcdce)
	(_entity
		(_time 1428408223171)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 8261 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation \gdm.dm\ 0 8265 (_entity . t_axi4_lite32_w_afifo_d64dmem)
		(_port
			((D)(p_0_out(d_34_0)))
			((I1)(I1))
			((m_aclk)(m_aclk))
			((E(0))(E(0)))
			((DI)(DI(d_34_0)))
			((s_aclk)(s_aclk))
			((ADDRA)(ADDRA(d_5_0)))
			((Q)(Q(d_5_0)))
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[0]\ 0 8276 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(0)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(0)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[10]\ 0 8287 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(10)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(10)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[11]\ 0 8298 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(11)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(11)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[12]\ 0 8309 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(12)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(12)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[13]\ 0 8320 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(13)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(13)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[14]\ 0 8331 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(14)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(14)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[15]\ 0 8342 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(15)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(15)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[16]\ 0 8353 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(16)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(16)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[17]\ 0 8364 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(17)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(17)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[18]\ 0 8375 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(18)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(18)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[19]\ 0 8386 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(19)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(19)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[1]\ 0 8397 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(1)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(1)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[20]\ 0 8408 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(20)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(20)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[21]\ 0 8419 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(21)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(21)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[22]\ 0 8430 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(22)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(22)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[23]\ 0 8441 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(23)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(23)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[24]\ 0 8452 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(24)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(24)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[25]\ 0 8463 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(25)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(25)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[26]\ 0 8474 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(26)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(26)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[27]\ 0 8485 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(27)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(27)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[28]\ 0 8496 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(28)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(28)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[29]\ 0 8507 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(29)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(29)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[2]\ 0 8518 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(2)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(2)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[30]\ 0 8529 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(30)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(30)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[31]\ 0 8540 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(31)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(31)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[32]\ 0 8551 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(32)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(32)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[33]\ 0 8562 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(33)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(33)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[34]\ 0 8573 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(34)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(34)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[3]\ 0 8584 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(3)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(3)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[4]\ 0 8595 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(4)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(4)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[5]\ 0 8606 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(5)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(5)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[6]\ 0 8617 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(6)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(6)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[7]\ 0 8628 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(7)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(7)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[8]\ 0 8639 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(8)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(8)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i_reg[9]\ 0 8650 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O1(9)))
			((C)(m_aclk))
			((CE)(I2(0)))
			((D)(p_0_out(9)))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~12 0 8245 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{34~downto~0}~12 0 8245 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 8246 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8247 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 8248 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 8248 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~122 0 8249 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{34~downto~0}~122 0 8249 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 8250 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8251 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ADDRA ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8251 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 8252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~124 0 8252 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 8253 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~126 0 8253 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 8258 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{34~downto~0}~13 0 8259 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 34)(i 0))))))
		(_signal (_internal p_0_out ~STD_LOGIC_VECTOR{34~downto~0}~13 0 8259 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 18652         1428409932383 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_bin_cntr 0 1352 (structure 0 1368 ))
	(_version vb4)
	(_time 1428409932384 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 2f2d2c282f787a38272825293b7628297c2926282b292a)
	(_entity
		(_time 1428408222955)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gc0.count[0]_i_1__0\ 0 1395 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__0\(0)))
			((I0)(\^q\(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gc0.count[1]_i_1__0\ 0 1403 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__0\(1)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gc0.count[2]_i_1__0\ 0 1412 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__0\(2)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
			((I2)(\^q\(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gc0.count[3]_i_1__0\ 0 1422 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110101010101010"\))
		)
		(_port
			((O)(\plusOp__0\(3)))
			((I0)(rd_pntr_plus1(3)))
			((I1)(\^q\(0)))
			((I2)(\^q\(1)))
			((I3)(\^q\(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count[4]_i_1__0\ 0 1433 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"01101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__0\(4)))
			((I0)(rd_pntr_plus1(4)))
			((I1)(\^q\(1)))
			((I2)(\^q\(0)))
			((I3)(\^q\(2)))
			((I4)(rd_pntr_plus1(3)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"01101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count[5]_i_1__0\ 0 1445 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__0\(5)))
			((I0)(rd_pntr_plus1(5)))
			((I1)(rd_pntr_plus1(3)))
			((I2)(\^q\(2)))
			((I3)(\^q\(0)))
			((I4)(\^q\(1)))
			((I5)(rd_pntr_plus1(4)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[0]\ 0 1458 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[1]\ 0 1469 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[2]\ 0 1480 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[3]\ 0 1491 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[4]\ 0 1502 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(4)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[5]\ 0 1513 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^d\(5)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[0]\ 0 1524 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(\plusOp__0\(0)))
			((PRE)(I5(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_reg[1]\ 0 1535 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__0\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[2]\ 0 1546 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__0\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[3]\ 0 1557 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__0\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[4]\ 0 1568 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(4)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__0\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[5]\ 0 1579 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(5)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__0\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_1__0\ 0 1590 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110010000"\))
		)
		(_port
			((O)(O1))
			((I0)(rd_pntr_plus1(4)))
			((I1)(I1(1)))
			((I2)(\n_0_ram_empty_fb_i_i_2__0\))
			((I3)(I4))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110010000"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_2__0\ 0 1601 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1001000000001001000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_2__0\))
			((I0)(rd_pntr_plus1(3)))
			((I1)(I1(0)))
			((I2)(rd_pntr_plus1(5)))
			((I3)(I1(2)))
			((I4)(I2))
			((I5)(I3))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1001000000001001000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[0]_i_1__0\ 0 1614 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(0)))
			((I0)(\^o3\(1)))
			((I1)(\^o3\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[1]_i_1__0\ 0 1623 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(1)))
			((I0)(\^o3\(1)))
			((I1)(\^o3\(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[2]_i_1__0\ 0 1632 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(2)))
			((I0)(\^o3\(2)))
			((I1)(\^o3\(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[3]_i_1__0\ 0 1641 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(3)))
			((I0)(\^o3\(3)))
			((I1)(\^o3\(4)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[4]_i_1__0\ 0 1650 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(4)))
			((I0)(\^o3\(4)))
			((I1)(\^d\(5)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1354 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 1355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1356 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 1357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 1357 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 1358 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{2~downto~0}~122 0 1358 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 1359 (_entity (_in ))))
		(_port (_internal I3 ~extieee.std_logic_1164.STD_LOGIC 0 1360 (_entity (_in ))))
		(_port (_internal I4 ~extieee.std_logic_1164.STD_LOGIC 0 1361 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1362 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 1364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~124 0 1364 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^d\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1369 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 1370 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{4~downto~0}~13 0 1370 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1371 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1371 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_2__0\ ~extieee.std_logic_1164.STD_LOGIC 0 1372 (_architecture (_uni ))))
		(_signal (_internal \plusOp__0\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1373 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~3}~13 0 1374 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 3))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{5~downto~3}~13 0 1374 (_architecture (_uni ))))
		(_process
			(line__1392(_architecture 0 0 1392 (_assignment (_simple)(_alias((D(d_5_0))(\^d\(d_5_0))))(_target(2(d_5_0)))(_sensitivity(11(d_5_0))))))
			(line__1393(_architecture 1 0 1393 (_assignment (_simple)(_alias((O3(d_4_0))(\^o3\(d_4_0))))(_target(3(d_4_0)))(_sensitivity(12(d_4_0))))))
			(line__1394(_architecture 2 0 1394 (_assignment (_simple)(_alias((Q(d_2_0))(\^q\(d_2_0))))(_target(0(d_2_0)))(_sensitivity(13(d_2_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 3 -1
	)
)
V 000050 55 18655         1428409932389 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_bin_cntr_14 0 1662 (structure 0 1680 ))
	(_version vb4)
	(_time 1428409932390 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 3f3d3c393f686a283738353b2b6638396c3936383b393a)
	(_entity
		(_time 1428408222961)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gc0.count[0]_i_1__1\ 0 1707 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__4\(0)))
			((I0)(\^q\(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gc0.count[1]_i_1__1\ 0 1715 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__4\(1)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gc0.count[2]_i_1__1\ 0 1724 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__4\(2)))
			((I0)(\^q\(0)))
			((I1)(\^q\(1)))
			((I2)(\^q\(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gc0.count[3]_i_1__1\ 0 1734 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110101010101010"\))
		)
		(_port
			((O)(\plusOp__4\(3)))
			((I0)(rd_pntr_plus1(3)))
			((I1)(\^q\(0)))
			((I2)(\^q\(1)))
			((I3)(\^q\(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count[4]_i_1__1\ 0 1745 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"01101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__4\(4)))
			((I0)(rd_pntr_plus1(4)))
			((I1)(\^q\(1)))
			((I2)(\^q\(0)))
			((I3)(\^q\(2)))
			((I4)(rd_pntr_plus1(3)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"01101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count[5]_i_1__1\ 0 1757 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__4\(5)))
			((I0)(rd_pntr_plus1(5)))
			((I1)(rd_pntr_plus1(3)))
			((I2)(\^q\(2)))
			((I3)(\^q\(0)))
			((I4)(\^q\(1)))
			((I5)(rd_pntr_plus1(4)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[0]\ 0 1770 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[1]\ 0 1781 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[2]\ 0 1792 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[3]\ 0 1803 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[4]\ 0 1814 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(4)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[5]\ 0 1825 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^d\(5)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[0]\ 0 1836 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(\plusOp__4\(0)))
			((PRE)(I5(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_reg[1]\ 0 1847 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__4\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[2]\ 0 1858 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__4\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[3]\ 0 1869 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__4\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[4]\ 0 1880 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(4)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__4\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[5]\ 0 1891 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(5)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\plusOp__4\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_1__1\ 0 1902 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110010000"\))
		)
		(_port
			((O)(O1))
			((I0)(rd_pntr_plus1(4)))
			((I1)(I1(1)))
			((I2)(\n_0_ram_empty_fb_i_i_2__1\))
			((I3)(I4))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110010000"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_2__1\ 0 1913 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1001000000001001000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((O)(\n_0_ram_empty_fb_i_i_2__1\))
			((I0)(rd_pntr_plus1(3)))
			((I1)(I1(0)))
			((I2)(rd_pntr_plus1(5)))
			((I3)(I1(2)))
			((I4)(I2))
			((I5)(I3))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1001000000001001000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[0]_i_1__1\ 0 1926 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(0)))
			((I0)(\^o3\(1)))
			((I1)(\^o3\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[1]_i_1__1\ 0 1935 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(1)))
			((I0)(\^o3\(1)))
			((I1)(\^o3\(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[2]_i_1__1\ 0 1944 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(2)))
			((I0)(\^o3\(2)))
			((I1)(\^o3\(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[3]_i_1__1\ 0 1953 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(3)))
			((I0)(\^o3\(3)))
			((I1)(\^o3\(4)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[4]_i_1__1\ 0 1962 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(4)))
			((I0)(\^o3\(4)))
			((I1)(\^d\(5)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1664 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1664 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 1665 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1666 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1666 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 1667 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 1667 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 1668 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{2~downto~0}~122 0 1668 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 1669 (_entity (_in ))))
		(_port (_internal I3 ~extieee.std_logic_1164.STD_LOGIC 0 1670 (_entity (_in ))))
		(_port (_internal I4 ~extieee.std_logic_1164.STD_LOGIC 0 1671 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1672 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1672 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1673 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 1674 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~124 0 1674 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1681 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^d\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1681 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 1682 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{4~downto~0}~13 0 1682 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1683 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1683 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_empty_fb_i_i_2__1\ ~extieee.std_logic_1164.STD_LOGIC 0 1684 (_architecture (_uni ))))
		(_signal (_internal \plusOp__4\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1685 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~3}~13 0 1686 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 3))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{5~downto~3}~13 0 1686 (_architecture (_uni ))))
		(_process
			(line__1704(_architecture 0 0 1704 (_assignment (_simple)(_alias((D(d_5_0))(\^d\(d_5_0))))(_target(2(d_5_0)))(_sensitivity(11(d_5_0))))))
			(line__1705(_architecture 1 0 1705 (_assignment (_simple)(_alias((O3(d_4_0))(\^o3\(d_4_0))))(_target(3(d_4_0)))(_sensitivity(12(d_4_0))))))
			(line__1706(_architecture 2 0 1706 (_assignment (_simple)(_alias((Q(d_2_0))(\^q\(d_2_0))))(_target(0(d_2_0)))(_sensitivity(13(d_2_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 3 -1
	)
)
V 000050 55 18550         1428409932395 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_bin_cntr_28 0 1974 (structure 0 1992 ))
	(_version vb4)
	(_time 1428409932396 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 3f3d3c393f686a283738353b2b6638396c3936383b393a)
	(_entity
		(_time 1428408222967)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gc0.count[0]_i_1\ 0 2019 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(plusOp(0)))
			((I0)(\^q\(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gc0.count[1]_i_1\ 0 2027 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(plusOp(1)))
			((I0)(\^q\(0)))
			((I1)(rd_pntr_plus1(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gc0.count[2]_i_1\ 0 2036 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(plusOp(2)))
			((I0)(\^q\(0)))
			((I1)(rd_pntr_plus1(1)))
			((I2)(\^q\(1)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gc0.count[3]_i_1\ 0 2046 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110101010101010"\))
		)
		(_port
			((O)(plusOp(3)))
			((I0)(\^q\(2)))
			((I1)(\^q\(0)))
			((I2)(rd_pntr_plus1(1)))
			((I3)(\^q\(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count[4]_i_1\ 0 2057 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"01101010101010101010101010101010"\))
		)
		(_port
			((O)(plusOp(4)))
			((I0)(rd_pntr_plus1(4)))
			((I1)(rd_pntr_plus1(1)))
			((I2)(\^q\(0)))
			((I3)(\^q\(1)))
			((I4)(\^q\(2)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"01101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count[5]_i_1\ 0 2069 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
		)
		(_port
			((O)(plusOp(5)))
			((I0)(rd_pntr_plus1(5)))
			((I1)(\^q\(2)))
			((I2)(\^q\(1)))
			((I3)(\^q\(0)))
			((I4)(rd_pntr_plus1(1)))
			((I5)(rd_pntr_plus1(4)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[0]\ 0 2082 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[1]\ 0 2093 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[2]\ 0 2104 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[3]\ 0 2115 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(\^q\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[4]\ 0 2126 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o3\(4)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_d1_reg[5]\ 0 2137 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^d\(5)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(rd_pntr_plus1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[0]\ 0 2148 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(plusOp(0)))
			((PRE)(I5(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_reg[1]\ 0 2159 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(plusOp(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[2]\ 0 2170 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(plusOp(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[3]\ 0 2181 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(plusOp(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[4]\ 0 2192 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(4)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(plusOp(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gc0.count_reg[5]\ 0 2203 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_pntr_plus1(5)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I5(0)))
			((D)(plusOp(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_1 0 2214 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110010000"\))
		)
		(_port
			((O)(O1))
			((I0)(rd_pntr_plus1(4)))
			((I1)(I1(1)))
			((I2)(n_0_ram_empty_fb_i_i_2))
			((I3)(I4))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110010000"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_2 0 2225 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1001000000001001000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((O)(n_0_ram_empty_fb_i_i_2))
			((I0)(rd_pntr_plus1(1)))
			((I1)(I1(0)))
			((I2)(rd_pntr_plus1(5)))
			((I3)(I1(2)))
			((I4)(I2))
			((I5)(I3))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1001000000001001000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[0]_i_1\ 0 2238 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(0)))
			((I0)(\^o3\(1)))
			((I1)(\^o3\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[1]_i_1\ 0 2247 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(1)))
			((I0)(\^o3\(1)))
			((I1)(\^o3\(2)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[2]_i_1\ 0 2256 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(2)))
			((I0)(\^o3\(2)))
			((I1)(\^o3\(3)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[3]_i_1\ 0 2265 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(3)))
			((I0)(\^o3\(3)))
			((I1)(\^o3\(4)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \rd_pntr_gc[4]_i_1\ 0 2274 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^d\(4)))
			((I0)(\^o3\(4)))
			((I1)(\^d\(5)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1976 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1976 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 1977 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1978 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 1978 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 1979 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 1979 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 1980 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{2~downto~0}~122 0 1980 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 1981 (_entity (_in ))))
		(_port (_internal I3 ~extieee.std_logic_1164.STD_LOGIC 0 1982 (_entity (_in ))))
		(_port (_internal I4 ~extieee.std_logic_1164.STD_LOGIC 0 1983 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 1984 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 1984 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 1985 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 1986 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~124 0 1986 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1993 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^d\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1993 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 1994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal \^o3\ ~STD_LOGIC_VECTOR{4~downto~0}~13 0 1994 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1995 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1995 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_empty_fb_i_i_2 ~extieee.std_logic_1164.STD_LOGIC 0 1996 (_architecture (_uni ))))
		(_signal (_internal plusOp ~STD_LOGIC_VECTOR{5~downto~0}~13 0 1997 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 1998 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 1998 (_architecture (_uni ))))
		(_process
			(line__2016(_architecture 0 0 2016 (_assignment (_simple)(_alias((D(d_5_0))(\^d\(d_5_0))))(_target(2(d_5_0)))(_sensitivity(11(d_5_0))))))
			(line__2017(_architecture 1 0 2017 (_assignment (_simple)(_alias((O3(d_4_0))(\^o3\(d_4_0))))(_target(3(d_4_0)))(_sensitivity(12(d_4_0))))))
			(line__2018(_architecture 2 0 2018 (_assignment (_simple)(_alias((Q(d_2_0))(\^q\(d_2_0))))(_target(0(d_2_0)))(_sensitivity(13(d_2_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 3 -1
	)
)
V 000050 55 13054         1428409932401 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_fwft 0 2286 (structure 0 2302 ))
	(_version vb4)
	(_time 1428409932402 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 3f3d3c393f686a28666c26606a3a69396c3936383b)
	(_entity
		(_time 1428408222973)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2324 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \empty_fwft_fb_i_1__0\ 0 2328 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100111100001000"\))
		)
		(_port
			((O)(empty_fwft_i0))
			((I0)(m_axi_wready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(empty_fwft_fb))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100111100001000"\))
			)
		)
	)
	(_instantiation empty_fwft_fb_reg 0 2339 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_fb))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation empty_fwft_i_reg 0 2350 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_empty_fwft_i_reg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_d1[5]_i_1__0\ 0 2361 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101010101"\))
		)
		(_port
			((O)(E(0)))
			((I0)(p_17_out))
			((I1)(m_axi_wready))
			((I2)(curr_fwft_state(0)))
			((I3)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101010101"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i[35]_i_1\ 0 2372 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000011010000"\))
		)
		(_port
			((O)(O3(0)))
			((I0)(curr_fwft_state(0)))
			((I1)(m_axi_wready))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(Q(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000011010000"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[35]_i_1\ 0 2383 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101010101"\))
		)
		(_port
			((O)(O2))
			((I0)(p_17_out))
			((I1)(m_axi_wready))
			((I2)(curr_fwft_state(0)))
			((I3)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101010101"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[0]_i_1__0\ 0 2394 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10101110"\))
		)
		(_port
			((O)(next_fwft_state(0)))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(curr_fwft_state(0)))
			((I2)(m_axi_wready))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10101110"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[1]_i_1__0\ 0 2404 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100000011111111"\))
		)
		(_port
			((O)(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0\))
			((I0)(m_axi_wready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100000011111111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[0]\ 0 2415 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(curr_fwft_state(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(next_fwft_state(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[1]\ 0 2426 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation m_axi_wvalid_INST_0 0 2437 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(m_axi_wvalid))
			((I0)(n_0_empty_fwft_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_4__0\ 0 2445 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000011110111000000000000000000000000000000000000000011110111"\))
		)
		(_port
			((O)(O1))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(curr_fwft_state(0)))
			((I2)(m_axi_wready))
			((I3)(p_17_out))
			((I4)(I1(0)))
			((I5)(I2(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000011110111000000000000000000000000000000000000000011110111"\))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 2288 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 2289 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2290 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 2290 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 2291 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~122 0 2291 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 2292 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2294 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 2295 (_entity (_in ))))
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2296 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 2297 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 2297 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 2298 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~126 0 2298 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2303 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 2304 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal curr_fwft_state ~STD_LOGIC_VECTOR{0~to~0}~13 0 2304 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_fb ~extieee.std_logic_1164.STD_LOGIC 0 2305 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i0 ~extieee.std_logic_1164.STD_LOGIC 0 2306 (_architecture (_uni ))))
		(_signal (_internal n_0_empty_fwft_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 2307 (_architecture (_uni ))))
		(_signal (_internal \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2308 (_architecture (_uni ))))
		(_signal (_internal \n_0_gpregsm1.curr_fwft_state_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 2309 (_architecture (_uni ))))
		(_signal (_internal next_fwft_state ~STD_LOGIC_VECTOR{0~to~0}~13 0 2310 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
)
V 000050 55 13743         1428409932407 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_fwft_15 0 2461 (structure 0 2482 ))
	(_version vb4)
	(_time 1428409932408 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 3f3d3c393f686a28653c26606a3a69396c3936383b)
	(_entity
		(_time 1428408222979)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2502 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \empty_fwft_fb_i_1__1\ 0 2506 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100111100001000"\))
		)
		(_port
			((O)(empty_fwft_i0))
			((I0)(s_axi_bready))
			((I1)(\^o2\(0)))
			((I2)(\^o2\(1)))
			((I3)(empty_fwft_fb))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100111100001000"\))
			)
		)
	)
	(_instantiation empty_fwft_fb_reg 0 2517 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_fb))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation empty_fwft_i_reg 0 2528 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_empty_fwft_i_reg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_d1[5]_i_1__1\ 0 2539 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101010101"\))
		)
		(_port
			((O)(E(0)))
			((I0)(p_17_out))
			((I1)(s_axi_bready))
			((I2)(\^o2\(0)))
			((I3)(\^o2\(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101010101"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[0]_i_1\ 0 2550 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1110111111101110111011101110111000100000001000100010001000100010"\))
		)
		(_port
			((O)(O5))
			((I0)(p_0_out(0)))
			((I1)(p_17_out))
			((I2)(s_axi_bready))
			((I3)(\^o2\(0)))
			((I4)(\^o2\(1)))
			((I5)(p_0_out_0(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1110111111101110111011101110111000100000001000100010001000100010"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[1]_i_1\ 0 2563 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1110111111101110111011101110111000100000001000100010001000100010"\))
		)
		(_port
			((O)(O4))
			((I0)(p_0_out(1)))
			((I1)(p_17_out))
			((I2)(s_axi_bready))
			((I3)(\^o2\(0)))
			((I4)(\^o2\(1)))
			((I5)(p_0_out_0(1)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1110111111101110111011101110111000100000001000100010001000100010"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[0]_i_1__1\ 0 2576 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10101110"\))
		)
		(_port
			((O)(next_fwft_state(0)))
			((I0)(\^o2\(1)))
			((I1)(\^o2\(0)))
			((I2)(s_axi_bready))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10101110"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[1]_i_1__1\ 0 2586 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100000011111111"\))
		)
		(_port
			((O)(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1\))
			((I0)(s_axi_bready))
			((I1)(\^o2\(0)))
			((I2)(\^o2\(1)))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100000011111111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[0]\ 0 2597 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o2\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(0)))
			((D)(next_fwft_state(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[1]\ 0 2608 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o2\(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(0)))
			((D)(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ram_empty_fb_i_i_4__1\ 0 2619 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000011110111000000000000000000000000000000000000000011110111"\))
		)
		(_port
			((O)(O1))
			((I0)(\^o2\(1)))
			((I1)(\^o2\(0)))
			((I2)(s_axi_bready))
			((I3)(p_17_out))
			((I4)(I1(0)))
			((I5)(I2(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000011110111000000000000000000000000000000000000000011110111"\))
			)
		)
	)
	(_instantiation s_axi_bvalid_INST_0 0 2632 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(s_axi_bvalid))
			((I0)(n_0_empty_fwft_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 2463 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2464 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2465 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 2465 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 2466 (_entity (_out ))))
		(_port (_internal O4 ~extieee.std_logic_1164.STD_LOGIC 0 2467 (_entity (_out ))))
		(_port (_internal O5 ~extieee.std_logic_1164.STD_LOGIC 0 2468 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2469 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 2470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~122 0 2470 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 2471 (_entity (_in ))))
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2472 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 2473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 2473 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 2474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~126 0 2474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 2475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~128 0 2475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 2476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~1210 0 2476 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2483 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 2484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal \^o2\ ~STD_LOGIC_VECTOR{1~downto~0}~13 0 2484 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_fb ~extieee.std_logic_1164.STD_LOGIC 0 2485 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i0 ~extieee.std_logic_1164.STD_LOGIC 0 2486 (_architecture (_uni ))))
		(_signal (_internal n_0_empty_fwft_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 2487 (_architecture (_uni ))))
		(_signal (_internal \n_0_gpregsm1.curr_fwft_state[1]_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 2488 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 2489 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal next_fwft_state ~STD_LOGIC_VECTOR{0~to~0}~13 0 2489 (_architecture (_uni ))))
		(_process
			(line__2501(_architecture 0 0 2501 (_assignment (_simple)(_alias((O2(d_1_0))(\^o2\(d_1_0))))(_target(1(d_1_0)))(_sensitivity(15(d_1_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 13016         1428409932425 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_fwft_29 0 2643 (structure 0 2661 ))
	(_version vb4)
	(_time 1428409932426 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 5e5c5d5e5d090b49045847010b5b08580d5857595a)
	(_entity
		(_time 1428408222985)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2683 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation empty_fwft_fb_i_1 0 2687 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100111100001000"\))
		)
		(_port
			((O)(empty_fwft_i0))
			((I0)(m_axi_awready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(empty_fwft_fb))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100111100001000"\))
			)
		)
	)
	(_instantiation empty_fwft_fb_reg 0 2698 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_fb))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation empty_fwft_i_reg 0 2709 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(empty_fwft_i))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(empty_fwft_i0))
			((PRE)(Q(1)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gc0.count_d1[5]_i_1\ 0 2720 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101010101"\))
		)
		(_port
			((O)(E(0)))
			((I0)(p_17_out))
			((I1)(m_axi_awready))
			((I2)(curr_fwft_state(0)))
			((I3)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101010101"\))
			)
		)
	)
	(_instantiation \goreg_dm.dout_i[34]_i_1\ 0 2731 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000011010000"\))
		)
		(_port
			((O)(O3(0)))
			((I0)(curr_fwft_state(0)))
			((I1)(m_axi_awready))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(Q(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000011010000"\))
			)
		)
	)
	(_instantiation \gpr1.dout_i[34]_i_1\ 0 2742 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101010101"\))
		)
		(_port
			((O)(O2))
			((I0)(p_17_out))
			((I1)(m_axi_awready))
			((I2)(curr_fwft_state(0)))
			((I3)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101010101"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[0]_i_1\ 0 2753 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10101110"\))
		)
		(_port
			((O)(next_fwft_state(0)))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(curr_fwft_state(0)))
			((I2)(m_axi_awready))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10101110"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state[1]_i_1\ 0 2763 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100000011111111"\))
		)
		(_port
			((O)(\n_0_gpregsm1.curr_fwft_state[1]_i_1\))
			((I0)(m_axi_awready))
			((I1)(curr_fwft_state(0)))
			((I2)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I3)(p_17_out))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100000011111111"\))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[0]\ 0 2774 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(curr_fwft_state(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(next_fwft_state(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gpregsm1.curr_fwft_state_reg[1]\ 0 2785 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(Q(1)))
			((D)(\n_0_gpregsm1.curr_fwft_state[1]_i_1\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation m_axi_awvalid_INST_0 0 2796 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(m_axi_awvalid))
			((I0)(empty_fwft_i))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation ram_empty_fb_i_i_4 0 2804 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000011110111000000000000000000000000000000000000000011110111"\))
		)
		(_port
			((O)(O1))
			((I0)(\n_0_gpregsm1.curr_fwft_state_reg[1]\))
			((I1)(curr_fwft_state(0)))
			((I2)(m_axi_awready))
			((I3)(p_17_out))
			((I4)(I1(0)))
			((I5)(I2(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000011110111000000000000000000000000000000000000000011110111"\))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 2645 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 2646 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2647 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 2647 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 2648 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{0~to~0}~122 0 2648 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 2649 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2650 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2651 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2651 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 2652 (_entity (_in ))))
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2653 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 2654 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{0~to~0}~124 0 2654 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 2655 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~126 0 2655 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2662 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 2663 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal curr_fwft_state ~STD_LOGIC_VECTOR{0~to~0}~13 0 2663 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_fb ~extieee.std_logic_1164.STD_LOGIC 0 2664 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i ~extieee.std_logic_1164.STD_LOGIC 0 2665 (_architecture (_uni ))))
		(_signal (_internal empty_fwft_i0 ~extieee.std_logic_1164.STD_LOGIC 0 2666 (_architecture (_uni ))))
		(_signal (_internal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 2667 (_architecture (_uni ))))
		(_signal (_internal \n_0_gpregsm1.curr_fwft_state_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 2668 (_architecture (_uni ))))
		(_signal (_internal next_fwft_state ~STD_LOGIC_VECTOR{0~to~0}~13 0 2669 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
)
V 000050 55 4043          1428409932631 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_logic 0 9201 (structure 0 9218 ))
	(_version vb4)
	(_time 1428409932632 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dbd9d88adf8c8eccd088c2848ede8ddd88ddd2dcdf)
	(_entity
		(_time 1428408223191)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gr1.rfwft\ 0 9225 (_entity . t_axi4_lite32_w_afifo_d64rd_fwft)
		(_port
			((O1)(\n_0_gr1.rfwft\))
			((O2)(O2))
			((E(0))(\n_2_gr1.rfwft\))
			((O3(0))(E(0)))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_aclk)(m_aclk))
			((Q)(Q(d_1_0)))
			((m_axi_wready)(m_axi_wready))
			((p_17_out)(p_17_out))
			((I1(0))(I1(0)))
			((I2(0))(rd_pntr_plus1(0)))
		)
	)
	(_instantiation \gras.rsts\ 0 9239 (_entity . t_axi4_lite32_w_afifo_d64rd_status_flags_as)
		(_port
			((p_17_out)(p_17_out))
			((I1)(n_3_rpntr))
			((m_aclk)(m_aclk))
			((Q(0))(Q(1)))
		)
	)
	(_instantiation rpntr 0 9246 (_entity . t_axi4_lite32_w_afifo_d64rd_bin_cntr)
		(_port
			((Q(d_2_1))(O1(d_1_0)))
			((Q(0))(rd_pntr_plus1(0)))
			((O1)(n_3_rpntr))
			((D)(D(d_5_0)))
			((O3)(O3(d_4_0)))
			((I1)(I1(d_3_1)))
			((I2)(\n_0_gr1.rfwft\))
			((I3)(I2))
			((I4)(I3))
			((E(0))(\n_2_gr1.rfwft\))
			((m_aclk)(m_aclk))
			((I5(0))(Q(1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9203 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 9204 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 9205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 9205 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9206 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9207 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9207 (_entity (_out ))))
		(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 9208 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9209 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9210 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9210 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9211 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 9212 (_entity (_in ))))
		(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 9213 (_entity (_in ))))
		(_port (_internal I3 ~extieee.std_logic_1164.STD_LOGIC 0 9214 (_entity (_in ))))
		(_signal (_internal \n_0_gr1.rfwft\ ~extieee.std_logic_1164.STD_LOGIC 0 9219 (_architecture (_uni ))))
		(_signal (_internal \n_2_gr1.rfwft\ ~extieee.std_logic_1164.STD_LOGIC 0 9220 (_architecture (_uni ))))
		(_signal (_internal n_3_rpntr ~extieee.std_logic_1164.STD_LOGIC 0 9221 (_architecture (_uni ))))
		(_signal (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 9222 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9223 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{0~to~0}~13 0 9223 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 4089          1428409932637 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_logic_17 0 9264 (structure 0 9283 ))
	(_version vb4)
	(_time 1428409932638 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dbd9d88adf8c8eccd7dcc2848ede8ddd88ddd2dcdf)
	(_entity
		(_time 1428408223197)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gr1.rfwft\ 0 9290 (_entity . t_axi4_lite32_w_afifo_d64rd_fwft_29)
		(_port
			((O1)(\n_0_gr1.rfwft\))
			((O2)(O2))
			((E(0))(\n_2_gr1.rfwft\))
			((O3(0))(E(0)))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_aclk)(m_aclk))
			((Q)(Q(d_1_0)))
			((m_axi_awready)(m_axi_awready))
			((p_17_out)(p_17_out))
			((I1(0))(I1(1)))
			((I2(0))(rd_pntr_plus1(3)))
		)
	)
	(_instantiation \gras.rsts\ 0 9304 (_entity . t_axi4_lite32_w_afifo_d64rd_status_flags_as_30)
		(_port
			((p_17_out)(p_17_out))
			((I1)(n_3_rpntr))
			((m_aclk)(m_aclk))
			((Q(0))(Q(1)))
		)
	)
	(_instantiation rpntr 0 9311 (_entity . t_axi4_lite32_w_afifo_d64rd_bin_cntr_28)
		(_port
			((Q(2))(rd_pntr_plus1(3)))
			((Q(d_1_0))(O1(d_1_0)))
			((O1)(n_3_rpntr))
			((D)(D(d_5_0)))
			((O3)(O3(d_4_0)))
			((I1(d_2_1))(I1(d_3_2)))
			((I1(0))(I1(0)))
			((I2)(\n_0_gr1.rfwft\))
			((I3)(I2))
			((I4)(I3))
			((E(0))(\n_2_gr1.rfwft\))
			((m_aclk)(m_aclk))
			((I5(0))(Q(1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9266 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9266 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 9267 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 9268 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 9268 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9269 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9269 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9270 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9270 (_entity (_out ))))
		(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 9271 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9272 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9273 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9273 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9274 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9274 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 9275 (_entity (_in ))))
		(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 9276 (_entity (_in ))))
		(_port (_internal I3 ~extieee.std_logic_1164.STD_LOGIC 0 9277 (_entity (_in ))))
		(_signal (_internal \n_0_gr1.rfwft\ ~extieee.std_logic_1164.STD_LOGIC 0 9284 (_architecture (_uni ))))
		(_signal (_internal \n_2_gr1.rfwft\ ~extieee.std_logic_1164.STD_LOGIC 0 9285 (_architecture (_uni ))))
		(_signal (_internal n_3_rpntr ~extieee.std_logic_1164.STD_LOGIC 0 9286 (_architecture (_uni ))))
		(_signal (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 9287 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~to~3}~13 0 9288 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 3)(i 3))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{3~to~3}~13 0 9288 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 4664          1428409932643 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_logic_3 0 9330 (structure 0 9352 ))
	(_version vb4)
	(_time 1428409932644 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dbd9d88adf8c8eccd7dbc2848ede8ddd88ddd2dcdf)
	(_entity
		(_time 1428408223203)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gr1.rfwft\ 0 9359 (_entity . t_axi4_lite32_w_afifo_d64rd_fwft_15)
		(_port
			((O1)(\n_0_gr1.rfwft\))
			((O2)(O2(d_1_0)))
			((E(0))(\n_3_gr1.rfwft\))
			((s_axi_bvalid)(s_axi_bvalid))
			((O4)(O4))
			((O5)(O5))
			((s_aclk)(s_aclk))
			((Q(0))(Q(0)))
			((s_axi_bready)(s_axi_bready))
			((p_17_out)(p_17_out))
			((I1(0))(I1(0)))
			((I2(0))(rd_pntr_plus1(0)))
			((p_0_out)(p_0_out(d_1_0)))
			((p_0_out_0)(p_0_out_0(d_1_0)))
		)
	)
	(_instantiation \gras.rsts\ 0 9376 (_entity . t_axi4_lite32_w_afifo_d64rd_status_flags_as_16)
		(_port
			((p_17_out)(p_17_out))
			((I1)(n_3_rpntr))
			((s_aclk)(s_aclk))
			((Q(0))(Q(0)))
		)
	)
	(_instantiation rpntr 0 9383 (_entity . t_axi4_lite32_w_afifo_d64rd_bin_cntr_14)
		(_port
			((Q(d_2_1))(O1(d_1_0)))
			((Q(0))(rd_pntr_plus1(0)))
			((O1)(n_3_rpntr))
			((D)(D(d_5_0)))
			((O3)(O3(d_4_0)))
			((I1)(I1(d_3_1)))
			((I2)(\n_0_gr1.rfwft\))
			((I3)(I2))
			((I4)(I3))
			((E(0))(\n_3_gr1.rfwft\))
			((s_aclk)(s_aclk))
			((I5(0))(Q(0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9332 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9332 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9333 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9333 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9334 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9334 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9335 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9335 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 9336 (_entity (_out ))))
		(_port (_internal O4 ~extieee.std_logic_1164.STD_LOGIC 0 9337 (_entity (_out ))))
		(_port (_internal O5 ~extieee.std_logic_1164.STD_LOGIC 0 9338 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9339 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 9340 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 9340 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9341 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9341 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 9342 (_entity (_in ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 9343 (_entity (_in ))))
		(_port (_internal I3 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 9345 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out ~STD_LOGIC_VECTOR{1~downto~0}~124 0 9345 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 9346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal p_0_out_0 ~STD_LOGIC_VECTOR{1~downto~0}~126 0 9346 (_entity (_in ))))
		(_signal (_internal \n_0_gr1.rfwft\ ~extieee.std_logic_1164.STD_LOGIC 0 9353 (_architecture (_uni ))))
		(_signal (_internal \n_3_gr1.rfwft\ ~extieee.std_logic_1164.STD_LOGIC 0 9354 (_architecture (_uni ))))
		(_signal (_internal n_3_rpntr ~extieee.std_logic_1164.STD_LOGIC 0 9355 (_architecture (_uni ))))
		(_signal (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 9356 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal rd_pntr_plus1 ~STD_LOGIC_VECTOR{0~to~0}~13 0 9357 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2983          1428409932431 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_status_flags_as 0 2820 (structure 0 2829 ))
	(_version vb4)
	(_time 1428409932432 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 6e6c6d6d6d393b79673e77313b6b38683d6867696a)
	(_entity
		(_time 1428408222991)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2834 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation ram_empty_fb_i_reg 0 2838 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_17_out))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2822 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 2823 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2824 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2825 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 2825 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2830 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 2986          1428409932437 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_status_flags_as_16 0 2852 (structure 0 2863 ))
	(_version vb4)
	(_time 1428409932438 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 6e6c6d6d6d393b79646977313b6b38683d6867696a)
	(_entity
		(_time 1428408222997)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2868 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation ram_empty_fb_i_reg 0 2872 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_17_out))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2854 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 2855 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2856 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2857 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 2857 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2864 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 2986          1428409932443 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64rd_status_flags_as_30 0 2886 (structure 0 2897 ))
	(_version vb4)
	(_time 1428409932444 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 6e6c6d6d6d393b79646977313b6b38683d6867696a)
	(_entity
		(_time 1428408223003)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation VCC 0 2902 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation ram_empty_fb_i_reg 0 2906 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(p_17_out))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(Q(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal p_17_out ~extieee.std_logic_1164.STD_LOGIC 0 2888 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 2889 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2890 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 2891 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 2891 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2898 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 11673         1428409932449 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64reset_blk_ramfifo 0 2920 (structure 0 2930 ))
	(_version vb4)
	(_time 1428409932450 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 6e6c6d6d6d393b79353c77313b6b38683d6867696a)
	(_entity
		(_time 1428408223009)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 2964 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 2968 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ 0 2972 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ 0 2983 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d2))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\ 0 2994 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\))
			((I0)(rd_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ 0 3003 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(rd_rst_asreg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\ 0 3011 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ 0 3020 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ 0 3031 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ 0 3042 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ 0 3053 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ 0 3064 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d2))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\ 0 3075 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\))
			((I0)(wr_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ 0 3084 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(wr_rst_asreg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\ 0 3092 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ 0 3101 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O1(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ 0 3112 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O1(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2922 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 2922 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2923 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2923 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2924 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 2925 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 2926 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 2931 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 2932 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2933 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2934 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2935 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 2936 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2937 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\ ~extieee.std_logic_1164.STD_LOGIC 0 2938 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2939 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2940 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 2941 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 2942 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
)
V 000050 55 14285         1428409932455 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64reset_blk_ramfifo_20 0 3126 (structure 0 3140 ))
	(_version vb4)
	(_time 1428409932456 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 6e6c6d6d6d393b796669676a7a3769683d6867696a686b)
	(_entity
		(_time 1428408223015)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 3184 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 3188 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ 0 3192 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rst_full_gen_i))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(inverted_reset))
			((D)(rst_d3))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d1_reg\ 0 3203 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(rst_d1))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d2_reg\ 0 3214 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^o1\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(rst_d1))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d3_reg\ 0 3225 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(rst_d3))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\^o1\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ 0 3236 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d1))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ 0 3247 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d2))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg_d1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\ 0 3258 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d1))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ 0 3267 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(rd_rst_asreg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ 0 3275 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ 0 3284 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ 0 3295 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ 0 3306 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ 0 3317 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d1))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ 0 3328 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d2))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg_d1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\ 0 3339 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d1))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ 0 3348 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(wr_rst_asreg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\))
			((PRE)(inverted_reset))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ 0 3356 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ 0 3365 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O2(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ 0 3376 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O2(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 3128 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 3129 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3130 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 3131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 3131 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3132 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3133 (_entity (_in ))))
		(_port (_internal inverted_reset ~extieee.std_logic_1164.STD_LOGIC 0 3134 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 3141 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3142 (_architecture (_uni ))))
		(_signal (_internal \^o1\ ~extieee.std_logic_1164.STD_LOGIC 0 3143 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 3144 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 3145 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 3148 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d1 ~extieee.std_logic_1164.STD_LOGIC 0 3149 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 3150 (_architecture (_uni ))))
		(_signal (_internal rst_d1 ~extieee.std_logic_1164.STD_LOGIC 0 3151 (_architecture (_uni ))))
		(_signal (_internal rst_d3 ~extieee.std_logic_1164.STD_LOGIC 0 3152 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 3153 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d1 ~extieee.std_logic_1164.STD_LOGIC 0 3154 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 3155 (_architecture (_uni ))))
		(_process
			(line__3183(_architecture 0 0 3183 (_assignment (_simple)(_alias((O1)(\^o1\)))(_simpleassign BUF)(_target(1))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 15818         1428409932461 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64reset_blk_ramfifo_6 0 3390 (structure 0 3405 ))
	(_version vb4)
	(_time 1428409932462 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 7d7f7e7f7f2a286a757a757c69247a7b2e7b747a797b78)
	(_entity
		(_time 1428408223021)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 3451 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 3455 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.RST_FULL_GEN_i_1\ 0 3459 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\^o1\))
			((I0)(s_aresetn))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ 0 3467 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rst_full_gen_i))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(\^o1\))
			((D)(\n_0_grstd1.grst_full.grst_f.rst_d3_reg\))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d1_reg\ 0 3478 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\n_0_grstd1.grst_full.grst_f.rst_d1_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d2_reg\ 0 3489 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^o2\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_grstd1.grst_full.grst_f.rst_d1_reg\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \grstd1.grst_full.grst_f.rst_d3_reg\ 0 3500 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\n_0_grstd1.grst_full.grst_f.rst_d3_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\^o2\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ 0 3511 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(rd_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ 0 3522 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(rd_rst_asreg_d2))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\ 0 3533 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\))
			((I0)(rd_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ 0 3542 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(rd_rst_asreg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\ 0 3550 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
			((I0)(rd_rst_asreg))
			((I1)(rd_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ 0 3559 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ 0 3570 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ 0 3581 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ 0 3592 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(wr_rst_asreg))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ 0 3603 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_rst_asreg_d2))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\ 0 3614 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\))
			((I0)(wr_rst_asreg))
			((I1)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ 0 3623 (_component .unisim.VCOMPONENTS.FDPE )
		(_port
			((Q)(wr_rst_asreg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\))
			((PRE)(\^o1\))
		)
		(_use (_entity unisim FDPE)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\ 0 3631 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\))
			((I0)(wr_rst_asreg))
			((I1)(wr_rst_asreg_d2))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ 0 3640 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O3(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ 0 3651 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(O3(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(\<const0>\))
			((PRE)(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 3392 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 3393 (_entity (_out ))))
		(_port (_internal O2 ~extieee.std_logic_1164.STD_LOGIC 0 3394 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3395 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3395 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 3396 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 3396 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3397 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3398 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 3399 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 3406 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3407 (_architecture (_uni ))))
		(_signal (_internal \^o1\ ~extieee.std_logic_1164.STD_LOGIC 0 3408 (_architecture (_uni ))))
		(_signal (_internal \^o2\ ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_architecture (_uni ))))
		(_signal (_internal \n_0_grstd1.grst_full.grst_f.rst_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_architecture (_uni ))))
		(_signal (_internal \n_0_grstd1.grst_full.grst_f.rst_d3_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 3411 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 3412 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 3413 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 3414 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ ~extieee.std_logic_1164.STD_LOGIC 0 3415 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 3416 (_architecture (_uni ))))
		(_signal (_internal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\ ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 3418 (_architecture (_uni ))))
		(_signal (_internal rd_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 3419 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg ~extieee.std_logic_1164.STD_LOGIC 0 3420 (_architecture (_uni ))))
		(_signal (_internal wr_rst_asreg_d2 ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_architecture (_uni ))))
		(_process
			(line__3449(_architecture 0 0 3449 (_assignment (_simple)(_alias((O1)(\^o1\)))(_simpleassign BUF)(_target(1))(_sensitivity(10)))))
			(line__3450(_architecture 1 0 3450 (_assignment (_simple)(_alias((O2)(\^o2\)))(_simpleassign BUF)(_target(2))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 4758          1428409932467 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff 0 3665 (structure 0 3674 ))
	(_version vb4)
	(_time 1428409932468 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 7d7f7e7f7f2a286a7379642228782b7b2e7b747a79)
	(_entity
		(_time 1428408223027)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3691 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3702 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3713 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3724 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 3735 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(I1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 3746 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(I1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3757 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 3667 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 3667 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 3668 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 3668 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3670 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3670 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3675 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4760          1428409932473 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_0 0 3764 (structure 0 3775 ))
	(_version vb4)
	(_time 1428409932474 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 7d7f7e7f7f2a286a737f642228782b7b2e7b747a79)
	(_entity
		(_time 1428408223033)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3792 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3803 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3814 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3825 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 3836 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(I1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 3847 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(I1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3858 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 3766 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 3766 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 3767 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 3767 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3768 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3769 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I7 ~STD_LOGIC_VECTOR{0~to~0}~12 0 3769 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3776 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 11704         1428409932479 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_1 0 3865 (structure 0 3877 ))
	(_version vb4)
	(_time 1428409932480 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 7d7f7e7f7f2a286a2473642228782b7b2e7b747a79)
	(_entity
		(_time 1428408223039)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 3906 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 3917 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 3928 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 3939 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[3]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 3950 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[4]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 3961 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I6(0)))
			((D)(D(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 3972 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \wr_pntr_bin[0]_i_1__0\ 0 3976 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\n_0_Q_reg_reg[0]\))
			((I3)(\n_0_Q_reg_reg[1]\))
			((I4)(\^q\(0)))
			((I5)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[1]_i_1__0\ 0 3989 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"10010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[4]\))
			((I2)(\n_0_Q_reg_reg[1]\))
			((I3)(\n_0_Q_reg_reg[2]\))
			((I4)(\^q\(0)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"10010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[2]_i_1__0\ 0 4001 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[2]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[3]_i_1__0\ 0 4012 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(3)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[4]_i_1__0\ 0 4022 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(4)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 3867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 3867 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 3868 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 3868 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 3869 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 3869 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 3870 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 3871 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I6 ~STD_LOGIC_VECTOR{0~to~0}~122 0 3871 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 3878 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 3879 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 3879 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 3880 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 3881 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 3882 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 3883 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 3884 (_architecture (_uni ))))
		(_process
			(line__3905(_architecture 0 0 3905 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 4761          1428409932485 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_10 0 4034 (structure 0 4045 ))
	(_version vb4)
	(_time 1428409932486 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 7d7f7e7f7f2a286a737f642228782b7b2e7b747a79)
	(_entity
		(_time 1428408223045)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4062 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4073 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4084 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4095 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 4106 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 4117 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4128 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4036 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4036 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4037 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4037 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4039 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I4 ~STD_LOGIC_VECTOR{0~to~0}~12 0 4039 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4046 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4761          1428409932491 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_11 0 4135 (structure 0 4146 ))
	(_version vb4)
	(_time 1428409932492 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 7d7f7e7f7f2a286a737f642228782b7b2e7b747a79)
	(_entity
		(_time 1428408223051)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4163 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4174 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4185 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4196 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 4207 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 4218 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4229 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4137 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4138 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~12 0 4140 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4147 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 11705         1428409932497 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_12 0 4236 (structure 0 4248 ))
	(_version vb4)
	(_time 1428409932498 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 8d8f8e808fdad89ad48394d2d888db8bde8b848a89)
	(_entity
		(_time 1428408223057)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4277 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4288 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4299 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4310 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[3]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 4321 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[4]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 4332 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4343 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \wr_pntr_bin[0]_i_1__1\ 0 4347 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\n_0_Q_reg_reg[0]\))
			((I3)(\n_0_Q_reg_reg[1]\))
			((I4)(\^q\(0)))
			((I5)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[1]_i_1__1\ 0 4360 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"10010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[4]\))
			((I2)(\n_0_Q_reg_reg[1]\))
			((I3)(\n_0_Q_reg_reg[2]\))
			((I4)(\^q\(0)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"10010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[2]_i_1__1\ 0 4372 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[2]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[3]_i_1__1\ 0 4383 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(3)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[4]_i_1__1\ 0 4393 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(4)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4238 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 4238 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 4239 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 4239 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4240 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4240 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4241 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 4242 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I4 ~STD_LOGIC_VECTOR{0~to~0}~122 0 4242 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4249 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 4250 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 4250 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 4251 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 4252 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 4253 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 4254 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 4255 (_architecture (_uni ))))
		(_process
			(line__4276(_architecture 0 0 4276 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 11705         1428409932503 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_13 0 4405 (structure 0 4417 ))
	(_version vb4)
	(_time 1428409932504 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 8d8f8e808fdad89ad48394d2d888db8bde8b848a89)
	(_entity
		(_time 1428408223063)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4446 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4457 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4468 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4479 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[3]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 4490 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[4]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 4501 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4512 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \rd_pntr_bin[0]_i_1__1\ 0 4516 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\n_0_Q_reg_reg[0]\))
			((I3)(\n_0_Q_reg_reg[1]\))
			((I4)(\^q\(0)))
			((I5)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[1]_i_1__1\ 0 4529 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"10010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[4]\))
			((I2)(\n_0_Q_reg_reg[1]\))
			((I3)(\n_0_Q_reg_reg[2]\))
			((I4)(\^q\(0)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"10010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[2]_i_1__1\ 0 4541 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[2]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[3]_i_1__1\ 0 4552 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(3)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[4]_i_1__1\ 0 4562 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(4)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4407 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 4407 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 4408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 4408 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4409 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4410 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 4411 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~122 0 4411 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4418 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 4419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 4419 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 4422 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 4423 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 4424 (_architecture (_uni ))))
		(_process
			(line__4445(_architecture 0 0 4445 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 11704         1428409932509 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_2 0 4574 (structure 0 4586 ))
	(_version vb4)
	(_time 1428409932510 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 8d8f8e808fdad89ad48394d2d888db8bde8b848a89)
	(_entity
		(_time 1428408223069)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4615 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4626 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4637 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4648 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[3]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 4659 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[4]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 4670 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I7(0)))
			((D)(D(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4681 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \rd_pntr_bin[0]_i_1__0\ 0 4685 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\n_0_Q_reg_reg[0]\))
			((I3)(\n_0_Q_reg_reg[1]\))
			((I4)(\^q\(0)))
			((I5)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[1]_i_1__0\ 0 4698 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"10010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[4]\))
			((I2)(\n_0_Q_reg_reg[1]\))
			((I3)(\n_0_Q_reg_reg[2]\))
			((I4)(\^q\(0)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"10010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[2]_i_1__0\ 0 4710 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[2]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[3]_i_1__0\ 0 4721 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(3)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[4]_i_1__0\ 0 4731 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(4)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4576 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 4576 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 4577 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 4577 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4578 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4578 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4579 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 4580 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I7 ~STD_LOGIC_VECTOR{0~to~0}~122 0 4580 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4587 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 4588 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 4588 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 4589 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_architecture (_uni ))))
		(_process
			(line__4614(_architecture 0 0 4614 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 4761          1428409932515 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_24 0 4743 (structure 0 4754 ))
	(_version vb4)
	(_time 1428409932516 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 8d8f8e808fdad89a838f94d2d888db8bde8b848a89)
	(_entity
		(_time 1428408223075)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4771 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4782 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4793 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4804 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 4815 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 4826 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(I1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4837 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4745 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4745 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4746 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4748 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I4 ~STD_LOGIC_VECTOR{0~to~0}~12 0 4748 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4755 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4761          1428409932521 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_25 0 4844 (structure 0 4855 ))
	(_version vb4)
	(_time 1428409932522 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 8d8f8e808fdad89a838f94d2d888db8bde8b848a89)
	(_entity
		(_time 1428408223081)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4872 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4883 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 4894 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 4905 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 4916 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 4927 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(I1(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 4938 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4846 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4846 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4847 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4847 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4848 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4849 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~12 0 4849 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4856 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 11603         1428409932527 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_26 0 4945 (structure 0 4956 ))
	(_version vb4)
	(_time 1428409932528 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 9c9e9f9099cbc98bc59d85c3c999ca9acf9a959b98)
	(_entity
		(_time 1428408223087)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 4985 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 4996 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 5007 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 5018 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[3]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 5029 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[4]\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 5040 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^p_0_in\(5)))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((CLR)(I4(0)))
			((D)(D(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 5051 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \wr_pntr_bin[0]_i_1\ 0 5055 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
		)
		(_port
			((O)(\^p_0_in\(0)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\n_0_Q_reg_reg[0]\))
			((I3)(\n_0_Q_reg_reg[1]\))
			((I4)(\^p_0_in\(5)))
			((I5)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[1]_i_1\ 0 5068 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"10010110011010010110100110010110"\))
		)
		(_port
			((O)(\^p_0_in\(1)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[4]\))
			((I2)(\n_0_Q_reg_reg[1]\))
			((I3)(\n_0_Q_reg_reg[2]\))
			((I4)(\^p_0_in\(5)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"10010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[2]_i_1\ 0 5080 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(\^p_0_in\(2)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[2]\))
			((I2)(\^p_0_in\(5)))
			((I3)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[3]_i_1\ 0 5091 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(\^p_0_in\(3)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\^p_0_in\(5)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \wr_pntr_bin[4]_i_1\ 0 5101 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\^p_0_in\(4)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\^p_0_in\(5)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4947 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal p_0_in ~STD_LOGIC_VECTOR{5~downto~0}~12 0 4947 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4948 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~122 0 4948 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 4949 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 4950 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I4 ~STD_LOGIC_VECTOR{0~to~0}~12 0 4950 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 4957 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 4958 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 4959 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 4960 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 4961 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 4962 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 4963 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^p_0_in\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 4963 (_architecture (_uni ))))
		(_process
			(line__4984(_architecture 0 0 4984 (_assignment (_simple)(_alias((p_0_in(d_5_0))(\^p_0_in\(d_5_0))))(_target(0(d_5_0)))(_sensitivity(10(d_5_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 11690         1428409932533 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64synchronizer_ff_27 0 5113 (structure 0 5125 ))
	(_version vb4)
	(_time 1428409932534 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 9c9e9f9099cbc98bc59285c3c999ca9acf9a959b98)
	(_entity
		(_time 1428408223093)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \Q_reg_reg[0]\ 0 5154 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[0]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[1]\ 0 5165 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[1]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[2]\ 0 5176 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[2]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[3]\ 0 5187 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[3]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[4]\ 0 5198 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\n_0_Q_reg_reg[4]\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \Q_reg_reg[5]\ 0 5209 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((CLR)(I5(0)))
			((D)(D(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation VCC 0 5220 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \rd_pntr_bin[0]_i_1\ 0 5224 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(0)))
			((I0)(\n_0_Q_reg_reg[2]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\n_0_Q_reg_reg[0]\))
			((I3)(\n_0_Q_reg_reg[1]\))
			((I4)(\^q\(0)))
			((I5)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[1]_i_1\ 0 5237 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"10010110011010010110100110010110"\))
		)
		(_port
			((O)(O1(1)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[4]\))
			((I2)(\n_0_Q_reg_reg[1]\))
			((I3)(\n_0_Q_reg_reg[2]\))
			((I4)(\^q\(0)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"10010110011010010110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[2]_i_1\ 0 5249 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110100110010110"\))
		)
		(_port
			((O)(O1(2)))
			((I0)(\n_0_Q_reg_reg[3]\))
			((I1)(\n_0_Q_reg_reg[2]\))
			((I2)(\^q\(0)))
			((I3)(\n_0_Q_reg_reg[4]\))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110100110010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[3]_i_1\ 0 5260 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10010110"\))
		)
		(_port
			((O)(O1(3)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\n_0_Q_reg_reg[3]\))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10010110"\))
			)
		)
	)
	(_instantiation \rd_pntr_bin[4]_i_1\ 0 5270 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(O1(4)))
			((I0)(\n_0_Q_reg_reg[4]\))
			((I1)(\^q\(0)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~0}~12 0 5115 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5116 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5117 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5118 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~122 0 5119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I5 ~STD_LOGIC_VECTOR{0~to~0}~122 0 5119 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 5126 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 5127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 5127 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 5128 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 5129 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[2]\ ~extieee.std_logic_1164.STD_LOGIC 0 5130 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[3]\ ~extieee.std_logic_1164.STD_LOGIC 0 5131 (_architecture (_uni ))))
		(_signal (_internal \n_0_Q_reg_reg[4]\ ~extieee.std_logic_1164.STD_LOGIC 0 5132 (_architecture (_uni ))))
		(_process
			(line__5153(_architecture 0 0 5153 (_assignment (_simple)(_alias((Q(0))(\^q\(0))))(_target(0(0)))(_sensitivity(6(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 18201         1428409932539 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_bin_cntr 0 5282 (structure 0 5297 ))
	(_version vb4)
	(_time 1428409932540 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 9c9e9f9099cbc98b949b969688c59b9acf9a959b989a99)
	(_entity
		(_time 1428408223099)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gic0.gc0.count[0]_i_1__1\ 0 5319 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__3\(0)))
			((I0)(wr_pntr_plus2(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[1]_i_1__1\ 0 5327 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__3\(1)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[2]_i_1__1\ 0 5336 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__3\(2)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(\^q\(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[3]_i_1__1\ 0 5346 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110101010101010"\))
		)
		(_port
			((O)(\plusOp__3\(3)))
			((I0)(\^q\(1)))
			((I1)(wr_pntr_plus2(0)))
			((I2)(wr_pntr_plus2(1)))
			((I3)(\^q\(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[4]_i_1__1\ 0 5357 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"01101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__3\(4)))
			((I0)(\^q\(2)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(0)))
			((I3)(\^q\(0)))
			((I4)(\^q\(1)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"01101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[5]_i_1__1\ 0 5369 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__3\(5)))
			((I0)(\^q\(3)))
			((I1)(\^q\(1)))
			((I2)(\^q\(0)))
			((I3)(wr_pntr_plus2(0)))
			((I4)(wr_pntr_plus2(1)))
			((I5)(\^q\(2)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[0]\ 0 5382 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^o4\(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(wr_pntr_plus2(0)))
			((PRE)(I2(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[1]\ 0 5393 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[2]\ 0 5404 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^q\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[3]\ 0 5415 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^q\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[4]\ 0 5426 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(4)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^q\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[5]\ 0 5437 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o4\(5)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^q\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[0]\ 0 5448 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^o4\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[1]\ 0 5459 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^o4\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[2]\ 0 5470 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^o4\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[3]\ 0 5481 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^o4\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[4]\ 0 5492 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(4)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^o4\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[5]\ 0 5503 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(O2(5)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\^o4\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[0]\ 0 5514 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__3\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[1]\ 0 5525 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus2(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(\plusOp__3\(1)))
			((PRE)(I2(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[2]\ 0 5536 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__3\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[3]\ 0 5547 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__3\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[4]\ 0 5558 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__3\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[5]\ 0 5569 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^q\(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I2(0)))
			((D)(\plusOp__3\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_3__1\ 0 5580 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1111011011111111111111111111111111111111111111111111011011111111"\))
		)
		(_port
			((O)(O1))
			((I0)(O3(0)))
			((I1)(wr_pntr_plus2(0)))
			((I2)(p_0_out))
			((I3)(s_axi_wvalid))
			((I4)(wr_pntr_plus2(1)))
			((I5)(O3(1)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1111011011111111111111111111111111111111111111111111011011111111"\))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5285 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5286 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5286 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 5287 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 5287 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5288 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5288 (_entity (_in ))))
		(_port (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 5289 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 5290 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5291 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 5291 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5292 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 5293 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~124 0 5293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5298 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^o4\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5298 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5299 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \^q\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5299 (_architecture (_uni ))))
		(_signal (_internal \plusOp__3\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5300 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 5301 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wr_pntr_plus2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 5301 (_architecture (_uni ))))
		(_process
			(line__5317(_architecture 0 0 5317 (_assignment (_simple)(_alias((O4(d_5_0))(\^o4\(d_5_0))))(_target(3(d_5_0)))(_sensitivity(10(d_5_0))))))
			(line__5318(_architecture 1 0 5318 (_assignment (_simple)(_alias((Q(d_3_0))(\^q\(d_3_0))))(_target(1(d_3_0)))(_sensitivity(11(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 2 -1
	)
)
V 000050 55 19181         1428409932545 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_bin_cntr_21 0 5596 (structure 0 5614 ))
	(_version vb4)
	(_time 1428409932546 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 9c9e9f9099cbc98b949b909988c59b9acf9a959b989a99)
	(_entity
		(_time 1428408223105)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gic0.gc0.count[0]_i_1__0\ 0 5636 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__2\(0)))
			((I0)(wr_pntr_plus2(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[1]_i_1__0\ 0 5644 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__2\(1)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[2]_i_1__0\ 0 5653 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__2\(2)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[3]_i_1__0\ 0 5663 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110101010101010"\))
		)
		(_port
			((O)(\plusOp__2\(3)))
			((I0)(wr_pntr_plus2(3)))
			((I1)(wr_pntr_plus2(0)))
			((I2)(wr_pntr_plus2(1)))
			((I3)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[4]_i_1__0\ 0 5674 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"01101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__2\(4)))
			((I0)(wr_pntr_plus2(4)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(0)))
			((I3)(wr_pntr_plus2(2)))
			((I4)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"01101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[5]_i_1__0\ 0 5686 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__2\(5)))
			((I0)(wr_pntr_plus2(5)))
			((I1)(wr_pntr_plus2(3)))
			((I2)(wr_pntr_plus2(2)))
			((I3)(wr_pntr_plus2(0)))
			((I4)(wr_pntr_plus2(1)))
			((I5)(wr_pntr_plus2(4)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[0]\ 0 5699 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^o2\(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(wr_pntr_plus2(0)))
			((PRE)(I3(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[1]\ 0 5710 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o2\(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[2]\ 0 5721 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o2\(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[3]\ 0 5732 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o2\(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[4]\ 0 5743 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o2\(4)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[5]\ 0 5754 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o2\(5)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[0]\ 0 5765 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o2\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[1]\ 0 5776 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o2\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[2]\ 0 5787 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o2\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[3]\ 0 5798 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o2\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[4]\ 0 5809 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o2\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[5]\ 0 5820 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o2\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[0]\ 0 5831 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(0)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__2\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[1]\ 0 5842 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus2(1)))
			((C)(s_aclk))
			((CE)(E(0)))
			((D)(\plusOp__2\(1)))
			((PRE)(I3(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[2]\ 0 5853 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(2)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__2\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[3]\ 0 5864 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(3)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__2\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[4]\ 0 5875 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(4)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__2\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[5]\ 0 5886 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(5)))
			((C)(s_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__2\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_1__0\ 0 5897 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0100000000000000000000000100000001010101010101010101010101010101"\))
		)
		(_port
			((O)(O1))
			((I0)(rst_full_gen_i))
			((I1)(\n_0_ram_full_fb_i_i_2__1\))
			((I2)(\n_0_ram_full_fb_i_i_3__0\))
			((I3)(O5(4)))
			((I4)(wr_pntr_plus2(4)))
			((I5)(I2))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0100000000000000000000000100000001010101010101010101010101010101"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_2__1\ 0 5910 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000010010000000000000000000000000000000000000000000010010000"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_2__1\))
			((I0)(wr_pntr_plus2(0)))
			((I1)(O5(0)))
			((I2)(s_axi_awvalid))
			((I3)(p_0_out))
			((I4)(O5(1)))
			((I5)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000010010000000000000000000000000000000000000000000010010000"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_3__0\ 0 5923 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1001000000001001000000000000000000000000000000001001000000001001"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_3__0\))
			((I0)(wr_pntr_plus2(2)))
			((I1)(O5(2)))
			((I2)(wr_pntr_plus2(3)))
			((I3)(O5(3)))
			((I4)(O5(5)))
			((I5)(wr_pntr_plus2(5)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1001000000001001000000000000000000000000000000001001000000001001"\))
			)
		)
	)
	(_object
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 5598 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5599 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5599 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 5600 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 5600 (_entity (_out ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 5601 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 5602 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O5 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 5602 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 5603 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 5604 (_entity (_in ))))
		(_port (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 5605 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5606 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 5606 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5607 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 5608 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~126 0 5608 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5615 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^o2\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5615 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_2__1\ ~extieee.std_logic_1164.STD_LOGIC 0 5616 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_3__0\ ~extieee.std_logic_1164.STD_LOGIC 0 5617 (_architecture (_uni ))))
		(_signal (_internal \plusOp__2\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5618 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5619 (_architecture (_uni ))))
		(_process
			(line__5635(_architecture 0 0 5635 (_assignment (_simple)(_alias((O2(d_5_0))(\^o2\(d_5_0))))(_target(2(d_5_0)))(_sensitivity(11(d_5_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 19151         1428409932551 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_bin_cntr_7 0 5939 (structure 0 5957 ))
	(_version vb4)
	(_time 1428409932552 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code acaeaff8a9fbf9bba4aba0a9b8f5abaaffaaa5aba8aaa9)
	(_entity
		(_time 1428408223111)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 1 21107 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 1 21107 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 1 21107 (_entity -1 (_string \"00000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I4 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I5 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_CLR_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \gic0.gc0.count[0]_i_1\ 0 5979 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\plusOp__1\(0)))
			((I0)(wr_pntr_plus2(0)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[1]_i_1\ 0 5987 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(\plusOp__1\(1)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[2]_i_1\ 0 5996 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01111000"\))
		)
		(_port
			((O)(\plusOp__1\(2)))
			((I0)(wr_pntr_plus2(0)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01111000"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[3]_i_1\ 0 6006 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0110101010101010"\))
		)
		(_port
			((O)(\plusOp__1\(3)))
			((I0)(wr_pntr_plus2(3)))
			((I1)(wr_pntr_plus2(0)))
			((I2)(wr_pntr_plus2(1)))
			((I3)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0110101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[4]_i_1\ 0 6017 (_component .unisim.VCOMPONENTS.LUT5 )
		(_generic
			((INIT)(_string \"01101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__1\(4)))
			((I0)(wr_pntr_plus2(4)))
			((I1)(wr_pntr_plus2(1)))
			((I2)(wr_pntr_plus2(0)))
			((I3)(wr_pntr_plus2(2)))
			((I4)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim LUT5)
			(_generic
				((INIT)(_string \"01101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count[5]_i_1\ 0 6029 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
		)
		(_port
			((O)(\plusOp__1\(5)))
			((I0)(wr_pntr_plus2(5)))
			((I1)(wr_pntr_plus2(3)))
			((I2)(wr_pntr_plus2(2)))
			((I3)(wr_pntr_plus2(0)))
			((I4)(wr_pntr_plus2(1)))
			((I5)(wr_pntr_plus2(4)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0110101010101010101010101010101010101010101010101010101010101010"\))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[0]\ 0 6042 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^o1\(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(wr_pntr_plus2(0)))
			((PRE)(I3(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[1]\ 0 6053 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o1\(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[2]\ 0 6064 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o1\(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[3]\ 0 6075 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o1\(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[4]\ 0 6086 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o1\(4)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d1_reg[5]\ 0 6097 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(\^o1\(5)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(wr_pntr_plus2(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[0]\ 0 6108 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o1\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[1]\ 0 6119 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o1\(1)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[2]\ 0 6130 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o1\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[3]\ 0 6141 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o1\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[4]\ 0 6152 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(4)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o1\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_d2_reg[5]\ 0 6163 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q(5)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\^o1\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[0]\ 0 6174 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(0)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__1\(0)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[1]\ 0 6185 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(wr_pntr_plus2(1)))
			((C)(m_aclk))
			((CE)(E(0)))
			((D)(\plusOp__1\(1)))
			((PRE)(I3(0)))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[2]\ 0 6196 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(2)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__1\(2)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[3]\ 0 6207 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(3)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__1\(3)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[4]\ 0 6218 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(4)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__1\(4)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation \gic0.gc0.count_reg[5]\ 0 6229 (_component .unisim.VCOMPONENTS.FDCE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(wr_pntr_plus2(5)))
			((C)(m_aclk))
			((CE)(E(0)))
			((CLR)(I3(0)))
			((D)(\plusOp__1\(5)))
		)
		(_use (_entity unisim FDCE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_1 0 6240 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000000000000000000000000000011010101010101010101010111010101"\))
		)
		(_port
			((O)(ram_full_i))
			((I0)(I2))
			((I1)(n_0_ram_full_fb_i_i_3))
			((I2)(\n_0_ram_full_fb_i_i_4__0\))
			((I3)(O3(4)))
			((I4)(wr_pntr_plus2(4)))
			((I5)(rst_full_gen_i))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000000000000000000000000000011010101010101010101010111010101"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_i_3 0 6253 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"0000000010010000000000000000000000000000000000000000000010010000"\))
		)
		(_port
			((O)(n_0_ram_full_fb_i_i_3))
			((I0)(wr_pntr_plus2(1)))
			((I1)(O3(1)))
			((I2)(m_axi_bvalid))
			((I3)(p_0_out))
			((I4)(O3(0)))
			((I5)(wr_pntr_plus2(0)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"0000000010010000000000000000000000000000000000000000000010010000"\))
			)
		)
	)
	(_instantiation \ram_full_fb_i_i_4__0\ 0 6266 (_component .unisim.VCOMPONENTS.LUT6 )
		(_generic
			((INIT)(_string \"1001000000001001000000000000000000000000000000001001000000001001"\))
		)
		(_port
			((O)(\n_0_ram_full_fb_i_i_4__0\))
			((I0)(wr_pntr_plus2(2)))
			((I1)(O3(2)))
			((I2)(wr_pntr_plus2(3)))
			((I3)(O3(3)))
			((I4)(O3(5)))
			((I5)(wr_pntr_plus2(5)))
		)
		(_use (_entity unisim LUT6)
			(_generic
				((INIT)(_string \"1001000000001001000000000000000000000000000000001001000000001001"\))
			)
		)
	)
	(_object
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 5941 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5942 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5942 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 5943 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 5943 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 5944 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 5944 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 5945 (_entity (_in ))))
		(_port (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 5946 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 5947 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 5948 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 5949 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 5949 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 5950 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 5951 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~126 0 5951 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5958 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal \^o1\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5958 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_fb_i_i_3 ~extieee.std_logic_1164.STD_LOGIC 0 5959 (_architecture (_uni ))))
		(_signal (_internal \n_0_ram_full_fb_i_i_4__0\ ~extieee.std_logic_1164.STD_LOGIC 0 5960 (_architecture (_uni ))))
		(_signal (_internal \plusOp__1\ ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5961 (_architecture (_uni ))))
		(_signal (_internal wr_pntr_plus2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 5962 (_architecture (_uni ))))
		(_process
			(line__5978(_architecture 0 0 5978 (_assignment (_simple)(_alias((O1(d_5_0))(\^o1\(d_5_0))))(_target(2(d_5_0)))(_sensitivity(11(d_5_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155018 (unisim VCOMPONENTS ~BIT_VECTOR~155018)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155021 (unisim VCOMPONENTS ~BIT_VECTOR~155021)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155024 (unisim VCOMPONENTS ~BIT_VECTOR~155024)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155027 (unisim VCOMPONENTS ~BIT_VECTOR~155027)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 3196          1428409932557 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_handshaking_flags 0 6282 (structure 0 6290 ))
	(_version vb4)
	(_time 1428409932558 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code acaeaff8a9fbf9bba6abb5f3f9a9faaaffaaa5aba8)
	(_entity
		(_time 1428408223117)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 6294 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 6298 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_reg\ 0 6302 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(axi_w_overflow))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 6284 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6285 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6286 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 6291 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6292 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 3201          1428409932563 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_handshaking_flags_23 0 6316 (structure 0 6326 ))
	(_version vb4)
	(_time 1428409932564 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code acaeaff8a9fbf9bba6a9b5f3f9a9faaaffaaa5aba8)
	(_entity
		(_time 1428408223123)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 6330 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 6334 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_reg\ 0 6338 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(axi_aw_overflow))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 6318 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6319 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6320 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 6327 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6328 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 3198          1428409932569 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_handshaking_flags_9 0 6352 (structure 0 6362 ))
	(_version vb4)
	(_time 1428409932570 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code acaeaff8a9fbf9bba6a9b5f3f9a9faaaffaaa5aba8)
	(_entity
		(_time 1428408223129)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_R_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation GND 0 6366 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 6370 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_reg\ 0 6374 (_component .unisim.VCOMPONENTS.FDRE )
		(_generic
			((INIT)((i 0)))
		)
		(_port
			((Q)(axi_b_overflow))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((R)(\<const0>\))
		)
		(_use (_entity unisim FDRE)
			(_generic
				((INIT)((i 0)))
			)
		)
	)
	(_object
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6355 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6356 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 6363 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6364 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000050 55 3976          1428409932649 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_logic 0 9401 (structure 0 9419 ))
	(_version vb4)
	(_time 1428409932650 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code dbd9d88adf8c8eccd0d5c2848ede8ddd88ddd2dcdf)
	(_entity
		(_time 1428408223209)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gwas.wsts\ 0 9425 (_entity . t_axi4_lite32_w_afifo_d64wr_status_flags_as)
		(_port
			((p_0_out)(p_0_out))
			((O1)(\n_1_gwas.wsts\))
			((E(0))(\^e\(0)))
			((s_axi_wready)(s_axi_wready))
			((I1)(I1))
			((s_aclk)(s_aclk))
			((rst_d2)(rst_d2))
			((s_axi_wvalid)(s_axi_wvalid))
		)
	)
	(_instantiation \gwhf.whf\ 0 9436 (_entity . t_axi4_lite32_w_afifo_d64wr_handshaking_flags)
		(_port
			((axi_w_overflow)(axi_w_overflow))
			((I1)(\n_1_gwas.wsts\))
			((s_aclk)(s_aclk))
		)
	)
	(_instantiation wpntr 0 9442 (_entity . t_axi4_lite32_w_afifo_d64wr_bin_cntr)
		(_port
			((O1)(O1))
			((Q)(Q(d_3_0)))
			((O2)(O2(d_5_0)))
			((O4)(O4(d_5_0)))
			((O3)(O3(d_1_0)))
			((p_0_out)(p_0_out))
			((s_axi_wvalid)(s_axi_wvalid))
			((E(0))(\^e\(0)))
			((s_aclk)(s_aclk))
			((I2(0))(I2(0)))
		)
	)
	(_object
		(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9403 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 9404 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9405 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9405 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 9406 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 9406 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 9407 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9408 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O4 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9409 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 9410 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9411 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 9412 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9413 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9413 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 9414 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 9415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{0~to~0}~124 0 9415 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^e\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 9420 (_architecture (_uni ))))
		(_signal (_internal \n_1_gwas.wsts\ ~extieee.std_logic_1164.STD_LOGIC 0 9421 (_architecture (_uni ))))
		(_signal (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 9422 (_architecture (_uni ))))
		(_process
			(line__9424(_architecture 0 0 9424 (_assignment (_simple)(_alias((E(0))(\^e\(0))))(_target(3(0)))(_sensitivity(13(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 3933          1428409932655 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_logic_19 0 9458 (structure 0 9477 ))
	(_version vb4)
	(_time 1428409932656 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code eae8e9baedbdbffde1bef3b5bfefbcecb9ece3edee)
	(_entity
		(_time 1428408223215)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gwas.wsts\ 0 9484 (_entity . t_axi4_lite32_w_afifo_d64wr_status_flags_as_22)
		(_port
			((p_0_out)(p_0_out))
			((O1)(\n_1_gwas.wsts\))
			((E(0))(\^e\(0)))
			((s_axi_awready)(s_axi_awready))
			((I1)(n_0_wpntr))
			((s_aclk)(s_aclk))
			((I2)(I1))
			((s_axi_awvalid)(s_axi_awvalid))
		)
	)
	(_instantiation \gwhf.whf\ 0 9495 (_entity . t_axi4_lite32_w_afifo_d64wr_handshaking_flags_23)
		(_port
			((axi_aw_overflow)(axi_aw_overflow))
			((I1)(\n_1_gwas.wsts\))
			((s_aclk)(s_aclk))
		)
	)
	(_instantiation wpntr 0 9501 (_entity . t_axi4_lite32_w_afifo_d64wr_bin_cntr_21)
		(_port
			((O1)(n_0_wpntr))
			((Q)(Q(d_5_0)))
			((O2)(O1(d_5_0)))
			((rst_full_gen_i)(rst_full_gen_i))
			((O5)(O5(d_5_0)))
			((I2)(I2))
			((s_axi_awvalid)(s_axi_awvalid))
			((p_0_out)(p_0_out))
			((E(0))(\^e\(0)))
			((s_aclk)(s_aclk))
			((I3(0))(I3(0)))
		)
	)
	(_object
		(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9460 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 9461 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 9461 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 9462 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9463 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9464 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9465 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 9466 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 9467 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O5 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9468 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 9469 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 9470 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 9471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~126 0 9471 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^e\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 9478 (_architecture (_uni ))))
		(_signal (_internal n_0_wpntr ~extieee.std_logic_1164.STD_LOGIC 0 9479 (_architecture (_uni ))))
		(_signal (_internal \n_1_gwas.wsts\ ~extieee.std_logic_1164.STD_LOGIC 0 9480 (_architecture (_uni ))))
		(_signal (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 9481 (_architecture (_uni ))))
		(_process
			(line__9483(_architecture 0 0 9483 (_assignment (_simple)(_alias((E(0))(\^e\(0))))(_target(1(0)))(_sensitivity(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 3937          1428409932661 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_logic_5 0 9518 (structure 0 9537 ))
	(_version vb4)
	(_time 1428409932662 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code eae8e9baedbdbffde1bef3b5bfefbcecb9ece3edee)
	(_entity
		(_time 1428408223221)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gwas.wsts\ 0 9544 (_entity . t_axi4_lite32_w_afifo_d64wr_status_flags_as_8)
		(_port
			((p_0_out)(p_0_out))
			((O1)(\n_1_gwas.wsts\))
			((E(0))(\^e\(0)))
			((m_axi_bready)(m_axi_bready))
			((ram_full_i)(ram_full_i))
			((m_aclk)(m_aclk))
			((I1)(I1))
			((m_axi_bvalid)(m_axi_bvalid))
		)
	)
	(_instantiation \gwhf.whf\ 0 9555 (_entity . t_axi4_lite32_w_afifo_d64wr_handshaking_flags_9)
		(_port
			((axi_b_overflow)(axi_b_overflow))
			((I1)(\n_1_gwas.wsts\))
			((m_aclk)(m_aclk))
		)
	)
	(_instantiation wpntr 0 9561 (_entity . t_axi4_lite32_w_afifo_d64wr_bin_cntr_7)
		(_port
			((ram_full_i)(ram_full_i))
			((Q)(Q(d_5_0)))
			((O1)(O1(d_5_0)))
			((O3)(O3(d_5_0)))
			((m_axi_bvalid)(m_axi_bvalid))
			((p_0_out)(p_0_out))
			((I2)(I2))
			((rst_full_gen_i)(rst_full_gen_i))
			((E(0))(\^e\(0)))
			((m_aclk)(m_aclk))
			((I3(0))(I3(0)))
		)
	)
	(_object
		(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 9520 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 9521 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 9521 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 9522 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9523 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9523 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9524 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9524 (_entity (_out ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 9525 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 9526 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9527 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal O3 ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9527 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 9528 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 9529 (_entity (_in ))))
		(_port (_internal rst_full_gen_i ~extieee.std_logic_1164.STD_LOGIC 0 9530 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~126 0 9531 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{0~to~0}~126 0 9531 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 9538 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_signal (_internal \^e\ ~STD_LOGIC_VECTOR{0~to~0}~13 0 9538 (_architecture (_uni ))))
		(_signal (_internal \n_1_gwas.wsts\ ~extieee.std_logic_1164.STD_LOGIC 0 9539 (_architecture (_uni ))))
		(_signal (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 9540 (_architecture (_uni ))))
		(_signal (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 9541 (_architecture (_uni ))))
		(_process
			(line__9543(_architecture 0 0 9543 (_assignment (_simple)(_alias((E(0))(\^e\(0))))(_target(1(0)))(_sensitivity(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 5972          1428409932575 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_status_flags_as 0 6388 (structure 0 6401 ))
	(_version vb4)
	(_time 1428409932576 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code acaeaff8a9fbf9bba0f9b5f3f9a9faaaffaaa5aba8)
	(_entity
		(_time 1428408223135)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation \RAM_reg_0_63_0_2_i_1__0\ 0 6410 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(E(0)))
			((I0)(s_axi_wvalid))
			((I1)(\^p_0_out\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation VCC 0 6419 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_i_1__1\ 0 6423 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1000"\))
		)
		(_port
			((O)(O1))
			((I0)(\^p_0_out\))
			((I1)(s_axi_wvalid))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1000"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_reg 0 6432 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^p_0_out\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(rst_d2))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation ram_full_i_reg 0 6443 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_ram_full_i_reg))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(rst_d2))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation s_axi_wready_INST_0 0 6454 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(s_axi_wready))
			((I0)(n_0_ram_full_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_port (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 6390 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 6391 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 6392 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 6392 (_entity (_out ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 6393 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6394 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6395 (_entity (_in ))))
		(_port (_internal rst_d2 ~extieee.std_logic_1164.STD_LOGIC 0 6396 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 6397 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6402 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 6403 (_architecture (_uni ))))
		(_signal (_internal \^p_0_out\ ~extieee.std_logic_1164.STD_LOGIC 0 6404 (_architecture (_uni ))))
		(_process
			(line__6409(_architecture 0 0 6409 (_assignment (_simple)(_alias((p_0_out)(\^p_0_out\)))(_simpleassign BUF)(_target(0))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 5939          1428409932581 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_status_flags_as_22 0 6465 (structure 0 6480 ))
	(_version vb4)
	(_time 1428409932582 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code acaeaff8a9fbf9bba0ffb5f3f9a9faaaffaaa5aba8)
	(_entity
		(_time 1428408223141)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation RAM_reg_0_63_0_2_i_1 0 6489 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(E(0)))
			((I0)(s_axi_awvalid))
			((I1)(\^p_0_out\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation VCC 0 6498 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_i_1__0\ 0 6502 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1000"\))
		)
		(_port
			((O)(O1))
			((I0)(\^p_0_out\))
			((I1)(s_axi_awvalid))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1000"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_reg 0 6511 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^p_0_out\))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(I2))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation ram_full_i_reg 0 6522 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(ram_full_i))
			((C)(s_aclk))
			((CE)(\<const1>\))
			((D)(I1))
			((PRE)(I2))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation s_axi_awready_INST_0 0 6533 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(s_axi_awready))
			((I0)(ram_full_i))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_object
		(_port (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 6468 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 6469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 6469 (_entity (_out ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 6470 (_entity (_out ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6471 (_entity (_in ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6472 (_entity (_in ))))
		(_port (_internal I2 ~extieee.std_logic_1164.STD_LOGIC 0 6473 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 6474 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6481 (_architecture (_uni ))))
		(_signal (_internal \^p_0_out\ ~extieee.std_logic_1164.STD_LOGIC 0 6482 (_architecture (_uni ))))
		(_signal (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 6483 (_architecture (_uni ))))
		(_process
			(line__6488(_architecture 0 0 6488 (_assignment (_simple)(_alias((p_0_out)(\^p_0_out\)))(_simpleassign BUF)(_target(0))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000050 55 5978          1428409932587 STRUCTURE
(_unit VHDL (t_axi4_lite32_w_afifo_d64wr_status_flags_as_8 0 6544 (structure 0 6559 ))
	(_version vb4)
	(_time 1428409932588 2015.04.07 08:32:12)
	(_source (\D:/Telops/FIR-00251-Proc/IP/t_axi4_lite32_w_afifo_d64/t_axi4_lite32_w_afifo_d64_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code bcbebfebb9ebe9abb0efa5e3e9b9eabaefbab5bbb8)
	(_entity
		(_time 1428408223147)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 1 21107 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDPE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 21107 (_entity -1 ((i 1)))))
				(_generic (_internal IS_C_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_D_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_PRE_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
			)
		)
	)
	(_instantiation RAM_reg_0_63_0_1_i_1 0 6568 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(E(0)))
			((I0)(m_axi_bvalid))
			((I1)(\^p_0_out\))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation VCC 0 6577 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation \gof.gof1.overflow_i_i_1\ 0 6581 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1000"\))
		)
		(_port
			((O)(O1))
			((I0)(\^p_0_out\))
			((I1)(m_axi_bvalid))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1000"\))
			)
		)
	)
	(_instantiation m_axi_bready_INST_0 0 6590 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(m_axi_bready))
			((I0)(n_0_ram_full_i_reg))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_instantiation ram_full_fb_i_reg 0 6598 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(\^p_0_out\))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(I1))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_instantiation ram_full_i_reg 0 6609 (_component .unisim.VCOMPONENTS.FDPE )
		(_generic
			((INIT)((i 1)))
		)
		(_port
			((Q)(n_0_ram_full_i_reg))
			((C)(m_aclk))
			((CE)(\<const1>\))
			((D)(ram_full_i))
			((PRE)(I1))
		)
		(_use (_entity unisim FDPE)
			(_generic
				((INIT)((i 1)))
			)
		)
	)
	(_object
		(_port (_internal p_0_out ~extieee.std_logic_1164.STD_LOGIC 0 6546 (_entity (_out ))))
		(_port (_internal O1 ~extieee.std_logic_1164.STD_LOGIC 0 6547 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 6548 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{0~to~0}~12 0 6548 (_entity (_out ))))
		(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 6549 (_entity (_out ))))
		(_port (_internal ram_full_i ~extieee.std_logic_1164.STD_LOGIC 0 6550 (_entity (_in ))))
		(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 6551 (_entity (_in ))))
		(_port (_internal I1 ~extieee.std_logic_1164.STD_LOGIC 0 6552 (_entity (_in ))))
		(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 6553 (_entity (_in ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 6560 (_architecture (_uni ))))
		(_signal (_internal n_0_ram_full_i_reg ~extieee.std_logic_1164.STD_LOGIC 0 6561 (_architecture (_uni ))))
		(_signal (_internal \^p_0_out\ ~extieee.std_logic_1164.STD_LOGIC 0 6562 (_architecture (_uni ))))
		(_process
			(line__6567(_architecture 0 0 6567 (_assignment (_simple)(_alias((p_0_out)(\^p_0_out\)))(_simpleassign BUF)(_target(0))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155015 (unisim VCOMPONENTS ~BIT_VECTOR~155015)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~155012 (unisim VCOMPONENTS ~BIT_VECTOR~155012)))
	)
	(_model . STRUCTURE 1 -1
	)
)
V 000044 55 15410         1428409933286 rtl
(_unit VHDL (t_axi4_lite32_w_fifo 0 19 (rtl 0 45 ))
	(_version vb4)
	(_time 1428409933287 2015.04.07 08:32:13)
	(_source (\D:/Telops/FIR-00251-Common/VHDL/Fifo/t_axi4_lite32_fifo.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c8ca9d9e969f9ddf94c7d1979dcd9ece9bcec1cfcc)
	(_entity
		(_time 1428408168207)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(t_axi4_lite32_w_afifo_d16
			(_object
				(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal s_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57 (_entity (_in ))))
				(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58 (_entity (_in ))))
				(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_entity (_out ))))
				(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal m_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~134 0 64 (_entity (_out ))))
				(_port (_internal m_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~136 0 65 (_entity (_out ))))
				(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal m_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
				(_port (_internal m_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 69 (_entity (_out ))))
				(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 72 (_entity (_in ))))
				(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
				(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(t_axi4_lite32_w_afifo_d64
			(_object
				(_port (_internal m_aclk ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 86 (_entity (_in ))))
				(_port (_internal s_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 90 (_entity (_in ))))
				(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91 (_entity (_in ))))
				(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_out ))))
				(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 94 (_entity (_out ))))
				(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal m_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_out ))))
				(_port (_internal m_axi_awprot ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 98 (_entity (_out ))))
				(_port (_internal m_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_out ))))
				(_port (_internal m_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal m_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 101 (_entity (_out ))))
				(_port (_internal m_axi_wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 102 (_entity (_out ))))
				(_port (_internal m_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_out ))))
				(_port (_internal m_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal m_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 105 (_entity (_in ))))
				(_port (_internal m_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal m_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
	)
	(_generate asgen_d15 0 143 (_if 10)
		(_instantiation t_axi4_lite32_w_afifo_d16_inst 0 146 (_component t_axi4_lite32_w_afifo_d16 )
			(_port
				((m_aclk)(TX_CLK))
				((s_aclk)(RX_CLK))
				((s_aresetn)(ARESETN))
				((s_axi_awaddr)(RX_MOSI(1)))
				((s_axi_awprot)(RX_MOSI(2)))
				((s_axi_awvalid)(RX_MOSI(0)))
				((s_axi_awready)(RX_MISO(0)))
				((s_axi_wdata)(RX_MOSI(4)))
				((s_axi_wstrb)(RX_MOSI(5)))
				((s_axi_wvalid)(RX_MOSI(3)))
				((s_axi_wready)(RX_MISO(1)))
				((s_axi_bresp)(RX_MISO(3)))
				((s_axi_bvalid)(RX_MISO(2)))
				((s_axi_bready)(RX_MOSI(6)))
				((m_axi_awaddr)(TX_MOSI(1)))
				((m_axi_awprot)(TX_MOSI(2)))
				((m_axi_awvalid)(TX_MOSI(0)))
				((m_axi_awready)(TX_MISO(0)))
				((m_axi_wdata)(TX_MOSI(4)))
				((m_axi_wstrb)(TX_MOSI(5)))
				((m_axi_wvalid)(TX_MOSI(3)))
				((m_axi_wready)(TX_MISO(1)))
				((m_axi_bresp)(TX_MISO(3)))
				((m_axi_bvalid)(TX_MISO(2)))
				((m_axi_bready)(TX_MOSI(6)))
				((axi_aw_overflow)(axi_aw_overflow))
				((axi_w_overflow)(axi_w_overflow))
				((axi_b_overflow)(axi_b_overflow))
			)
			(_use (_entity . t_axi4_lite32_w_afifo_d16)
			)
		)
		(_object
			(_process
				(line__145(_architecture 7 0 145 (_assignment (_simple)(_target(8)))))
			)
		)
	)
	(_generate asgen_d64 0 180 (_if 11)
		(_instantiation t_axi4_lite32_w_afifo_d64_inst 0 183 (_component t_axi4_lite32_w_afifo_d64 )
			(_port
				((m_aclk)(TX_CLK))
				((s_aclk)(RX_CLK))
				((s_aresetn)(ARESETN))
				((s_axi_awaddr)(RX_MOSI(1)))
				((s_axi_awprot)(RX_MOSI(2)))
				((s_axi_awvalid)(RX_MOSI(0)))
				((s_axi_awready)(RX_MISO(0)))
				((s_axi_wdata)(RX_MOSI(4)))
				((s_axi_wstrb)(RX_MOSI(5)))
				((s_axi_wvalid)(RX_MOSI(3)))
				((s_axi_wready)(RX_MISO(1)))
				((s_axi_bresp)(RX_MISO(3)))
				((s_axi_bvalid)(RX_MISO(2)))
				((s_axi_bready)(RX_MOSI(6)))
				((m_axi_awaddr)(TX_MOSI(1)))
				((m_axi_awprot)(TX_MOSI(2)))
				((m_axi_awvalid)(TX_MOSI(0)))
				((m_axi_awready)(TX_MISO(0)))
				((m_axi_wdata)(TX_MOSI(4)))
				((m_axi_wstrb)(TX_MOSI(5)))
				((m_axi_wvalid)(TX_MOSI(3)))
				((m_axi_wready)(TX_MISO(1)))
				((m_axi_bresp)(TX_MISO(3)))
				((m_axi_bvalid)(TX_MISO(2)))
				((m_axi_bready)(TX_MOSI(6)))
				((axi_aw_overflow)(axi_aw_overflow))
				((axi_w_overflow)(axi_w_overflow))
				((axi_b_overflow)(axi_b_overflow))
			)
			(_use (_entity . t_axi4_lite32_w_afifo_d64)
			)
		)
		(_object
			(_process
				(line__182(_architecture 8 0 182 (_assignment (_simple)(_target(8)))))
			)
		)
	)
	(_object
		(_generic (_internal FifoSize ~extSTD.STANDARD.INTEGER 0 22 \16\ (_entity ((i 16)))))
		(_generic (_internal ASYNC ~extSTD.STANDARD.BOOLEAN 0 23 \false\ (_entity ((i 0)))))
		(_port (_internal ARESETN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal RX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal RX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 30 (_entity (_in ))))
		(_port (_internal RX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 31 (_entity (_out ))))
		(_port (_internal TX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal TX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 35 (_entity (_out ))))
		(_port (_internal TX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal OVFL ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal FoundGenCase ~extSTD.STANDARD.BOOLEAN 0 121 (_architecture (_uni ((i 0))))))
		(_signal (_internal axi_aw_overflow ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal axi_w_overflow ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal axi_b_overflow ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal ovfl_i ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_process
			(line__131(_architecture 0 0 131 (_assignment (_simple)(_alias((OVFL)(ovfl_i)))(_simpleassign BUF)(_target(7))(_sensitivity(12)))))
			(line__135(_architecture 1 0 135 (_assignment (_simple)(_target(5(7))))))
			(line__136(_architecture 2 0 136 (_assignment (_simple)(_target(5(9))))))
			(line__137(_architecture 3 0 137 (_assignment (_simple)(_target(5(10))))))
			(line__138(_architecture 4 0 138 (_assignment (_simple)(_target(3(4))))))
			(line__139(_architecture 5 0 139 (_assignment (_simple)(_target(3(5))))))
			(line__140(_architecture 6 0 140 (_assignment (_simple)(_target(3(7))))))
			(ovfl_proc(_architecture 9 0 216 (_process (_target(12))(_sensitivity(1)(8)(9)(10)(11)(12)(0))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15264 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15264)))
		(_variable (_external ehdri_tb.TEL2000.AXI_SLVERR (. TEL2000 AXI_SLVERR)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(1635151433 543451500 1633906508 1852394604 1768300651 1730178918 1919250021 1931502441 1769239653 561211246 )
		(1281980481 543519849 1868982630 1702260512 1869375090 555819383 )
	)
	(_model . rtl 12 -1
	)
)
V 000040 55 35124 1427981922005 tel2000
(_unit VHDL (tel2000 0 20 (tel2000 0 446 ))
	(_version vb4)
	(_time 1427981922041 2015.04.02 09:38:42)
	(_source (\D:/Telops/fir-00251-common/vhdl/tel2000pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a9a6adfea5feaebaababffacb9f6f8aeadafacaffaaaab)
	(_entity
		(_time 1427981922005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~152 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~154 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~156 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal t_axi4_lite_mosi 0 26 (_record (AWVALID ~extieee.std_logic_1164.STD_LOGIC )(AWADDR ~STD_LOGIC_VECTOR{31~downto~0}~15 )(AWPROT ~STD_LOGIC_VECTOR{2~downto~0}~15 )(WVALID ~extieee.std_logic_1164.STD_LOGIC )(WDATA ~STD_LOGIC_VECTOR{31~downto~0}~152 )(WSTRB ~STD_LOGIC_VECTOR{3~downto~0}~15 )(BREADY ~extieee.std_logic_1164.STD_LOGIC )(ARVALID ~extieee.std_logic_1164.STD_LOGIC )(ARADDR ~STD_LOGIC_VECTOR{31~downto~0}~154 )(ARPROT ~STD_LOGIC_VECTOR{2~downto~0}~156 )(RREADY ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~158 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1510 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal t_axi4_lite_miso 0 45 (_record (AWREADY ~extieee.std_logic_1164.STD_LOGIC )(WREADY ~extieee.std_logic_1164.STD_LOGIC )(BVALID ~extieee.std_logic_1164.STD_LOGIC )(BRESP ~STD_LOGIC_VECTOR{1~downto~0}~15 )(ARREADY ~extieee.std_logic_1164.STD_LOGIC )(RVALID ~extieee.std_logic_1164.STD_LOGIC )(RDATA ~STD_LOGIC_VECTOR{31~downto~0}~158 )(RRESP ~STD_LOGIC_VECTOR{1~downto~0}~1510 ))))
		(_type (_internal t_axi4_lite 0 61 (_record (axi4_lite_mosi t_axi4_lite_mosi )(axi4_lite_miso t_axi4_lite_miso ))))
		(_type (_internal ~STD_LOGIC_VECTOR{71~downto~0}~15 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 71)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~15 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1512 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~15 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1514 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~15 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal t_axi4_stream_mosi72 0 67 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{71~downto~0}~15 )(TSTRB ~STD_LOGIC_VECTOR{8~downto~0}~15 )(TKEEP ~STD_LOGIC_VECTOR{8~downto~0}~1512 )(TLAST ~extieee.std_logic_1164.STD_LOGIC )(TID ~STD_LOGIC_VECTOR{0~downto~0}~15 )(TDEST ~STD_LOGIC_VECTOR{2~downto~0}~1514 )(TUSER ~STD_LOGIC_VECTOR{17~downto~0}~15 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~15 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1516 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~1518 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1520 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal t_axi4_stream_mosi64 0 78 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{63~downto~0}~15 )(TSTRB ~STD_LOGIC_VECTOR{7~downto~0}~15 )(TKEEP ~STD_LOGIC_VECTOR{7~downto~0}~1516 )(TLAST ~extieee.std_logic_1164.STD_LOGIC )(TID ~STD_LOGIC_VECTOR{0~downto~0}~1518 )(TDEST ~STD_LOGIC_VECTOR{2~downto~0}~1520 )(TUSER ~STD_LOGIC_VECTOR{15~downto~0}~15 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1522 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1524 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1526 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~1528 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1530 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1532 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal t_axi4_stream_mosi32 0 89 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{31~downto~0}~1522 )(TSTRB ~STD_LOGIC_VECTOR{3~downto~0}~1524 )(TKEEP ~STD_LOGIC_VECTOR{3~downto~0}~1526 )(TLAST ~extieee.std_logic_1164.STD_LOGIC )(TID ~STD_LOGIC_VECTOR{0~downto~0}~1528 )(TDEST ~STD_LOGIC_VECTOR{2~downto~0}~1530 )(TUSER ~STD_LOGIC_VECTOR{7~downto~0}~1532 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1534 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1536 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal t_axi4_stream_mosi32_lite 0 100 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{31~downto~0}~1534 )(TKEEP ~STD_LOGIC_VECTOR{3~downto~0}~1536 )(TLAST ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1538 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1540 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1542 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~1544 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1546 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1548 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal t_axi4_stream_mosi16 0 107 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{15~downto~0}~1538 )(TSTRB ~STD_LOGIC_VECTOR{1~downto~0}~1540 )(TKEEP ~STD_LOGIC_VECTOR{1~downto~0}~1542 )(TLAST ~extieee.std_logic_1164.STD_LOGIC )(TID ~STD_LOGIC_VECTOR{0~downto~0}~1544 )(TDEST ~STD_LOGIC_VECTOR{2~downto~0}~1546 )(TUSER ~STD_LOGIC_VECTOR{3~downto~0}~1548 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1550 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1552 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal t_axi4_stream_mosi16_lite 0 118 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{15~downto~0}~1550 )(TKEEP ~STD_LOGIC_VECTOR{1~downto~0}~1552 )(TLAST ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1554 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~1556 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~1558 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~1560 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1562 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1564 0 133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal t_axi4_stream_mosi8 0 125 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{7~downto~0}~1554 )(TSTRB ~STD_LOGIC_VECTOR{0~downto~0}~1556 )(TKEEP ~STD_LOGIC_VECTOR{0~downto~0}~1558 )(TLAST ~extieee.std_logic_1164.STD_LOGIC )(TID ~STD_LOGIC_VECTOR{0~downto~0}~1560 )(TDEST ~STD_LOGIC_VECTOR{2~downto~0}~1562 )(TUSER ~STD_LOGIC_VECTOR{3~downto~0}~1564 ))))
		(_type (_internal t_axi4_stream_miso 0 136 (_record (TREADY ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{71~downto~0}~1566 0 141 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 71)(i 0))))))
		(_type (_internal t_axi4_stream_mosi_cmd32 0 140 (_record (TDATA ~STD_LOGIC_VECTOR{71~downto~0}~1566 )(TVALID ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal t_axi4_stream_miso_cmd32 0 145 (_record (TREADY ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal t_axi4_stream_miso_status 0 149 (_record (TREADY ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1568 0 154 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~1570 0 155 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_type (_internal t_axi4_stream_mosi_status 0 153 (_record (TDATA ~STD_LOGIC_VECTOR{7~downto~0}~1568 )(TKEEP ~STD_LOGIC_VECTOR{0~downto~0}~1570 )(TLAST ~extieee.std_logic_1164.STD_LOGIC )(TVALID ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1572 0 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1574 0 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal t_axis_dm_mosi64 0 161 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{63~downto~0}~1572 )(TKEEP ~STD_LOGIC_VECTOR{7~downto~0}~1574 )(TLAST ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1576 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1578 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal t_axis_dm_mosi32 0 168 (_record (TVALID ~extieee.std_logic_1164.STD_LOGIC )(TDATA ~STD_LOGIC_VECTOR{31~downto~0}~1576 )(TKEEP ~STD_LOGIC_VECTOR{3~downto~0}~1578 )(TLAST ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1580 0 178 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1582 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1584 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1586 0 181 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~15 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1588 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1590 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1592 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1594 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1596 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1598 0 191 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15100 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15102 0 197 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15104 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15106 0 199 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~15108 0 200 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15110 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15112 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15114 0 203 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15116 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal t_axi4_a32_d32_mosi 0 176 (_record (awaddr ~STD_LOGIC_VECTOR{31~downto~0}~1580 )(awburst ~STD_LOGIC_VECTOR{1~downto~0}~1582 )(awcache ~STD_LOGIC_VECTOR{3~downto~0}~1584 )(awlen ~STD_LOGIC_VECTOR{7~downto~0}~1586 )(awlock ~STD_LOGIC_VECTOR{0~to~0}~15 )(awprot ~STD_LOGIC_VECTOR{2~downto~0}~1588 )(awqos ~STD_LOGIC_VECTOR{3~downto~0}~1590 )(awregion ~STD_LOGIC_VECTOR{3~downto~0}~1592 )(awsize ~STD_LOGIC_VECTOR{2~downto~0}~1594 )(awvalid ~extieee.std_logic_1164.STD_LOGIC )(wdata ~STD_LOGIC_VECTOR{31~downto~0}~1596 )(wlast ~extieee.std_logic_1164.STD_LOGIC )(wstrb ~STD_LOGIC_VECTOR{3~downto~0}~1598 )(wvalid ~extieee.std_logic_1164.STD_LOGIC )(bready ~extieee.std_logic_1164.STD_LOGIC )(araddr ~STD_LOGIC_VECTOR{31~downto~0}~15100 )(arburst ~STD_LOGIC_VECTOR{1~downto~0}~15102 )(arcache ~STD_LOGIC_VECTOR{3~downto~0}~15104 )(arlen ~STD_LOGIC_VECTOR{7~downto~0}~15106 )(arlock ~STD_LOGIC_VECTOR{0~to~0}~15108 )(arprot ~STD_LOGIC_VECTOR{2~downto~0}~15110 )(arqos ~STD_LOGIC_VECTOR{3~downto~0}~15112 )(arregion ~STD_LOGIC_VECTOR{3~downto~0}~15114 )(arsize ~STD_LOGIC_VECTOR{2~downto~0}~15116 )(arvalid ~extieee.std_logic_1164.STD_LOGIC )(rready ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15118 0 216 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15120 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15122 0 224 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal t_axi4_a32_d32_miso 0 210 (_record (awready ~extieee.std_logic_1164.STD_LOGIC )(wready ~extieee.std_logic_1164.STD_LOGIC )(bresp ~STD_LOGIC_VECTOR{1~downto~0}~15118 )(bvalid ~extieee.std_logic_1164.STD_LOGIC )(arready ~extieee.std_logic_1164.STD_LOGIC )(rdata ~STD_LOGIC_VECTOR{31~downto~0}~15120 )(rlast ~extieee.std_logic_1164.STD_LOGIC )(rvalid ~extieee.std_logic_1164.STD_LOGIC )(rresp ~STD_LOGIC_VECTOR{1~downto~0}~15122 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15124 0 229 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15126 0 230 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15128 0 231 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15130 0 232 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15132 0 233 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~15134 0 234 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15136 0 235 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15138 0 236 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15140 0 237 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15142 0 238 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~15 0 241 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15144 0 243 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15146 0 248 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15148 0 249 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15150 0 250 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15152 0 251 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15154 0 252 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~15156 0 253 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15158 0 254 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15160 0 255 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15162 0 256 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15164 0 257 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal t_axi4_a32_d128_mosi 0 227 (_record (awaddr ~STD_LOGIC_VECTOR{31~downto~0}~15124 )(awburst ~STD_LOGIC_VECTOR{1~downto~0}~15126 )(awcache ~STD_LOGIC_VECTOR{3~downto~0}~15128 )(awid ~STD_LOGIC_VECTOR{3~downto~0}~15130 )(awlen ~STD_LOGIC_VECTOR{7~downto~0}~15132 )(awlock ~STD_LOGIC_VECTOR{0~to~0}~15134 )(awprot ~STD_LOGIC_VECTOR{2~downto~0}~15136 )(awqos ~STD_LOGIC_VECTOR{3~downto~0}~15138 )(awregion ~STD_LOGIC_VECTOR{3~downto~0}~15140 )(awsize ~STD_LOGIC_VECTOR{2~downto~0}~15142 )(awvalid ~extieee.std_logic_1164.STD_LOGIC )(wdata ~STD_LOGIC_VECTOR{127~downto~0}~15 )(wlast ~extieee.std_logic_1164.STD_LOGIC )(wstrb ~STD_LOGIC_VECTOR{15~downto~0}~15144 )(wvalid ~extieee.std_logic_1164.STD_LOGIC )(bready ~extieee.std_logic_1164.STD_LOGIC )(araddr ~STD_LOGIC_VECTOR{31~downto~0}~15146 )(arburst ~STD_LOGIC_VECTOR{1~downto~0}~15148 )(arcache ~STD_LOGIC_VECTOR{3~downto~0}~15150 )(arid ~STD_LOGIC_VECTOR{3~downto~0}~15152 )(arlen ~STD_LOGIC_VECTOR{7~downto~0}~15154 )(arlock ~STD_LOGIC_VECTOR{0~to~0}~15156 )(arprot ~STD_LOGIC_VECTOR{2~downto~0}~15158 )(arqos ~STD_LOGIC_VECTOR{3~downto~0}~15160 )(arregion ~STD_LOGIC_VECTOR{3~downto~0}~15162 )(arsize ~STD_LOGIC_VECTOR{2~downto~0}~15164 )(arvalid ~extieee.std_logic_1164.STD_LOGIC )(rready ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15166 0 269 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15168 0 270 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~15170 0 275 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15172 0 278 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15174 0 279 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal t_axi4_a32_d128_miso 0 263 (_record (awready ~extieee.std_logic_1164.STD_LOGIC )(wready ~extieee.std_logic_1164.STD_LOGIC )(bresp ~STD_LOGIC_VECTOR{1~downto~0}~15166 )(bid ~STD_LOGIC_VECTOR{3~downto~0}~15168 )(bvalid ~extieee.std_logic_1164.STD_LOGIC )(arready ~extieee.std_logic_1164.STD_LOGIC )(rdata ~STD_LOGIC_VECTOR{127~downto~0}~15170 )(rlast ~extieee.std_logic_1164.STD_LOGIC )(rvalid ~extieee.std_logic_1164.STD_LOGIC )(rresp ~STD_LOGIC_VECTOR{1~downto~0}~15172 )(rid ~STD_LOGIC_VECTOR{3~downto~0}~15174 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15176 0 284 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15178 0 285 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15180 0 286 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15182 0 287 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15184 0 288 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~15186 0 289 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15188 0 290 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15190 0 291 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15192 0 292 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15194 0 293 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal t_axi4_a32_d32_read_mosi 0 282 (_record (araddr ~STD_LOGIC_VECTOR{31~downto~0}~15176 )(arburst ~STD_LOGIC_VECTOR{1~downto~0}~15178 )(arcache ~STD_LOGIC_VECTOR{3~downto~0}~15180 )(arid ~STD_LOGIC_VECTOR{3~downto~0}~15182 )(arlen ~STD_LOGIC_VECTOR{7~downto~0}~15184 )(arlock ~STD_LOGIC_VECTOR{0~to~0}~15186 )(arprot ~STD_LOGIC_VECTOR{2~downto~0}~15188 )(arqos ~STD_LOGIC_VECTOR{3~downto~0}~15190 )(arregion ~STD_LOGIC_VECTOR{3~downto~0}~15192 )(arsize ~STD_LOGIC_VECTOR{2~downto~0}~15194 )(arvalid ~extieee.std_logic_1164.STD_LOGIC )(rready ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15196 0 303 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15198 0 306 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15200 0 307 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal t_axi4_a32_d32_read_miso 0 299 (_record (arready ~extieee.std_logic_1164.STD_LOGIC )(rdata ~STD_LOGIC_VECTOR{31~downto~0}~15196 )(rlast ~extieee.std_logic_1164.STD_LOGIC )(rvalid ~extieee.std_logic_1164.STD_LOGIC )(rresp ~STD_LOGIC_VECTOR{1~downto~0}~15198 )(rid ~STD_LOGIC_VECTOR{1~downto~0}~15200 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15202 0 312 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15204 0 313 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15206 0 314 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15208 0 315 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~15210 0 316 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15212 0 317 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15214 0 318 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15216 0 319 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15218 0 320 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~15220 0 321 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15222 0 324 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~15224 0 326 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal t_axi4_a32_d32_write_mosi 0 310 (_record (awaddr ~STD_LOGIC_VECTOR{31~downto~0}~15202 )(awburst ~STD_LOGIC_VECTOR{1~downto~0}~15204 )(awcache ~STD_LOGIC_VECTOR{3~downto~0}~15206 )(awlen ~STD_LOGIC_VECTOR{7~downto~0}~15208 )(awlock ~STD_LOGIC_VECTOR{0~to~0}~15210 )(awprot ~STD_LOGIC_VECTOR{2~downto~0}~15212 )(awid ~STD_LOGIC_VECTOR{3~downto~0}~15214 )(awqos ~STD_LOGIC_VECTOR{3~downto~0}~15216 )(awregion ~STD_LOGIC_VECTOR{3~downto~0}~15218 )(awsize ~STD_LOGIC_VECTOR{2~downto~0}~15220 )(awvalid ~extieee.std_logic_1164.STD_LOGIC )(wdata ~STD_LOGIC_VECTOR{31~downto~0}~15222 )(wlast ~extieee.std_logic_1164.STD_LOGIC )(wstrb ~STD_LOGIC_VECTOR{3~downto~0}~15224 )(wvalid ~extieee.std_logic_1164.STD_LOGIC )(bready ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15226 0 338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal t_axi4_a32_d32_write_miso 0 332 (_record (awready ~extieee.std_logic_1164.STD_LOGIC )(wready ~extieee.std_logic_1164.STD_LOGIC )(bresp ~STD_LOGIC_VECTOR{1~downto~0}~15226 )(bvalid ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal t_uartns550_out 0 342 (_record (BAUDOUTN ~extieee.std_logic_1164.STD_LOGIC )(DDIS ~extieee.std_logic_1164.STD_LOGIC )(DTRN ~extieee.std_logic_1164.STD_LOGIC )(OUT1N ~extieee.std_logic_1164.STD_LOGIC )(OUT2N ~extieee.std_logic_1164.STD_LOGIC )(RTSN ~extieee.std_logic_1164.STD_LOGIC )(RXRDYN ~extieee.std_logic_1164.STD_LOGIC )(TXD ~extieee.std_logic_1164.STD_LOGIC )(TXRDYN ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal t_uartns550_in 0 354 (_record (CTSN ~extieee.std_logic_1164.STD_LOGIC )(DCDN ~extieee.std_logic_1164.STD_LOGIC )(DSRN ~extieee.std_logic_1164.STD_LOGIC )(RI ~extieee.std_logic_1164.STD_LOGIC )(RXD ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~15 0 366 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal exp_info_type 0 364 (_record (exp_time ~UNSIGNED{31~downto~0}~15 )(exp_indx ~extieee.std_logic_1164.STD_LOGIC )(exp_dval ~extieee.std_logic_1164.STD_LOGIC ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~15229 0 377 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal img_info_type 0 374 (_record (exp_feedbk ~extieee.std_logic_1164.STD_LOGIC )(frame_id ~UNSIGNED{31~downto~0}~15229 )(exp_info exp_info_type ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~15231 0 384 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~UNSIGNED{23~downto~0}~15 0 385 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_type (_internal POSIX_time_type 0 383 (_record (Seconds ~UNSIGNED{31~downto~0}~15231 )(SubSeconds ~UNSIGNED{23~downto~0}~15 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15233 0 391 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15235 0 392 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15237 0 393 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~15 0 394 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~15240 0 395 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15242 0 396 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15244 0 397 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15246 0 398 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15248 0 399 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal lut_param_type 0 390 (_record (x_min ~STD_LOGIC_VECTOR{31~downto~0}~15233 )(x_range ~STD_LOGIC_VECTOR{31~downto~0}~15235 )(lut_size ~STD_LOGIC_VECTOR{31~downto~0}~15237 )(lut_start_add ~UNSIGNED{15~downto~0}~15 )(lut_end_add ~UNSIGNED{15~downto~0}~15240 )(lut_factor ~STD_LOGIC_VECTOR{31~downto~0}~15242 )(lut_factor_inv ~STD_LOGIC_VECTOR{31~downto~0}~15244 )(m_exp_fp32 ~STD_LOGIC_VECTOR{31~downto~0}~15246 )(b_exp_fp32 ~STD_LOGIC_VECTOR{31~downto~0}~15248 ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~15250 0 406 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~15252 0 407 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~15254 0 408 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~15256 0 409 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{15~downto~0}~15258 0 410 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal decoded_hdr_type 0 404 (_record (dval ~extieee.std_logic_1164.STD_LOGIC )(exposure_time ~UNSIGNED{31~downto~0}~15250 )(width ~UNSIGNED{15~downto~0}~15252 )(height ~UNSIGNED{15~downto~0}~15254 )(offsetx ~UNSIGNED{15~downto~0}~15256 )(offsety ~UNSIGNED{15~downto~0}~15258 ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15260 0 414 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AXI_OKAY ~STD_LOGIC_VECTOR{1~downto~0}~15260 0 414 (_entity (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15262 0 415 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AXI_EXOKAY ~STD_LOGIC_VECTOR{1~downto~0}~15262 0 415 (_entity (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15264 0 416 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AXI_SLVERR ~STD_LOGIC_VECTOR{1~downto~0}~15264 0 416 (_entity (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~15266 0 417 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal AXI_DECERR ~STD_LOGIC_VECTOR{1~downto~0}~15266 0 417 (_entity (_string \"11"\))))
		(_constant (_internal FPA_INTF_CLK_RATE ~extSTD.STANDARD.INTEGER 0 421 (_entity ((i 100000000)))))
		(_constant (_internal axi4_stream_mosi_cmd32_dflt t_axi4_stream_mosi_cmd32 0 425 (_entity (((_others(i 2)))((i 2))))))
		(_constant (_internal axi4_stream_mosi72_dflt t_axi4_stream_mosi72 0 426 (_entity (((i 2))((_others(i 2)))((_others(i 2)))((_others(i 2)))((i 2))((_others(i 2)))((_others(i 2)))((_others(i 2)))))))
		(_constant (_internal axi4_stream_mosi_status_dftl t_axi4_stream_mosi_status 0 429 (_entity (((_others(i 2)))(((i 2)))((i 2))((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15268 0 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15270 0 441 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15272 0 442 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~15274 0 442 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~16 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~162 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~164 0 492 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~166 0 492 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_subprogram
			(_internal log2 0 0 434 (_entity (_function ~extSTD.STANDARD.NATURAL(_range(_to 0 2147483647 )))))
			(_internal log2 1 0 435 (_entity (_function ~extSTD.STANDARD.NATURAL)))
			(_internal resize 2 0 436 (_entity (_function )))
			(_internal write_axi_lite 3 0 441 (_entity (_procedure )))
			(_internal read_axi_lite 4 0 442 (_entity (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(131586 )
		(50529027 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
	)
	(_model . TEL2000 5 -1
	)
)
I 000051 55 7957          1428421140438 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428421140439 2015.04.07 11:39:00)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code dbd98f898b8cdccd8bd99a818fde8ddcd8ddd2dd8f)
	(_entity
		(_time 1428004656097)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rst_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rst)(rst_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000055 55 17438         1428583199967 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 28 (ehdri_toplevel 0 43 ))
	(_version vb4)
	(_time 1428583199968 2015.04.09 08:39:59)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c7c1c592c89097d090c3de9ec0c0c3c191c0c7c194)
	(_entity
		(_time 1428583199863)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 56 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 68 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 69 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 72 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 103 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 104 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 106 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 107 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component ehdri_index_mem )
		(_port
			((addra(5))(wr_add(5)))
			((addra(4))(wr_add(4)))
			((addra(3))(wr_add(3)))
			((addra(2))(wr_add(2)))
			((addra(1))(wr_add(1)))
			((addra(0))(wr_add(0)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina)(wr_data))
			((enb)(Dangling_Input_Signal))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((enb)(enb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 157 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 203 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(NET1712))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 218 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(NET1712))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 34 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 35 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 37 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 38 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture ((i 2)))))
		(_signal (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 120 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1712 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 125 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 126 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 131 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_process
			(line__236(_architecture 0 0 236 (_assignment (_simple)(_target(10))(_sensitivity(0)))))
			(line__241(_architecture 1 0 241 (_assignment (_simple)(_target(11)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 3 -1
	)
)
I 000051 55 8035          1428583498064 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428583498065 2015.04.09 08:44:58)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 2d232c297b7a2a3b7d2f6c7779287b2a2e2b242b79)
	(_entity
		(_time 1428004656097)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rst_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rst)(rst_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50528770 33751554 50463234 33686018 50528770 33751554 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000055 55 17438         1428583517652 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 28 (ehdri_toplevel 0 43 ))
	(_version vb4)
	(_time 1428583517653 2015.04.09 08:45:17)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b7e4b2e3b8e0e7a0e0b3aeeeb0b0b3b1e1b0b7b1e4)
	(_entity
		(_time 1428583199862)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 56 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 68 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 69 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 72 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 103 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 104 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 106 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 107 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component ehdri_index_mem )
		(_port
			((addra(5))(wr_add(5)))
			((addra(4))(wr_add(4)))
			((addra(3))(wr_add(3)))
			((addra(2))(wr_add(2)))
			((addra(1))(wr_add(1)))
			((addra(0))(wr_add(0)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina)(wr_data))
			((enb)(Dangling_Input_Signal))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((enb)(enb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 157 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 203 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(NET1712))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 218 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(NET1712))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 34 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 35 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 37 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 38 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture ((i 2)))))
		(_signal (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 120 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1712 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 125 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 126 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 131 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_process
			(line__236(_architecture 0 0 236 (_assignment (_simple)(_target(10))(_sensitivity(0)))))
			(line__241(_architecture 1 0 241 (_assignment (_simple)(_target(11)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 3 -1
	)
)
I 000058 55 8763          1428583520667 ehdri_tb_toplevel
(_unit VHDL (ehdri_tb_toplevel 0 28 (ehdri_tb_toplevel 0 31 ))
	(_version vb4)
	(_time 1428583520668 2015.04.09 08:45:20)
	(_source (\./../compile/ehdri_tb_toplevel.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	(_code 7a292c7b232d2a6d7f2d63237d7d7e7c787f2c7d7e)
	(_entity
		(_time 1427985952188)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	)
	(_component
		(ublaze_sim
			(_object
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 67 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 68 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 69 (_entity (_out ))))
				(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 73 (_entity (_out ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(EHDRI_toplevel
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 54 (_entity (_in ))))
				(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 58 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 59 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 60 (_entity (_out ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 61 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 62 (_entity (_out ))))
			)
		)
		(t_axi4_lite32_w_fifo
			(_object
				(_generic (_internal ASYNC ~extSTD.STANDARD.BOOLEAN 0 37 (_entity -1 ((i 0)))))
				(_generic (_internal FifoSize ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 ((i 16)))))
				(_port (_internal ARESETN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 43 (_entity (_in ))))
				(_port (_internal TX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal TX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 45 (_entity (_in ))))
				(_port (_internal OVFL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal RX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 47 (_entity (_out ))))
				(_port (_internal TX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 102 (_component ublaze_sim )
		(_port
			((AXIL_MISO)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((AXIL_MOSI)(axil_mosi))
			((CLK100)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((Feedback_FPA_Info)(fpa_feedback))
			((Rst)(NET851))
		)
		(_use (_entity . ublaze_sim)
			(_port
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((CLK100)(CLK100))
				((CLK160)(CLK160))
				((Rst)(Rst))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Feedback_FPA_Info)(Feedback_FPA_Info))
			)
		)
	)
	(_instantiation U2 0 113 (_component EHDRI_toplevel )
		(_port
			((AReset)(NET851))
			((Axil_Mosi)(axil_mosi))
			((Clk_Ctrl)(clk100))
			((Clk_Data)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((FPA_Img_Info)(fpa_feedback))
			((Hder_Axil_Miso)(header_miso))
			((Axil_Miso)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((Hder_Axil_Mosi)(header_mosi))
		)
		(_use (_implicit)
			(_port
				((AReset)(AReset))
				((Axil_Mosi)(Axil_Mosi))
				((Clk_Ctrl)(Clk_Ctrl))
				((Clk_Data)(Clk_Data))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((FPA_Img_Info)(FPA_Img_Info))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((Axil_Miso)(Axil_Miso))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			)
		)
	)
	(_instantiation U3 0 127 (_component t_axi4_lite32_w_fifo )
		(_generic
			((ASYNC)((i 1)))
		)
		(_port
			((ARESETN)(NET836))
			((RX_CLK)(clk100))
			((RX_MOSI)(header_mosi))
			((TX_CLK)(clk100))
			((TX_MISO)(out_miso))
			((RX_MISO)(header_miso))
		)
		(_use (_entity . t_axi4_lite32_w_fifo)
			(_generic
				((FifoSize)((i 16)))
				((ASYNC)((i 1)))
			)
			(_port
				((ARESETN)(ARESETN))
				((RX_CLK)(RX_CLK))
				((RX_MOSI)(RX_MOSI))
				((RX_MISO)(RX_MISO))
				((TX_CLK)(TX_CLK))
				((TX_MOSI)(TX_MOSI))
				((TX_MISO)(TX_MISO))
				((OVFL)(OVFL))
			)
		)
	)
	(_object
		(_signal (_internal axil_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 80 (_architecture (_uni ))))
		(_signal (_internal axil_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 81 (_architecture (_uni ))))
		(_signal (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal fpa_exp ~extehdri_tb.TEL2000.exp_info_type 0 83 (_architecture (_uni ))))
		(_signal (_internal fpa_feedback ~extehdri_tb.TEL2000.img_info_type 0 84 (_architecture (_uni ))))
		(_signal (_internal header_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 85 (_architecture (_uni ))))
		(_signal (_internal header_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 86 (_architecture (_uni ))))
		(_signal (_internal NET324 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal NET836 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal NET851 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal out_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 90 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(10(0))))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(10(1))))))
			(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(10(2))))))
			(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(10(3))))))
			(line__140(_architecture 4 0 140 (_assignment (_simple)(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
	)
	(_static
		(514 )
	)
	(_model . ehdri_tb_toplevel 5 -1
	)
)
I 000051 55 8039          1428583598162 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428583598163 2015.04.09 08:46:38)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 37316032326030216735766d6332613034313e3163)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50528770 33751554 50463234 33686018 50528770 33751554 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000058 55 8918          1428583637432 ehdri_tb_toplevel
(_unit VHDL (ehdri_tb_toplevel 0 28 (ehdri_tb_toplevel 0 31 ))
	(_version vb4)
	(_time 1428583637433 2015.04.09 08:47:17)
	(_source (\./../compile/ehdri_tb_toplevel.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	(_code 99cd989698cec98e939e80c09e9e9d9f9b9ccf9e9d)
	(_entity
		(_time 1427985952188)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	)
	(_component
		(ublaze_sim
			(_object
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 67 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 68 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 69 (_entity (_out ))))
				(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 73 (_entity (_out ))))
				(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(EHDRI_toplevel
			(_object
				(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 54 (_entity (_in ))))
				(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 58 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 59 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 60 (_entity (_out ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 61 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 62 (_entity (_out ))))
			)
		)
		(t_axi4_lite32_w_fifo
			(_object
				(_generic (_internal ASYNC ~extSTD.STANDARD.BOOLEAN 0 37 (_entity -1 ((i 0)))))
				(_generic (_internal FifoSize ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 ((i 16)))))
				(_port (_internal ARESETN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 43 (_entity (_in ))))
				(_port (_internal TX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal TX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 45 (_entity (_in ))))
				(_port (_internal OVFL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal RX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 47 (_entity (_out ))))
				(_port (_internal TX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 107 (_component ublaze_sim )
		(_port
			((AXIL_MISO)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((AXIL_MOSI)(axil_mosi))
			((CLK100)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((Feedback_FPA_Info)(fpa_feedback))
			((Rstn)(NET851))
		)
		(_use (_entity . ublaze_sim)
			(_port
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((CLK100)(CLK100))
				((CLK160)(CLK160))
				((Rstn)(Rstn))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Feedback_FPA_Info)(Feedback_FPA_Info))
			)
		)
	)
	(_instantiation U2 0 118 (_component EHDRI_toplevel )
		(_port
			((AResetN)(NET851))
			((Axil_Mosi)(axil_mosi))
			((Clk_Ctrl)(clk100))
			((Clk_Data)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((FPA_Img_Info)(fpa_feedback))
			((Hder_Axil_Miso)(header_miso))
			((Axil_Miso)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((Hder_Axil_Mosi)(header_mosi))
		)
		(_use (_entity . EHDRI_toplevel)
			(_port
				((AResetN)(AResetN))
				((Clk_Ctrl)(Clk_Ctrl))
				((Clk_Data)(Clk_Data))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Axil_Mosi)(Axil_Mosi))
				((FPA_Img_Info)(FPA_Img_Info))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((Axil_Miso)(Axil_Miso))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			)
		)
	)
	(_instantiation U3 0 132 (_component t_axi4_lite32_w_fifo )
		(_generic
			((ASYNC)((i 1)))
		)
		(_port
			((ARESETN)(Dangling_Input_Signal))
			((RX_CLK)(clk100))
			((RX_MOSI)(header_mosi))
			((TX_CLK)(clk100))
			((TX_MISO)(out_miso))
			((RX_MISO)(header_miso))
		)
		(_use (_entity . t_axi4_lite32_w_fifo)
			(_generic
				((FifoSize)((i 16)))
				((ASYNC)((i 1)))
			)
			(_port
				((ARESETN)(ARESETN))
				((RX_CLK)(RX_CLK))
				((RX_MOSI)(RX_MOSI))
				((RX_MISO)(RX_MISO))
				((TX_CLK)(TX_CLK))
				((TX_MOSI)(TX_MOSI))
				((TX_MISO)(TX_MISO))
				((OVFL)(OVFL))
			)
		)
	)
	(_object
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture ((i 4)))))
		(_signal (_internal axil_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 83 (_architecture (_uni ))))
		(_signal (_internal axil_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 84 (_architecture (_uni ))))
		(_signal (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal fpa_exp ~extehdri_tb.TEL2000.exp_info_type 0 86 (_architecture (_uni ))))
		(_signal (_internal fpa_feedback ~extehdri_tb.TEL2000.img_info_type 0 87 (_architecture (_uni ))))
		(_signal (_internal header_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 88 (_architecture (_uni ))))
		(_signal (_internal header_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 89 (_architecture (_uni ))))
		(_signal (_internal NET324 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal NET851 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 92 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_process
			(line__100(_architecture 0 0 100 (_assignment (_simple)(_target(9(0))))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(9(1))))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(2))))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(9(3))))))
			(line__148(_architecture 4 0 148 (_assignment (_simple)(_target(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
	)
	(_static
		(514 )
	)
	(_model . ehdri_tb_toplevel 5 -1
	)
)
I 000051 55 8039          1428583779204 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428583779205 2015.04.09 08:49:39)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 86d5d68882d18190d684c7dcd283d08185808f80d2)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50528770 33751554 50463234 33686018 50528770 33751554 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000055 55 17438         1428583783976 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 28 (ehdri_toplevel 0 43 ))
	(_version vb4)
	(_time 1428583783977 2015.04.09 08:49:43)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2b7b2f2f717c7b3c7c2f32722c2c2f2d7d2c2b2d78)
	(_entity
		(_time 1428583199862)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 56 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 68 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 69 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 72 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 103 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 104 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 106 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 107 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component ehdri_index_mem )
		(_port
			((addra(5))(wr_add(5)))
			((addra(4))(wr_add(4)))
			((addra(3))(wr_add(3)))
			((addra(2))(wr_add(2)))
			((addra(1))(wr_add(1)))
			((addra(0))(wr_add(0)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina)(wr_data))
			((enb)(Dangling_Input_Signal))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((enb)(enb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 157 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 203 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(NET1712))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 218 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(NET1712))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 34 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 35 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 37 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 38 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture ((i 2)))))
		(_signal (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 120 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 121 (_architecture (_uni ))))
		(_signal (_internal NET1712 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 125 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 126 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 131 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_process
			(line__236(_architecture 0 0 236 (_assignment (_simple)(_target(10))(_sensitivity(0)))))
			(line__241(_architecture 1 0 241 (_assignment (_simple)(_target(11)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 3 -1
	)
)
V 000058 55 8918          1428583786434 ehdri_tb_toplevel
(_unit VHDL (ehdri_tb_toplevel 0 28 (ehdri_tb_toplevel 0 31 ))
	(_version vb4)
	(_time 1428583786435 2015.04.09 08:49:46)
	(_source (\./../compile/ehdri_tb_toplevel.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	(_code cc9c9899979b9cdbc6cbd595cbcbc8cacec99acbc8)
	(_entity
		(_time 1427985952188)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(TEL2000)))
	)
	(_component
		(ublaze_sim
			(_object
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 67 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 68 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 69 (_entity (_out ))))
				(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 73 (_entity (_out ))))
				(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(EHDRI_toplevel
			(_object
				(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 54 (_entity (_in ))))
				(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 58 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 59 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 60 (_entity (_out ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 61 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 62 (_entity (_out ))))
			)
		)
		(t_axi4_lite32_w_fifo
			(_object
				(_generic (_internal ASYNC ~extSTD.STANDARD.BOOLEAN 0 37 (_entity -1 ((i 0)))))
				(_generic (_internal FifoSize ~extSTD.STANDARD.INTEGER 0 38 (_entity -1 ((i 16)))))
				(_port (_internal ARESETN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal RX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 43 (_entity (_in ))))
				(_port (_internal TX_CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal TX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 45 (_entity (_in ))))
				(_port (_internal OVFL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal RX_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 47 (_entity (_out ))))
				(_port (_internal TX_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 107 (_component ublaze_sim )
		(_port
			((AXIL_MISO)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((AXIL_MOSI)(axil_mosi))
			((CLK100)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((Feedback_FPA_Info)(fpa_feedback))
			((Rstn)(NET851))
		)
		(_use (_entity . ublaze_sim)
			(_port
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((CLK100)(CLK100))
				((CLK160)(CLK160))
				((Rstn)(Rstn))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Feedback_FPA_Info)(Feedback_FPA_Info))
			)
		)
	)
	(_instantiation U2 0 118 (_component EHDRI_toplevel )
		(_port
			((AResetN)(NET851))
			((Axil_Mosi)(axil_mosi))
			((Clk_Ctrl)(clk100))
			((Clk_Data)(clk100))
			((EXP_Ctrl_Busy)(NET324))
			((FPA_Img_Info)(fpa_feedback))
			((Hder_Axil_Miso)(header_miso))
			((Axil_Miso)(axil_miso))
			((FPA_Exp_Info)(fpa_exp))
			((Hder_Axil_Mosi)(header_mosi))
		)
		(_use (_entity . EHDRI_toplevel)
			(_port
				((AResetN)(AResetN))
				((Clk_Ctrl)(Clk_Ctrl))
				((Clk_Data)(Clk_Data))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Axil_Mosi)(Axil_Mosi))
				((FPA_Img_Info)(FPA_Img_Info))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((Axil_Miso)(Axil_Miso))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			)
		)
	)
	(_instantiation U3 0 132 (_component t_axi4_lite32_w_fifo )
		(_generic
			((ASYNC)((i 1)))
		)
		(_port
			((ARESETN)(Dangling_Input_Signal))
			((RX_CLK)(clk100))
			((RX_MOSI)(header_mosi))
			((TX_CLK)(clk100))
			((TX_MISO)(out_miso))
			((RX_MISO)(header_miso))
		)
		(_use (_entity . t_axi4_lite32_w_fifo)
			(_generic
				((FifoSize)((i 16)))
				((ASYNC)((i 1)))
			)
			(_port
				((ARESETN)(ARESETN))
				((RX_CLK)(RX_CLK))
				((RX_MOSI)(RX_MOSI))
				((RX_MISO)(RX_MISO))
				((TX_CLK)(TX_CLK))
				((TX_MOSI)(TX_MOSI))
				((TX_MISO)(TX_MISO))
				((OVFL)(OVFL))
			)
		)
	)
	(_object
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture ((i 4)))))
		(_signal (_internal axil_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 83 (_architecture (_uni ))))
		(_signal (_internal axil_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 84 (_architecture (_uni ))))
		(_signal (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal fpa_exp ~extehdri_tb.TEL2000.exp_info_type 0 86 (_architecture (_uni ))))
		(_signal (_internal fpa_feedback ~extehdri_tb.TEL2000.img_info_type 0 87 (_architecture (_uni ))))
		(_signal (_internal header_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 88 (_architecture (_uni ))))
		(_signal (_internal header_mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 89 (_architecture (_uni ))))
		(_signal (_internal NET324 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal NET851 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out_miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 92 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_process
			(line__100(_architecture 0 0 100 (_assignment (_simple)(_target(9(0))))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(9(1))))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(2))))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(9(3))))))
			(line__148(_architecture 4 0 148 (_assignment (_simple)(_target(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
	)
	(_static
		(514 )
	)
	(_model . ehdri_tb_toplevel 5 -1
	)
)
I 000051 55 8039          1428583874639 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428583874640 2015.04.09 08:51:14)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 76747077722171602674372c2273207175707f7022)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50528770 33751554 50463234 33686018 50528770 33751554 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000055 55 17428         1428584089769 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 28 (ehdri_toplevel 0 43 ))
	(_version vb4)
	(_time 1428584089770 2015.04.09 08:54:49)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0a055c0c535d5a1d5d0e13530d0d0e0c5c0d0a0c59)
	(_entity
		(_time 1428583199862)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 56 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 68 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 69 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 72 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 103 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 104 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 106 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 107 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component ehdri_index_mem )
		(_port
			((addra(5))(wr_add(5)))
			((addra(4))(wr_add(4)))
			((addra(3))(wr_add(3)))
			((addra(2))(wr_add(2)))
			((addra(1))(wr_add(1)))
			((addra(0))(wr_add(0)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina)(wr_data))
			((enb)(enable_i))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((enb)(enb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 157 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 203 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(enable_i))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 218 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(enable_i))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 34 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 35 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 37 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 38 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture ((i 2)))))
		(_signal (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal enable_i ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 121 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 122 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 125 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 126 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 131 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_process
			(line__236(_architecture 0 0 236 (_assignment (_simple)(_target(10))(_sensitivity(0)))))
			(line__241(_architecture 1 0 241 (_assignment (_simple)(_target(12)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 3 -1
	)
)
I 000051 55 8039          1428584339943 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428584339944 2015.04.09 08:58:59)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 5c5d0d5f0d0b5b4a0c5e1d0608590a5b5f5a555a08)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33751811 33686274 33751811 33686274 33751811 33686274 33751811 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000051 55 8039          1428584762560 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428584762561 2015.04.09 09:06:02)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 4a184f48191d4d5c1a480b101e4f1c4d494c434c1e)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000051 55 8039          1428585196127 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428585196128 2015.04.09 09:13:16)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code ffffaeafaba8f8e9affebea5abfaa9f8fcf9f6f9ab)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
V 000050 55 174824        1428585568193 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_prim_wrapper 0 14 (structure 0 27 ))
	(_version vb4)
	(_time 1428585568194 2015.04.09 09:19:28)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 5e5a095d03090e495c595409180406580b585a585b5956)
	(_entity
		(_time 1428583155130)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.RAMB36E1
			(_object
				(_generic (_internal DOA_REG ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal DOB_REG ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal EN_ECC_READ ~extSTD.STANDARD.BOOLEAN 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal EN_ECC_WRITE ~extSTD.STANDARD.BOOLEAN 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal INITP_00 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513487 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_01 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513488 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_02 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513489 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_03 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513490 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_04 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513491 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_05 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513492 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_06 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513493 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_07 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513494 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_08 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513495 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_09 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513496 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513497 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513498 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513499 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513500 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513501 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INITP_0F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513502 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_00 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513503 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_01 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513504 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_02 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513505 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_03 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513506 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_04 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513507 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_05 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513508 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_06 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513509 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_07 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513510 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_08 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513511 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_09 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513512 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513513 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513514 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513515 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513516 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513517 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_0F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513518 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_10 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513519 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_11 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513520 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_12 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513521 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_13 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513522 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_14 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513523 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_15 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513524 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_16 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513525 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_17 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513526 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_18 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513527 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_19 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513528 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513529 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513530 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513531 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513532 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513533 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_1F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513534 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_20 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513535 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_21 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513536 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_22 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513537 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_23 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513538 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_24 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513539 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_25 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513540 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_26 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513541 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_27 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513542 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_28 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513543 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_29 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513544 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513545 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513546 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513547 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513548 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513549 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_2F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513550 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_30 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513551 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_31 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513552 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_32 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513553 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_33 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513554 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_34 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513555 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_35 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513556 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_36 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513557 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_37 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513558 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_38 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513559 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_39 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513560 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513561 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513562 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513563 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513564 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513565 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_3F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513566 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_40 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513567 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_41 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513568 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_42 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513569 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_43 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513570 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_44 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513571 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_45 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513572 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_46 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513573 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_47 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513574 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_48 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513575 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_49 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513576 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513577 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513578 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513579 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513580 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513581 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_4F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513582 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_50 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513583 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_51 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513584 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_52 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513585 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_53 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513586 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_54 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513587 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_55 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513588 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_56 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513589 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_57 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513590 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_58 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513591 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_59 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513592 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513593 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513594 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513595 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513596 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513597 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_5F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513598 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_60 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513599 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_61 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513600 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_62 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513601 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_63 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513602 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_64 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513603 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_65 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513604 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_66 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513605 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_67 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513606 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_68 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513607 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_69 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513608 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513609 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513610 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513611 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513612 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513613 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_6F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513614 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_70 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513615 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_71 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513616 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_72 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513617 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_73 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513618 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_74 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513619 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_75 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513620 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_76 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513621 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_77 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513622 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_78 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513623 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_79 ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513624 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513625 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513626 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7C ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513627 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7D ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513628 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7E ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513629 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_7F ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513630 1 21107 (_entity -1 (_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513631 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513632 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal INIT_FILE ~extunisim.VCOMPONENTS.~STRING~1513633 1 21107 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal IS_CLKARDCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_CLKBWRCLK_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_ENARDEN_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_ENBWREN_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTRAMARSTRAM_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTRAMB_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTREGARSTREG_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal IS_RSTREGB_INVERTED ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity -1 ((i 2)))))
				(_generic (_internal RAM_EXTENSION_A ~extunisim.VCOMPONENTS.~STRING~1513634 1 21107 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal RAM_EXTENSION_B ~extunisim.VCOMPONENTS.~STRING~1513635 1 21107 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal RAM_MODE ~extunisim.VCOMPONENTS.~STRING~1513636 1 21107 (_entity -1 (_string \"TDP"\))))
				(_generic (_internal RDADDR_COLLISION_HWCONFIG ~extunisim.VCOMPONENTS.~STRING~1513637 1 21107 (_entity -1 (_string \"DELAYED_WRITE"\))))
				(_generic (_internal READ_WIDTH_A ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal READ_WIDTH_B ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal RSTREG_PRIORITY_A ~extunisim.VCOMPONENTS.~STRING~1513638 1 21107 (_entity -1 (_string \"RSTREG"\))))
				(_generic (_internal RSTREG_PRIORITY_B ~extunisim.VCOMPONENTS.~STRING~1513639 1 21107 (_entity -1 (_string \"RSTREG"\))))
				(_generic (_internal SIM_COLLISION_CHECK ~extunisim.VCOMPONENTS.~STRING~1513640 1 21107 (_entity -1 (_string \"ALL"\))))
				(_generic (_internal SIM_DEVICE ~extunisim.VCOMPONENTS.~STRING~1513641 1 21107 (_entity -1 (_string \"VIRTEX6"\))))
				(_generic (_internal SRVAL_A ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513642 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal SRVAL_B ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513643 1 21107 (_entity -1 (_string \"000000000000000000000000000000000000"\))))
				(_generic (_internal WRITE_MODE_A ~extunisim.VCOMPONENTS.~STRING~1513644 1 21107 (_entity -1 (_string \"WRITE_FIRST"\))))
				(_generic (_internal WRITE_MODE_B ~extunisim.VCOMPONENTS.~STRING~1513645 1 21107 (_entity -1 (_string \"WRITE_FIRST"\))))
				(_generic (_internal WRITE_WIDTH_A ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_generic (_internal WRITE_WIDTH_B ~extSTD.STANDARD.INTEGER 1 21107 (_entity -1 ((i 0)))))
				(_port (_internal CASCADEOUTA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal CASCADEOUTB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal DOADO ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513647 1 21107 (_entity (_out ))))
				(_port (_internal DOBDO ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513649 1 21107 (_entity (_out ))))
				(_port (_internal DOPADOP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513651 1 21107 (_entity (_out ))))
				(_port (_internal DOPBDOP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513653 1 21107 (_entity (_out ))))
				(_port (_internal ECCPARITY ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513655 1 21107 (_entity (_out ))))
				(_port (_internal RDADDRECC ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{8~downto~0}~1513657 1 21107 (_entity (_out ))))
				(_port (_internal SBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ))))
				(_port (_internal ADDRARDADDR ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513659 1 21107 (_entity (_in ))))
				(_port (_internal ADDRBWRADDR ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513661 1 21107 (_entity (_in ))))
				(_port (_internal CASCADEINA ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CASCADEINB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLKARDCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal CLKBWRCLK ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal DIADI ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513663 1 21107 (_entity (_in ))))
				(_port (_internal DIBDI ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513665 1 21107 (_entity (_in ))))
				(_port (_internal DIPADIP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513667 1 21107 (_entity (_in ))))
				(_port (_internal DIPBDIP ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513669 1 21107 (_entity (_in ))))
				(_port (_internal ENARDEN ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal ENBWREN ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal INJECTDBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal INJECTSBITERR ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal REGCEAREGCE ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal REGCEB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTRAMARSTRAM ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTRAMB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTREGARSTREG ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal RSTREGB ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_in ))))
				(_port (_internal WEA ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513671 1 21107 (_entity (_in ))))
				(_port (_internal WEBWE ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513673 1 21107 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 3))))))
			)
		)
	)
	(_instantiation \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ 0 43 (_component .unisim.VCOMPONENTS.RAMB36E1 )
		(_generic
			((DOA_REG)((i 0)))
			((DOB_REG)((i 0)))
			((EN_ECC_READ)((i 0)))
			((EN_ECC_WRITE)((i 0)))
			((INITP_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INITP_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_10)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_11)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_12)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_13)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_14)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_15)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_16)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_17)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_18)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_19)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_1F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_20)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_21)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_22)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_23)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_24)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_25)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_26)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_27)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_28)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_29)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_2F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_30)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_31)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_32)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_33)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_34)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_35)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_36)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_37)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_38)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_39)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_3F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_40)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_41)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_42)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_43)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_44)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_45)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_46)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_47)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_48)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_49)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_4F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_50)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_51)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_52)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_53)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_54)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_55)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_56)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_57)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_58)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_59)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_5F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_60)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_61)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_62)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_63)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_64)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_65)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_66)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_67)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_68)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_69)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_6F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_70)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_71)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_72)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_73)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_74)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_75)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_76)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_77)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_78)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_79)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_7F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
			((INIT_A)(_string \"000000000000000000000000000000000000"\))
			((INIT_B)(_string \"000000000000000000000000000000000000"\))
			((INIT_FILE)(_string \"NONE"\))
			((IS_CLKARDCLK_INVERTED)((i 2)))
			((IS_CLKBWRCLK_INVERTED)((i 2)))
			((IS_ENARDEN_INVERTED)((i 2)))
			((IS_ENBWREN_INVERTED)((i 2)))
			((IS_RSTRAMARSTRAM_INVERTED)((i 2)))
			((IS_RSTRAMB_INVERTED)((i 2)))
			((IS_RSTREGARSTREG_INVERTED)((i 2)))
			((IS_RSTREGB_INVERTED)((i 2)))
			((RAM_EXTENSION_A)(_string \"NONE"\))
			((RAM_EXTENSION_B)(_string \"NONE"\))
			((RAM_MODE)(_string \"TDP"\))
			((RDADDR_COLLISION_HWCONFIG)(_string \"DELAYED_WRITE"\))
			((READ_WIDTH_A)((i 2)))
			((READ_WIDTH_B)((i 2)))
			((RSTREG_PRIORITY_A)(_string \"REGCE"\))
			((RSTREG_PRIORITY_B)(_string \"REGCE"\))
			((SIM_COLLISION_CHECK)(_string \"ALL"\))
			((SIM_DEVICE)(_string \"7SERIES"\))
			((SRVAL_A)(_string \"000000000000000000000000000000000000"\))
			((SRVAL_B)(_string \"000000000000000000000000000000000000"\))
			((WRITE_MODE_A)(_string \"WRITE_FIRST"\))
			((WRITE_MODE_B)(_string \"WRITE_FIRST"\))
			((WRITE_WIDTH_A)((i 36)))
			((WRITE_WIDTH_B)((i 36)))
		)
		(_port
			((CASCADEOUTA)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\))
			((CASCADEOUTB)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\))
			((DBITERR)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\))
			((DOADO)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(d_31_0)))
			((DOBDO(d_31_2))(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(d_31_2)))
			((DOBDO(d_1_0))(doutb(d_1_0)))
			((DOPADOP)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(d_3_0)))
			((DOPBDOP)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(d_3_0)))
			((ECCPARITY)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(d_7_0)))
			((RDADDRECC)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(d_8_0)))
			((SBITERR)(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\))
			((ADDRARDADDR(15))(\<const1>\))
			((ADDRARDADDR(14))(\<const0>\))
			((ADDRARDADDR(13))(\<const0>\))
			((ADDRARDADDR(12))(\<const0>\))
			((ADDRARDADDR(11))(\<const0>\))
			((ADDRARDADDR(d_10_5))(addra(d_5_0)))
			((ADDRARDADDR(4))(\<const1>\))
			((ADDRARDADDR(3))(\<const1>\))
			((ADDRARDADDR(2))(\<const1>\))
			((ADDRARDADDR(1))(\<const1>\))
			((ADDRARDADDR(0))(\<const1>\))
			((ADDRBWRADDR(15))(\<const1>\))
			((ADDRBWRADDR(14))(\<const0>\))
			((ADDRBWRADDR(13))(\<const0>\))
			((ADDRBWRADDR(12))(\<const0>\))
			((ADDRBWRADDR(11))(\<const0>\))
			((ADDRBWRADDR(d_10_1))(addrb(d_9_0)))
			((ADDRBWRADDR(0))(\<const1>\))
			((CASCADEINA)(\<const0>\))
			((CASCADEINB)(\<const0>\))
			((CLKARDCLK)(clka))
			((CLKBWRCLK)(clkb))
			((DIADI)(dina(d_31_0)))
			((DIBDI(31))(\<const0>\))
			((DIBDI(30))(\<const0>\))
			((DIBDI(29))(\<const0>\))
			((DIBDI(28))(\<const0>\))
			((DIBDI(27))(\<const0>\))
			((DIBDI(26))(\<const0>\))
			((DIBDI(25))(\<const0>\))
			((DIBDI(24))(\<const0>\))
			((DIBDI(23))(\<const0>\))
			((DIBDI(22))(\<const0>\))
			((DIBDI(21))(\<const0>\))
			((DIBDI(20))(\<const0>\))
			((DIBDI(19))(\<const0>\))
			((DIBDI(18))(\<const0>\))
			((DIBDI(17))(\<const0>\))
			((DIBDI(16))(\<const0>\))
			((DIBDI(15))(\<const0>\))
			((DIBDI(14))(\<const0>\))
			((DIBDI(13))(\<const0>\))
			((DIBDI(12))(\<const0>\))
			((DIBDI(11))(\<const0>\))
			((DIBDI(10))(\<const0>\))
			((DIBDI(9))(\<const0>\))
			((DIBDI(8))(\<const0>\))
			((DIBDI(7))(\<const0>\))
			((DIBDI(6))(\<const0>\))
			((DIBDI(5))(\<const0>\))
			((DIBDI(4))(\<const0>\))
			((DIBDI(3))(\<const0>\))
			((DIBDI(2))(\<const0>\))
			((DIBDI(1))(\<const0>\))
			((DIBDI(0))(\<const0>\))
			((DIPADIP(3))(\<const0>\))
			((DIPADIP(2))(\<const0>\))
			((DIPADIP(1))(\<const0>\))
			((DIPADIP(0))(\<const0>\))
			((DIPBDIP(3))(\<const0>\))
			((DIPBDIP(2))(\<const0>\))
			((DIPBDIP(1))(\<const0>\))
			((DIPBDIP(0))(\<const0>\))
			((ENARDEN)(wea(0)))
			((ENBWREN)(enb))
			((INJECTDBITERR)(\<const0>\))
			((INJECTSBITERR)(\<const0>\))
			((REGCEAREGCE)(\<const0>\))
			((REGCEB)(\<const0>\))
			((RSTRAMARSTRAM)(\<const0>\))
			((RSTRAMB)(\<const0>\))
			((RSTREGARSTREG)(\<const0>\))
			((RSTREGB)(\<const0>\))
			((WEA(3))(\<const1>\))
			((WEA(2))(\<const1>\))
			((WEA(1))(\<const1>\))
			((WEA(0))(\<const1>\))
			((WEBWE(7))(\<const0>\))
			((WEBWE(6))(\<const0>\))
			((WEBWE(5))(\<const0>\))
			((WEBWE(4))(\<const0>\))
			((WEBWE(3))(\<const0>\))
			((WEBWE(2))(\<const0>\))
			((WEBWE(1))(\<const0>\))
			((WEBWE(0))(\<const0>\))
		)
		(_use (_entity unisim RAMB36E1)
			(_generic
				((DOA_REG)((i 0)))
				((DOB_REG)((i 0)))
				((EN_ECC_READ)((i 0)))
				((EN_ECC_WRITE)((i 0)))
				((INITP_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_00)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_01)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_02)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_03)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_04)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_05)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_06)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_07)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_08)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_09)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_10)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_11)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_12)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_13)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_14)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_15)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_16)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_17)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_18)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_19)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_20)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_21)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_22)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_23)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_24)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_25)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_26)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_27)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_28)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_29)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_30)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_31)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_32)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_33)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_34)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_35)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_36)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_37)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_38)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_39)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_40)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_41)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_42)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_43)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_44)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_45)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_46)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_47)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_48)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_49)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_4F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_50)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_51)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_52)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_53)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_54)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_55)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_56)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_57)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_58)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_59)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_5F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_60)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_61)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_62)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_63)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_64)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_65)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_66)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_67)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_68)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_69)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_6F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_70)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_71)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_72)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_73)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_74)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_75)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_76)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_77)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_78)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_79)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7A)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7B)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7C)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7D)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7E)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_7F)(_string \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_A)(_string \"000000000000000000000000000000000000"\))
				((INIT_B)(_string \"000000000000000000000000000000000000"\))
				((INIT_FILE)(_string \"NONE"\))
				((IS_CLKARDCLK_INVERTED)((i 2)))
				((IS_CLKBWRCLK_INVERTED)((i 2)))
				((IS_ENARDEN_INVERTED)((i 2)))
				((IS_ENBWREN_INVERTED)((i 2)))
				((IS_RSTRAMARSTRAM_INVERTED)((i 2)))
				((IS_RSTRAMB_INVERTED)((i 2)))
				((IS_RSTREGARSTREG_INVERTED)((i 2)))
				((IS_RSTREGB_INVERTED)((i 2)))
				((RAM_EXTENSION_A)(_string \"NONE"\))
				((RAM_EXTENSION_B)(_string \"NONE"\))
				((RAM_MODE)(_string \"TDP"\))
				((RDADDR_COLLISION_HWCONFIG)(_string \"DELAYED_WRITE"\))
				((READ_WIDTH_A)((i 2)))
				((READ_WIDTH_B)((i 2)))
				((RSTREG_PRIORITY_A)(_string \"REGCE"\))
				((RSTREG_PRIORITY_B)(_string \"REGCE"\))
				((SIM_COLLISION_CHECK)(_string \"ALL"\))
				((SIM_DEVICE)(_string \"7SERIES"\))
				((SRVAL_A)(_string \"000000000000000000000000000000000000"\))
				((SRVAL_B)(_string \"000000000000000000000000000000000000"\))
				((WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((WRITE_WIDTH_A)((i 36)))
				((WRITE_WIDTH_B)((i 36)))
			)
			(_port
				((CASCADEOUTA)(CASCADEOUTA))
				((CASCADEOUTB)(CASCADEOUTB))
				((DBITERR)(DBITERR))
				((DOADO)(DOADO))
				((DOBDO)(DOBDO))
				((DOPADOP)(DOPADOP))
				((DOPBDOP)(DOPBDOP))
				((ECCPARITY)(ECCPARITY))
				((RDADDRECC)(RDADDRECC))
				((SBITERR)(SBITERR))
				((ADDRARDADDR)(ADDRARDADDR))
				((ADDRBWRADDR)(ADDRBWRADDR))
				((CASCADEINA)(CASCADEINA))
				((CASCADEINB)(CASCADEINB))
				((CLKARDCLK)(CLKARDCLK))
				((CLKBWRCLK)(CLKBWRCLK))
				((DIADI)(DIADI))
				((DIBDI)(DIBDI))
				((DIPADIP)(DIPADIP))
				((DIPBDIP)(DIPBDIP))
				((ENARDEN)(ENARDEN))
				((ENBWREN)(ENBWREN))
				((INJECTDBITERR)(INJECTDBITERR))
				((INJECTSBITERR)(INJECTSBITERR))
				((REGCEAREGCE)(REGCEAREGCE))
				((REGCEB)(REGCEB))
				((RSTRAMARSTRAM)(RSTRAMARSTRAM))
				((RSTRAMB)(RSTRAMB))
				((RSTREGARSTREG)(RSTREGARSTREG))
				((RSTREGB)(RSTREGB))
				((WEA)(WEA))
				((WEBWE)(WEBWE))
			)
		)
	)
	(_instantiation GND 0 319 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation VCC 0 323 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(\<const1>\))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 17 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 23 (_entity (_in ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal \<const1>\ ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~2}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 2))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ ~STD_LOGIC_VECTOR{31~downto~2}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ ~STD_LOGIC_VECTOR{8~downto~0}~13 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513487 (unisim VCOMPONENTS ~BIT_VECTOR~1513487)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513488 (unisim VCOMPONENTS ~BIT_VECTOR~1513488)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513489 (unisim VCOMPONENTS ~BIT_VECTOR~1513489)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513490 (unisim VCOMPONENTS ~BIT_VECTOR~1513490)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513491 (unisim VCOMPONENTS ~BIT_VECTOR~1513491)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513492 (unisim VCOMPONENTS ~BIT_VECTOR~1513492)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513493 (unisim VCOMPONENTS ~BIT_VECTOR~1513493)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513494 (unisim VCOMPONENTS ~BIT_VECTOR~1513494)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513495 (unisim VCOMPONENTS ~BIT_VECTOR~1513495)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513496 (unisim VCOMPONENTS ~BIT_VECTOR~1513496)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513497 (unisim VCOMPONENTS ~BIT_VECTOR~1513497)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513498 (unisim VCOMPONENTS ~BIT_VECTOR~1513498)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513499 (unisim VCOMPONENTS ~BIT_VECTOR~1513499)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513500 (unisim VCOMPONENTS ~BIT_VECTOR~1513500)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513501 (unisim VCOMPONENTS ~BIT_VECTOR~1513501)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513502 (unisim VCOMPONENTS ~BIT_VECTOR~1513502)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513503 (unisim VCOMPONENTS ~BIT_VECTOR~1513503)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513504 (unisim VCOMPONENTS ~BIT_VECTOR~1513504)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513505 (unisim VCOMPONENTS ~BIT_VECTOR~1513505)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513506 (unisim VCOMPONENTS ~BIT_VECTOR~1513506)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513507 (unisim VCOMPONENTS ~BIT_VECTOR~1513507)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513508 (unisim VCOMPONENTS ~BIT_VECTOR~1513508)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513509 (unisim VCOMPONENTS ~BIT_VECTOR~1513509)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513510 (unisim VCOMPONENTS ~BIT_VECTOR~1513510)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513511 (unisim VCOMPONENTS ~BIT_VECTOR~1513511)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513512 (unisim VCOMPONENTS ~BIT_VECTOR~1513512)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513513 (unisim VCOMPONENTS ~BIT_VECTOR~1513513)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513514 (unisim VCOMPONENTS ~BIT_VECTOR~1513514)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513515 (unisim VCOMPONENTS ~BIT_VECTOR~1513515)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513516 (unisim VCOMPONENTS ~BIT_VECTOR~1513516)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513517 (unisim VCOMPONENTS ~BIT_VECTOR~1513517)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513518 (unisim VCOMPONENTS ~BIT_VECTOR~1513518)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513519 (unisim VCOMPONENTS ~BIT_VECTOR~1513519)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513520 (unisim VCOMPONENTS ~BIT_VECTOR~1513520)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513521 (unisim VCOMPONENTS ~BIT_VECTOR~1513521)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513522 (unisim VCOMPONENTS ~BIT_VECTOR~1513522)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513523 (unisim VCOMPONENTS ~BIT_VECTOR~1513523)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513524 (unisim VCOMPONENTS ~BIT_VECTOR~1513524)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513525 (unisim VCOMPONENTS ~BIT_VECTOR~1513525)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513526 (unisim VCOMPONENTS ~BIT_VECTOR~1513526)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513527 (unisim VCOMPONENTS ~BIT_VECTOR~1513527)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513528 (unisim VCOMPONENTS ~BIT_VECTOR~1513528)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513529 (unisim VCOMPONENTS ~BIT_VECTOR~1513529)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513530 (unisim VCOMPONENTS ~BIT_VECTOR~1513530)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513531 (unisim VCOMPONENTS ~BIT_VECTOR~1513531)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513532 (unisim VCOMPONENTS ~BIT_VECTOR~1513532)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513533 (unisim VCOMPONENTS ~BIT_VECTOR~1513533)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513534 (unisim VCOMPONENTS ~BIT_VECTOR~1513534)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513535 (unisim VCOMPONENTS ~BIT_VECTOR~1513535)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513536 (unisim VCOMPONENTS ~BIT_VECTOR~1513536)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513537 (unisim VCOMPONENTS ~BIT_VECTOR~1513537)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513538 (unisim VCOMPONENTS ~BIT_VECTOR~1513538)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513539 (unisim VCOMPONENTS ~BIT_VECTOR~1513539)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513540 (unisim VCOMPONENTS ~BIT_VECTOR~1513540)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513541 (unisim VCOMPONENTS ~BIT_VECTOR~1513541)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513542 (unisim VCOMPONENTS ~BIT_VECTOR~1513542)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513543 (unisim VCOMPONENTS ~BIT_VECTOR~1513543)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513544 (unisim VCOMPONENTS ~BIT_VECTOR~1513544)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513545 (unisim VCOMPONENTS ~BIT_VECTOR~1513545)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513546 (unisim VCOMPONENTS ~BIT_VECTOR~1513546)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513547 (unisim VCOMPONENTS ~BIT_VECTOR~1513547)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513548 (unisim VCOMPONENTS ~BIT_VECTOR~1513548)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513549 (unisim VCOMPONENTS ~BIT_VECTOR~1513549)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513550 (unisim VCOMPONENTS ~BIT_VECTOR~1513550)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513551 (unisim VCOMPONENTS ~BIT_VECTOR~1513551)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513552 (unisim VCOMPONENTS ~BIT_VECTOR~1513552)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513553 (unisim VCOMPONENTS ~BIT_VECTOR~1513553)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513554 (unisim VCOMPONENTS ~BIT_VECTOR~1513554)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513555 (unisim VCOMPONENTS ~BIT_VECTOR~1513555)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513556 (unisim VCOMPONENTS ~BIT_VECTOR~1513556)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513557 (unisim VCOMPONENTS ~BIT_VECTOR~1513557)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513558 (unisim VCOMPONENTS ~BIT_VECTOR~1513558)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513559 (unisim VCOMPONENTS ~BIT_VECTOR~1513559)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513560 (unisim VCOMPONENTS ~BIT_VECTOR~1513560)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513561 (unisim VCOMPONENTS ~BIT_VECTOR~1513561)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513562 (unisim VCOMPONENTS ~BIT_VECTOR~1513562)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513563 (unisim VCOMPONENTS ~BIT_VECTOR~1513563)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513564 (unisim VCOMPONENTS ~BIT_VECTOR~1513564)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513565 (unisim VCOMPONENTS ~BIT_VECTOR~1513565)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513566 (unisim VCOMPONENTS ~BIT_VECTOR~1513566)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513567 (unisim VCOMPONENTS ~BIT_VECTOR~1513567)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513568 (unisim VCOMPONENTS ~BIT_VECTOR~1513568)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513569 (unisim VCOMPONENTS ~BIT_VECTOR~1513569)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513570 (unisim VCOMPONENTS ~BIT_VECTOR~1513570)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513571 (unisim VCOMPONENTS ~BIT_VECTOR~1513571)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513572 (unisim VCOMPONENTS ~BIT_VECTOR~1513572)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513573 (unisim VCOMPONENTS ~BIT_VECTOR~1513573)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513574 (unisim VCOMPONENTS ~BIT_VECTOR~1513574)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513575 (unisim VCOMPONENTS ~BIT_VECTOR~1513575)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513576 (unisim VCOMPONENTS ~BIT_VECTOR~1513576)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513577 (unisim VCOMPONENTS ~BIT_VECTOR~1513577)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513578 (unisim VCOMPONENTS ~BIT_VECTOR~1513578)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513579 (unisim VCOMPONENTS ~BIT_VECTOR~1513579)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513580 (unisim VCOMPONENTS ~BIT_VECTOR~1513580)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513581 (unisim VCOMPONENTS ~BIT_VECTOR~1513581)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513582 (unisim VCOMPONENTS ~BIT_VECTOR~1513582)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513583 (unisim VCOMPONENTS ~BIT_VECTOR~1513583)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513584 (unisim VCOMPONENTS ~BIT_VECTOR~1513584)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513585 (unisim VCOMPONENTS ~BIT_VECTOR~1513585)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513586 (unisim VCOMPONENTS ~BIT_VECTOR~1513586)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513587 (unisim VCOMPONENTS ~BIT_VECTOR~1513587)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513588 (unisim VCOMPONENTS ~BIT_VECTOR~1513588)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513589 (unisim VCOMPONENTS ~BIT_VECTOR~1513589)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513590 (unisim VCOMPONENTS ~BIT_VECTOR~1513590)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513591 (unisim VCOMPONENTS ~BIT_VECTOR~1513591)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513592 (unisim VCOMPONENTS ~BIT_VECTOR~1513592)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513593 (unisim VCOMPONENTS ~BIT_VECTOR~1513593)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513594 (unisim VCOMPONENTS ~BIT_VECTOR~1513594)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513595 (unisim VCOMPONENTS ~BIT_VECTOR~1513595)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513596 (unisim VCOMPONENTS ~BIT_VECTOR~1513596)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513597 (unisim VCOMPONENTS ~BIT_VECTOR~1513597)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513598 (unisim VCOMPONENTS ~BIT_VECTOR~1513598)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513599 (unisim VCOMPONENTS ~BIT_VECTOR~1513599)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513600 (unisim VCOMPONENTS ~BIT_VECTOR~1513600)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513601 (unisim VCOMPONENTS ~BIT_VECTOR~1513601)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513602 (unisim VCOMPONENTS ~BIT_VECTOR~1513602)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513603 (unisim VCOMPONENTS ~BIT_VECTOR~1513603)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513604 (unisim VCOMPONENTS ~BIT_VECTOR~1513604)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513605 (unisim VCOMPONENTS ~BIT_VECTOR~1513605)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513606 (unisim VCOMPONENTS ~BIT_VECTOR~1513606)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513607 (unisim VCOMPONENTS ~BIT_VECTOR~1513607)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513608 (unisim VCOMPONENTS ~BIT_VECTOR~1513608)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513609 (unisim VCOMPONENTS ~BIT_VECTOR~1513609)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513610 (unisim VCOMPONENTS ~BIT_VECTOR~1513610)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513611 (unisim VCOMPONENTS ~BIT_VECTOR~1513611)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513612 (unisim VCOMPONENTS ~BIT_VECTOR~1513612)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513613 (unisim VCOMPONENTS ~BIT_VECTOR~1513613)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513614 (unisim VCOMPONENTS ~BIT_VECTOR~1513614)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513615 (unisim VCOMPONENTS ~BIT_VECTOR~1513615)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513616 (unisim VCOMPONENTS ~BIT_VECTOR~1513616)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513617 (unisim VCOMPONENTS ~BIT_VECTOR~1513617)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513618 (unisim VCOMPONENTS ~BIT_VECTOR~1513618)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513619 (unisim VCOMPONENTS ~BIT_VECTOR~1513619)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513620 (unisim VCOMPONENTS ~BIT_VECTOR~1513620)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513621 (unisim VCOMPONENTS ~BIT_VECTOR~1513621)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513622 (unisim VCOMPONENTS ~BIT_VECTOR~1513622)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513623 (unisim VCOMPONENTS ~BIT_VECTOR~1513623)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513624 (unisim VCOMPONENTS ~BIT_VECTOR~1513624)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513625 (unisim VCOMPONENTS ~BIT_VECTOR~1513625)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513626 (unisim VCOMPONENTS ~BIT_VECTOR~1513626)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513627 (unisim VCOMPONENTS ~BIT_VECTOR~1513627)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513628 (unisim VCOMPONENTS ~BIT_VECTOR~1513628)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513629 (unisim VCOMPONENTS ~BIT_VECTOR~1513629)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513630 (unisim VCOMPONENTS ~BIT_VECTOR~1513630)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513631 (unisim VCOMPONENTS ~BIT_VECTOR~1513631)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513632 (unisim VCOMPONENTS ~BIT_VECTOR~1513632)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513633 (unisim VCOMPONENTS ~STRING~1513633)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513634 (unisim VCOMPONENTS ~STRING~1513634)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513635 (unisim VCOMPONENTS ~STRING~1513635)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513636 (unisim VCOMPONENTS ~STRING~1513636)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513637 (unisim VCOMPONENTS ~STRING~1513637)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513638 (unisim VCOMPONENTS ~STRING~1513638)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513639 (unisim VCOMPONENTS ~STRING~1513639)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513640 (unisim VCOMPONENTS ~STRING~1513640)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513641 (unisim VCOMPONENTS ~STRING~1513641)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513642 (unisim VCOMPONENTS ~BIT_VECTOR~1513642)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~1513643 (unisim VCOMPONENTS ~BIT_VECTOR~1513643)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513644 (unisim VCOMPONENTS ~STRING~1513644)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1513645 (unisim VCOMPONENTS ~STRING~1513645)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513647 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513647)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513649 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513649)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513651 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513651)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513653 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513653)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513655 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{7~downto~0}~1513655)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{8~downto~0}~1513657 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{8~downto~0}~1513657)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513659 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{15~downto~0}~1513659)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~1513661 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{15~downto~0}~1513661)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513663 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513663)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{31~downto~0}~1513665 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{31~downto~0}~1513665)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513667 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513667)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513669 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513669)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1513671 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{3~downto~0}~1513671)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1513673 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{7~downto~0}~1513673)))
	)
)
V 000050 55 2246          1428585568199 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_prim_width 0 330 (structure 0 343 ))
	(_version vb4)
	(_time 1428585568200 2015.04.09 09:19:28)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 5e5a095d03090e495d0b4707595857580b585a585b)
	(_entity
		(_time 1428583155170)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \prim_noinit.ram\ 0 345 (_entity . ehdri_index_memblk_mem_gen_prim_wrapper)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 332 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 332 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 333 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 333 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 334 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 335 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 336 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 337 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 337 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 338 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 338 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 339 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 339 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2247          1428585568205 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_generic_cstr 0 359 (structure 0 372 ))
	(_version vb4)
	(_time 1428585568206 2015.04.09 09:19:28)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 5e5a095d03090e495d0b4707595857580b585a585b)
	(_entity
		(_time 1428583155176)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \ramloop[0].ram.r\ 0 374 (_entity . ehdri_index_memblk_mem_gen_prim_width)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 361 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 362 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 363 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 364 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 365 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 366 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 366 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 367 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 368 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 368 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2234          1428585568211 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_top 0 388 (structure 0 401 ))
	(_version vb4)
	(_time 1428585568212 2015.04.09 09:19:28)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 5e5a095d03090e495d0b4707595857580b585a585b)
	(_entity
		(_time 1428583155182)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \valid.cstr\ 0 403 (_entity . ehdri_index_memblk_mem_gen_generic_cstr)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 390 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 390 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 391 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 391 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 392 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 393 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 394 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 395 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 395 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 396 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 396 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 397 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 397 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 2251          1428585568217 STRUCTURE
(_unit VHDL (ehdri_index_memblk_mem_gen_v8_1_synth 0 417 (structure 0 430 ))
	(_version vb4)
	(_time 1428585568218 2015.04.09 09:19:28)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 5e5a095d03090e495d0b4707595857580b585a585b)
	(_entity
		(_time 1428583155188)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_instantiation \gnativebmg.native_blk_mem_gen\ 0 432 (_entity . ehdri_index_memblk_mem_gen_top)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 419 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 420 (_entity (_in ))))
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 421 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 422 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 423 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 424 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 424 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 425 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 425 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 426 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000050 55 20529         1428585568223 STRUCTURE
(_unit VHDL (\ehdri_index_memblk_mem_gen_v8_1__parameterized0\ 0 446 (structure 0 638 ))
	(_version vb4)
	(_time 1428585568224 2015.04.09 09:19:28)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 6d6a6c6d3c3a317b696b6d6b74346a6b646b386b696b68)
	(_entity
		(_time 1428583155194)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
	)
	(_instantiation GND 0 717 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation inst_blk_mem_gen 0 721 (_entity . ehdri_index_memblk_mem_gen_v8_1_synth)
		(_port
			((doutb)(doutb(d_1_0)))
			((wea(0))(wea(0)))
			((clka)(clka))
			((enb)(enb))
			((clkb)(clkb))
			((addra)(addra(d_5_0)))
			((addrb)(addrb(d_9_0)))
			((dina)(dina(d_31_0)))
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 448 (_entity (_in ))))
		(_port (_internal rsta ~extieee.std_logic_1164.STD_LOGIC 0 449 (_entity (_in ))))
		(_port (_internal ena ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
		(_port (_internal regcea ~extieee.std_logic_1164.STD_LOGIC 0 451 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 452 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 452 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 453 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 453 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 454 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 454 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 455 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{31~downto~0}~122 0 455 (_entity (_out ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_in ))))
		(_port (_internal rstb ~extieee.std_logic_1164.STD_LOGIC 0 457 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 458 (_entity (_in ))))
		(_port (_internal regceb ~extieee.std_logic_1164.STD_LOGIC 0 459 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~124 0 460 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal web ~STD_LOGIC_VECTOR{0~to~0}~124 0 460 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 461 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 461 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 462 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal dinb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 462 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~126 0 463 (_entity (_out ))))
		(_port (_internal injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 464 (_entity (_in ))))
		(_port (_internal injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 465 (_entity (_in ))))
		(_port (_internal sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 466 (_entity (_out ))))
		(_port (_internal dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 467 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rdaddrecc ~STD_LOGIC_VECTOR{9~downto~0}~128 0 468 (_entity (_out ))))
		(_port (_internal s_aclk ~extieee.std_logic_1164.STD_LOGIC 0 469 (_entity (_in ))))
		(_port (_internal s_aresetn ~extieee.std_logic_1164.STD_LOGIC 0 470 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_awid ~STD_LOGIC_VECTOR{3~downto~0}~12 0 471 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_awaddr ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 472 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal s_axi_awlen ~STD_LOGIC_VECTOR{7~downto~0}~12 0 473 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_awsize ~STD_LOGIC_VECTOR{2~downto~0}~12 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_awburst ~STD_LOGIC_VECTOR{1~downto~0}~1212 0 475 (_entity (_in ))))
		(_port (_internal s_axi_awvalid ~extieee.std_logic_1164.STD_LOGIC 0 476 (_entity (_in ))))
		(_port (_internal s_axi_awready ~extieee.std_logic_1164.STD_LOGIC 0 477 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1214 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_wdata ~STD_LOGIC_VECTOR{31~downto~0}~1214 0 478 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~1216 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal s_axi_wstrb ~STD_LOGIC_VECTOR{0~to~0}~1216 0 479 (_entity (_in ))))
		(_port (_internal s_axi_wlast ~extieee.std_logic_1164.STD_LOGIC 0 480 (_entity (_in ))))
		(_port (_internal s_axi_wvalid ~extieee.std_logic_1164.STD_LOGIC 0 481 (_entity (_in ))))
		(_port (_internal s_axi_wready ~extieee.std_logic_1164.STD_LOGIC 0 482 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 483 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_bid ~STD_LOGIC_VECTOR{3~downto~0}~1218 0 483 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_bresp ~STD_LOGIC_VECTOR{1~downto~0}~1220 0 484 (_entity (_out ))))
		(_port (_internal s_axi_bvalid ~extieee.std_logic_1164.STD_LOGIC 0 485 (_entity (_out ))))
		(_port (_internal s_axi_bready ~extieee.std_logic_1164.STD_LOGIC 0 486 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 487 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_arid ~STD_LOGIC_VECTOR{3~downto~0}~1222 0 487 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1224 0 488 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal s_axi_araddr ~STD_LOGIC_VECTOR{31~downto~0}~1224 0 488 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1226 0 489 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal s_axi_arlen ~STD_LOGIC_VECTOR{7~downto~0}~1226 0 489 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 490 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s_axi_arsize ~STD_LOGIC_VECTOR{2~downto~0}~1228 0 490 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 491 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_arburst ~STD_LOGIC_VECTOR{1~downto~0}~1230 0 491 (_entity (_in ))))
		(_port (_internal s_axi_arvalid ~extieee.std_logic_1164.STD_LOGIC 0 492 (_entity (_in ))))
		(_port (_internal s_axi_arready ~extieee.std_logic_1164.STD_LOGIC 0 493 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1232 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s_axi_rid ~STD_LOGIC_VECTOR{3~downto~0}~1232 0 494 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1234 0 495 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_rdata ~STD_LOGIC_VECTOR{1~downto~0}~1234 0 495 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1236 0 496 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal s_axi_rresp ~STD_LOGIC_VECTOR{1~downto~0}~1236 0 496 (_entity (_out ))))
		(_port (_internal s_axi_rlast ~extieee.std_logic_1164.STD_LOGIC 0 497 (_entity (_out ))))
		(_port (_internal s_axi_rvalid ~extieee.std_logic_1164.STD_LOGIC 0 498 (_entity (_out ))))
		(_port (_internal s_axi_rready ~extieee.std_logic_1164.STD_LOGIC 0 499 (_entity (_in ))))
		(_port (_internal s_axi_injectsbiterr ~extieee.std_logic_1164.STD_LOGIC 0 500 (_entity (_in ))))
		(_port (_internal s_axi_injectdbiterr ~extieee.std_logic_1164.STD_LOGIC 0 501 (_entity (_in ))))
		(_port (_internal s_axi_sbiterr ~extieee.std_logic_1164.STD_LOGIC 0 502 (_entity (_out ))))
		(_port (_internal s_axi_dbiterr ~extieee.std_logic_1164.STD_LOGIC 0 503 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1238 0 504 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal s_axi_rdaddrecc ~STD_LOGIC_VECTOR{9~downto~0}~1238 0 504 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 639 (_architecture (_uni ))))
		(_process
			(line__641(_architecture 0 0 641 (_assignment (_simple)(_alias((dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(19))(_sensitivity(57)))))
			(line__642(_architecture 1 0 642 (_assignment (_simple)(_alias((douta(31))(\<const0>\)))(_target(7(31)))(_sensitivity(57)))))
			(line__643(_architecture 2 0 643 (_assignment (_simple)(_alias((douta(30))(\<const0>\)))(_target(7(30)))(_sensitivity(57)))))
			(line__644(_architecture 3 0 644 (_assignment (_simple)(_alias((douta(29))(\<const0>\)))(_target(7(29)))(_sensitivity(57)))))
			(line__645(_architecture 4 0 645 (_assignment (_simple)(_alias((douta(28))(\<const0>\)))(_target(7(28)))(_sensitivity(57)))))
			(line__646(_architecture 5 0 646 (_assignment (_simple)(_alias((douta(27))(\<const0>\)))(_target(7(27)))(_sensitivity(57)))))
			(line__647(_architecture 6 0 647 (_assignment (_simple)(_alias((douta(26))(\<const0>\)))(_target(7(26)))(_sensitivity(57)))))
			(line__648(_architecture 7 0 648 (_assignment (_simple)(_alias((douta(25))(\<const0>\)))(_target(7(25)))(_sensitivity(57)))))
			(line__649(_architecture 8 0 649 (_assignment (_simple)(_alias((douta(24))(\<const0>\)))(_target(7(24)))(_sensitivity(57)))))
			(line__650(_architecture 9 0 650 (_assignment (_simple)(_alias((douta(23))(\<const0>\)))(_target(7(23)))(_sensitivity(57)))))
			(line__651(_architecture 10 0 651 (_assignment (_simple)(_alias((douta(22))(\<const0>\)))(_target(7(22)))(_sensitivity(57)))))
			(line__652(_architecture 11 0 652 (_assignment (_simple)(_alias((douta(21))(\<const0>\)))(_target(7(21)))(_sensitivity(57)))))
			(line__653(_architecture 12 0 653 (_assignment (_simple)(_alias((douta(20))(\<const0>\)))(_target(7(20)))(_sensitivity(57)))))
			(line__654(_architecture 13 0 654 (_assignment (_simple)(_alias((douta(19))(\<const0>\)))(_target(7(19)))(_sensitivity(57)))))
			(line__655(_architecture 14 0 655 (_assignment (_simple)(_alias((douta(18))(\<const0>\)))(_target(7(18)))(_sensitivity(57)))))
			(line__656(_architecture 15 0 656 (_assignment (_simple)(_alias((douta(17))(\<const0>\)))(_target(7(17)))(_sensitivity(57)))))
			(line__657(_architecture 16 0 657 (_assignment (_simple)(_alias((douta(16))(\<const0>\)))(_target(7(16)))(_sensitivity(57)))))
			(line__658(_architecture 17 0 658 (_assignment (_simple)(_alias((douta(15))(\<const0>\)))(_target(7(15)))(_sensitivity(57)))))
			(line__659(_architecture 18 0 659 (_assignment (_simple)(_alias((douta(14))(\<const0>\)))(_target(7(14)))(_sensitivity(57)))))
			(line__660(_architecture 19 0 660 (_assignment (_simple)(_alias((douta(13))(\<const0>\)))(_target(7(13)))(_sensitivity(57)))))
			(line__661(_architecture 20 0 661 (_assignment (_simple)(_alias((douta(12))(\<const0>\)))(_target(7(12)))(_sensitivity(57)))))
			(line__662(_architecture 21 0 662 (_assignment (_simple)(_alias((douta(11))(\<const0>\)))(_target(7(11)))(_sensitivity(57)))))
			(line__663(_architecture 22 0 663 (_assignment (_simple)(_alias((douta(10))(\<const0>\)))(_target(7(10)))(_sensitivity(57)))))
			(line__664(_architecture 23 0 664 (_assignment (_simple)(_alias((douta(9))(\<const0>\)))(_target(7(9)))(_sensitivity(57)))))
			(line__665(_architecture 24 0 665 (_assignment (_simple)(_alias((douta(8))(\<const0>\)))(_target(7(8)))(_sensitivity(57)))))
			(line__666(_architecture 25 0 666 (_assignment (_simple)(_alias((douta(7))(\<const0>\)))(_target(7(7)))(_sensitivity(57)))))
			(line__667(_architecture 26 0 667 (_assignment (_simple)(_alias((douta(6))(\<const0>\)))(_target(7(6)))(_sensitivity(57)))))
			(line__668(_architecture 27 0 668 (_assignment (_simple)(_alias((douta(5))(\<const0>\)))(_target(7(5)))(_sensitivity(57)))))
			(line__669(_architecture 28 0 669 (_assignment (_simple)(_alias((douta(4))(\<const0>\)))(_target(7(4)))(_sensitivity(57)))))
			(line__670(_architecture 29 0 670 (_assignment (_simple)(_alias((douta(3))(\<const0>\)))(_target(7(3)))(_sensitivity(57)))))
			(line__671(_architecture 30 0 671 (_assignment (_simple)(_alias((douta(2))(\<const0>\)))(_target(7(2)))(_sensitivity(57)))))
			(line__672(_architecture 31 0 672 (_assignment (_simple)(_alias((douta(1))(\<const0>\)))(_target(7(1)))(_sensitivity(57)))))
			(line__673(_architecture 32 0 673 (_assignment (_simple)(_alias((douta(0))(\<const0>\)))(_target(7(0)))(_sensitivity(57)))))
			(line__674(_architecture 33 0 674 (_assignment (_simple)(_alias((rdaddrecc(9))(\<const0>\)))(_target(20(9)))(_sensitivity(57)))))
			(line__675(_architecture 34 0 675 (_assignment (_simple)(_alias((rdaddrecc(8))(\<const0>\)))(_target(20(8)))(_sensitivity(57)))))
			(line__676(_architecture 35 0 676 (_assignment (_simple)(_alias((rdaddrecc(7))(\<const0>\)))(_target(20(7)))(_sensitivity(57)))))
			(line__677(_architecture 36 0 677 (_assignment (_simple)(_alias((rdaddrecc(6))(\<const0>\)))(_target(20(6)))(_sensitivity(57)))))
			(line__678(_architecture 37 0 678 (_assignment (_simple)(_alias((rdaddrecc(5))(\<const0>\)))(_target(20(5)))(_sensitivity(57)))))
			(line__679(_architecture 38 0 679 (_assignment (_simple)(_alias((rdaddrecc(4))(\<const0>\)))(_target(20(4)))(_sensitivity(57)))))
			(line__680(_architecture 39 0 680 (_assignment (_simple)(_alias((rdaddrecc(3))(\<const0>\)))(_target(20(3)))(_sensitivity(57)))))
			(line__681(_architecture 40 0 681 (_assignment (_simple)(_alias((rdaddrecc(2))(\<const0>\)))(_target(20(2)))(_sensitivity(57)))))
			(line__682(_architecture 41 0 682 (_assignment (_simple)(_alias((rdaddrecc(1))(\<const0>\)))(_target(20(1)))(_sensitivity(57)))))
			(line__683(_architecture 42 0 683 (_assignment (_simple)(_alias((rdaddrecc(0))(\<const0>\)))(_target(20(0)))(_sensitivity(57)))))
			(line__684(_architecture 43 0 684 (_assignment (_simple)(_alias((s_axi_arready)(\<const0>\)))(_simpleassign BUF)(_target(45))(_sensitivity(57)))))
			(line__685(_architecture 44 0 685 (_assignment (_simple)(_alias((s_axi_awready)(\<const0>\)))(_simpleassign BUF)(_target(29))(_sensitivity(57)))))
			(line__686(_architecture 45 0 686 (_assignment (_simple)(_alias((s_axi_bid(3))(\<const0>\)))(_target(35(3)))(_sensitivity(57)))))
			(line__687(_architecture 46 0 687 (_assignment (_simple)(_alias((s_axi_bid(2))(\<const0>\)))(_target(35(2)))(_sensitivity(57)))))
			(line__688(_architecture 47 0 688 (_assignment (_simple)(_alias((s_axi_bid(1))(\<const0>\)))(_target(35(1)))(_sensitivity(57)))))
			(line__689(_architecture 48 0 689 (_assignment (_simple)(_alias((s_axi_bid(0))(\<const0>\)))(_target(35(0)))(_sensitivity(57)))))
			(line__690(_architecture 49 0 690 (_assignment (_simple)(_alias((s_axi_bresp(1))(\<const0>\)))(_target(36(1)))(_sensitivity(57)))))
			(line__691(_architecture 50 0 691 (_assignment (_simple)(_alias((s_axi_bresp(0))(\<const0>\)))(_target(36(0)))(_sensitivity(57)))))
			(line__692(_architecture 51 0 692 (_assignment (_simple)(_alias((s_axi_bvalid)(\<const0>\)))(_simpleassign BUF)(_target(37))(_sensitivity(57)))))
			(line__693(_architecture 52 0 693 (_assignment (_simple)(_alias((s_axi_dbiterr)(\<const0>\)))(_simpleassign BUF)(_target(55))(_sensitivity(57)))))
			(line__694(_architecture 53 0 694 (_assignment (_simple)(_alias((s_axi_rdaddrecc(9))(\<const0>\)))(_target(56(9)))(_sensitivity(57)))))
			(line__695(_architecture 54 0 695 (_assignment (_simple)(_alias((s_axi_rdaddrecc(8))(\<const0>\)))(_target(56(8)))(_sensitivity(57)))))
			(line__696(_architecture 55 0 696 (_assignment (_simple)(_alias((s_axi_rdaddrecc(7))(\<const0>\)))(_target(56(7)))(_sensitivity(57)))))
			(line__697(_architecture 56 0 697 (_assignment (_simple)(_alias((s_axi_rdaddrecc(6))(\<const0>\)))(_target(56(6)))(_sensitivity(57)))))
			(line__698(_architecture 57 0 698 (_assignment (_simple)(_alias((s_axi_rdaddrecc(5))(\<const0>\)))(_target(56(5)))(_sensitivity(57)))))
			(line__699(_architecture 58 0 699 (_assignment (_simple)(_alias((s_axi_rdaddrecc(4))(\<const0>\)))(_target(56(4)))(_sensitivity(57)))))
			(line__700(_architecture 59 0 700 (_assignment (_simple)(_alias((s_axi_rdaddrecc(3))(\<const0>\)))(_target(56(3)))(_sensitivity(57)))))
			(line__701(_architecture 60 0 701 (_assignment (_simple)(_alias((s_axi_rdaddrecc(2))(\<const0>\)))(_target(56(2)))(_sensitivity(57)))))
			(line__702(_architecture 61 0 702 (_assignment (_simple)(_alias((s_axi_rdaddrecc(1))(\<const0>\)))(_target(56(1)))(_sensitivity(57)))))
			(line__703(_architecture 62 0 703 (_assignment (_simple)(_alias((s_axi_rdaddrecc(0))(\<const0>\)))(_target(56(0)))(_sensitivity(57)))))
			(line__704(_architecture 63 0 704 (_assignment (_simple)(_alias((s_axi_rdata(1))(\<const0>\)))(_target(47(1)))(_sensitivity(57)))))
			(line__705(_architecture 64 0 705 (_assignment (_simple)(_alias((s_axi_rdata(0))(\<const0>\)))(_target(47(0)))(_sensitivity(57)))))
			(line__706(_architecture 65 0 706 (_assignment (_simple)(_alias((s_axi_rid(3))(\<const0>\)))(_target(46(3)))(_sensitivity(57)))))
			(line__707(_architecture 66 0 707 (_assignment (_simple)(_alias((s_axi_rid(2))(\<const0>\)))(_target(46(2)))(_sensitivity(57)))))
			(line__708(_architecture 67 0 708 (_assignment (_simple)(_alias((s_axi_rid(1))(\<const0>\)))(_target(46(1)))(_sensitivity(57)))))
			(line__709(_architecture 68 0 709 (_assignment (_simple)(_alias((s_axi_rid(0))(\<const0>\)))(_target(46(0)))(_sensitivity(57)))))
			(line__710(_architecture 69 0 710 (_assignment (_simple)(_alias((s_axi_rlast)(\<const0>\)))(_simpleassign BUF)(_target(49))(_sensitivity(57)))))
			(line__711(_architecture 70 0 711 (_assignment (_simple)(_alias((s_axi_rresp(1))(\<const0>\)))(_target(48(1)))(_sensitivity(57)))))
			(line__712(_architecture 71 0 712 (_assignment (_simple)(_alias((s_axi_rresp(0))(\<const0>\)))(_target(48(0)))(_sensitivity(57)))))
			(line__713(_architecture 72 0 713 (_assignment (_simple)(_alias((s_axi_rvalid)(\<const0>\)))(_simpleassign BUF)(_target(50))(_sensitivity(57)))))
			(line__714(_architecture 73 0 714 (_assignment (_simple)(_alias((s_axi_sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(54))(_sensitivity(57)))))
			(line__715(_architecture 74 0 715 (_assignment (_simple)(_alias((s_axi_wready)(\<const0>\)))(_simpleassign BUF)(_target(34))(_sensitivity(57)))))
			(line__716(_architecture 75 0 716 (_assignment (_simple)(_alias((sbiterr)(\<const0>\)))(_simpleassign BUF)(_target(18))(_sensitivity(57)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . STRUCTURE 76 -1
	)
)
V 000050 55 11791         1428585568231 STRUCTURE
(_unit VHDL (ehdri_index_mem 0 735 (structure 0 758 ))
	(_version vb4)
	(_time 1428585568232 2015.04.09 09:19:28)
	(_source (\D:/Telops/FIR-00251-Proc/IP/ehdri_index_mem/ehdri_index_mem_funcsim.vhdl\(\C:/Aldec/Active-HDL 9.3/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 7d792a7c212a2d6a7f7a727f3b27257b287b797b787a75)
	(_entity
		(_time 1428583155202)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 21107 (_entity (_out ((i 2))))))
			)
		)
	)
	(_instantiation GND 0 908 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(\<const0>\))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation U0 0 912 (_entity . \ehdri_index_memblk_mem_gen_v8_1__parameterized0\)
		(_port
			((clka)(clka))
			((rsta)(\<const0>\))
			((ena)(\<const0>\))
			((regcea)(\<const0>\))
			((wea(0))(wea(0)))
			((addra)(addra(d_5_0)))
			((dina)(dina(d_31_0)))
			((douta)(NLW_U0_douta_UNCONNECTED(d_31_0)))
			((clkb)(clkb))
			((rstb)(\<const0>\))
			((enb)(enb))
			((regceb)(\<const0>\))
			((web(0))(\<const0>\))
			((addrb)(addrb(d_9_0)))
			((dinb(1))(\<const0>\))
			((dinb(0))(\<const0>\))
			((doutb)(doutb(d_1_0)))
			((injectsbiterr)(\<const0>\))
			((injectdbiterr)(\<const0>\))
			((sbiterr)(NLW_U0_sbiterr_UNCONNECTED))
			((dbiterr)(NLW_U0_dbiterr_UNCONNECTED))
			((rdaddrecc)(NLW_U0_rdaddrecc_UNCONNECTED(d_9_0)))
			((s_aclk)(\<const0>\))
			((s_aresetn)(\<const0>\))
			((s_axi_awid(3))(\<const0>\))
			((s_axi_awid(2))(\<const0>\))
			((s_axi_awid(1))(\<const0>\))
			((s_axi_awid(0))(\<const0>\))
			((s_axi_awaddr(31))(\<const0>\))
			((s_axi_awaddr(30))(\<const0>\))
			((s_axi_awaddr(29))(\<const0>\))
			((s_axi_awaddr(28))(\<const0>\))
			((s_axi_awaddr(27))(\<const0>\))
			((s_axi_awaddr(26))(\<const0>\))
			((s_axi_awaddr(25))(\<const0>\))
			((s_axi_awaddr(24))(\<const0>\))
			((s_axi_awaddr(23))(\<const0>\))
			((s_axi_awaddr(22))(\<const0>\))
			((s_axi_awaddr(21))(\<const0>\))
			((s_axi_awaddr(20))(\<const0>\))
			((s_axi_awaddr(19))(\<const0>\))
			((s_axi_awaddr(18))(\<const0>\))
			((s_axi_awaddr(17))(\<const0>\))
			((s_axi_awaddr(16))(\<const0>\))
			((s_axi_awaddr(15))(\<const0>\))
			((s_axi_awaddr(14))(\<const0>\))
			((s_axi_awaddr(13))(\<const0>\))
			((s_axi_awaddr(12))(\<const0>\))
			((s_axi_awaddr(11))(\<const0>\))
			((s_axi_awaddr(10))(\<const0>\))
			((s_axi_awaddr(9))(\<const0>\))
			((s_axi_awaddr(8))(\<const0>\))
			((s_axi_awaddr(7))(\<const0>\))
			((s_axi_awaddr(6))(\<const0>\))
			((s_axi_awaddr(5))(\<const0>\))
			((s_axi_awaddr(4))(\<const0>\))
			((s_axi_awaddr(3))(\<const0>\))
			((s_axi_awaddr(2))(\<const0>\))
			((s_axi_awaddr(1))(\<const0>\))
			((s_axi_awaddr(0))(\<const0>\))
			((s_axi_awlen(7))(\<const0>\))
			((s_axi_awlen(6))(\<const0>\))
			((s_axi_awlen(5))(\<const0>\))
			((s_axi_awlen(4))(\<const0>\))
			((s_axi_awlen(3))(\<const0>\))
			((s_axi_awlen(2))(\<const0>\))
			((s_axi_awlen(1))(\<const0>\))
			((s_axi_awlen(0))(\<const0>\))
			((s_axi_awsize(2))(\<const0>\))
			((s_axi_awsize(1))(\<const0>\))
			((s_axi_awsize(0))(\<const0>\))
			((s_axi_awburst(1))(\<const0>\))
			((s_axi_awburst(0))(\<const0>\))
			((s_axi_awvalid)(\<const0>\))
			((s_axi_awready)(NLW_U0_s_axi_awready_UNCONNECTED))
			((s_axi_wdata(31))(\<const0>\))
			((s_axi_wdata(30))(\<const0>\))
			((s_axi_wdata(29))(\<const0>\))
			((s_axi_wdata(28))(\<const0>\))
			((s_axi_wdata(27))(\<const0>\))
			((s_axi_wdata(26))(\<const0>\))
			((s_axi_wdata(25))(\<const0>\))
			((s_axi_wdata(24))(\<const0>\))
			((s_axi_wdata(23))(\<const0>\))
			((s_axi_wdata(22))(\<const0>\))
			((s_axi_wdata(21))(\<const0>\))
			((s_axi_wdata(20))(\<const0>\))
			((s_axi_wdata(19))(\<const0>\))
			((s_axi_wdata(18))(\<const0>\))
			((s_axi_wdata(17))(\<const0>\))
			((s_axi_wdata(16))(\<const0>\))
			((s_axi_wdata(15))(\<const0>\))
			((s_axi_wdata(14))(\<const0>\))
			((s_axi_wdata(13))(\<const0>\))
			((s_axi_wdata(12))(\<const0>\))
			((s_axi_wdata(11))(\<const0>\))
			((s_axi_wdata(10))(\<const0>\))
			((s_axi_wdata(9))(\<const0>\))
			((s_axi_wdata(8))(\<const0>\))
			((s_axi_wdata(7))(\<const0>\))
			((s_axi_wdata(6))(\<const0>\))
			((s_axi_wdata(5))(\<const0>\))
			((s_axi_wdata(4))(\<const0>\))
			((s_axi_wdata(3))(\<const0>\))
			((s_axi_wdata(2))(\<const0>\))
			((s_axi_wdata(1))(\<const0>\))
			((s_axi_wdata(0))(\<const0>\))
			((s_axi_wstrb(0))(\<const0>\))
			((s_axi_wlast)(\<const0>\))
			((s_axi_wvalid)(\<const0>\))
			((s_axi_wready)(NLW_U0_s_axi_wready_UNCONNECTED))
			((s_axi_bid)(NLW_U0_s_axi_bid_UNCONNECTED(d_3_0)))
			((s_axi_bresp)(NLW_U0_s_axi_bresp_UNCONNECTED(d_1_0)))
			((s_axi_bvalid)(NLW_U0_s_axi_bvalid_UNCONNECTED))
			((s_axi_bready)(\<const0>\))
			((s_axi_arid(3))(\<const0>\))
			((s_axi_arid(2))(\<const0>\))
			((s_axi_arid(1))(\<const0>\))
			((s_axi_arid(0))(\<const0>\))
			((s_axi_araddr(31))(\<const0>\))
			((s_axi_araddr(30))(\<const0>\))
			((s_axi_araddr(29))(\<const0>\))
			((s_axi_araddr(28))(\<const0>\))
			((s_axi_araddr(27))(\<const0>\))
			((s_axi_araddr(26))(\<const0>\))
			((s_axi_araddr(25))(\<const0>\))
			((s_axi_araddr(24))(\<const0>\))
			((s_axi_araddr(23))(\<const0>\))
			((s_axi_araddr(22))(\<const0>\))
			((s_axi_araddr(21))(\<const0>\))
			((s_axi_araddr(20))(\<const0>\))
			((s_axi_araddr(19))(\<const0>\))
			((s_axi_araddr(18))(\<const0>\))
			((s_axi_araddr(17))(\<const0>\))
			((s_axi_araddr(16))(\<const0>\))
			((s_axi_araddr(15))(\<const0>\))
			((s_axi_araddr(14))(\<const0>\))
			((s_axi_araddr(13))(\<const0>\))
			((s_axi_araddr(12))(\<const0>\))
			((s_axi_araddr(11))(\<const0>\))
			((s_axi_araddr(10))(\<const0>\))
			((s_axi_araddr(9))(\<const0>\))
			((s_axi_araddr(8))(\<const0>\))
			((s_axi_araddr(7))(\<const0>\))
			((s_axi_araddr(6))(\<const0>\))
			((s_axi_araddr(5))(\<const0>\))
			((s_axi_araddr(4))(\<const0>\))
			((s_axi_araddr(3))(\<const0>\))
			((s_axi_araddr(2))(\<const0>\))
			((s_axi_araddr(1))(\<const0>\))
			((s_axi_araddr(0))(\<const0>\))
			((s_axi_arlen(7))(\<const0>\))
			((s_axi_arlen(6))(\<const0>\))
			((s_axi_arlen(5))(\<const0>\))
			((s_axi_arlen(4))(\<const0>\))
			((s_axi_arlen(3))(\<const0>\))
			((s_axi_arlen(2))(\<const0>\))
			((s_axi_arlen(1))(\<const0>\))
			((s_axi_arlen(0))(\<const0>\))
			((s_axi_arsize(2))(\<const0>\))
			((s_axi_arsize(1))(\<const0>\))
			((s_axi_arsize(0))(\<const0>\))
			((s_axi_arburst(1))(\<const0>\))
			((s_axi_arburst(0))(\<const0>\))
			((s_axi_arvalid)(\<const0>\))
			((s_axi_arready)(NLW_U0_s_axi_arready_UNCONNECTED))
			((s_axi_rid)(NLW_U0_s_axi_rid_UNCONNECTED(d_3_0)))
			((s_axi_rdata)(NLW_U0_s_axi_rdata_UNCONNECTED(d_1_0)))
			((s_axi_rresp)(NLW_U0_s_axi_rresp_UNCONNECTED(d_1_0)))
			((s_axi_rlast)(NLW_U0_s_axi_rlast_UNCONNECTED))
			((s_axi_rvalid)(NLW_U0_s_axi_rvalid_UNCONNECTED))
			((s_axi_rready)(\<const0>\))
			((s_axi_injectsbiterr)(\<const0>\))
			((s_axi_injectdbiterr)(\<const0>\))
			((s_axi_sbiterr)(NLW_U0_s_axi_sbiterr_UNCONNECTED))
			((s_axi_dbiterr)(NLW_U0_s_axi_dbiterr_UNCONNECTED))
			((s_axi_rdaddrecc)(NLW_U0_s_axi_rdaddrecc_UNCONNECTED(d_9_0)))
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~12 0 738 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~12 0 738 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 739 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~12 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~12 0 740 (_entity (_in ))))
		(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 741 (_entity (_in ))))
		(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 742 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 743 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~12 0 743 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 744 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~12 0 744 (_entity (_out ))))
		(_signal (_internal \<const0>\ ~extieee.std_logic_1164.STD_LOGIC 0 759 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 760 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_arready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 761 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_awready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 762 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_bvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 763 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_dbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 764 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rlast_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 765 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rvalid_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 766 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 767 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_wready_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 768 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_sbiterr_UNCONNECTED ~extieee.std_logic_1164.STD_LOGIC 0 769 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 770 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal NLW_U0_douta_UNCONNECTED ~STD_LOGIC_VECTOR{31~downto~0}~13 0 770 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 771 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal NLW_U0_rdaddrecc_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 771 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 772 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NLW_U0_s_axi_bid_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 772 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 773 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal NLW_U0_s_axi_bresp_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 773 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rdaddrecc_UNCONNECTED ~STD_LOGIC_VECTOR{9~downto~0}~13 0 774 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rdata_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 775 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rid_UNCONNECTED ~STD_LOGIC_VECTOR{3~downto~0}~13 0 776 (_architecture (_uni ))))
		(_signal (_internal NLW_U0_s_axi_rresp_UNCONNECTED ~STD_LOGIC_VECTOR{1~downto~0}~13 0 777 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000051 55 8039          1428585874681 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428585874682 2015.04.09 09:24:34)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 7e2d737f292979682e7f3f242a7b28797d7877782a)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000051 55 8039          1428585984610 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428585984611 2015.04.09 09:26:24)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code ece3ecbfbdbbebfabcedadb6b8e9baebefeae5eab8)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000051 55 8039          1428586035902 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428586035903 2015.04.09 09:27:15)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 393a693c326e3e2f693878636d3c6f3e3a3f303f6d)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33751811 33686274 33751811 33686274 33751811 33686274 33751811 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000055 55 17428         1428586122490 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 28 (ehdri_toplevel 0 43 ))
	(_version vb4)
	(_time 1428586122491 2015.04.09 09:28:42)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d2a787c212a2d6a2a7964247a7a797b2b7a7d7b2e)
	(_entity
		(_time 1428583199862)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 56 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 68 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 69 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 72 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 103 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 104 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 106 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 107 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component ehdri_index_mem )
		(_port
			((addra(5))(wr_add(7)))
			((addra(4))(wr_add(6)))
			((addra(3))(wr_add(5)))
			((addra(2))(wr_add(4)))
			((addra(1))(wr_add(3)))
			((addra(0))(wr_add(2)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina)(wr_data))
			((enb)(enable_i))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((enb)(enb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 157 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 203 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(enable_i))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 218 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(enable_i))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 34 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 35 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 37 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 38 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture ((i 2)))))
		(_signal (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal enable_i ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 121 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 122 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 125 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 126 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 131 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_process
			(line__236(_architecture 0 0 236 (_assignment (_simple)(_target(10))(_sensitivity(0)))))
			(line__241(_architecture 1 0 241 (_assignment (_simple)(_target(12)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 3 -1
	)
)
V 000051 55 8039          1428586132227 Behavioral
(_unit VHDL (ublaze_sim 0 37 (behavioral 0 50 ))
	(_version vb4)
	(_time 1428586132228 2015.04.09 09:28:52)
	(_source (\./../src/ublaze_sim.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters usedpackagebody)
	(_code 84d0878a82d38392d485c5ded081d28387828d82d0)
	(_entity
		(_time 1428583580257)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out )(_param_out))))
		(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 40 (_entity (_in )(_param_in))))
		(_port (_internal CLK100 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal CLK160 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Rstn ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 45 (_entity (_in ))))
		(_port (_internal Feedback_FPA_Info ~extehdri_tb.TEL2000.img_info_type 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal TestReadValue ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rstn_i ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk100_i ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_signal (_internal clk160_i ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time ~UNSIGNED{31~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_indx ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal exp_dval ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal busy_vector ~UNSIGNED{31~downto~0}~13 0 61 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_signal (_internal feedback_fpa_info_i ~extehdri_tb.TEL2000.img_info_type 0 62 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(9)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Rstn)(rstn_i)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(CLK100_GEN(_architecture 2 0 70 (_process (_wait_for)(_target(10)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((CLK100)(clk100_i)))(_simpleassign BUF)(_target(2))(_sensitivity(10)))))
			(CLK160_GEN(_architecture 4 0 79 (_process (_wait_for)(_target(11)))))
			(line__87(_architecture 5 0 87 (_assignment (_simple)(_alias((CLK160)(clk160_i)))(_simpleassign BUF)(_target(3))(_sensitivity(11)))))
			(line__88(_architecture 6 0 88 (_assignment (_simple)(_alias((EXP_Ctrl_Busy)(busy_vector(31))))(_simpleassign BUF)(_target(5))(_sensitivity(15(31))))))
			(EXPCTRL_SIM(_architecture 7 0 90 (_process (_target(12)(13)(14)(15))(_sensitivity(10)(15)(6(1))(6(0))(6(2)))(_dssslsensitivity 1)(_read(6)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((Feedback_FPA_Info)(feedback_fpa_info_i)))(_target(7))(_sensitivity(16)))))
			(FEEDBACK_FPA(_architecture 9 0 106 (_process (_target(16(2_1))(16(2_0))(16(1))(16(2_2))(16(0)))(_sensitivity(10)(9)(12)(13)(15(31))(15(1))(16(1))(16(0)))(_dssslsensitivity 1)(_read(16)))))
			(ublaze_stim(_architecture 10 0 131 (_process (_wait_for)(_target(0)(0(10))(0(7))(0(6))(0(3))(0(0))(0(9))(0(8))(0(5))(0(4))(0(2))(0(1)))(_sensitivity(10))(_monitor)(_read(9)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external write_axi_lite (. TEL2000 3))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15268 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15268)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15270 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15270)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (1)(0)
	)
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(131586 )
		(33751811 33686274 33751811 33686274 33751811 33686274 33751811 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 )
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686274 )
		(33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686019 )
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 )
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686275 )
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 )
		(33686018 33686018 33686018 33686018 33686018 33686274 50463234 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(542262086 1953067639 7234932 )
		(541347397 1394624079 1280658761 1330205761 78 )
	)
	(_model . Behavioral 11 -1
	)
)
I 000055 55 17428         1428586145140 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 28 (ehdri_toplevel 0 43 ))
	(_version vb4)
	(_time 1428586145141 2015.04.09 09:29:05)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9a9f4a9f8aea9eeaefde0a0fefefdffaffef9ffaa)
	(_entity
		(_time 1428583199862)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 56 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 68 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 69 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 72 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 103 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 104 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 106 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 107 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component ehdri_index_mem )
		(_port
			((addra(5))(wr_add(7)))
			((addra(4))(wr_add(6)))
			((addra(3))(wr_add(5)))
			((addra(2))(wr_add(4)))
			((addra(1))(wr_add(3)))
			((addra(0))(wr_add(2)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina)(wr_data))
			((enb)(enable_i))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((enb)(enb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 157 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 203 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(enable_i))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 218 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(enable_i))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 34 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 35 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 37 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 38 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture ((i 2)))))
		(_signal (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal enable_i ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 121 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 122 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 125 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 126 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 131 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_process
			(line__236(_architecture 0 0 236 (_assignment (_simple)(_target(10))(_sensitivity(0)))))
			(line__241(_architecture 1 0 241 (_assignment (_simple)(_target(12)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 3 -1
	)
)
V 000055 55 17428         1428586344573 EHDRI_toplevel
(_unit VHDL (ehdri_toplevel 0 28 (ehdri_toplevel 0 43 ))
	(_version vb4)
	(_time 1428586344574 2015.04.09 09:32:24)
	(_source (\./../compile/ehdri_toplevel.vhd\))
	(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1f7f7a1f8a6a1e6a6f5e8a8f6f6f5f7a7f6f1f7a2)
	(_entity
		(_time 1428583199862)
		(_use (.(TEL2000))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(ehdri_index_mem
			(_object
				(_port (_internal addra ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_entity (_in ))))
				(_port (_internal addrb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal clkb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal dina ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal enb ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal wea ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_entity (_in ))))
				(_port (_internal doutb ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(axil32_to_native
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal AXIL_MOSI ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal RD_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal RD_DVAL ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal WR_BUSY ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal AXIL_MISO ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 56 (_entity (_out ))))
				(_port (_internal ERR ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal RD_ADD ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_entity (_out ))))
				(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal WR_ADD ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_entity (_out ))))
				(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_entity (_out ))))
				(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal WR_STRB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
		(ehdri_ctrl
			(_object
				(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 68 (_entity (_in ))))
				(_port (_internal Mem_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 69 (_entity (_in ))))
				(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal Sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 72 (_entity (_out ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_entity (_out ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_entity (_out ))))
				(_port (_internal Mem_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 77 (_entity (_out ))))
				(_port (_internal SM_Enable ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
			)
		)
		(ehdri_SM
			(_object
				(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_entity (_in ))))
				(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_entity (_in ))))
				(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_entity (_in ))))
				(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_entity (_in ))))
				(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 103 (_entity (_in ))))
				(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 104 (_entity (_in ))))
				(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 106 (_entity (_out ))))
				(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 107 (_entity (_out ))))
				(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 140 (_component ehdri_index_mem )
		(_port
			((addra(5))(wr_add(7)))
			((addra(4))(wr_add(6)))
			((addra(3))(wr_add(5)))
			((addra(2))(wr_add(4)))
			((addra(1))(wr_add(3)))
			((addra(0))(wr_add(2)))
			((addrb)(mem_address_i))
			((clka)(Clk_Ctrl))
			((clkb)(Clk_Data))
			((dina)(wr_data))
			((enb)(enable_i))
			((wea(0))(wr_en))
			((doutb)(mem_data_i))
		)
		(_use (_entity . ehdri_index_mem)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((enb)(enb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_instantiation U2 0 157 (_component axil32_to_native )
		(_port
			((ARESET)(AReset))
			((AXIL_MOSI)(mem_mosi_i))
			((CLK)(Clk_Ctrl))
			((RD_BUSY)(GND))
			((RD_DATA(31))(Dangling_Input_Signal))
			((RD_DATA(30))(Dangling_Input_Signal))
			((RD_DATA(29))(Dangling_Input_Signal))
			((RD_DATA(28))(Dangling_Input_Signal))
			((RD_DATA(27))(Dangling_Input_Signal))
			((RD_DATA(26))(Dangling_Input_Signal))
			((RD_DATA(25))(Dangling_Input_Signal))
			((RD_DATA(24))(Dangling_Input_Signal))
			((RD_DATA(23))(Dangling_Input_Signal))
			((RD_DATA(22))(Dangling_Input_Signal))
			((RD_DATA(21))(Dangling_Input_Signal))
			((RD_DATA(20))(Dangling_Input_Signal))
			((RD_DATA(19))(Dangling_Input_Signal))
			((RD_DATA(18))(Dangling_Input_Signal))
			((RD_DATA(17))(Dangling_Input_Signal))
			((RD_DATA(16))(Dangling_Input_Signal))
			((RD_DATA(15))(Dangling_Input_Signal))
			((RD_DATA(14))(Dangling_Input_Signal))
			((RD_DATA(13))(Dangling_Input_Signal))
			((RD_DATA(12))(Dangling_Input_Signal))
			((RD_DATA(11))(Dangling_Input_Signal))
			((RD_DATA(10))(Dangling_Input_Signal))
			((RD_DATA(9))(Dangling_Input_Signal))
			((RD_DATA(8))(Dangling_Input_Signal))
			((RD_DATA(7))(Dangling_Input_Signal))
			((RD_DATA(6))(Dangling_Input_Signal))
			((RD_DATA(5))(Dangling_Input_Signal))
			((RD_DATA(4))(Dangling_Input_Signal))
			((RD_DATA(3))(Dangling_Input_Signal))
			((RD_DATA(2))(Dangling_Input_Signal))
			((RD_DATA(1))(Dangling_Input_Signal))
			((RD_DATA(0))(Dangling_Input_Signal))
			((RD_DVAL)(GND))
			((WR_BUSY)(GND))
			((AXIL_MISO)(mem_miso_i))
			((WR_ADD)(wr_add))
			((WR_DATA)(wr_data))
			((WR_EN)(wr_en))
		)
		(_use (_entity . axil32_to_native)
			(_port
				((ARESET)(ARESET))
				((CLK)(CLK))
				((AXIL_MOSI)(AXIL_MOSI))
				((AXIL_MISO)(AXIL_MISO))
				((WR_ADD)(WR_ADD))
				((WR_DATA)(WR_DATA))
				((WR_STRB)(WR_STRB))
				((WR_EN)(WR_EN))
				((WR_BUSY)(WR_BUSY))
				((RD_ADD)(RD_ADD))
				((RD_DATA)(RD_DATA))
				((RD_EN)(RD_EN))
				((RD_DVAL)(RD_DVAL))
				((RD_BUSY)(RD_BUSY))
				((ERR)(ERR))
			)
		)
	)
	(_instantiation U3 0 203 (_component ehdri_ctrl )
		(_port
			((Axil_Mosi)(Axil_Mosi))
			((Mem_Miso)(mem_miso_i))
			((Rst)(AReset))
			((Sys_clk)(Clk_Ctrl))
			((Axil_Miso)(Axil_Miso))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((Mem_Mosi)(mem_mosi_i))
			((SM_Enable)(enable_i))
		)
		(_use (_entity . ehdri_ctrl)
			(_port
				((Sys_clk)(Sys_clk))
				((Rst)(Rst))
				((Axil_Mosi)(Axil_Mosi))
				((Axil_Miso)(Axil_Miso))
				((Mem_Mosi)(Mem_Mosi))
				((Mem_Miso)(Mem_Miso))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((SM_Enable)(SM_Enable))
			)
		)
	)
	(_instantiation U4 0 218 (_component ehdri_SM )
		(_port
			((AReset)(AReset))
			((Clk_Data)(Clk_Data))
			((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
			((Enable)(enable_i))
			((ExpTime0)(exptime0_i))
			((ExpTime1)(exptime1_i))
			((ExpTime2)(exptime2_i))
			((ExpTime3)(exptime3_i))
			((FPA_Img_Info)(FPA_Img_Info))
			((Hder_Axil_Miso)(Hder_Axil_Miso))
			((Mem_Data)(mem_data_i))
			((FPA_Exp_Info)(FPA_Exp_Info))
			((Hder_Axil_Mosi)(Hder_Axil_Mosi))
			((Mem_Address)(mem_address_i))
		)
		(_use (_entity . ehdri_SM)
			(_port
				((Clk_Data)(Clk_Data))
				((AReset)(AReset))
				((Hder_Axil_Mosi)(Hder_Axil_Mosi))
				((Hder_Axil_Miso)(Hder_Axil_Miso))
				((FPA_Img_Info)(FPA_Img_Info))
				((ExpTime0)(ExpTime0))
				((ExpTime1)(ExpTime1))
				((ExpTime2)(ExpTime2))
				((ExpTime3)(ExpTime3))
				((Mem_Address)(Mem_Address))
				((Mem_Data)(Mem_Data))
				((FPA_Exp_Info)(FPA_Exp_Info))
				((EXP_Ctrl_Busy)(EXP_Ctrl_Busy))
				((Enable)(Enable))
			)
		)
	)
	(_object
		(_port (_internal AResetN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Clk_Ctrl ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 34 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 35 (_entity (_in ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 36 (_entity (_in ))))
		(_port (_internal Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 37 (_entity (_out ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 38 (_entity (_out ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture ((i 4)))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture ((i 2)))))
		(_signal (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal enable_i ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal mem_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 121 (_architecture (_uni ))))
		(_signal (_internal mem_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 122 (_architecture (_uni ))))
		(_signal (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exptime0_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 124 (_architecture (_uni ))))
		(_signal (_internal exptime1_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 125 (_architecture (_uni ))))
		(_signal (_internal exptime2_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 126 (_architecture (_uni ))))
		(_signal (_internal exptime3_i ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 127 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 128 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal mem_data_i ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 129 (_architecture (_uni ))))
		(_signal (_internal wr_add ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130 (_architecture (_uni ))))
		(_signal (_internal wr_data ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 131 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_process
			(line__236(_architecture 0 0 236 (_assignment (_simple)(_target(10))(_sensitivity(0)))))
			(line__241(_architecture 1 0 241 (_assignment (_simple)(_target(12)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_target(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EHDRI_toplevel 3 -1
	)
)
I 000055 55 10045         1428951809636 implementation
(_unit VHDL (ehdri_sm 0 7 (implementation 0 35 ))
	(_version vb4)
	(_time 1428951809637 2015.04.13 15:03:29)
	(_source (\D:/Telops/FIR-00251-Proc/src/eHDRI/hdl/ehdri_sm.vhd\))
	(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d9dbdd8bd88e89ce888ec080dededadf8ddfdcdfd1)
	(_entity
		(_time 1428003296113)
		(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sync_reset
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal SRESET ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ((i 3))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U1 0 77 (_component sync_reset )
		(_port
			((ARESET)(AReset))
			((SRESET)(sreset))
			((CLK)(Clk_Data))
		)
		(_use (_entity . sync_reset)
		)
	)
	(_object
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 14 (_entity (_out ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 15 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 28 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_signal (_internal fpa_img_info_i ~extehdri_tb.TEL2000.img_info_type 0 37 (_architecture (_uni ))))
		(_signal (_internal fpa_exp_info_i ~extehdri_tb.TEL2000.exp_info_type 0 43 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~UNSIGNED{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time_i ~UNSIGNED{31~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal max_exptime ~UNSIGNED{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal min_exptime ~UNSIGNED{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sreset ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal axil_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 54 (_architecture (_uni ))))
		(_signal (_internal axil_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 55 (_architecture (_uni ))))
		(_signal (_internal exp_feedbk_last ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_info_dval_last ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal hder_write_state_t 0 60 (_enum1 write_standby calc_exptime write_info wait_write_completed wait_next_feedfbk (_to (i 0)(i 4)))))
		(_signal (_internal write_state hder_write_state_t 0 61 (_architecture (_uni ((i 0))))))
		(_type (_internal ~UNSIGNED{1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME0 ~UNSIGNED{1~downto~0}~13 0 71 (_architecture (_string \"00"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME1 ~UNSIGNED{1~downto~0}~132 0 72 (_architecture (_string \"01"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME2 ~UNSIGNED{1~downto~0}~134 0 73 (_architecture (_string \"10"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME3 ~UNSIGNED{1~downto~0}~136 0 74 (_architecture (_string \"11"\))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_alias((fpa_img_info_i)(FPA_Img_Info)))(_target(14))(_sensitivity(4)))))
			(line__86(_architecture 1 0 86 (_assignment (_simple)(_alias((Mem_Address)(mem_address_i)))(_target(9))(_sensitivity(16)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_alias((FPA_Exp_Info)(fpa_exp_info_i)))(_target(11))(_sensitivity(15)))))
			(WRITE_DATA(_architecture 3 0 89 (_process (_target(15(1))(15(2))(15(0))(16))(_sensitivity(0)(15(2))(16)(20)(5)(6)(7)(8)(10)(12)(13))(_dssslsensitivity 1)(_read(15)))))
			(line__116(_architecture 4 0 116 (_assignment (_simple)(_alias((Hder_Axil_Mosi)(axil_mosi_i)))(_target(2))(_sensitivity(21)))))
			(line__117(_architecture 5 0 117 (_assignment (_simple)(_alias((axil_miso_i)(Hder_Axil_Miso)))(_target(22))(_sensitivity(3)))))
			(WRITE_HDER(_architecture 6 0 119 (_process (_simple)(_target(17)(18)(19)(21(4))(21(1))(21(5))(21(3))(21(0))(23)(24)(25))(_sensitivity(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)(25)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external resize (. TEL2000 2))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{5~downto~0}~15236 (. img_header_define ~STD_LOGIC_VECTOR{5~downto~0}~15236)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexAdd32 (. img_header_define EHDRIExposureIndexAdd32)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexShift (. img_header_define EHDRIExposureIndexShift)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{3~downto~0}~15238 (. img_header_define ~STD_LOGIC_VECTOR{3~downto~0}~15238)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexBWE (. img_header_define EHDRIExposureIndexBWE)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463491 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
	)
	(_model . implementation 7 -1
	)
)
I 000055 55 10045         1428952283429 implementation
(_unit VHDL (ehdri_sm 0 7 (implementation 0 35 ))
	(_version vb4)
	(_time 1428952283430 2015.04.13 15:11:23)
	(_source (\D:/Telops/FIR-00251-Proc/src/eHDRI/hdl/ehdri_sm.vhd\))
	(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9796c19898c0c780c6c28ece90909491c39192919f)
	(_entity
		(_time 1428003296113)
		(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sync_reset
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal SRESET ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ((i 3))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U1 0 77 (_component sync_reset )
		(_port
			((ARESET)(AReset))
			((SRESET)(sreset))
			((CLK)(Clk_Data))
		)
		(_use (_entity . sync_reset)
		)
	)
	(_object
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 14 (_entity (_out ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 15 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 28 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_signal (_internal fpa_img_info_i ~extehdri_tb.TEL2000.img_info_type 0 37 (_architecture (_uni ))))
		(_signal (_internal fpa_exp_info_i ~extehdri_tb.TEL2000.exp_info_type 0 43 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~UNSIGNED{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time_i ~UNSIGNED{31~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal max_exptime ~UNSIGNED{31~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal min_exptime ~UNSIGNED{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sreset ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal axil_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 54 (_architecture (_uni ))))
		(_signal (_internal axil_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 55 (_architecture (_uni ))))
		(_signal (_internal exp_feedbk_last ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal exp_info_dval_last ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal hder_write_state_t 0 60 (_enum1 write_standby calc_exptime write_info wait_write_completed wait_next_feedfbk (_to (i 0)(i 4)))))
		(_signal (_internal write_state hder_write_state_t 0 61 (_architecture (_uni ((i 0))))))
		(_type (_internal ~UNSIGNED{1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME0 ~UNSIGNED{1~downto~0}~13 0 71 (_architecture (_string \"00"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME1 ~UNSIGNED{1~downto~0}~132 0 72 (_architecture (_string \"01"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME2 ~UNSIGNED{1~downto~0}~134 0 73 (_architecture (_string \"10"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME3 ~UNSIGNED{1~downto~0}~136 0 74 (_architecture (_string \"11"\))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_alias((fpa_img_info_i)(FPA_Img_Info)))(_target(14))(_sensitivity(4)))))
			(line__86(_architecture 1 0 86 (_assignment (_simple)(_alias((Mem_Address)(mem_address_i)))(_target(9))(_sensitivity(16)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_alias((FPA_Exp_Info)(fpa_exp_info_i)))(_target(11))(_sensitivity(15)))))
			(WRITE_DATA(_architecture 3 0 89 (_process (_target(15(1))(15(2))(15(0))(16))(_sensitivity(0)(15(2))(16)(20)(5)(6)(7)(8)(10)(12)(13))(_dssslsensitivity 1)(_read(15)))))
			(line__116(_architecture 4 0 116 (_assignment (_simple)(_alias((Hder_Axil_Mosi)(axil_mosi_i)))(_target(2))(_sensitivity(21)))))
			(line__117(_architecture 5 0 117 (_assignment (_simple)(_alias((axil_miso_i)(Hder_Axil_Miso)))(_target(22))(_sensitivity(3)))))
			(WRITE_HDER(_architecture 6 0 119 (_process (_simple)(_target(17)(18)(19)(21(4))(21(1))(21(5))(21(3))(21(0))(23)(24)(25))(_sensitivity(0))(_read(17)(18)(19)(20)(21)(22)(23)(24)(25)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external resize (. TEL2000 2))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{5~downto~0}~15236 (. img_header_define ~STD_LOGIC_VECTOR{5~downto~0}~15236)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexAdd32 (. img_header_define EHDRIExposureIndexAdd32)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexShift (. img_header_define EHDRIExposureIndexShift)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{3~downto~0}~15238 (. img_header_define ~STD_LOGIC_VECTOR{3~downto~0}~15238)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexBWE (. img_header_define EHDRIExposureIndexBWE)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463491 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
	)
	(_model . implementation 7 -1
	)
)
I 000055 55 10052         1429204445502 implementation
(_unit VHDL (ehdri_sm 0 7 (implementation 0 35 ))
	(_version vb4)
	(_time 1429204445503 2015.04.16 13:14:05)
	(_source (\D:/Telops/FIR-00251-Proc/src/eHDRI/hdl/ehdri_sm.vhd\))
	(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a4a0a3f3a8f3f4b3f5f7bdfda3a3a7a2f0a2a1a2ac)
	(_entity
		(_time 1428003296113)
		(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sync_reset
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal SRESET ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ((i 3))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
			)
		)
	)
	(_instantiation U1 0 76 (_component sync_reset )
		(_port
			((ARESET)(AReset))
			((SRESET)(sreset))
			((CLK)(Clk_Data))
		)
		(_use (_entity . sync_reset)
		)
	)
	(_object
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 14 (_entity (_out ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 15 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 28 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_signal (_internal fpa_img_info_i ~extehdri_tb.TEL2000.img_info_type 0 37 (_architecture (_uni ))))
		(_signal (_internal fpa_exp_info_i ~extehdri_tb.TEL2000.exp_info_type 0 43 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~UNSIGNED{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time_i ~UNSIGNED{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal max_exptime ~UNSIGNED{31~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal min_exptime ~UNSIGNED{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sreset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal axil_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 53 (_architecture (_uni ))))
		(_signal (_internal axil_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 54 (_architecture (_uni ))))
		(_signal (_internal exp_feedbk_last ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal exp_info_dval_last ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal hder_write_state_t 0 59 (_enum1 write_standby calc_exptime write_info wait_write_completed wait_next_feedfbk (_to (i 0)(i 4)))))
		(_signal (_internal write_state hder_write_state_t 0 60 (_architecture (_uni ((i 0))))))
		(_type (_internal ~UNSIGNED{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME0 ~UNSIGNED{1~downto~0}~13 0 70 (_architecture (_string \"00"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~132 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME1 ~UNSIGNED{1~downto~0}~132 0 71 (_architecture (_string \"01"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME2 ~UNSIGNED{1~downto~0}~134 0 72 (_architecture (_string \"10"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME3 ~UNSIGNED{1~downto~0}~136 0 73 (_architecture (_string \"11"\))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((fpa_img_info_i)(FPA_Img_Info)))(_target(14))(_sensitivity(4)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_alias((Mem_Address)(mem_address_i)))(_target(9))(_sensitivity(16)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((FPA_Exp_Info)(fpa_exp_info_i)))(_target(11))(_sensitivity(15)))))
			(WRITE_DATA(_architecture 3 0 88 (_process (_target(15(1))(15(2))(15(0))(16))(_sensitivity(0)(15(2))(16)(20)(5)(6)(7)(8)(10)(12)(13))(_dssslsensitivity 1)(_read(15)))))
			(line__115(_architecture 4 0 115 (_assignment (_simple)(_alias((Hder_Axil_Mosi)(axil_mosi_i)))(_target(2))(_sensitivity(21)))))
			(line__116(_architecture 5 0 116 (_assignment (_simple)(_alias((axil_miso_i)(Hder_Axil_Miso)))(_target(22))(_sensitivity(3)))))
			(WRITE_HDER(_architecture 6 0 118 (_process (_simple)(_target(17)(18)(19)(21(6))(21(4))(21(1))(21(5))(21(3))(21(0))(23)(24)(25))(_sensitivity(0))(_read(17)(18)(19)(20)(22)(23)(24)(25)(4)(5)(6)(7)(8)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external resize (. TEL2000 2))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{5~downto~0}~15236 (. img_header_define ~STD_LOGIC_VECTOR{5~downto~0}~15236)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexAdd32 (. img_header_define EHDRIExposureIndexAdd32)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexShift (. img_header_define EHDRIExposureIndexShift)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{3~downto~0}~15238 (. img_header_define ~STD_LOGIC_VECTOR{3~downto~0}~15238)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexBWE (. img_header_define EHDRIExposureIndexBWE)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463491 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
	)
	(_model . implementation 7 -1
	)
)
I 000055 55 10052         1429204536254 implementation
(_unit VHDL (ehdri_sm 0 7 (implementation 0 35 ))
	(_version vb4)
	(_time 1429204536255 2015.04.16 13:15:36)
	(_source (\D:/Telops/FIR-00251-Proc/src/eHDRI/hdl/ehdri_sm.vhd\))
	(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1e101e1943494e094818074719191d184a181b1816)
	(_entity
		(_time 1428003296113)
		(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sync_reset
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal SRESET ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ((i 3))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
			)
		)
	)
	(_instantiation U1 0 76 (_component sync_reset )
		(_port
			((ARESET)(AReset))
			((SRESET)(sreset))
			((CLK)(Clk_Data))
		)
		(_use (_entity . sync_reset)
		)
	)
	(_object
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 14 (_entity (_out ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 15 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 28 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_signal (_internal fpa_img_info_i ~extehdri_tb.TEL2000.img_info_type 0 37 (_architecture (_uni ))))
		(_signal (_internal fpa_exp_info_i ~extehdri_tb.TEL2000.exp_info_type 0 43 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~UNSIGNED{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time_i ~UNSIGNED{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal max_exptime ~UNSIGNED{31~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal min_exptime ~UNSIGNED{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sreset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal axil_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 53 (_architecture (_uni ))))
		(_signal (_internal axil_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 54 (_architecture (_uni ))))
		(_signal (_internal exp_feedbk_last ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal exp_info_dval_last ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal hder_write_state_t 0 59 (_enum1 write_standby calc_exptime write_info wait_write_completed wait_next_feedfbk (_to (i 0)(i 4)))))
		(_signal (_internal write_state hder_write_state_t 0 60 (_architecture (_uni ((i 0))))))
		(_type (_internal ~UNSIGNED{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME0 ~UNSIGNED{1~downto~0}~13 0 70 (_architecture (_string \"00"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~132 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME1 ~UNSIGNED{1~downto~0}~132 0 71 (_architecture (_string \"01"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME2 ~UNSIGNED{1~downto~0}~134 0 72 (_architecture (_string \"10"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME3 ~UNSIGNED{1~downto~0}~136 0 73 (_architecture (_string \"11"\))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((fpa_img_info_i)(FPA_Img_Info)))(_target(14))(_sensitivity(4)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_alias((Mem_Address)(mem_address_i)))(_target(9))(_sensitivity(16)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((FPA_Exp_Info)(fpa_exp_info_i)))(_target(11))(_sensitivity(15)))))
			(WRITE_DATA(_architecture 3 0 88 (_process (_target(15(1))(15(2))(15(0))(16))(_sensitivity(0)(15(2))(16)(20)(5)(6)(7)(8)(10)(12)(13))(_dssslsensitivity 1)(_read(15)))))
			(line__115(_architecture 4 0 115 (_assignment (_simple)(_alias((Hder_Axil_Mosi)(axil_mosi_i)))(_target(2))(_sensitivity(21)))))
			(line__116(_architecture 5 0 116 (_assignment (_simple)(_alias((axil_miso_i)(Hder_Axil_Miso)))(_target(22))(_sensitivity(3)))))
			(WRITE_HDER(_architecture 6 0 118 (_process (_simple)(_target(17)(18)(19)(21(6))(21(4))(21(1))(21(5))(21(3))(21(0))(23)(24)(25))(_sensitivity(0))(_read(17)(18)(19)(20)(22)(23)(24)(25)(4)(5)(6)(7)(8)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external resize (. TEL2000 2))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{5~downto~0}~15236 (. img_header_define ~STD_LOGIC_VECTOR{5~downto~0}~15236)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexAdd32 (. img_header_define EHDRIExposureIndexAdd32)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexShift (. img_header_define EHDRIExposureIndexShift)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{3~downto~0}~15238 (. img_header_define ~STD_LOGIC_VECTOR{3~downto~0}~15238)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexBWE (. img_header_define EHDRIExposureIndexBWE)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463491 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
	)
	(_model . implementation 7 -1
	)
)
V 000055 55 10052         1429204696336 implementation
(_unit VHDL (ehdri_sm 0 7 (implementation 0 35 ))
	(_version vb4)
	(_time 1429204696337 2015.04.16 13:18:16)
	(_source (\D:/Telops/FIR-00251-Proc/src/eHDRI/hdl/ehdri_sm.vhd\))
	(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 673764676830377036357e3e60606461336162616f)
	(_entity
		(_time 1428003296113)
		(_use (.(TEL2000))(.(img_header_define))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sync_reset
			(_object
				(_port (_internal ARESET ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal SRESET ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ((i 3))))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
			)
		)
	)
	(_instantiation U1 0 76 (_component sync_reset )
		(_port
			((ARESET)(AReset))
			((SRESET)(sreset))
			((CLK)(Clk_Data))
		)
		(_use (_entity . sync_reset)
		)
	)
	(_object
		(_port (_internal Clk_Data ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal AReset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Hder_Axil_Mosi ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 14 (_entity (_out ))))
		(_port (_internal Hder_Axil_Miso ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 15 (_entity (_in ))))
		(_port (_internal FPA_Img_Info ~extehdri_tb.TEL2000.img_info_type 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime0 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime1 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime2 ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ExpTime3 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Mem_Address ~STD_LOGIC_VECTOR{9~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal Mem_Data ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_in ))))
		(_port (_internal FPA_Exp_Info ~extehdri_tb.TEL2000.exp_info_type 0 28 (_entity (_out ))))
		(_port (_internal EXP_Ctrl_Busy ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_signal (_internal fpa_img_info_i ~extehdri_tb.TEL2000.img_info_type 0 37 (_architecture (_uni ))))
		(_signal (_internal fpa_exp_info_i ~extehdri_tb.TEL2000.exp_info_type 0 43 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mem_address_i ~UNSIGNED{9~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal exp_time_i ~UNSIGNED{31~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal max_exptime ~UNSIGNED{31~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal min_exptime ~UNSIGNED{31~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal sreset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal axil_mosi_i ~extehdri_tb.TEL2000.t_axi4_lite_mosi 0 53 (_architecture (_uni ))))
		(_signal (_internal axil_miso_i ~extehdri_tb.TEL2000.t_axi4_lite_miso 0 54 (_architecture (_uni ))))
		(_signal (_internal exp_feedbk_last ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal exp_info_dval_last ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal hder_write_state_t 0 59 (_enum1 write_standby calc_exptime write_info wait_write_completed wait_next_feedfbk (_to (i 0)(i 4)))))
		(_signal (_internal write_state hder_write_state_t 0 60 (_architecture (_uni ((i 0))))))
		(_type (_internal ~UNSIGNED{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME0 ~UNSIGNED{1~downto~0}~13 0 70 (_architecture (_string \"00"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~132 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME1 ~UNSIGNED{1~downto~0}~132 0 71 (_architecture (_string \"01"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME2 ~UNSIGNED{1~downto~0}~134 0 72 (_architecture (_string \"10"\))))
		(_type (_internal ~UNSIGNED{1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal INDEX_EXPTIME3 ~UNSIGNED{1~downto~0}~136 0 73 (_architecture (_string \"11"\))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((fpa_img_info_i)(FPA_Img_Info)))(_target(14))(_sensitivity(4)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_alias((Mem_Address)(mem_address_i)))(_target(9))(_sensitivity(16)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((FPA_Exp_Info)(fpa_exp_info_i)))(_target(11))(_sensitivity(15)))))
			(WRITE_DATA(_architecture 3 0 88 (_process (_target(15(1))(15(2))(15(0))(16))(_sensitivity(0)(15(2))(16)(20)(5)(6)(7)(8)(10)(12)(13))(_dssslsensitivity 1)(_read(15)))))
			(line__115(_architecture 4 0 115 (_assignment (_simple)(_alias((Hder_Axil_Mosi)(axil_mosi_i)))(_target(2))(_sensitivity(21)))))
			(line__116(_architecture 5 0 116 (_assignment (_simple)(_alias((axil_miso_i)(Hder_Axil_Miso)))(_target(22))(_sensitivity(3)))))
			(WRITE_HDER(_architecture 6 0 118 (_process (_simple)(_target(17)(18)(19)(21(4))(21(1))(21(6))(21(5))(21(3))(21(0))(23)(24)(25))(_sensitivity(0))(_read(17)(18)(19)(20)(22)(23)(24)(25)(4)(5)(6)(7)(8)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external resize (. TEL2000 2))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~152 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~152)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{3~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~154 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~154)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{2~downto~0}~156 (. TEL2000 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_mosi (. TEL2000 t_axi4_lite_mosi)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~15 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{31~downto~0}~158 (. TEL2000 ~STD_LOGIC_VECTOR{31~downto~0}~158)))
		(_type (_external ~extehdri_tb.TEL2000.~STD_LOGIC_VECTOR{1~downto~0}~1510 (. TEL2000 ~STD_LOGIC_VECTOR{1~downto~0}~1510)))
		(_type (_external ~extehdri_tb.TEL2000.t_axi4_lite_miso (. TEL2000 t_axi4_lite_miso)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15229 (. TEL2000 ~UNSIGNED{31~downto~0}~15229)))
		(_type (_external ~extehdri_tb.TEL2000.~UNSIGNED{31~downto~0}~15 (. TEL2000 ~UNSIGNED{31~downto~0}~15)))
		(_type (_external ~extehdri_tb.TEL2000.exp_info_type (. TEL2000 exp_info_type)))
		(_type (_external ~extehdri_tb.TEL2000.img_info_type (. TEL2000 img_info_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{5~downto~0}~15236 (. img_header_define ~STD_LOGIC_VECTOR{5~downto~0}~15236)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexAdd32 (. img_header_define EHDRIExposureIndexAdd32)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexShift (. img_header_define EHDRIExposureIndexShift)))
		(_type (_external ~extehdri_tb.img_header_define.~STD_LOGIC_VECTOR{3~downto~0}~15238 (. img_header_define ~STD_LOGIC_VECTOR{3~downto~0}~15238)))
		(_variable (_external ehdri_tb.img_header_define.EHDRIExposureIndexBWE (. img_header_define EHDRIExposureIndexBWE)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686018 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463491 )
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 )
	)
	(_model . implementation 7 -1
	)
)
