INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.sim/sim_1/impl/func/test_bench_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harrison/Documents/Penn State UP/Semester 5/CMPEN 331/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sim_1/imports/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
