<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <export preferredWidth="241" />
   <description preferredWidth="264" />
   <name preferredWidth="254" />
   <inputclock preferredWidth="158" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1010" height="1011" x="63" y="34" />
 <generation block_symbol_file="0" synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
