#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Jun 07 11:18:28 2021
# Process ID: 19744
# Log file: U:/projet_elec/Alarme_final_codeur/planAhead_run_1/planAhead.log
# Journal file: U:/projet_elec/Alarme_final_codeur/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2077 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source U:/projet_elec/Alarme_final_codeur/pa.fromHdl.tcl
# create_project -name Alarme -dir "U:/projet_elec/Alarme_final_codeur/planAhead_run_1" -part xc6slx4cpg196-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Disp4D1.ucf" [current_fileset -constrset]
Adding file 'U:/projet_elec/Alarme_final_codeur/Disp4D1.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Mux2v1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {genericCount.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DFM.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {deverouille.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ComparateurCodes.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {codeur_Rot.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Cmpt.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {son.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {registre.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX_INIT.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX2x4v1x4.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {globalRotary.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {gestionDeverouillage.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Enregistre0.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DeMux.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CodeNoir.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {button.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Disp4D.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Disp4D $srcset
# add_files [list {Disp4D1.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx4cpg196-3
Using Verific elaboration
Parsing VHDL file "C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/Mux2v1.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/genericCount.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/DFM.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/deverouille.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/ComparateurCodes.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/codeur_Rot.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/Cmpt.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/son.vhf" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/registre.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/MUX_INIT.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/MUX2x4v1x4.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/globalRotary.vhf" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/gestionDeverouillage.vhf" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/Enregistre0.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/DeMux.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/CodeNoir.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/button.vhd" into library work
Parsing VHDL file "U:/projet_elec/Alarme_final_codeur/Disp4D.vhd" into library work
Loading clock regions from C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/cpg196/Package.xml
Loading io standards from C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/PROGRAMS/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [U:/projet_elec/Alarme_final_codeur/Disp4D1.ucf]
Finished Parsing UCF File [U:/projet_elec/Alarme_final_codeur/Disp4D1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9a23e68e
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 481.766 ; gain = 88.348
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {O1[2]}]]
save_constraints
save_constraints: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 516.371 ; gain = 0.000
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See U:/projet_elec/Alarme_final_codeur\planAhead_pid19744.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jun 07 13:39:00 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
