<stg><name>atax_Pipeline_lprd_2</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %zext_ln16_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln5 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln15 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln15 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc18.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="7">
<![CDATA[
for.inc.split:0 %zext_ln16_2 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:1 %add_ln16 = add i12 %zext_ln16_read, i12 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:2 %zext_ln16_3 = zext i12 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7">
<![CDATA[
for.inc.split:4 %trunc_ln15 = trunc i7 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %lshr_ln5_6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:13 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:15 %br_ln16 = br i1 %trunc_ln15, void %arrayidx174.case.0, void %arrayidx174.case.1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx174.exit:0 %store_ln5 = store i7 %add_ln15, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx174.exit:1 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.inc18.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:5 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:6 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:7 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc.split:9 %tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln5_6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:10 %zext_ln16_1 = zext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:13 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:14 %bitcast_ln16 = bitcast i32 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx174.case.0:0 %store_ln16 = store i32 %bitcast_ln16, i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayidx174.case.0:1 %br_ln16 = br void %arrayidx174.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx174.case.1:0 %store_ln16 = store i32 %bitcast_ln16, i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx174.case.1:1 %br_ln16 = br void %arrayidx174.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="zext_ln16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln16"/></StgValue>
</port>
<port id="49" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="51" name="buff_A" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="buff_A_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="j" fromId="53" toId="5">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="A" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="59" from="empty" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i6" to="i_read" fromId="79" toId="7">
</dataflow>
<dataflow id="81" from="i" to="i_read" fromId="50" toId="7">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i12" to="zext_ln16_read" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="zext_ln16" to="zext_ln16_read" fromId="48" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln5" fromId="85" toId="9">
</dataflow>
<dataflow id="87" from="j" to="store_ln5" fromId="5" toId="9">
</dataflow>
<dataflow id="88" from="j" to="j_1" fromId="5" toId="11">
</dataflow>
<dataflow id="89" from="j_1" to="icmp_ln15" fromId="11" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln15" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="j_1" to="add_ln15" fromId="11" toId="13">
</dataflow>
<dataflow id="94" from="StgValue_93" to="add_ln15" fromId="93" toId="13">
</dataflow>
<dataflow id="95" from="icmp_ln15" to="br_ln15" fromId="12" toId="14">
</dataflow>
<dataflow id="96" from="j_1" to="zext_ln16_2" fromId="11" toId="15">
</dataflow>
<dataflow id="97" from="zext_ln16_read" to="add_ln16" fromId="8" toId="16">
</dataflow>
<dataflow id="98" from="zext_ln16_2" to="add_ln16" fromId="15" toId="16">
</dataflow>
<dataflow id="99" from="add_ln16" to="zext_ln16_3" fromId="16" toId="17">
</dataflow>
<dataflow id="100" from="A" to="A_addr" fromId="49" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_101" to="A_addr" fromId="101" toId="18">
</dataflow>
<dataflow id="103" from="zext_ln16_3" to="A_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="j_1" to="trunc_ln15" fromId="11" toId="19">
</dataflow>
<dataflow id="106" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_6" fromId="105" toId="20">
</dataflow>
<dataflow id="107" from="j_1" to="lshr_ln5_6" fromId="11" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_53" to="lshr_ln5_6" fromId="53" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_109" to="lshr_ln5_6" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="A_addr" to="A_load" fromId="18" toId="21">
</dataflow>
<dataflow id="112" from="trunc_ln15" to="br_ln16" fromId="19" toId="22">
</dataflow>
<dataflow id="113" from="add_ln15" to="store_ln5" fromId="13" toId="23">
</dataflow>
<dataflow id="114" from="j" to="store_ln5" fromId="5" toId="23">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="115" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_65" to="specpipeline_ln4" fromId="65" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_60" to="specpipeline_ln4" fromId="60" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_60" to="specpipeline_ln4" fromId="60" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_60" to="specpipeline_ln4" fromId="60" toId="25">
</dataflow>
<dataflow id="121" from="empty_0" to="specpipeline_ln4" fromId="63" toId="25">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="122" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_124" to="speclooptripcount_ln5" fromId="124" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_124" to="speclooptripcount_ln5" fromId="124" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_124" to="speclooptripcount_ln5" fromId="124" toId="26">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="128" toId="27">
</dataflow>
<dataflow id="131" from="empty_4" to="specloopname_ln15" fromId="130" toId="27">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_8" fromId="132" toId="28">
</dataflow>
<dataflow id="134" from="i_read" to="tmp_8" fromId="7" toId="28">
</dataflow>
<dataflow id="135" from="lshr_ln5_6" to="tmp_8" fromId="20" toId="28">
</dataflow>
<dataflow id="136" from="tmp_8" to="zext_ln16_1" fromId="28" toId="29">
</dataflow>
<dataflow id="137" from="buff_A" to="buff_A_addr" fromId="51" toId="30">
</dataflow>
<dataflow id="138" from="StgValue_101" to="buff_A_addr" fromId="101" toId="30">
</dataflow>
<dataflow id="139" from="zext_ln16_1" to="buff_A_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="140" from="buff_A_1" to="buff_A_1_addr" fromId="52" toId="31">
</dataflow>
<dataflow id="141" from="StgValue_101" to="buff_A_1_addr" fromId="101" toId="31">
</dataflow>
<dataflow id="142" from="zext_ln16_1" to="buff_A_1_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="143" from="A_addr" to="A_load" fromId="18" toId="32">
</dataflow>
<dataflow id="144" from="A_load" to="bitcast_ln16" fromId="32" toId="33">
</dataflow>
<dataflow id="145" from="bitcast_ln16" to="store_ln16" fromId="33" toId="34">
</dataflow>
<dataflow id="146" from="buff_A_addr" to="store_ln16" fromId="30" toId="34">
</dataflow>
<dataflow id="147" from="bitcast_ln16" to="store_ln16" fromId="33" toId="36">
</dataflow>
<dataflow id="148" from="buff_A_1_addr" to="store_ln16" fromId="31" toId="36">
</dataflow>
<dataflow id="149" from="icmp_ln15" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="150" from="trunc_ln15" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
