C:\ispLEVER_Classic2_0\synpbase\bin64\m_cpld.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\isplever_classic2_0\proyectos\display2  -part ispGAL22LV10  -package LJ  -grade -4   -areadelay 0 -minc -RWCheckOnRam 1 -summaryfile C:\isplever_classic2_0\proyectos\display2\synlog\report\display_fpga_mapper.xml -top_level_module  display  -multisrs  -oedif  C:\isplever_classic2_0\proyectos\display2\display.edi  -freq 1.000  C:\isplever_classic2_0\proyectos\display2\synwork\display_mult.srs  -devicelib  C:\ispLEVER_Classic2_0\synpbase\lib\cpld\lattice.v  -ologparam  C:\isplever_classic2_0\proyectos\display2\syntmp\display.plg  -osyn  C:\isplever_classic2_0\proyectos\display2\display.srm  -prjdir  c:\isplever_classic2_0\proyectos\display2\  -prjname  display  -log  C:\isplever_classic2_0\proyectos\display2\synlog\display_fpga_mapper.srr 
rc:0 success:1
C:\isplever_classic2_0\proyectos\display2\display.edi|o|1544299519|4297
C:\isplever_classic2_0\proyectos\display2\synwork\display_mult.srs|i|1544299519|1459
C:\ispLEVER_Classic2_0\synpbase\lib\cpld\lattice.v|i|1401285984|210986
C:\isplever_classic2_0\proyectos\display2\syntmp\display.plg|o|1544299519|0
C:\isplever_classic2_0\proyectos\display2\display.srm|o|1544299519|3299
C:\isplever_classic2_0\proyectos\display2\synlog\display_fpga_mapper.srr|o|1544299519|1040
C:\ispLEVER_Classic2_0\synpbase\bin\m_cpld.exe|i|1399390884|7067648
C:\ispLEVER_Classic2_0\synpbase\bin64\m_cpld.exe|i|1399393722|8049664
