SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vlx130t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1156
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/
SET_PREFERENCE workingdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_CORE_NAME Virtex-6 FPGA GTX Transceiver Wizard
SET_CORE_VERSION 1.12
SET_CORE_VLNV xilinx.com:ip:v6_gtxwizard:1.12
SET_CORE_CLASS com.xilinx.ip.v6_gtxwizard_v1_12.v6_gtxwizard_v1_12
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/v6_gtxwizard_v1_12
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/v6_gtxwizard_v1_12/gui/v6_gtxwizard_v1_12.tcl
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\v6_gtxwizard_v1_12\doc\ug516_v6_gtxwizard.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\v6_gtxwizard_v1_12\doc\ug516_v6_gtxwizard.pdf><ug516_v6_gtxwizard.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\v6_gtxwizard_v1_12\doc\v6_gtxwizard_v1_12_vinfo.html><v6_gtxwizard_v1_12_vinfo.html>
