$date
	Sat Oct 22 22:19:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#273085
b1001 !
1"
#273086
b1001 &
b1001 %
1$
#273087
0"
#273090
b11100 &
b11100 %
#273094
b1110 &
b1110 %
#273098
b111 &
b111 %
#273102
b10110 &
b10110 %
#273106
b1011 &
b1011 %
#273110
b100010 &
b100010 %
#273114
b10001 &
b10001 %
#273118
b110100 &
b110100 %
#273122
b11010 &
b11010 %
#273126
b1101 &
b1101 %
#273130
b101000 &
b101000 %
#273134
b10100 &
b10100 %
#273138
b1010 &
b1010 %
#273142
b101 &
b101 %
#273146
b10000 &
b10000 %
#273150
b1000 &
b1000 %
#273154
b100 &
b100 %
#273158
b10 &
b10 %
#273162
b1 &
b1 %
1#
#273166
b0 &
0#
b0 %
0$
#1342378
b1000 &
b1000 %
1$
b1000 !
1"
#1342379
0"
#1342382
b100 &
b100 %
#1342386
b10 &
b10 %
#1342390
b1 &
1#
b1 %
#1342394
b0 &
b0 %
0#
0$
#2273901
b11 !
1"
#2273902
b11 &
b11 %
1$
#2273903
0"
#2273906
b1010 &
b1010 %
#2273910
b101 &
b101 %
#2273914
b10000 &
b10000 %
#2273918
b1000 &
b1000 %
#2273922
b100 &
b100 %
#2273926
b10 &
b10 %
#2273930
b1 &
b1 %
1#
#2273934
b0 &
0#
b0 %
0$
#4500012
