<h1 id="id-2019-07-13Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>VC buffered switch verification is <strong>blocked</strong> by following couple of JIRAs, which design team actively working at,<ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li>PMON + RAL verification is <strong>blocked</strong> by following JIRA,<ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li>Couple of old blocker on TACHL and IT teams,<ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 (My understanding is, this is RESOLVED by <a class="confluence-userlink user-mention" data-account-id="624501c02e101c006a8e1314" href="https://arterisip.atlassian.net/wiki/people/624501c02e101c006a8e1314?ref=confluence" target="_blank" data-linked-resource-id="669169" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Allan Lobo</a>. VERIFICATION is pending).</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 (RESOLVED... Thanks <a class="confluence-userlink user-mention" data-account-id="624b36e4699649006ae98f7f" href="https://arterisip.atlassian.net/wiki/people/624b36e4699649006ae98f7f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Robin Sik (Deactivated)</a>. VERIFICATION is pending)</li></ol></li><li>New TACHL coverage integration is in progress... following bugs found,<br/><ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=9 ( <span class="legacy-color-text-blue4">CTL_Layer=4 A</span><span class="legacy-color-text-blue4">XI_ATU=1, APB_ATU=4 </span>)</strong><strong>, Resolved=9, Updated=21.</strong></li><li>Symphony<strong> RTL only bugs open / in-progress Total = 28.</strong></li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=16, Resolved=19, Updated=31.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li>Firewall Adapter Verification:<br/><ol><li>Started firewall bring-up verification.</li><li><strong>Visually verify priority=7 to fire interrupt and poison the ATP packet.</strong></li></ol></li><li>CTL_Layer Verification:<ol><li><strong>CTL interface redefinition</strong> (eliminate msgTypeAttr, split dp_prot into ib/sb).</li><li><strong>3 outstanding bugs pending as DII is high priority currently for Eric.</strong></li></ol></li><li>Finished Multi-Reset support is implemented in top_axi, top_smi &amp; top_atp testbenches.<ol><li>Regression is pending to verify feature is working in all benches and found any new RTL bugs due to this TB feature.</li></ol></li><li>DV Infrastructure:<ol><li>Started Integrated new TACHL coverage into runsim... plan to finish it by next week.</li><li>Latest TACHL Coverage numbers <strong><span class="legacy-color-text-blue4">Statement = 79%; Branches = 61%</span>. </strong>Details at <strong><a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/regression/2019_07_10_0955/tachl_coverage/report_tc_merged_envs/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/regression/2019_07_10_0955/tachl_coverage/report_tc_merged_envs/index.html</a></strong></li><li>Started adding IPXACT and RAL flow into runsim... plan to finish it by next week..</li><li><strong>Waiting from Maestro for &quot;module load maestro-hw-tools&quot;</strong></li></ol></li><li>Symphony nightly regression <strong>passing rate at at 92%</strong>... Detail triaging report is shown in &quot;Functional Verification&quot; section below.</li><li>Miscellaneous items / meetings<ol><li>Aniq &amp; Ailyn started on 7/15 in Austin TX.</li><li>Upcoming DV interviews:<ol><li>Sen – 7/17 (Onsite).</li><li>Pratyush – 7/16 (Phone)</li><li>Bhavesh – 7/17 (Phone)</li></ol></li><li>Meetings on Symphony parameters sync-up between HW and Maestro.</li><li>Meeting with AJ on Maestro Test flow.</li><li><strong>Meeting with SteveP on Maestro module release... need to followup on the solution.</strong></li><li>Meeting with Khaled on Symphony verification schedule.</li><li>Multiple calls to prospective Senior DV candidates from Linkedin.</li><li>Sync-up meeting on CTL verification issues &amp;  progress.</li><li>DV weekly sync-up meeting.</li></ol></li><li>Mentor license utilization live graph shown below is at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16164394/licenses.jpg?api=v2"></span></li></ol><p> </p><h1 id="id-2019-07-13Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16164394/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16164394/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16164394/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16164394/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; Click Here:</u></strong></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Graphical view and details are coming soon.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>CTL Verification</p><ul><li><p>Emergency fixes Monday for a CTL interface redefinition (eliminate msgTypeAttr, split dp_prot into ib/sb).</p></li><li><p>SYM-1169 out, for a 2x2 configuration to support ID compression testing: this will require heterogeneous interface and multi-source support in the bench, which means it is dependent on the new interfaces. Neither Eric nor I had realized that this would require heterogeneous interfaces until we discussed the test configuration.</p></li><li><p>response striping and reorder buffer implementation in the bench: waiting for those other bugs to be turned around before this can really be brought up.</p></li><li><p>3 bugs (SYM-1136, SYM-1157, SYM-1159) outstanding on Eric, but he says DII has taken his priority</p></li></ul></li><li><p>VC Buffer Switch.</p><ul><li><p>No progress this week... as gated by SYM-1118 &amp; 1090. </p></li></ul></li><li><p>Multi-Reset Support:</p><ul><li class="MsoListParagraph">Reset looping completed on AXI,ATP and SMI including VIP and test config changes on the 3 environments.</li><li class="MsoListParagraph">Started going through PMA block specification, P and N channel specs.</li><li class="MsoListParagraph">Regression failure debug and bug reporting on TB issues.</li></ul></li><li><p>Firewall Verification:</p><ul><li>Reviewed current information on the Firewall module.</li><li>Got queries resolved from the designer.</li><li>Run the basic simulation setup by the designer.</li><li>Plugged the json files in the existing verification infrastructure and did sanity testing.</li></ul></li><li><p>Regression fail debug/TB-fixes/triage.</p></li><li><p>TB changes for glbl_timeout for top_atp - done. Need to add same for other ENVs.</p></li><li>Update runsim.js to reflect fail status on ARM assertion errors - 1161</li><li><p>Debug top_axi_axi_ni regression failures.</p></li><li>Fixed AXI4PC errors (SYM-1160)</li><li>Implement/debug AXI4 P0 features (SYM-1140).</li><ul><li>Add support for exclusive access, buffered write and non-modifiable transactions in AXI4 VIP.</li></ul></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>JIRAs:<ul><li>1104 - debug/fix TB issues in regression fail.</li><li>1148 - fix tb issue - codegen regress fail</li><li>1153/1155 - fix tb issue - regress fail.</li><li>1146 - fix tb issue - regress fail</li><li>1048 - look into RAL integration flow in runsim.js</li><li>1156 - tb fix - codegen error</li><li>1115 - fix json error - regress fail</li><li>1162 - debug RTL error.</li><li>1164 - debug TB issue related to reset_loop in multi clk - regress fail</li><li>1165 - fix reset_loop issue in TB - regress fail</li><li>1166 - debug RTL issue</li><li>1167 - debug RTL issue</li><li>1161 - update runsim.js to consider ARM assertion error and generate fail status</li><li>1154 - Firewall Integration into Symphony Verification Environment.</li><li>1160 - Debug for AXI4PC errors coming from Target-NL.</li><li>1163 - Debug TB for AXI4PC errors.</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Regression triaging report from Archit (<strong>excellent work in keeping the close eye on regression failures</strong>). </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh"><p>ENV</p></th><th class="confluenceTh"><p>config/test</p></th><th class="confluenceTh"><p>JIRA</p></th><th class="confluenceTh"><p>Assignee</p></th><th class="confluenceTh"><p>Cnt</p></th><th class="confluenceTh"><p>Grp</p></th><th class="confluenceTh"><p>Status</p></th></tr><tr><th rowspan="5" class="confluenceTh"><p>top_atp</p><p> </p><p> </p><p> </p><p> </p></th><td class="confluenceTd"><p>atp_rand_s_dw</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Fixed</p></td></tr><tr><td class="confluenceTd"><p>atp_rand_s</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">1000</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Global timeout,passed in latest</p></td></tr><tr><td class="confluenceTd"><p>atp_4x4_s</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Debug ongoing</p></td></tr><tr><td class="confluenceTd"><p>atp_2x2_s_clkadp</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">2</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Global timeout,passed in latest</p></td></tr><tr><td class="confluenceTd"><p>atp_pmon_s</p></td><td class="confluenceTd"><p align="right">1143</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Open</p></td></tr><tr><th rowspan="6" class="confluenceTh"><p>top_ctl</p><p> </p><p> </p><p> </p><p> </p><p> </p></th><td class="confluenceTd"><p>basic_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CTL Response boundary mismatched</p></td></tr><tr><td class="confluenceTd"><p>split_1x1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CTL Request boundary mismatched</p></td></tr><tr><td class="confluenceTd"><p>split_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CTL Request boundary mismatched</p></td></tr><tr><td class="confluenceTd"><p>stripe_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CTL Request boundary mismatched</p></td></tr><tr><td class="confluenceTd"><p>stripe_split_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CTL Request boundary mismatched</p></td></tr><tr><td class="confluenceTd"><p>basic_cfg</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">2</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CTL Request boundary mismatched</p></td></tr><tr><th rowspan="3" class="confluenceTh"><p>top_smi</p><p> </p><p> </p></th><td class="confluenceTd"><p>green_rand</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Didn't run,passing in latest</p></td></tr><tr><td class="confluenceTd"><p>vc_buff_switch_12x12_arb1</p></td><td class="confluenceTd"><p align="right">1090</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Could not find expected SMI <br/> transaction for target</p></td></tr><tr><td class="confluenceTd"><p>vc_buff_switch_12x12_arb2_b1_2</p></td><td class="confluenceTd"><p align="right">1090</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Could not find expected SMI <br/> transaction for target</p></td></tr><tr><th class="confluenceTh"><p>top_apb_apb</p></th><td class="confluenceTd"><p>top_apb_apb</p></td><td class="confluenceTd"><p align="right">1167</p></td><td class="confluenceTd"><p>Jason</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>slv_pwrite =X</p></td></tr><tr><th class="confluenceTh"><p>top_apb_axi_ni</p></th><td class="confluenceTd"><p>top_apb_axi_4x4</p></td><td class="confluenceTd"><p align="right">1166</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>cache/burst = Z</p></td></tr><tr><th rowspan="14" class="confluenceTh"><p>top_axi_axi_ni</p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p></th><td class="confluenceTd"><p>top_axi_atu</p></td><td class="confluenceTd"><p align="right">1165</p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">130</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Fixed</p></td></tr><tr><td class="confluenceTd"><p>top_axi_atu1x2</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_axi_atu2x2_asyncadp</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_axi_atu2x2_clkadp</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_axi_1x4</p></td><td class="confluenceTd"><p>1073/1102</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue,arburst = Z</p></td></tr><tr><td class="confluenceTd"><p>top_axi_atu_8x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">60</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_axi_atu_8x8_noI</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_11x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_multiclk_11x8</p></td><td class="confluenceTd"><p>1165/1073</p></td><td class="confluenceTd"><p>Archit/Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Fixed compile err,wready in latest</p></td></tr><tr><td class="confluenceTd"><p>top_multiclk_11x8_rdi</p></td><td class="confluenceTd"><p>1165/1073</p></td><td class="confluenceTd"><p>Archit/Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Fixed compile err,wready in latest</p></td></tr><tr><td class="confluenceTd"><p>top_axi_atu_mesh16x16</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">60</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_axi_atu_ring16x16</p></td><td class="confluenceTd"><p align="right">1165</p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Fixed</p></td></tr><tr><td class="confluenceTd"><p>top_axi_multi_width_cfg1</p></td><td class="confluenceTd"><p>1106/1125/<br/> 1145</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>write/read conversion issue,improper<br/> read data at initiator</p></td></tr><tr><td class="confluenceTd"><p>top_axi_multi_clk_width</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready in latest</p></td></tr><tr><th rowspan="6" class="confluenceTh"><p>top_axi_axi</p><p> </p><p> </p><p> </p><p> </p><p> </p></th><td class="confluenceTd"><p>top_11x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_axi_1x4</p></td><td class="confluenceTd"><p>1102/1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue,ar_burst = Z</p></td></tr><tr><td class="confluenceTd"><p>top_axi_multi_width_cfg1</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">6</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_multiclk_11x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">6</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_multiclk_11x8_rdi</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">1</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><td class="confluenceTd"><p>top_axi_multi_clk_width</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">19</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr></tbody></table></div></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><p> </p><ul><li style="list-style-type: none;background-image: none;"><ul><li>Added tachl-merge between envs &amp; consolidated between different runs<ul><li>Merging errors out immediately if any one tachl src file changes. Spoke to Allan about this issue, his initial guess is it might be difficult to implement that, will have to speak to Dan today about it.</li></ul></li><li>Added tachl regression html page with the merged results. Final touch ups going on, will push the code today.</li><li>Discussed with Archit on RAL-flow integration. There are few issues with the generation part. JIRAS: https://arterisip.atlassian.net/browse/SYM-1123, https://arterisip.atlassian.net/browse/SYM-1133. Archit has pointed to working files in his local repo, Will integrate the flow. Would be difficult to verify though.</li><li>Discussed with Allan regarding:<ul><li>Fix for tachl-cover merge issue</li><li>Maestro integration issue of hw-sym due to env variables used in jsLib files</li><li>Better approach to suppressing logs while running tachl.</li></ul></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Aniq &amp; Ailyn started on 7/15 in Austin TX.</li><li>Upcoming DV interviews:<ol style="list-style-type: lower-roman;"><li>Sen – 7/17 (Onsite).</li><li>Pratyush – 7/16 (Phone)</li><li>Bhavesh – 7/17 (Phone)</li></ol></li><li>Meetings on Symphony parameters sync-up between HW and Maestro.</li><li>Meeting with AJ on Maestro Test flow.</li><li><strong>Meeting with SteveP on Maestro module release... need to followup on the solution.</strong></li><li>Meeting with Khaled on Symphony verification schedule.</li><li>Multiple calls to prospective Senior DV candidates from Linkedin.</li><li>Sync-up meeting on CTL verification issues &amp;  progress.</li><li>DV weekly sync-up meeting.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad – PTO: 8/5 to 8/16.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-13Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16164394/legato_status.jpg?api=v2"></span><br/></strong></u></p><p class="MsoNormal"> </p>