set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_packets_to_transactions_converter.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_sc_fifo.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/dummy_master/dummy_master.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_streaming.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/my_build_id/my_build_id_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_jtag_interface.v]
 set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_jtag_phy.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_dc_streaming.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_phy.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/my_dut/my_dut_hw.tcl]
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc]
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_jtag_phy/altera_jtag_dc_streaming_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_synchronizer_bundle.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v]
 set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) pll.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_idle_remover/altera_avalon_st_idle_remover.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_bytes_to_packets.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_channel_adapter_0.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/my_build_id/my_build_id.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_channel_adapter_1.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/my_dut/my_dut.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/dummy_master/dummy_master_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_packets_to_bytes.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/stream_back_pressure_gate/stream_back_pressure_gate.v]
 set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_timing_adapter.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/stream_back_pressure_gate/stream_back_pressure_gate_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/80/ip/sopc_builder_ip/altera_avalon_st_idle_inserter/altera_avalon_st_idle_inserter.v]
 