// Seed: 263090263
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign id_3 = 1;
  wire id_4;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 id_6
);
  assign id_3 = 1;
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign id_8[1] = id_2;
endmodule
