// Seed: 3701930803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  wire id_14, id_15;
  localparam id_16 = -1;
  logic id_17;
  assign id_12[(-1) :-1] = -1;
  logic id_18;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  inout reg id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always id_2 -= -1;
  id_11 :
  assert property (@(posedge -1'b0) 1)
  else;
  wire id_12;
  assign id_11 = id_11 & id_10[id_4];
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_7,
      id_12,
      id_12,
      id_11,
      id_6,
      id_2,
      id_11,
      id_11,
      id_10
  );
  always begin : LABEL_0
    id_9 <= id_4;
  end
endmodule
