# do aula14.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:31 on Nov 21,2022
# vcom -work work aula14.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity TopLevel
# -- Compiling architecture structure of TopLevel
# End time: 22:21:32 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:33 on Nov 21,2022
# vcom -work work Waveform4.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TopLevel_vhd_vec_tst
# -- Compiling architecture TopLevel_arch of TopLevel_vhd_vec_tst
# End time: 22:21:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.TopLevel_vhd_vec_tst 
# Start time: 22:21:33 on Nov 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevel_vhd_vec_tst(toplevel_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.toplevel(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 597912 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** UI-Msg: (vsim-4002) Invalid keyword 'f_ADD'. Expected 'add', 'checkpoint', 'comment', 'dumpports', 'dumpportsall', 'dumpportsflush', 'dumpportslimit', 'dumpportsoff', 'dumpportson', 'file', 'files', 'flush', 'limit', 'off', or 'on'.
# Usage:
#   vcd add <arguments>
#   vcd checkpoint <arguments>
#   vcd comment <arguments>
#   vcd dumpports <arguments>
#   vcd dumpportsall <arguments>
#   vcd dumpportsflush <arguments>
#   vcd dumpportslimit <arguments>
#   vcd dumpportsoff <arguments>
#   vcd dumpportson <arguments>
#   vcd file <arguments>
#   vcd files <arguments>
#   vcd flush <arguments>
#   vcd limit <arguments>
#   vcd off <arguments>
#   vcd on <arguments>
# Executing ONERROR command at macro ./aula14.do line 7
# End time: 22:21:34 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
