digraph G {
"MINDY1" -> "MINDY2"
"MINDY1" -> "ATXN3"
"MINDY1" -> "TOR1AIP2"
"MINDY1" -> "ATL3"
"CMPK1" -> "ATL3"
"CMPK1" -> "ATL2"
"CMPK1" -> "PI4K2B"
"CMPK1" -> "CMAS"
"TMEM43" -> "ATL3"
"TMEM43" -> "ATL2"
"TMEM43" -> "ATL1"
"TMEM43" -> "CMPK1"
"ATL2" -> "ATL3"
"ATL2" -> "ATL1"
"ATL2" -> "CMPK1"
"ATL2" -> "PI4K2B"
"CMAS" -> "PI4K2B"
"CMAS" -> "CMPK1"
"CMAS" -> "ATL2"
"CMAS" -> "ATL1"
"PI4K2B" -> "CMPK1"
"PI4K2B" -> "CMAS"
"PI4K2B" -> "ATL3"
"PI4K2B" -> "ATL2"
"ATL1" -> "ATL2"
"ATL1" -> "ATL3"
"ATL1" -> "MINDY1"
"ATL1" -> "CMAS"
"ATXN3" -> "MINDY1"
"ATXN3" -> "MINDY2"
"ATXN3" -> "ATL3"
"ATXN3" -> "PI4K2B"
"MINDY2" -> "MINDY1"
"MINDY2" -> "ATXN3"
"MINDY2" -> "TOR1AIP2"
"MINDY2" -> "PI4K2B"
"TOR1AIP2" -> "MINDY1"
"TOR1AIP2" -> "MINDY2"
"TOR1AIP2" -> "ATL3"
"TOR1AIP2" -> "CMPK1"
"ATL3" -> "ATL2"
"ATL3" -> "TMEM43"
"ATL3" -> "CMPK1"
"ATL3" -> "ATL1"
}
