
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002531    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007887    0.102737    0.181609   18.251621 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.102737    0.000234   18.251856 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004226    0.048995    0.091481   18.343336 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.048995    0.000027   18.343363 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.343363   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130347    0.006231   30.147839 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012498    0.058068    0.226592   30.374432 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.058069    0.000568   30.375000 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.275002   clock uncertainty
                                  0.000000   30.275002   clock reconvergence pessimism
                                  0.466396   30.741398   library recovery time
                                             30.741398   data required time
---------------------------------------------------------------------------------------------
                                             30.741398   data required time
                                            -18.343363   data arrival time
---------------------------------------------------------------------------------------------
                                             12.398035   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002921    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840043    0.000022   10.180022 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002098    0.102732    1.537543   11.717566 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.102732    0.000012   11.717578 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004595    0.125879    1.226513   12.944092 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.125879    0.000084   12.944176 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014109    0.063998    0.302468   13.246644 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.064005    0.000754   13.247398 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069597    0.657851    1.725061   14.972459 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.658132    0.013396   14.985855 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             14.985855   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.755903   29.651226   library setup time
                                             29.651226   data required time
---------------------------------------------------------------------------------------------
                                             29.651226   data required time
                                            -14.985855   data arrival time
---------------------------------------------------------------------------------------------
                                             14.665372   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003079    0.840000    0.000000   10.180000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840048    0.000025   10.180025 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002204    0.103874    1.539406   11.719431 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.103874    0.000022   11.719453 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002386    0.105191    1.188954   12.908407 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.105191    0.000009   12.908416 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018376    0.073722    0.303259   13.211675 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.073743    0.001290   13.212964 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.065732    0.623195    1.703069   14.916034 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.623517    0.013788   14.929821 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             14.929821   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.747215   29.659914   library setup time
                                             29.659914   data required time
---------------------------------------------------------------------------------------------
                                             29.659914   data required time
                                            -14.929821   data arrival time
---------------------------------------------------------------------------------------------
                                             14.730093   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003549    0.840000    0.000000   10.180000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840067    0.000036   10.180036 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002170    0.103507    1.538817   11.718853 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.103507    0.000022   11.718875 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002620    0.107867    1.192925   12.911800 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.107867    0.000024   12.911824 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.014751    0.065355    0.295254   13.207078 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.065363    0.000792   13.207870 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.064631    0.616010    1.693395   14.901264 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.616189    0.010534   14.911798 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             14.911798   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.745375   29.661755   library setup time
                                             29.661755   data required time
---------------------------------------------------------------------------------------------
                                             29.661755   data required time
                                            -14.911798   data arrival time
---------------------------------------------------------------------------------------------
                                             14.749956   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003253    0.840000    0.000000   10.180000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840045    0.000024   10.180024 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002900    0.106897    1.551698   11.731723 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.106897    0.000037   11.731760 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002596    0.107609    1.194234   12.925994 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.107609    0.000025   12.926019 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017722    0.089934    0.311394   13.237413 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.089945    0.001108   13.238521 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056223    0.545948    1.648274   14.886795 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.546097    0.009140   14.895936 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             14.895936   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.727782   29.679348   library setup time
                                             29.679348   data required time
---------------------------------------------------------------------------------------------
                                             29.679348   data required time
                                            -14.895936   data arrival time
---------------------------------------------------------------------------------------------
                                             14.783412   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003184    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840049    0.000026   10.180026 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002572    0.104509    1.545897   11.725923 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.104509    0.000032   11.725955 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003775    0.115614    1.213970   12.939925 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.115614    0.000046   12.939971 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.026642    0.088850    0.327922   13.267893 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.089010    0.003411   13.271304 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052209    0.512464    1.620921   14.892225 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.512578    0.007841   14.900066 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             14.900066   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.719369   29.687761   library setup time
                                             29.687761   data required time
---------------------------------------------------------------------------------------------
                                             29.687761   data required time
                                            -14.900066   data arrival time
---------------------------------------------------------------------------------------------
                                             14.787694   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002716    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840035    0.000019   10.180018 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003086    0.108398    1.554963   11.734982 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.108398    0.000038   11.735021 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003499    0.112309    1.211054   12.946074 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.112309    0.000045   12.946120 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031748    0.131061    0.354231   13.300351 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.131197    0.004023   13.304375 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045899    0.459721    1.600732   14.905107 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.459784    0.005786   14.910892 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             14.910892   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.702639   29.704491   library setup time
                                             29.704491   data required time
---------------------------------------------------------------------------------------------
                                             29.704491   data required time
                                            -14.910892   data arrival time
---------------------------------------------------------------------------------------------
                                             14.793598   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002715    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840035    0.000019   10.180018 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003127    0.108749    1.555698   11.735717 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.108749    0.000040   11.735757 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003553    0.112939    1.212198   12.947954 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.112939    0.000047   12.948001 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033579    0.136771    0.359575   13.307577 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.136890    0.003880   13.311457 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043361    0.438605    1.586718   14.898174 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.438656    0.005167   14.903341 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             14.903341   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.695508   29.711622   library setup time
                                             29.711622   data required time
---------------------------------------------------------------------------------------------
                                             29.711622   data required time
                                            -14.903341   data arrival time
---------------------------------------------------------------------------------------------
                                             14.808281   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003432    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840056    0.000029   10.180030 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002642    0.104988    1.547136   11.727165 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.104988    0.000031   11.727197 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005085    0.129196    1.233526   12.960723 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.129196    0.000091   12.960814 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.026247    0.113962    0.348464   13.309278 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.114057    0.003170   13.312449 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044137    0.445092    1.580239   14.892688 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.445155    0.005723   14.898411 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             14.898411   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.697702   29.709429   library setup time
                                             29.709429   data required time
---------------------------------------------------------------------------------------------
                                             29.709429   data required time
                                            -14.898411   data arrival time
---------------------------------------------------------------------------------------------
                                             14.811018   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002507    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840029    0.000015   10.180016 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003431    0.111538    1.561059   11.741075 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.111538    0.000047   11.741121 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003306    0.110250    1.209225   12.950346 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.110250    0.000044   12.950391 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038134    0.151093    0.370094   13.320485 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.151236    0.004433   13.324918 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040551    0.415172    1.575597   14.900515 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.415201    0.004031   14.904546 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             14.904546   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.687592   29.719538   library setup time
                                             29.719538   data required time
---------------------------------------------------------------------------------------------
                                             29.719538   data required time
                                            -14.904546   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814992   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002893    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840042    0.000022   10.180022 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001686    0.098264    1.530268   11.710291 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.098264    0.000014   11.710305 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002416    0.105518    1.186625   12.896930 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.105518    0.000023   12.896954 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015764    0.083437    0.303720   13.200673 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.083446    0.000941   13.201613 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055374    0.538658    1.639930   14.841543 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.538770    0.007981   14.849524 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             14.849524   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.725943   29.681187   library setup time
                                             29.681187   data required time
---------------------------------------------------------------------------------------------
                                             29.681187   data required time
                                            -14.849524   data arrival time
---------------------------------------------------------------------------------------------
                                             14.831661   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002984    0.840000    0.000000   10.180000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840043    0.000023   10.180023 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.098374    1.530448   11.710471 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.098374    0.000015   11.710486 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002425    0.105623    1.186844   12.897330 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.105623    0.000022   12.897353 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015469    0.082449    0.302807   13.200160 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.082458    0.000959   13.201118 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055087    0.536130    1.637893   14.839012 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.536232    0.007709   14.846721 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             14.846721   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.725306   29.681824   library setup time
                                             29.681824   data required time
---------------------------------------------------------------------------------------------
                                             29.681824   data required time
                                            -14.846721   data arrival time
---------------------------------------------------------------------------------------------
                                             14.835103   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002339    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840025    0.000013   10.180014 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002168    0.103488    1.538769   11.718782 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.103488    0.000022   11.718805 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002356    0.104842    1.188218   12.907022 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.104842    0.000020   12.907043 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031270    0.129557    0.349330   13.256373 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.129683    0.003856   13.260229 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045922    0.459934    1.600027   14.860255 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.460003    0.005993   14.866249 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             14.866249   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.702713   29.704418   library setup time
                                             29.704418   data required time
---------------------------------------------------------------------------------------------
                                             29.704418   data required time
                                            -14.866249   data arrival time
---------------------------------------------------------------------------------------------
                                             14.838168   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002974    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840042    0.000022   10.180022 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002706    0.105445    1.548271   11.728293 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.105445    0.000034   11.728327 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002194    0.102995    1.186339   12.914666 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.102995    0.000009   12.914675 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032267    0.132661    0.351355   13.266029 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.132759    0.003462   13.269491 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044205    0.445535    1.590522   14.860014 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.445585    0.005160   14.865174 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             14.865174   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.697847   29.709284   library setup time
                                             29.709284   data required time
---------------------------------------------------------------------------------------------
                                             29.709284   data required time
                                            -14.865174   data arrival time
---------------------------------------------------------------------------------------------
                                             14.844109   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002622    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840033    0.000018   10.180018 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001584    0.097161    1.528468   11.708486 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.097161    0.000006   11.708492 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002670    0.108411    1.190573   12.899065 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.108411    0.000028   12.899093 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031987    0.131784    0.353126   13.252219 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.131900    0.003776   13.255995 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044263    0.446125    1.590159   14.846154 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.446182    0.005437   14.851590 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             14.851590   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.698048   29.709082   library setup time
                                             29.709082   data required time
---------------------------------------------------------------------------------------------
                                             29.709082   data required time
                                            -14.851590   data arrival time
---------------------------------------------------------------------------------------------
                                             14.857491   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002803    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840038    0.000020   10.180019 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002333    0.102818    1.541681   11.721701 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102818    0.000027   11.721727 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002133    0.102292    1.183914   12.905642 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.102292    0.000009   12.905650 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034123    0.138463    0.355763   13.261414 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.138580    0.003872   13.265286 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042552    0.431878    1.582233   14.847519 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.431923    0.004910   14.852429 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             14.852429   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.693236   29.713894   library setup time
                                             29.713894   data required time
---------------------------------------------------------------------------------------------
                                             29.713894   data required time
                                            -14.852429   data arrival time
---------------------------------------------------------------------------------------------
                                             14.861465   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002660    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840035    0.000019   10.180018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001899    0.100577    1.534032   11.714050 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100577    0.000018   11.714068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003052    0.107770    1.199109   12.913177 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.107770    0.000038   12.913216 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012685    0.073495    0.294447   13.207663 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.073500    0.000739   13.208402 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051767    0.508447    1.611444   14.819845 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.508525    0.006641   14.826487 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             14.826487   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.718352   29.688778   library setup time
                                             29.688778   data required time
---------------------------------------------------------------------------------------------
                                             29.688778   data required time
                                            -14.826487   data arrival time
---------------------------------------------------------------------------------------------
                                             14.862292   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003288    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840058    0.000030   10.180031 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001619    0.097531    1.529080   11.709110 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.097531    0.000006   11.709117 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002176    0.102773    1.181979   12.891096 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.102773    0.000009   12.891105 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016195    0.084782    0.303952   13.195057 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.084788    0.000878   13.195934 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052187    0.511862    1.619942   14.815877 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.511937    0.006594   14.822471 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             14.822471   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.719208   29.687922   library setup time
                                             29.687922   data required time
---------------------------------------------------------------------------------------------
                                             29.687922   data required time
                                            -14.822471   data arrival time
---------------------------------------------------------------------------------------------
                                             14.865452   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003191    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840049    0.000026   10.180026 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001974    0.101390    1.535361   11.715387 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.101390    0.000019   11.715405 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002515    0.106662    1.189985   12.905391 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.106662    0.000011   12.905401 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.030126    0.095512    0.329172   13.234573 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.095743    0.004270   13.238844 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046593    0.465635    1.586965   14.825809 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.465728    0.006877   14.832686 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             14.832686   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.704645   29.702484   library setup time
                                             29.702484   data required time
---------------------------------------------------------------------------------------------
                                             29.702484   data required time
                                            -14.832686   data arrival time
---------------------------------------------------------------------------------------------
                                             14.869799   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002261    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840024    0.000012   10.180013 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002006    0.101737    1.535916   11.715929 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.101737    0.000020   11.715948 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002923    0.111337    1.197427   12.913376 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.111337    0.000028   12.913404 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.032136    0.099378    0.334962   13.248366 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.099607    0.004360   13.252727 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044753    0.450037    1.577613   14.830339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.450091    0.005392   14.835732 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             14.835732   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.699368   29.707762   library setup time
                                             29.707762   data required time
---------------------------------------------------------------------------------------------
                                             29.707762   data required time
                                            -14.835732   data arrival time
---------------------------------------------------------------------------------------------
                                             14.872031   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003410    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840057    0.000030   10.180031 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002033    0.102022    1.536395   11.716426 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.102022    0.000020   11.716446 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.104772    1.187365   12.903811 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.104772    0.000022   12.903833 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013589    0.076363    0.296014   13.199847 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.076369    0.000802   13.200649 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050990    0.501975    1.607522   14.808171 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.502062    0.006910   14.815082 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             14.815082   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.716729   29.690401   library setup time
                                             29.690401   data required time
---------------------------------------------------------------------------------------------
                                             29.690401   data required time
                                            -14.815082   data arrival time
---------------------------------------------------------------------------------------------
                                             14.875319   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003219    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840048    0.000026   10.180026 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002031    0.102000    1.536355   11.716381 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.102000    0.000020   11.716401 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002843    0.110418    1.196131   12.912532 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.110418    0.000028   12.912560 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031492    0.098082    0.333769   13.246328 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.098244    0.003660   13.249989 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044621    0.449123    1.575459   14.825447 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.449194    0.006030   14.831477 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             14.831477   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.699065   29.708067   library setup time
                                             29.708067   data required time
---------------------------------------------------------------------------------------------
                                             29.708067   data required time
                                            -14.831477   data arrival time
---------------------------------------------------------------------------------------------
                                             14.876589   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003818    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840069    0.000036   10.180037 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002564    0.104458    1.545768   11.725804 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.104458    0.000030   11.725835 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.103192    1.186145   12.911981 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.103192    0.000009   12.911989 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.029459    0.123883    0.344209   13.256198 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.123975    0.003265   13.259463 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042335    0.430015    1.573616   14.833079 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.430057    0.004759   14.837838 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             14.837838   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.692606   29.714523   library setup time
                                             29.714523   data required time
---------------------------------------------------------------------------------------------
                                             29.714523   data required time
                                            -14.837838   data arrival time
---------------------------------------------------------------------------------------------
                                             14.876685   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003261    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840052    0.000028   10.180028 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001921    0.100807    1.534414   11.714441 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.100807    0.000018   11.714459 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002386    0.105180    1.187385   12.901844 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.105180    0.000009   12.901854 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.030263    0.095773    0.328778   13.230631 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.095968    0.003939   13.234571 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045885    0.459717    1.582445   14.817016 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.459799    0.006445   14.823461 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             14.823461   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.702644   29.704487   library setup time
                                             29.704487   data required time
---------------------------------------------------------------------------------------------
                                             29.704487   data required time
                                            -14.823461   data arrival time
---------------------------------------------------------------------------------------------
                                             14.881026   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002932    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840039    0.000020   10.180020 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001987    0.101523    1.535573   11.715594 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.101523    0.000020   11.715613 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002295    0.104138    1.186127   12.901740 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.104138    0.000020   12.901761 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033132    0.135365    0.354070   13.255831 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.135485    0.003856   13.259687 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041027    0.419221    1.570506   14.830194 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.419261    0.004556   14.834750 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             14.834750   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.688962   29.718168   library setup time
                                             29.718168   data required time
---------------------------------------------------------------------------------------------
                                             29.718168   data required time
                                            -14.834750   data arrival time
---------------------------------------------------------------------------------------------
                                             14.883418   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002609    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840032    0.000017   10.180017 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.101948    1.536264   11.716281 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.101948    0.000013   11.716294 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003125    0.108445    1.201109   12.917402 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.108445    0.000037   12.917439 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036173    0.107287    0.340154   13.257593 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.107792    0.005486   13.263080 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041586    0.423918    1.560005   14.823085 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.423987    0.005837   14.828921 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             14.828921   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.690558   29.716574   library setup time
                                             29.716574   data required time
---------------------------------------------------------------------------------------------
                                             29.716574   data required time
                                            -14.828921   data arrival time
---------------------------------------------------------------------------------------------
                                             14.887651   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002935    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840042    0.000022   10.180022 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001704    0.098463    1.530591   11.710613 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.098463    0.000015   11.710629 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002478    0.106230    1.187834   12.898462 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.106230    0.000024   12.898486 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013138    0.074860    0.295345   13.193831 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.074862    0.000572   13.194404 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047284    0.471139    1.582079   14.776483 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.471198    0.005705   14.782187 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             14.782187   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.706491   29.700640   library setup time
                                             29.700640   data required time
---------------------------------------------------------------------------------------------
                                             29.700640   data required time
                                            -14.782187   data arrival time
---------------------------------------------------------------------------------------------
                                             14.918452   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002583    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840031    0.000016   10.180017 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003327    0.110524    1.559221   11.739238 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.110524    0.000052   11.739289 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003684    0.114543    1.215432   12.954721 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.114543    0.000060   12.954781 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.009835    0.071629    0.293494   13.248275 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.071629    0.000364   13.248639 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039833    0.409231    1.531262   14.779902 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.409248    0.003388   14.783290 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             14.783290   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.685583   29.721546   library setup time
                                             29.721546   data required time
---------------------------------------------------------------------------------------------
                                             29.721546   data required time
                                            -14.783290   data arrival time
---------------------------------------------------------------------------------------------
                                             14.938257   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003767    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840070    0.000036   10.180037 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001619    0.097531    1.529084   11.709121 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.097531    0.000006   11.709127 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002747    0.109297    1.192139   12.901266 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.109297    0.000028   12.901295 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011384    0.069406    0.290923   13.192218 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.069407    0.000416   13.192633 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044816    0.450523    1.563490   14.756123 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.450559    0.004585   14.760708 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             14.760708   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.699526   29.707603   library setup time
                                             29.707603   data required time
---------------------------------------------------------------------------------------------
                                             29.707603   data required time
                                            -14.760708   data arrival time
---------------------------------------------------------------------------------------------
                                             14.946896   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002831    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840039    0.000020   10.180020 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001883    0.100401    1.533747   11.713768 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100401    0.000017   11.713785 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001993    0.100684    1.180187   12.893971 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.100684    0.000010   12.893981 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010158    0.072943    0.287866   13.181848 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.072944    0.000437   13.182284 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043211    0.437174    1.554464   14.736749 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.437204    0.004219   14.740967 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             14.740967   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.695018   29.712111   library setup time
                                             29.712111   data required time
---------------------------------------------------------------------------------------------
                                             29.712111   data required time
                                            -14.740967   data arrival time
---------------------------------------------------------------------------------------------
                                             14.971143   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002549    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840030    0.000016   10.180017 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002283    0.104735    1.540802   11.720819 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.104735    0.000025   11.720843 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001724    0.097607    1.177614   12.898457 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.097607    0.000006   12.898463 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.013358    0.086206    0.300282   13.198746 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.086208    0.000612   13.199358 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038433    0.401023    1.527673   14.727031 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.401045    0.003566   14.730597 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             14.730597   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.682815   29.724316   library setup time
                                             29.724316   data required time
---------------------------------------------------------------------------------------------
                                             29.724316   data required time
                                            -14.730597   data arrival time
---------------------------------------------------------------------------------------------
                                             14.993720   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002853    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840036    0.000019   10.180018 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002104    0.102798    1.537649   11.717668 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102798    0.000020   11.717688 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002723    0.104984    1.194392   12.912080 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.104984    0.000035   12.912114 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.008443    0.066162    0.282584   13.194698 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.066162    0.000309   13.195007 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038128    0.403135    1.515904   14.710911 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.403152    0.003118   14.714028 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             14.714028   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.683526   29.723604   library setup time
                                             29.723604   data required time
---------------------------------------------------------------------------------------------
                                             29.723604   data required time
                                            -14.714028   data arrival time
---------------------------------------------------------------------------------------------
                                             15.009576   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003262    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840051    0.000027   10.180027 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001898    0.100556    1.534004   11.714031 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100556    0.000018   11.714048 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001719    0.097550    1.175392   12.889441 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.097550    0.000006   12.889447 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.009418    0.069964    0.283092   13.172539 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.069964    0.000353   13.172892 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.029553    0.336173    1.447529   14.620420 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.336175    0.001496   14.621917 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             14.621917   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.660921   29.746210   library setup time
                                             29.746210   data required time
---------------------------------------------------------------------------------------------
                                             29.746210   data required time
                                            -14.621917   data arrival time
---------------------------------------------------------------------------------------------
                                             15.124293   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003825    0.920000    0.000000    9.460000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920076    0.000040    9.460040 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005046    0.128474    1.617477   11.077517 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.128474    0.000103   11.077620 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003907    0.117600    1.228583   12.306204 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.117600    0.000060   12.306264 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016663    0.069769    0.304905   12.611169 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.069788    0.001187   12.612355 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075726    0.709612    1.767682   14.380037 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.709961    0.015286   14.395323 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             14.395323   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.563714   29.843418   library setup time
                                             29.843418   data required time
---------------------------------------------------------------------------------------------
                                             29.843418   data required time
                                            -14.395323   data arrival time
---------------------------------------------------------------------------------------------
                                             15.448094   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002594    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920034    0.000018    9.460018 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001684    0.098153    1.561856   11.021873 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.098153    0.000014   11.021888 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003327    0.110357    1.202764   12.224652 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.110357    0.000041   12.224692 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.017007    0.070456    0.302383   12.527076 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.070467    0.000944   12.528020 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070425    0.664866    1.733451   14.261471 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.665128    0.013030   14.274500 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             14.274500   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.553995   29.853134   library setup time
                                             29.853134   data required time
---------------------------------------------------------------------------------------------
                                             29.853134   data required time
                                            -14.274500   data arrival time
---------------------------------------------------------------------------------------------
                                             15.578634   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003042    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920048    0.000025    9.460025 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002622    0.104768    1.578427   11.038452 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.104768    0.000032   11.038485 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.111479    1.199169   12.237653 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.111479    0.000032   12.237685 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.058590    0.152104    0.380719   12.618404 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.152684    0.007490   12.625895 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044417    0.447071    1.602716   14.228611 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.447101    0.004241   14.232852 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             14.232852   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.503244   29.903885   library setup time
                                             29.903885   data required time
---------------------------------------------------------------------------------------------
                                             29.903885   data required time
                                            -14.232852   data arrival time
---------------------------------------------------------------------------------------------
                                             15.671033   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003735    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920075    0.000039    9.460039 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002270    0.104511    1.572215   11.032254 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.104511    0.000025   11.032279 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003252    0.109659    1.204672   12.236952 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.109659    0.000040   12.236991 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.057492    0.149881    0.377910   12.614902 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.150457    0.007400   12.622302 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043447    0.439085    1.594908   14.217210 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.439113    0.004099   14.221309 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             14.221309   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.500986   29.906145   library setup time
                                             29.906145   data required time
---------------------------------------------------------------------------------------------
                                             29.906145   data required time
                                            -14.221309   data arrival time
---------------------------------------------------------------------------------------------
                                             15.684835   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004043    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920066    0.000035    9.460034 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003150    0.108869    1.587739   11.047773 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.108869    0.000047   11.047821 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002867    0.110727    1.200061   12.247882 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.110727    0.000028   12.247910 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.049978    0.134564    0.365820   12.613730 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.135125    0.006779   12.620508 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043576    0.440127    1.588128   14.208636 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.440153    0.004039   14.212675 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             14.212675   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.501280   29.905849   library setup time
                                             29.905849   data required time
---------------------------------------------------------------------------------------------
                                             29.905849   data required time
                                            -14.212675   data arrival time
---------------------------------------------------------------------------------------------
                                             15.693175   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003255    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920048    0.000026    9.460026 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001694    0.098257    1.562031   11.022058 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.098257    0.000015   11.022073 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003220    0.109309    1.200911   12.222983 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.109309    0.000039   12.223022 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.046959    0.128479    0.360036   12.583057 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.128758    0.005516   12.588574 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044142    0.444851    1.588626   14.177200 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.444880    0.004186   14.181386 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             14.181386   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.502616   29.904514   library setup time
                                             29.904514   data required time
---------------------------------------------------------------------------------------------
                                             29.904514   data required time
                                            -14.181386   data arrival time
---------------------------------------------------------------------------------------------
                                             15.723128   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002696    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920031    0.000016    9.460016 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002532    0.104153    1.576816   11.036832 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.104153    0.000032   11.036864 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002827    0.110252    1.196954   12.233818 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.110252    0.000028   12.233847 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.038772    0.112237    0.346202   12.580049 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.112536    0.005291   12.585340 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042409    0.430510    1.568768   14.154108 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.430535    0.003919   14.158027 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             14.158027   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.498562   29.908567   library setup time
                                             29.908567   data required time
---------------------------------------------------------------------------------------------
                                             29.908567   data required time
                                            -14.158027   data arrival time
---------------------------------------------------------------------------------------------
                                             15.750541   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003117    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920050    0.000026    9.460026 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001746    0.098827    1.562958   11.022984 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.098827    0.000015   11.022999 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003101    0.108205    1.199088   12.222087 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.108205    0.000036   12.222122 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.040410    0.115533    0.347795   12.569917 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.115865    0.005646   12.575563 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042657    0.432540    1.572168   14.147732 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.432563    0.003792   14.151523 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             14.151523   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.499135   29.907995   library setup time
                                             29.907995   data required time
---------------------------------------------------------------------------------------------
                                             29.907995   data required time
                                            -14.151523   data arrival time
---------------------------------------------------------------------------------------------
                                             15.756473   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002817    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920038    0.000020    9.460021 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001815    0.099571    1.564166   11.024186 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.099571    0.000016   11.024202 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002662    0.108332    1.191665   12.215867 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.108332    0.000025   12.215892 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046706    0.127986    0.358972   12.574863 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.128505    0.006237   12.581100 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041263    0.421035    1.569050   14.150150 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.421058    0.003746   14.153896 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             14.153896   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.495883   29.911245   library setup time
                                             29.911245   data required time
---------------------------------------------------------------------------------------------
                                             29.911245   data required time
                                            -14.153896   data arrival time
---------------------------------------------------------------------------------------------
                                             15.757350   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003227    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920055    0.000029    9.460030 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001727    0.098618    1.562621   11.022651 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.098618    0.000015   11.022666 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002628    0.107940    1.190575   12.213241 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.107940    0.000024   12.213264 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.038462    0.111686    0.344375   12.557640 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.111990    0.005292   12.562931 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040481    0.414603    1.555390   14.118322 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.414625    0.003677   14.121999 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             14.121999   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.494065   29.913065   library setup time
                                             29.913065   data required time
---------------------------------------------------------------------------------------------
                                             29.913065   data required time
                                            -14.121999   data arrival time
---------------------------------------------------------------------------------------------
                                             15.791067   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071832    0.059315    2.483672    9.001025 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.064924    0.020278    9.021303 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191162    0.341327    0.403060    9.424363 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.341434    0.002136    9.426499 ^ wbs_dat_o[30] (out)
                                              9.426499   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.426499   data arrival time
---------------------------------------------------------------------------------------------
                                             16.503500   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068226    0.058353    2.483288    9.000642 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.061704    0.018682    9.019323 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.340821    0.401264    9.420588 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.340926    0.002006    9.422593 ^ wbs_dat_o[31] (out)
                                              9.422593   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.422593   data arrival time
---------------------------------------------------------------------------------------------
                                             16.507406   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063619    0.056742    2.482791    9.000145 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.058914    0.014919    9.015063 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191124    0.341259    0.400052    9.415115 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.341370    0.002272    9.417387 ^ wbs_dat_o[28] (out)
                                              9.417387   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.417387   data arrival time
---------------------------------------------------------------------------------------------
                                             16.512611   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064337    0.056954    2.482925    9.000279 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.059631    0.015082    9.015361 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.340030    0.400244    9.415606 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.340031    0.001339    9.416945 ^ wbs_dat_o[23] (out)
                                              9.416945   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.416945   data arrival time
---------------------------------------------------------------------------------------------
                                             16.513052   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078907    0.062078    2.491882    9.009235 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.062078    0.003222    9.012458 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.340391    0.401802    9.414260 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.340391    0.001270    9.415530 ^ wbs_dat_o[1] (out)
                                              9.415530   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.415530   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514469   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059402    0.055215    2.481806    8.999159 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.056485    0.013414    9.012573 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191721    0.342286    0.399448    9.412022 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.342402    0.002555    9.414577 ^ wbs_dat_o[24] (out)
                                              9.414577   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.414577   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515423   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059554    0.055403    2.481902    8.999256 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.056683    0.014040    9.013296 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191046    0.341063    0.399082    9.412377 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.341168    0.002009    9.414387 ^ wbs_dat_o[29] (out)
                                              9.414387   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.414387   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515610   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061369    0.056086    2.482831    9.000184 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.057534    0.011559    9.011743 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190844    0.340712    0.399384    9.411126 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.340814    0.001799    9.412926 ^ wbs_dat_o[18] (out)
                                              9.412926   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412926   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517073   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073124    0.059286    2.489462    9.006816 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.059286    0.003939    9.010756 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190886    0.340803    0.400203    9.410957 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.340906    0.001893    9.412850 ^ wbs_dat_o[27] (out)
                                              9.412850   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412850   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517149   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059302    0.055266    2.482035    8.999388 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.056376    0.012993    9.012382 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.340445    0.398799    9.411180 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.340544    0.001616    9.412797 ^ wbs_dat_o[19] (out)
                                              9.412797   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412797   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517202   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072096    0.058916    2.489307    9.006660 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.058916    0.004193    9.010854 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190704    0.340485    0.399864    9.410718 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.340586    0.001798    9.412516 ^ wbs_dat_o[2] (out)
                                              9.412516   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412516   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517483   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060804    0.055901    2.482757    9.000111 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.057201    0.011227    9.011337 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.340763    0.399277    9.410614 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.340864    0.001800    9.412415 ^ wbs_dat_o[16] (out)
                                              9.412415   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412415   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517584   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071142    0.058549    2.488749    9.006103 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.058549    0.004492    9.010595 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190964    0.340915    0.400019    9.410614 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.341017    0.001799    9.412414 ^ wbs_dat_o[3] (out)
                                              9.412414   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412414   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517586   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071430    0.059252    2.489194    9.006548 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.059252    0.003289    9.009837 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.341309    0.400302    9.410139 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.341418    0.002210    9.412349 ^ wbs_dat_o[0] (out)
                                              9.412349   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412349   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517651   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057891    0.054654    2.481492    8.998845 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.055746    0.012173    9.011019 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.340696    0.398537    9.409556 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.340798    0.001799    9.411356 ^ wbs_dat_o[22] (out)
                                              9.411356   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.411356   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518642   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058839    0.055092    2.482680    9.000034 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.055903    0.010650    9.010684 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.340511    0.398919    9.409603 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.340512    0.001339    9.410942 ^ wbs_dat_o[5] (out)
                                              9.410942   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.410942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.519056   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058392    0.048508    2.482700    9.000053 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.055732    0.010110    9.010163 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190938    0.340847    0.398645    9.408808 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.340948    0.001800    9.410608 ^ wbs_dat_o[4] (out)
                                              9.410608   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.410608   data arrival time
---------------------------------------------------------------------------------------------
                                             16.519390   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056450    0.054220    2.481454    8.998807 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.055081    0.011069    9.009876 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191011    0.341003    0.398251    9.408128 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.341109    0.002043    9.410171 ^ wbs_dat_o[17] (out)
                                              9.410171   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.410171   data arrival time
---------------------------------------------------------------------------------------------
                                             16.519827   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055171    0.053782    2.481230    8.998584 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.054538    0.010888    9.009472 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.341259    0.398217    9.407689 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.341364    0.002010    9.409699 ^ wbs_dat_o[25] (out)
                                              9.409699   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.409699   data arrival time
---------------------------------------------------------------------------------------------
                                             16.520300   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053203    0.052893    2.480278    8.997631 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.053677    0.010916    9.008547 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190847    0.340686    0.397552    9.406099 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.340788    0.001799    9.407899 ^ wbs_dat_o[20] (out)
                                              9.407899   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.407899   data arrival time
---------------------------------------------------------------------------------------------
                                             16.522100   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066030    0.056905    2.487082    9.004436 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.056905    0.002999    9.007435 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.340202    0.398981    9.406416 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.340203    0.001477    9.407893 ^ wbs_dat_o[21] (out)
                                              9.407893   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.407893   data arrival time
---------------------------------------------------------------------------------------------
                                             16.522104   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063016    0.055662    2.486053    9.003407 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.055662    0.003043    9.006449 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191454    0.341797    0.398853    9.405302 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.341909    0.002370    9.407671 ^ wbs_dat_o[26] (out)
                                              9.407671   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.407671   data arrival time
---------------------------------------------------------------------------------------------
                                             16.522327   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053539    0.047482    2.481231    8.998585 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.048171    0.008455    9.007039 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.340441    0.395266    9.402305 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.340536    0.001271    9.403576 ^ wbs_dat_o[7] (out)
                                              9.403576   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.403576   data arrival time
---------------------------------------------------------------------------------------------
                                             16.526423   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052277    0.047340    2.480809    8.998162 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.048016    0.008279    9.006441 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191064    0.341055    0.394980    9.401422 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.341160    0.002009    9.403430 ^ wbs_dat_o[6] (out)
                                              9.403430   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.403430   data arrival time
---------------------------------------------------------------------------------------------
                                             16.526567   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052399    0.047340    2.480963    8.998317 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.047864    0.007994    9.006310 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190657    0.340909    0.395312    9.401623 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.341006    0.001479    9.403102 ^ wbs_dat_o[8] (out)
                                              9.403102   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.403102   data arrival time
---------------------------------------------------------------------------------------------
                                             16.526897   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047021    0.046307    2.479435    8.996788 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.046464    0.006572    9.003360 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.341215    0.394426    9.397786 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.341319    0.001942    9.399728 ^ wbs_dat_o[11] (out)
                                              9.399728   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.399728   data arrival time
---------------------------------------------------------------------------------------------
                                             16.530272   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.046441    0.046833    2.479342    8.996696 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.046852    0.005914    9.002610 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.340911    0.394494    9.397104 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.341012    0.001802    9.398907 ^ wbs_dat_o[10] (out)
                                              9.398907   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.398907   data arrival time
---------------------------------------------------------------------------------------------
                                             16.531092   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.043910    0.045661    2.478417    8.995770 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.045752    0.006072    9.001843 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191565    0.341977    0.394110    9.395953 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.342094    0.002601    9.398553 ^ wbs_dat_o[9] (out)
                                              9.398553   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.398553   data arrival time
---------------------------------------------------------------------------------------------
                                             16.531445   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.041298    0.046180    2.477683    8.995036 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.046180    0.004911    8.999947 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190446    0.339914    0.393809    9.393756 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.340009    0.001338    9.395095 ^ wbs_dat_o[12] (out)
                                              9.395095   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.395095   data arrival time
---------------------------------------------------------------------------------------------
                                             16.534904   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.036505    0.046224    2.476144    8.993498 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.046224    0.003835    8.997333 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.341331    0.394323    9.391656 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.341437    0.002034    9.393690 ^ wbs_dat_o[13] (out)
                                              9.393690   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.393690   data arrival time
---------------------------------------------------------------------------------------------
                                             16.536308   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.035161    0.045658    2.475732    8.993086 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.045658    0.003356    8.996442 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190837    0.340634    0.393722    9.390164 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.340736    0.001799    9.391964 ^ wbs_dat_o[14] (out)
                                              9.391964   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.391964   data arrival time
---------------------------------------------------------------------------------------------
                                             16.538036   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.027820    0.042541    2.473182    8.990536 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.042575    0.002460    8.992996 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190951    0.340828    0.392332    9.385328 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.340931    0.001893    9.387221 ^ wbs_dat_o[15] (out)
                                              9.387221   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.387221   data arrival time
---------------------------------------------------------------------------------------------
                                             16.542778   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.185503    0.025469   11.968330 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                             11.968330   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.609321   29.797810   library setup time
                                             29.797810   data required time
---------------------------------------------------------------------------------------------
                                             29.797810   data required time
                                            -11.968330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829479   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.185428    0.025295   11.968158 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                             11.968158   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.609293   29.797836   library setup time
                                             29.797836   data required time
---------------------------------------------------------------------------------------------
                                             29.797836   data required time
                                            -11.968158   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829678   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.185280    0.024946   11.967809 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                             11.967809   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.609237   29.797894   library setup time
                                             29.797894   data required time
---------------------------------------------------------------------------------------------
                                             29.797894   data required time
                                            -11.967809   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830084   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.185084    0.024479   11.967341 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                             11.967341   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.609163   29.797968   library setup time
                                             29.797968   data required time
---------------------------------------------------------------------------------------------
                                             29.797968   data required time
                                            -11.967341   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830626   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184790    0.023759   11.966620 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                             11.966620   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.609052   29.798079   library setup time
                                             29.798079   data required time
---------------------------------------------------------------------------------------------
                                             29.798079   data required time
                                            -11.966620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831457   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.192557    0.031835   11.963062 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                             11.963062   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611995   29.795135   library setup time
                                             29.795135   data required time
---------------------------------------------------------------------------------------------
                                             29.795135   data required time
                                            -11.963062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832073   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.192466    0.031667   11.962894 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                             11.962894   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611960   29.795170   library setup time
                                             29.795170   data required time
---------------------------------------------------------------------------------------------
                                             29.795170   data required time
                                            -11.962894   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832275   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184407    0.022783   11.965645 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                             11.965645   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.608906   29.798223   library setup time
                                             29.798223   data required time
---------------------------------------------------------------------------------------------
                                             29.798223   data required time
                                            -11.965645   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832579   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.192295    0.031347   11.962574 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                             11.962574   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611895   29.795235   library setup time
                                             29.795235   data required time
---------------------------------------------------------------------------------------------
                                             29.795235   data required time
                                            -11.962574   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832663   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.192025    0.030838   11.962065 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                             11.962065   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611793   29.795338   library setup time
                                             29.795338   data required time
---------------------------------------------------------------------------------------------
                                             29.795338   data required time
                                            -11.962065   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833273   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184027    0.021767   11.964629 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                             11.964629   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.608762   29.798367   library setup time
                                             29.798367   data required time
---------------------------------------------------------------------------------------------
                                             29.798367   data required time
                                            -11.964629   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833738   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.191630    0.030075   11.961302 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                             11.961302   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611643   29.795486   library setup time
                                             29.795486   data required time
---------------------------------------------------------------------------------------------
                                             29.795486   data required time
                                            -11.961302   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834185   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.191229    0.029279   11.960505 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                             11.960505   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611491   29.795639   library setup time
                                             29.795639   data required time
---------------------------------------------------------------------------------------------
                                             29.795639   data required time
                                            -11.960505   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835133   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002836    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180040    0.000021    8.740022 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002009    0.100992    1.221166    9.961187 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100992    0.000020    9.961208 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010568    0.181068    1.297043   11.258251 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181068    0.000179   11.258430 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059182    0.076960    0.325380   11.583810 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.079568    0.011300   11.595110 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.180336    0.347752   11.942863 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.183488    0.020230   11.963092 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                             11.963092   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.608558   29.798571   library setup time
                                             29.798571   data required time
---------------------------------------------------------------------------------------------
                                             29.798571   data required time
                                            -11.963092   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835480   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.190738    0.028274   11.959501 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                             11.959501   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611305   29.795826   library setup time
                                             29.795826   data required time
---------------------------------------------------------------------------------------------
                                             29.795826   data required time
                                            -11.959501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836325   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002901    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180043    0.000022    8.740023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215318    9.955340 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955354 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010288    0.178202    1.291708   11.247063 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178202    0.000179   11.247241 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062644    0.079450    0.325938   11.573179 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082309    0.012067   11.585246 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.184448    0.345981   11.931227 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.190021    0.026735   11.957962 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                             11.957962   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.611034   29.796097   library setup time
                                             29.796097   data required time
---------------------------------------------------------------------------------------------
                                             29.796097   data required time
                                            -11.957962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838135   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.219515    0.047806   11.923618 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                             11.923618   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.622211   29.784918   library setup time
                                             29.784918   data required time
---------------------------------------------------------------------------------------------
                                             29.784918   data required time
                                            -11.923618   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861301   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.219390    0.047637   11.923449 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                             11.923449   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.622164   29.784966   library setup time
                                             29.784966   data required time
---------------------------------------------------------------------------------------------
                                             29.784966   data required time
                                            -11.923449   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861517   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.218751    0.046763   11.922575 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                             11.922575   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.621921   29.785208   library setup time
                                             29.785208   data required time
---------------------------------------------------------------------------------------------
                                             29.785208   data required time
                                            -11.922575   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862633   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.218121    0.045893   11.921705 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                             11.921705   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.621683   29.785448   library setup time
                                             29.785448   data required time
---------------------------------------------------------------------------------------------
                                             29.785448   data required time
                                            -11.921705   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863743   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.217240    0.044660   11.920472 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                             11.920472   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.621349   29.785782   library setup time
                                             29.785782   data required time
---------------------------------------------------------------------------------------------
                                             29.785782   data required time
                                            -11.920472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.865311   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.216633    0.043798   11.919610 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                             11.919610   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.621119   29.786011   library setup time
                                             29.786011   data required time
---------------------------------------------------------------------------------------------
                                             29.786011   data required time
                                            -11.919610   data arrival time
---------------------------------------------------------------------------------------------
                                             17.866402   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.215841    0.042657   11.918468 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                             11.918468   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.620819   29.786310   library setup time
                                             29.786310   data required time
---------------------------------------------------------------------------------------------
                                             29.786310   data required time
                                            -11.918468   data arrival time
---------------------------------------------------------------------------------------------
                                             17.867844   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021884    0.049081    0.287845   11.542595 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049081    0.001587   11.544182 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.202031    0.331630   11.875812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.215000    0.041422   11.917233 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                             11.917233   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.620500   29.786631   library setup time
                                             29.786631   data required time
---------------------------------------------------------------------------------------------
                                             29.786631   data required time
                                            -11.917233   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869396   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.182482    0.021947   11.901546 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                             11.901546   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.608177   29.798954   library setup time
                                             29.798954   data required time
---------------------------------------------------------------------------------------------
                                             29.798954   data required time
                                            -11.901546   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897408   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.182413    0.021759   11.901358 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                             11.901358   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.608151   29.798981   library setup time
                                             29.798981   data required time
---------------------------------------------------------------------------------------------
                                             29.798981   data required time
                                            -11.901358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897623   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.182289    0.021417   11.901015 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                             11.901015   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.608104   29.799026   library setup time
                                             29.799026   data required time
---------------------------------------------------------------------------------------------
                                             29.799026   data required time
                                            -11.901015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898010   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.182092    0.020861   11.900459 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                             11.900459   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.608029   29.799101   library setup time
                                             29.799101   data required time
---------------------------------------------------------------------------------------------
                                             29.799101   data required time
                                            -11.900459   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898642   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.181809    0.020045   11.899644 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                             11.899644   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.607922   29.799208   library setup time
                                             29.799208   data required time
---------------------------------------------------------------------------------------------
                                             29.799208   data required time
                                            -11.899644   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899563   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.181539    0.019218   11.898817 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                             11.898817   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.607819   29.799311   library setup time
                                             29.799311   data required time
---------------------------------------------------------------------------------------------
                                             29.799311   data required time
                                            -11.898817   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900494   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.181162    0.017997   11.897596 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                             11.897596   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.607676   29.799454   library setup time
                                             29.799454   data required time
---------------------------------------------------------------------------------------------
                                             29.799454   data required time
                                            -11.897596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901857   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003844    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222528    9.962570 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962590 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247417 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247544 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026550    0.052478    0.292895   11.540440 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052590    0.001926   11.542366 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.178664    0.337232   11.879599 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.180456    0.015417   11.895016 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                             11.895016   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.607409   29.799721   library setup time
                                             29.799721   data required time
---------------------------------------------------------------------------------------------
                                             29.799721   data required time
                                            -11.895016   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904703   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003322    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140048    0.000026    9.310026 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002960    0.107199    1.217644   10.527670 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.107199    0.000040   10.527710 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017908    0.192736    0.425703   10.953413 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.192736    0.000838   10.954250 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.072426    0.227007    0.277284   11.231534 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.227047    0.002601   11.234136 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                             11.234136   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   30.142138 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   30.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   30.507128 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.407129   clock uncertainty
                                  0.000000   30.407129   clock reconvergence pessimism
                                 -0.486897   29.920235   library setup time
                                             29.920235   data required time
---------------------------------------------------------------------------------------------
                                             29.920235   data required time
                                            -11.234136   data arrival time
---------------------------------------------------------------------------------------------
                                             18.686098   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130347    0.006888    6.120244 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012498    0.058068    0.250445    6.370689 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.058069    0.000628    6.371317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014048    0.213414    0.790771    7.162088 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.213414    0.000117    7.162205 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003166    0.073011    0.433572    7.595778 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.073011    0.000044    7.595821 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.595821   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483665   30.141607 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130347    0.006231   30.147839 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012498    0.058068    0.226592   30.374432 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.058069    0.000568   30.375000 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.275002   clock uncertainty
                                  0.996256   31.271257   clock reconvergence pessimism
                                 -0.281000   30.990259   library setup time
                                             30.990259   data required time
---------------------------------------------------------------------------------------------
                                             30.990259   data required time
                                             -7.595821   data arrival time
---------------------------------------------------------------------------------------------
                                             23.394438   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130347    0.006888    6.120244 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012498    0.058068    0.250445    6.370689 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.058069    0.000628    6.371317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013177    0.163923    0.868095    7.239413 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.163923    0.000255    7.239668 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.173312    0.407581    7.647248 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.173323    0.001547    7.648796 v wbs_ack_o (out)
                                              7.648796   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -7.648796   data arrival time
---------------------------------------------------------------------------------------------
                                             38.491203   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003152    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170051    0.000027   10.310027 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002581    0.092736    1.131209   11.441236 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.092736    0.000024   11.441259 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010313    0.206796    0.271304   11.712564 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.206796    0.000318   11.712882 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.094402    0.435263    0.663275   12.376157 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.435294    0.004253   12.380409 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             12.380409   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.062728    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007940   54.657940 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483666   55.141605 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000529   55.142136 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354223   55.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768   55.507126 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   55.407131   clock uncertainty
                                  0.000000   55.407131   clock reconvergence pessimism
                                 -1.286962   54.120167   library setup time
                                             54.120167   data required time
---------------------------------------------------------------------------------------------
                                             54.120167   data required time
                                            -12.380409   data arrival time
---------------------------------------------------------------------------------------------
                                             41.739758   slack (MET)



