Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Fri Apr 11 04:46:50 2025
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            8 |
| Yes          | No                    | No                     |              15 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                           | reset_cond/M_reset_cond_in |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                           | tx/D_ctr_q[6]_i_1__0_n_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_6[0]   | reset_cond/Q[0]            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_5[0]   | reset_cond/Q[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_4[0]   | reset_cond/Q[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_1[0]   | reset_cond/Q[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_0[0]   | reset_cond/Q[0]            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_3[0]   | reset_cond/Q[0]            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[1]_2[0]   | reset_cond/Q[0]            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | tx/FSM_onehot_D_state_q_reg[12][0]        | reset_cond/Q[0]            |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | rx/D_ctr_q[6]_i_2__0_n_0                  | rx/D_ctr_q[6]_i_1_n_0      |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                           | reset_cond/Q[0]            |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | debugger/E[0]                             |                            |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | rx/D_saved_data_d                         |                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                                           |                            |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG | debugger/FSM_onehot_D_state_q[17]_i_1_n_0 | reset_cond/Q[0]            |                4 |             18 |         4.50 |
+----------------+-------------------------------------------+----------------------------+------------------+----------------+--------------+


