\hypertarget{group__SPI}{}\doxysection{S\+PI}
\label{group__SPI}\index{SPI@{SPI}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SPI_gac015fcc23c0188e07727022cb742da3b}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR}}~(0x20215080)
\begin{DoxyCompactList}\small\item\em S\+PI 1 Control register 0, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_gaa4cdf59ae699e8e598ac84dc6f98e65e}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR}}~(0x20215084)
\begin{DoxyCompactList}\small\item\em S\+PI 1 Control register 1, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_ga7630890159506d96bfeb196837c2efba}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR}}~(0x20215088)
\begin{DoxyCompactList}\small\item\em S\+P\+I1 Status, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_ga9ffd1ea2cfa82c89ef664ce216453987}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+I\+O\+\_\+\+A\+D\+DR}}~(0x20215090)
\begin{DoxyCompactList}\small\item\em S\+P\+I1 Data, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_gaaee919a849467dd94432c2852c391374}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR}}~(0x20215094)
\begin{DoxyCompactList}\small\item\em S\+P\+I1 Peek, 16 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_ga653371033335ebe3d90109699e4e1c82}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR}}~(0x202150\+C0)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Control register 0, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_ga2a714d2ba5e76210a13d3078f87fdfd5}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR}}~(0x202150\+C4)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Control register 1, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_ga35cdf7d5e580feb11441cebbf94d2c1f}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR}}~(0x202150\+C8)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Status, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_ga1cb3a1149e04695c91eba8c907254d62}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+I\+O\+\_\+\+A\+D\+DR}}~(0x202150\+D0)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Data, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SPI_ga4f35d0db4cc890579d44879d06967f6c}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR}}~(0x202150\+D4)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Peek, 16 bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__SPI_gac015fcc23c0188e07727022cb742da3b}\label{group__SPI_gac015fcc23c0188e07727022cb742da3b}} 
\index{SPI@{SPI}!AUX\_SPI0\_CNTL0\_ADDR@{AUX\_SPI0\_CNTL0\_ADDR}}
\index{AUX\_SPI0\_CNTL0\_ADDR@{AUX\_SPI0\_CNTL0\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_CNTL0\_ADDR}{AUX\_SPI0\_CNTL0\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR~(0x20215080)}



S\+PI 1 Control register 0, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 144 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_gaa4cdf59ae699e8e598ac84dc6f98e65e}\label{group__SPI_gaa4cdf59ae699e8e598ac84dc6f98e65e}} 
\index{SPI@{SPI}!AUX\_SPI0\_CNTL1\_ADDR@{AUX\_SPI0\_CNTL1\_ADDR}}
\index{AUX\_SPI0\_CNTL1\_ADDR@{AUX\_SPI0\_CNTL1\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_CNTL1\_ADDR}{AUX\_SPI0\_CNTL1\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR~(0x20215084)}



S\+PI 1 Control register 1, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 147 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_ga9ffd1ea2cfa82c89ef664ce216453987}\label{group__SPI_ga9ffd1ea2cfa82c89ef664ce216453987}} 
\index{SPI@{SPI}!AUX\_SPI0\_IO\_ADDR@{AUX\_SPI0\_IO\_ADDR}}
\index{AUX\_SPI0\_IO\_ADDR@{AUX\_SPI0\_IO\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_IO\_ADDR}{AUX\_SPI0\_IO\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+I\+O\+\_\+\+A\+D\+DR~(0x20215090)}



S\+P\+I1 Data, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 153 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_gaaee919a849467dd94432c2852c391374}\label{group__SPI_gaaee919a849467dd94432c2852c391374}} 
\index{SPI@{SPI}!AUX\_SPI0\_PEEK\_ADDR@{AUX\_SPI0\_PEEK\_ADDR}}
\index{AUX\_SPI0\_PEEK\_ADDR@{AUX\_SPI0\_PEEK\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_PEEK\_ADDR}{AUX\_SPI0\_PEEK\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR~(0x20215094)}



S\+P\+I1 Peek, 16 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 156 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_ga7630890159506d96bfeb196837c2efba}\label{group__SPI_ga7630890159506d96bfeb196837c2efba}} 
\index{SPI@{SPI}!AUX\_SPI0\_STAT\_ADDR@{AUX\_SPI0\_STAT\_ADDR}}
\index{AUX\_SPI0\_STAT\_ADDR@{AUX\_SPI0\_STAT\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_STAT\_ADDR}{AUX\_SPI0\_STAT\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR~(0x20215088)}



S\+P\+I1 Status, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 150 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_ga653371033335ebe3d90109699e4e1c82}\label{group__SPI_ga653371033335ebe3d90109699e4e1c82}} 
\index{SPI@{SPI}!AUX\_SPI1\_CNTL0\_ADDR@{AUX\_SPI1\_CNTL0\_ADDR}}
\index{AUX\_SPI1\_CNTL0\_ADDR@{AUX\_SPI1\_CNTL0\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_CNTL0\_ADDR}{AUX\_SPI1\_CNTL0\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR~(0x202150\+C0)}



S\+P\+I2 Control register 0, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 159 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_ga2a714d2ba5e76210a13d3078f87fdfd5}\label{group__SPI_ga2a714d2ba5e76210a13d3078f87fdfd5}} 
\index{SPI@{SPI}!AUX\_SPI1\_CNTL1\_ADDR@{AUX\_SPI1\_CNTL1\_ADDR}}
\index{AUX\_SPI1\_CNTL1\_ADDR@{AUX\_SPI1\_CNTL1\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_CNTL1\_ADDR}{AUX\_SPI1\_CNTL1\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR~(0x202150\+C4)}



S\+P\+I2 Control register 1, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 162 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_ga1cb3a1149e04695c91eba8c907254d62}\label{group__SPI_ga1cb3a1149e04695c91eba8c907254d62}} 
\index{SPI@{SPI}!AUX\_SPI1\_IO\_ADDR@{AUX\_SPI1\_IO\_ADDR}}
\index{AUX\_SPI1\_IO\_ADDR@{AUX\_SPI1\_IO\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_IO\_ADDR}{AUX\_SPI1\_IO\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+I\+O\+\_\+\+A\+D\+DR~(0x202150\+D0)}



S\+P\+I2 Data, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 168 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_ga4f35d0db4cc890579d44879d06967f6c}\label{group__SPI_ga4f35d0db4cc890579d44879d06967f6c}} 
\index{SPI@{SPI}!AUX\_SPI1\_PEEK\_ADDR@{AUX\_SPI1\_PEEK\_ADDR}}
\index{AUX\_SPI1\_PEEK\_ADDR@{AUX\_SPI1\_PEEK\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_PEEK\_ADDR}{AUX\_SPI1\_PEEK\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR~(0x202150\+D4)}



S\+P\+I2 Peek, 16 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 171 of file Arm.\+h.

\mbox{\Hypertarget{group__SPI_ga35cdf7d5e580feb11441cebbf94d2c1f}\label{group__SPI_ga35cdf7d5e580feb11441cebbf94d2c1f}} 
\index{SPI@{SPI}!AUX\_SPI1\_STAT\_ADDR@{AUX\_SPI1\_STAT\_ADDR}}
\index{AUX\_SPI1\_STAT\_ADDR@{AUX\_SPI1\_STAT\_ADDR}!SPI@{SPI}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_STAT\_ADDR}{AUX\_SPI1\_STAT\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR~(0x202150\+C8)}



S\+P\+I2 Status, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 165 of file Arm.\+h.

