---
tags: ["optimization", "bf16", "hip", "silu", "arithmetic", "bfloat162"]
priority: "L1-important"
source_url: "derived from HIP source and ROCm documentation"
rocm_version: "6.0+"
last_updated: 2026-01-15
---

# Bfloat162 Arithmetic Operations API

## Overview

The `__hip_bfloat162` arithmetic operations API provides vectorized SIMD operations that process two bfloat16 values simultaneously, delivering doubled computational throughput for element-wise operations. These operations are fundamental building blocks for implementing high-performance activation functions like SiLU, where each element undergoes independent computation that can be efficiently parallelized at both the thread level and within individual instructions.

HIP provides a comprehensive set of packed arithmetic operations mirroring CUDA's bfloat162 API, including basic arithmetic (`__hadd2`, `__hsub2`, `__hmul2`, `__hdiv2`), fused multiply-add (`__hfma2`), comparison operations, and min/max functions. For SiLU implementation, the most critical operations are multiplication (for `x * sigmoid(x)`) and FMA (for polynomial sigmoid approximations), which directly determine kernel performance on memory-bound workloads.

Understanding the precise behavior, latency, and throughput of these operations enables developers to write kernels that maximize instruction-level parallelism and minimize execution time on AMD GPU architectures.

## Technical Details

The HIP bfloat162 arithmetic API consists of several operation categories:

1. **Basic Arithmetic Operations** (element-wise, operates on both halves independently):
   - `__hadd2(a, b)`: Element-wise addition, returns {a.x + b.x, a.y + b.y}
   - `__hsub2(a, b)`: Element-wise subtraction, returns {a.x - b.x, a.y - b.y}
   - `__hmul2(a, b)`: Element-wise multiplication, returns {a.x * b.x, a.y * b.y}
   - `__hdiv2(a, b)`: Element-wise division, returns {a.x / b.x, a.y / b.y}
   - `__hneg2(a)`: Element-wise negation, returns {-a.x, -a.y}

2. **Fused Multiply-Add**:
   - `__hfma2(a, b, c)`: Returns {a.x*b.x + c.x, a.y*b.y + c.y}
   - Single instruction with no intermediate rounding
   - Higher precision than separate multiply + add
   - Critical for polynomial approximations

3. **Comparison Operations** (return packed boolean results):
   - `__hbeq2(a, b)`: Element-wise equal comparison
   - `__hbne2(a, b)`: Element-wise not-equal comparison
   - `__hblt2(a, b)`: Element-wise less-than
   - `__hble2(a, b)`: Element-wise less-than-or-equal
   - `__hbgt2(a, b)`: Element-wise greater-than
   - `__hbge2(a, b)`: Element-wise greater-than-or-equal

4. **Min/Max Operations**:
   - `__hmax2(a, b)`: Element-wise maximum
   - `__hmin2(a, b)`: Element-wise minimum
   - Useful for clamping values in activation functions

Performance characteristics on AMD CDNA2 (MI200 series):
- **Addition/Subtraction**: 2 cycles latency, 1 operation/cycle throughput
- **Multiplication**: 4 cycles latency, 1 operation/cycle throughput
- **Division**: 16-24 cycles latency, lower throughput (avoid when possible)
- **FMA**: 4 cycles latency, 1 operation/cycle throughput (best choice for a*b+c)
- **Comparison/Min/Max**: 2-4 cycles latency, 1 operation/cycle throughput

For SiLU optimization, the key insight is that each packed operation processes 2 values with the same latency as scalar operations, effectively doubling throughput. The FMA operation is particularly valuable for implementing efficient sigmoid approximations using polynomial expansions.

## Code Examples

### Example 1: Basic Arithmetic Operations

```cpp
#include <hip/hip_runtime.h>
#include <hip/hip_bfloat16.h>

__device__ void demonstrate_basic_ops() {
    // Create test values
    __hip_bfloat162 a = __floats2bfloat162_rn(3.0f, 4.0f);
    __hip_bfloat162 b = __floats2bfloat162_rn(1.5f, 2.5f);

    // Addition: {3.0+1.5, 4.0+2.5} = {4.5, 6.5}
    __hip_bfloat162 sum = __hadd2(a, b);

    // Subtraction: {3.0-1.5, 4.0-2.5} = {1.5, 1.5}
    __hip_bfloat162 diff = __hsub2(a, b);

    // Multiplication: {3.0*1.5, 4.0*2.5} = {4.5, 10.0}
    __hip_bfloat162 prod = __hmul2(a, b);

    // Division: {3.0/1.5, 4.0/2.5} = {2.0, 1.6}
    __hip_bfloat162 quot = __hdiv2(a, b);

    // Negation: {-3.0, -4.0}
    __hip_bfloat162 neg = __hneg2(a);

    // Chain operations: (a + b) * (a - b)
    __hip_bfloat162 result = __hmul2(__hadd2(a, b), __hsub2(a, b));
}

// Practical example: Vectorized scale and bias
__global__ void scale_bias_bf16(
    const __hip_bfloat162* __restrict__ input,
    __hip_bfloat162* __restrict__ output,
    __hip_bfloat162 scale,  // Applied to both elements
    __hip_bfloat162 bias,
    int num_pairs
) {
    int idx = blockIdx.x * blockDim.x + threadIdx.x;

    if (idx < num_pairs) {
        __hip_bfloat162 x = input[idx];

        // y = scale * x + bias (using FMA for efficiency)
        __hip_bfloat162 result = __hfma2(scale, x, bias);

        output[idx] = result;
    }
}
```

### Example 2: FMA for Efficient Polynomial Approximation

```cpp
#include <hip/hip_runtime.h>
#include <hip/hip_bfloat16.h>

// Helper to create constant bf162
__device__ __forceinline__ __hip_bfloat162 make_const_bf162(float val) {
    return __bfloat162bfloat162(__float2bfloat16(val));
}

// Polynomial approximation of sigmoid using FMA chain
__device__ __hip_bfloat162 sigmoid_polynomial_bf162(
    __hip_bfloat162 x
) {
    // Clamp input to [-5, 5] for numerical stability
    __hip_bfloat162 min_val = make_const_bf162(-5.0f);
    __hip_bfloat162 max_val = make_const_bf162(5.0f);
    x = __hmax2(__hmin2(x, max_val), min_val);

    // 5th order polynomial: c0 + c1*x + c2*x^2 + c3*x^3 + c4*x^4
    // Coefficients for good sigmoid approximation on [-5, 5]
    __hip_bfloat162 c0 = make_const_bf162(0.5f);
    __hip_bfloat162 c1 = make_const_bf162(0.25f);
    __hip_bfloat162 c2 = make_const_bf162(0.0f);
    __hip_bfloat162 c3 = make_const_bf162(-0.02083f);
    __hip_bfloat162 c4 = make_const_bf162(0.0f);

    // Compute powers of x
    __hip_bfloat162 x2 = __hmul2(x, x);          // x^2
    __hip_bfloat162 x3 = __hmul2(x2, x);         // x^3
    __hip_bfloat162 x4 = __hmul2(x2, x2);        // x^4

    // Use FMA chain for efficient evaluation
    // result = c0 + c1*x + c3*x^3 (simplified for demonstration)
    __hip_bfloat162 result = c0;
    result = __hfma2(c1, x, result);    // c0 + c1*x
    result = __hfma2(c3, x3, result);   // + c3*x^3

    return result;
}

// Complete SiLU using polynomial sigmoid
__global__ void silu_polynomial_kernel(
    const __hip_bfloat162* __restrict__ input,
    __hip_bfloat162* __restrict__ output,
    int num_pairs
) {
    int idx = blockIdx.x * blockDim.x + threadIdx.x;
    int stride = gridDim.x * blockDim.x;

    for (int i = idx; i < num_pairs; i += stride) {
        __hip_bfloat162 x = input[i];

        // Compute sigmoid approximation
        __hip_bfloat162 sigmoid_x = sigmoid_polynomial_bf162(x);

        // SiLU: x * sigmoid(x)
        __hip_bfloat162 silu_x = __hmul2(x, sigmoid_x);

        output[i] = silu_x;
    }
}
```

### Example 3: Comparison and Conditional Operations

```cpp
#include <hip/hip_runtime.h>
#include <hip/hip_bfloat16.h>

// Clamped ReLU using comparison and selection
__device__ __hip_bfloat162 clamped_relu_bf162(
    __hip_bfloat162 x,
    float min_val = 0.0f,
    float max_val = 6.0f
) {
    __hip_bfloat162 zero = make_const_bf162(min_val);
    __hip_bfloat162 cap = make_const_bf162(max_val);

    // Clamp to [min_val, max_val]
    __hip_bfloat162 result = __hmax2(x, zero);   // max(x, 0)
    result = __hmin2(result, cap);                // min(max(x, 0), 6)

    return result;
}

// Conditional selection based on comparison
__device__ __hip_bfloat162 select_bf162(
    __hip_bfloat162 a,
    __hip_bfloat162 b,
    __hip_bfloat162 condition_val,
    float threshold
) {
    __hip_bfloat162 thresh = make_const_bf162(threshold);

    // For each element: return a if condition_val > threshold, else b
    // Note: HIP may not have direct ternary selection for bf162
    // Use max/min or bitwise operations for selection

    // Approximation using max/min:
    // If we want to select based on positivity:
    __hip_bfloat162 use_a_mask = __hbgt2(condition_val, thresh);

    // Manual element-wise selection (simplified, may need refinement)
    // In practice, convert to scalar if complex selection is needed
    return a;  // Placeholder - actual implementation depends on use case
}

// Leaky ReLU using comparison and FMA
__global__ void leaky_relu_bf16(
    const __hip_bfloat162* __restrict__ input,
    __hip_bfloat162* __restrict__ output,
    float negative_slope,
    int num_pairs
) {
    int idx = blockIdx.x * blockDim.x + threadIdx.x;

    if (idx < num_pairs) {
        __hip_bfloat162 x = input[idx];
        __hip_bfloat162 zero = make_const_bf162(0.0f);
        __hip_bfloat162 slope = make_const_bf162(negative_slope);

        // For each element: x > 0 ? x : negative_slope * x
        __hip_bfloat162 positive_part = __hmax2(x, zero);

        // negative_part = min(x, 0) * slope
        __hip_bfloat162 negative_part = __hmul2(__hmin2(x, zero), slope);

        // Combine: result = positive_part + negative_part
        __hip_bfloat162 result = __hadd2(positive_part, negative_part);

        output[idx] = result;
    }
}
```

### Example 4: Complex Expression with Optimized FMA Usage

```cpp
#include <hip/hip_runtime.h>
#include <hip/hip_bfloat16.h>

// Swish activation: x * sigmoid(beta * x)
__device__ __hip_bfloat162 swish_bf162(
    __hip_bfloat162 x,
    float beta = 1.0f
) {
    __hip_bfloat162 beta_bf = make_const_bf162(beta);

    // Compute beta * x
    __hip_bfloat162 scaled_x = __hmul2(beta_bf, x);

    // Sigmoid approximation (reusing from Example 2)
    __hip_bfloat162 sigmoid_val = sigmoid_polynomial_bf162(scaled_x);

    // Swish: x * sigmoid(beta * x)
    return __hmul2(x, sigmoid_val);
}

// GELU approximation: 0.5 * x * (1 + tanh(sqrt(2/pi) * (x + 0.044715 * x^3)))
__device__ __hip_bfloat162 gelu_bf162(
    __hip_bfloat162 x
) {
    __hip_bfloat162 half = make_const_bf162(0.5f);
    __hip_bfloat162 one = make_const_bf162(1.0f);
    __hip_bfloat162 sqrt_2_over_pi = make_const_bf162(0.7978845608f);
    __hip_bfloat162 coeff = make_const_bf162(0.044715f);

    // Compute x^3 using two multiplications
    __hip_bfloat162 x2 = __hmul2(x, x);
    __hip_bfloat162 x3 = __hmul2(x2, x);

    // Compute: x + 0.044715 * x^3 using FMA
    __hip_bfloat162 inner = __hfma2(coeff, x3, x);

    // Multiply by sqrt(2/pi)
    inner = __hmul2(sqrt_2_over_pi, inner);

    // Tanh approximation (simplified): clamp to [-1, 1]
    __hip_bfloat162 tanh_val = __hmax2(__hmin2(inner,
                                       make_const_bf162(1.0f)),
                                       make_const_bf162(-1.0f));

    // 1 + tanh(...)
    __hip_bfloat162 one_plus_tanh = __hadd2(one, tanh_val);

    // 0.5 * x * (1 + tanh(...))
    __hip_bfloat162 result = __hmul2(half, x);
    result = __hmul2(result, one_plus_tanh);

    return result;
}

// Kernel demonstrating multiple activation functions
__global__ void multi_activation_kernel(
    const __hip_bfloat162* __restrict__ input,
    __hip_bfloat162* __restrict__ output_silu,
    __hip_bfloat162* __restrict__ output_swish,
    __hip_bfloat162* __restrict__ output_gelu,
    int num_pairs
) {
    int idx = blockIdx.x * blockDim.x + threadIdx.x;

    if (idx < num_pairs) {
        __hip_bfloat162 x = input[idx];

        // Compute all activations
        output_silu[idx] = __hmul2(x, sigmoid_polynomial_bf162(x));
        output_swish[idx] = swish_bf162(x, 1.0f);
        output_gelu[idx] = gelu_bf162(x);
    }
}
```

## Best Practices

**Prefer FMA Over Separate Multiply-Add**: Always use `__hfma2(a, b, c)` instead of `__hadd2(__hmul2(a, b), c)`. FMA is a single instruction with higher precision (no intermediate rounding), better latency (4 cycles vs 6 cycles), and improved numerical stability for polynomial approximations.

**Minimize Division Operations**: Division (`__hdiv2`) has 16-24 cycle latency versus 4 cycles for multiplication. When possible, precompute reciprocals and use multiplication. For sigmoid `1/(1+exp(-x))`, if the denominator can be approximated or reused, favor that approach.

**Use Min/Max for Clamping**: Rather than implementing conditional logic with branches, use `__hmax2` and `__hmin2` for value clamping. These are single-instruction operations with no divergence penalty, making them ideal for activation function bounds.

**Chain Operations Efficiently**: Modern AMD GPUs can issue multiple packed operations in parallel if there are no data dependencies. Structure expressions to expose instruction-level parallelism: compute independent terms in parallel, then combine with FMA.

**Avoid Unnecessary Negation**: Instead of `__hneg2(__hadd2(a, b))`, use `__hsub2(__hneg2(a), b)` if one operand is already negated. Better yet, restructure algebraically to minimize negations.

**Leverage Constant Folding**: Create bf162 constants once (preferably compile-time) rather than in inner loops. Use helper functions or template metaprogramming to ensure constants are computed at compile time.

**Watch for Denormals**: BF16 supports denormal numbers but with reduced performance. For activation functions, consider flushing denormals to zero or clamping inputs to avoid the denormal range (|x| < 1e-38).

**Common Pitfalls**:
- Using separate multiply and add instead of FMA
- Over-reliance on division (use reciprocal + multiply instead)
- Not clamping inputs before exponential or polynomial approximations
- Ignoring instruction latency when scheduling operations
- Creating constants inside loops rather than hoisting them out

## Performance Optimization

Instruction throughput on AMD MI250X (operations per cycle per CU):
- **Add/Sub (`__hadd2`/`__hsub2`)**: 1 op/cycle (2 bf16 values = 2 effective ops/cycle)
- **Multiply (`__hmul2`)**: 1 op/cycle (2 bf16 values = 2 effective ops/cycle)
- **FMA (`__hfma2`)**: 1 op/cycle (2 bf16 values, 3 ops each = 6 effective ops/cycle)
- **Min/Max**: 1 op/cycle (2 bf16 values = 2 effective ops/cycle)

For a SiLU kernel with 1M elements (500K pairs):
- Without FMA: 500K multiplies + 500K adds = 1M instructions total
- With FMA (if applicable): 500K FMAs = 500K instructions (2x reduction)

Actual speedup depends on memory bandwidth limitations, but reducing instruction count improves compute efficiency and reduces register pressure.

## References

- HIP Low Precision Types: https://rocm.docs.amd.com/projects/HIP/en/latest/reference/low_fp_types.html
- HIP bfloat16 Header Source: https://rocm.docs.amd.com/projects/HIP/en/docs-6.0.0/doxygen/html/hip__bfloat16_8h_source.html
- AMD CDNA2 Architecture: https://www.amd.com/en/technologies/cdna
- Related APIs: `__hadd2`, `__hsub2`, `__hmul2`, `__hdiv2`, `__hfma2`, `__hneg2`, `__hmax2`, `__hmin2`, `__hbeq2`, `__hbne2`, `__hblt2`, `__hble2`, `__hbgt2`, `__hbge2`
