
// Verilog netlist produced by program backanno, Version Radiant (64-bit) 1.0.1.350.6

// backanno -n Verilog -o clappyBird_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui clappyBird_impl_1.udb 
// Netlist created on Sat Apr 27 15:29:23 2019
// Netlist written on Sat Apr 27 15:29:26 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module top ( clappy, PLL_out, VSYNC, HSYNC, RGB );
  input  clappy;
  output PLL_out, VSYNC, HSYNC;
  output [5:0] RGB;
  wire   \vga_inst/n45[9] , \vga_inst/n7589 , \vga_inst/n5727 , \row_num[9] , 
         \vga_inst/n968 , \vga_inst/n1590 , clk2, \vga_inst/n45[8] , 
         \vga_inst/n45[7] , \vga_inst/n7586 , \row_num[8] , \vga_inst/n5725 , 
         \row_num[7] , \vga_inst/n45[6] , \vga_inst/n45[5] , \vga_inst/n7583 , 
         \row_num[6] , \vga_inst/n5723 , \row_num[5] , \vga_inst/n45[4] , 
         \vga_inst/n45[3] , \vga_inst/n7580 , \row_num[4] , \vga_inst/n5721 , 
         \row_num[3] , \vga_inst/n45_adj_263[9] , \vga_inst/n7628 , 
         \vga_inst/n5770 , \col_num[9] , \vga_inst/n45_adj_263[8] , 
         \vga_inst/n45_adj_263[7] , \vga_inst/n7625 , \vga_inst/col_num[8]_2 , 
         \vga_inst/n5768 , \col_num[7] , \vga_inst/n45_adj_263[6] , 
         \vga_inst/n45_adj_263[5] , \vga_inst/n7622 , \col_num[6] , 
         \vga_inst/n5766 , \col_num[5] , \vga_inst/n45[2] , \vga_inst/n45[1] , 
         \vga_inst/n7574 , \row_num[2] , \vga_inst/n5719 , \row_num[1] , 
         \vga_inst/n45_adj_263[4] , \vga_inst/n45_adj_263[3] , 
         \vga_inst/n7619 , \col_num[4] , \vga_inst/n5764 , \col_num[3] , 
         \vga_inst/n45_adj_263[2] , \vga_inst/n45_adj_263[1] , 
         \vga_inst/n7616 , \col_num[2] , \vga_inst/n5762 , \col_num[1] , 
         \vga_inst/n45_adj_263[0] , \vga_inst/n7613 , \col_num[0] , VCC_net, 
         \vga_inst/n45[0] , \vga_inst/n7571 , \row_num[0] , 
         \game_state_inst/n45[4] , \game_state_inst/n45[3] , 
         \game_state_inst/n7634 , \game_state_inst/wait_counter[4] , 
         \game_state_inst/n5753 , \game_state_inst/wait_counter[3] , 
         \game_state_inst/is_over_N_152 , 
         \game_state_inst/forty_eight_mhz_counter[19] , 
         \game_state_inst/n5755 , \game_state_inst/n45[2] , 
         \game_state_inst/n45[1] , \game_state_inst/n7631 , 
         \game_state_inst/wait_counter[2] , \game_state_inst/n5751 , 
         \game_state_inst/wait_counter[1] , \game_state_inst/n45[0] , 
         \game_state_inst/n7610 , \game_state_inst/wait_counter[0] , 
         \game_state_inst/n85[19] , \game_state_inst/n7673 , 
         \game_state_inst/n5748 , clk, \game_state_inst/n85[18] , 
         \game_state_inst/n85[17] , \game_state_inst/n7670 , 
         \game_state_inst/n149[18] , \game_state_inst/n5746 , 
         \game_state_inst/n149[17] , \game_state_inst/n85[16] , 
         \game_state_inst/n85[15] , \game_state_inst/n7667 , 
         \game_state_inst/n149[16] , \game_state_inst/n5744 , 
         \game_state_inst/n149[15] , \game_state_inst/n85[14] , 
         \game_state_inst/n85[13] , \game_state_inst/n7664 , 
         \game_state_inst/n149[14] , \game_state_inst/n5742 , 
         \game_state_inst/n149[13] , \game_state_inst/n85[12] , 
         \game_state_inst/n85[11] , \game_state_inst/n7661 , 
         \game_state_inst/n149[12] , \game_state_inst/n5740 , 
         \game_state_inst/n149[11] , \game_state_inst/n85[10] , 
         \game_state_inst/n85[9] , \game_state_inst/n7658 , 
         \game_state_inst/n149[10] , \game_state_inst/n5738 , 
         \game_state_inst/n149[9] , \game_state_inst/n85[8] , 
         \game_state_inst/n85[7] , \game_state_inst/n7655 , 
         \game_state_inst/n149[8] , \game_state_inst/n5736 , 
         \game_state_inst/n149[7] , \game_state_inst/n85[6] , 
         \game_state_inst/n85[5] , \game_state_inst/n7652 , 
         \game_state_inst/n149[6] , \game_state_inst/n5734 , 
         \game_state_inst/n149[5] , \game_state_inst/n85[4] , 
         \game_state_inst/n85[3] , \game_state_inst/n7649 , 
         \game_state_inst/n149[4] , \game_state_inst/n5732 , 
         \game_state_inst/n149[3] , \game_state_inst/n85[2] , 
         \game_state_inst/n85[1] , \game_state_inst/n7646 , 
         \game_state_inst/n149[2] , \game_state_inst/n5730 , 
         \game_state_inst/n149[1] , \game_state_inst/n62[10] , 
         \game_state_inst/n7691 , \game_state_inst/n5791 , 
         \game_state_inst/bird_y_pos_9__N_145 , \bigbird_y_pos[9] , 
         \game_state_inst/n969 , \game_state_inst/n988 , 
         \game_state_inst/n85[0] , \game_state_inst/n7607 , 
         \game_state_inst/n149[0] , \game_state_inst/n62[9] , 
         \game_state_inst/n62[8] , \game_state_inst/n7604 , \bigbird_y_pos[8] , 
         \game_state_inst/n5789 , \bigbird_y_pos[7] , \game_state_inst/n62[7] , 
         \game_state_inst/n62[6] , \game_state_inst/n7601 , \bigbird_y_pos[6] , 
         \game_state_inst/n5787 , \bigbird_y_pos[5] , \game_state_inst/n62[5] , 
         \game_state_inst/n62[4] , \game_state_inst/n7598 , \bigbird_y_pos[4] , 
         \game_state_inst/n5785 , \game_state_inst/n1 , \bigbird_y_pos[3] , 
         \game_state_inst/n62[3] , \game_state_inst/n62[2] , 
         \game_state_inst/n7595 , \bigbird_y_pos[2] , \game_state_inst/n5783 , 
         \bigbird_y_pos[1] , \game_state_inst/n7592 , \game_state_inst/n45[9] , 
         \game_state_inst/n7643 , \game_state_inst/n5759 , 
         \game_state_inst/wait_counter[9] , \game_state_inst/n45[8] , 
         \game_state_inst/n45[7] , \game_state_inst/n7640 , 
         \game_state_inst/wait_counter[8] , \game_state_inst/n5757 , 
         \game_state_inst/wait_counter[7] , \game_state_inst/n45[6] , 
         \game_state_inst/n45[5] , \game_state_inst/n7637 , 
         \game_state_inst/wait_counter[6] , \game_state_inst/wait_counter[5] , 
         \testpattern_inst/n7688 , \testpattern_inst/n5715 , 
         \testpattern_inst/n57_adj_238[8] , \testpattern_inst/n57_adj_238[9] , 
         \testpattern_inst/n7685 , \testpattern_inst/n5713 , 
         \testpattern_inst/n57_adj_238[6] , \testpattern_inst/n57_adj_238[7] , 
         \testpattern_inst/n7559 , \testpattern_inst/n5700 , 
         \testpattern_inst/n57_adj_239[3] , \testpattern_inst/n57_adj_239[4] , 
         \testpattern_inst/n5702 , \testpattern_inst/n7529 , 
         \testpattern_inst/n5690 , \testpattern_inst/n57_adj_240[2] , 
         \testpattern_inst/n57_adj_240[3] , \testpattern_inst/n5692 , 
         \testpattern_inst/n7535 , \testpattern_inst/n5694 , 
         \testpattern_inst/n57_adj_240[6] , \testpattern_inst/n57_adj_240[7] , 
         \testpattern_inst/n5696 , \testpattern_inst/n7532 , 
         \testpattern_inst/n57_adj_240[4] , \testpattern_inst/n57_adj_240[5] , 
         \testpattern_inst/n7526 , \testpattern_inst/n57_adj_240[1] , 
         \testpattern_inst/n7556 , \testpattern_inst/n57_adj_239[2] , 
         \testpattern_inst/n7682 , \testpattern_inst/n5711 , 
         \testpattern_inst/n57_adj_238[4] , \testpattern_inst/n57_adj_238[5] , 
         \testpattern_inst/n7538 , \testpattern_inst/n57_adj_240[8] , n24, 
         \testpattern_inst/n7679 , \testpattern_inst/n5709 , 
         \testpattern_inst/n57_adj_238[2] , \testpattern_inst/n57_adj_238[3] , 
         \testpattern_inst/n7676 , \testpattern_inst/n57_adj_238[1] , 
         \testpattern_inst/n7568 , \testpattern_inst/n5706 , n24_adj_265, 
         \testpattern_inst/n7553 , \testpattern_inst/n5779 , 
         \testpattern_inst/n52[7] , \testpattern_inst/n52[8] , 
         \testpattern_inst/n7550 , \testpattern_inst/n5777 , 
         \testpattern_inst/n52[5] , \testpattern_inst/n52[6] , 
         \testpattern_inst/n7565 , \testpattern_inst/n5704 , 
         \testpattern_inst/n57_adj_239[7] , \testpattern_inst/n57_adj_239[8] , 
         \testpattern_inst/n7547 , \testpattern_inst/n5775 , 
         \testpattern_inst/n52[3] , \testpattern_inst/n52[4] , 
         \testpattern_inst/n7544 , \testpattern_inst/n5773 , 
         \testpattern_inst/n52[1] , \testpattern_inst/n52[2] , 
         \testpattern_inst/n7541 , \testpattern_inst/n52[0] , 
         \testpattern_inst/n7562 , \testpattern_inst/n57_adj_239[5] , 
         \testpattern_inst/n57_adj_239[6] , n1888, \testpattern_inst/n6551 , 
         \testpattern_inst/n6_c , n6181, \vga_inst/n6530 , RGB_o_5__N_57, 
         \RGB_o_5__N_58[1] , n6555, \vga_inst/n6541 , valid_N_44, n6554, 
         RGB_c_0, \testpattern_inst/n18_adj_177 , 
         \testpattern_inst/n16_adj_181 , n18, n887, 
         \testpattern_inst/n16_adj_213 , n4, \testpattern_inst/n6558 , n40, 
         \testpattern_inst/n18_adj_179 , n951, \vga_inst/n6798 , 
         \vga_inst/n5_adj_259 , n1887, \testpattern_inst/n6562 , n949, n936, 
         \vga_inst/n6_adj_260 , \vga_inst/n6778 , n18_adj_264, n70, n6130, 
         \testpattern_inst/n18_adj_176 , \testpattern_inst/n57[9] , 
         \testpattern_inst/n16_adj_174 , n6, \testpattern_inst/n14_adj_173 , 
         \testpattern_inst/n12_adj_171 , \vga_inst/n1544 , \vga_inst/n943 , 
         n6159, valid_N_50, n1562, n947, n1524, n962, \testpattern_inst/n6792 , 
         n900, valid_N_48, n6148, clappy_c, \game_state_inst/n7 , 
         \vga_inst/n7 , \testpattern_inst/n18_c , VSYNC_N_43, 
         \testpattern_inst/n23 , \vga_inst/n4_c , n6561, 
         \testpattern_inst/n10_adj_235 , \testpattern_inst/n939 , HSYNC_c, 
         n8_adj_266, \vga_inst/n6983 , \vga_inst/n6981 , 
         \game_state_inst/n4_adj_241 , n1564, n6790, n6564, \vga_inst/n643 , 
         game_over, \vga_inst/n1515 , n6776, n8, n1894, \vga_inst/n6794 , 
         n6796, n121, \vga_inst/n1560 , n6550, n6549, \testpattern_inst/n6572 , 
         n5, \vga_inst/n6141 , \vga_inst/n159 , n6178, RGB_c_1, 
         \vga_inst/n6569 , \testpattern_inst/n747 , RGB_c_2, n1536, RGB_c_3, 
         \game_state_inst/n6161 , \testpattern_inst/n16 , 
         \testpattern_inst/n14 , \testpattern_inst/n12 , 
         \testpattern_inst/n10 , \testpattern_inst/n8_c , 
         \testpattern_inst/n6_adj_169 , \testpattern_inst/n4_c , 
         \testpattern_inst/n10_adj_170 , \testpattern_inst/n8_adj_188 , 
         \testpattern_inst/n4_adj_172 , \testpattern_inst/n6_adj_224 , 
         \testpattern_inst/n16_adj_180 , \testpattern_inst/n14_adj_196 , 
         \testpattern_inst/n14_adj_204 , \testpattern_inst/n12_adj_223 , 
         \testpattern_inst/n8_adj_183 , \testpattern_inst/n6_adj_182 , 
         \testpattern_inst/n10_adj_225 , \testpattern_inst/n6_adj_184 , 
         \testpattern_inst/n8_adj_185 , \testpattern_inst/n10_adj_228 , 
         \testpattern_inst/n4_adj_186 , \testpattern_inst/n6_adj_191 , 
         \testpattern_inst/n18_adj_193 , \testpattern_inst/n16_adj_195 , 
         \testpattern_inst/n6768 , RGB_c_4, \testpattern_inst/n14_adj_197 , 
         \testpattern_inst/n12_adj_198 , \testpattern_inst/n7 , 
         \testpattern_inst/n8_adj_201 , \testpattern_inst/n7_adj_200 , RGB_c_5, 
         \testpattern_inst/n10_adj_202 , \testpattern_inst/n8_adj_207 , 
         \testpattern_inst/n6567 , \testpattern_inst/n117 , 
         \testpattern_inst/n6764 , \testpattern_inst/n14_adj_215 , 
         \testpattern_inst/n6_adj_209 , \testpattern_inst/n12_adj_217 , 
         \testpattern_inst/n10_adj_219 , \testpattern_inst/n8_adj_221 , 
         \testpattern_inst/n12_adj_222 , \testpattern_inst/n16_adj_229 , 
         \testpattern_inst/n14_adj_231 , \testpattern_inst/n12_adj_233 , 
         \testpattern_inst/n10_adj_234 , \testpattern_inst/n8_adj_236 , 
         \testpattern_inst/n6_adj_237 , n6371, 
         \pll_inst/lscc_pll_inst/feedback_w , PLL_out_c;

  SLICE_0 SLICE_0( .DI0(\vga_inst/n45[9] ), .D1(\vga_inst/n7589 ), 
    .D0(\vga_inst/n5727 ), .C0(\row_num[9] ), .CE(\vga_inst/n968 ), 
    .LSR(\vga_inst/n1590 ), .CLK(clk2), .CIN0(\vga_inst/n5727 ), 
    .CIN1(\vga_inst/n7589 ), .Q0(\row_num[9] ), .F0(\vga_inst/n45[9] ), 
    .COUT0(\vga_inst/n7589 ));
  SLICE_1 SLICE_1( .DI1(\vga_inst/n45[8] ), .DI0(\vga_inst/n45[7] ), 
    .D1(\vga_inst/n7586 ), .C1(\row_num[8] ), .D0(\vga_inst/n5725 ), 
    .C0(\row_num[7] ), .CE(\vga_inst/n968 ), .LSR(\vga_inst/n1590 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5725 ), .CIN1(\vga_inst/n7586 ), 
    .Q0(\row_num[7] ), .Q1(\row_num[8] ), .F0(\vga_inst/n45[7] ), 
    .F1(\vga_inst/n45[8] ), .COUT1(\vga_inst/n5727 ), .COUT0(\vga_inst/n7586 ));
  SLICE_2 SLICE_2( .DI1(\vga_inst/n45[6] ), .DI0(\vga_inst/n45[5] ), 
    .D1(\vga_inst/n7583 ), .C1(\row_num[6] ), .D0(\vga_inst/n5723 ), 
    .C0(\row_num[5] ), .CE(\vga_inst/n968 ), .LSR(\vga_inst/n1590 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5723 ), .CIN1(\vga_inst/n7583 ), 
    .Q0(\row_num[5] ), .Q1(\row_num[6] ), .F0(\vga_inst/n45[5] ), 
    .F1(\vga_inst/n45[6] ), .COUT1(\vga_inst/n5725 ), .COUT0(\vga_inst/n7583 ));
  SLICE_3 SLICE_3( .DI1(\vga_inst/n45[4] ), .DI0(\vga_inst/n45[3] ), 
    .D1(\vga_inst/n7580 ), .C1(\row_num[4] ), .D0(\vga_inst/n5721 ), 
    .C0(\row_num[3] ), .CE(\vga_inst/n968 ), .LSR(\vga_inst/n1590 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5721 ), .CIN1(\vga_inst/n7580 ), 
    .Q0(\row_num[3] ), .Q1(\row_num[4] ), .F0(\vga_inst/n45[3] ), 
    .F1(\vga_inst/n45[4] ), .COUT1(\vga_inst/n5723 ), .COUT0(\vga_inst/n7580 ));
  SLICE_4 SLICE_4( .DI0(\vga_inst/n45_adj_263[9] ), .D1(\vga_inst/n7628 ), 
    .D0(\vga_inst/n5770 ), .C0(\col_num[9] ), .LSR(\vga_inst/n968 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5770 ), .CIN1(\vga_inst/n7628 ), 
    .Q0(\col_num[9] ), .F0(\vga_inst/n45_adj_263[9] ), 
    .COUT0(\vga_inst/n7628 ));
  SLICE_5 SLICE_5( .DI1(\vga_inst/n45_adj_263[8] ), 
    .DI0(\vga_inst/n45_adj_263[7] ), .D1(\vga_inst/n7625 ), 
    .C1(\vga_inst/col_num[8]_2 ), .D0(\vga_inst/n5768 ), .C0(\col_num[7] ), 
    .LSR(\vga_inst/n968 ), .CLK(clk2), .CIN0(\vga_inst/n5768 ), 
    .CIN1(\vga_inst/n7625 ), .Q0(\col_num[7] ), .Q1(\vga_inst/col_num[8]_2 ), 
    .F0(\vga_inst/n45_adj_263[7] ), .F1(\vga_inst/n45_adj_263[8] ), 
    .COUT1(\vga_inst/n5770 ), .COUT0(\vga_inst/n7625 ));
  SLICE_6 SLICE_6( .DI1(\vga_inst/n45_adj_263[6] ), 
    .DI0(\vga_inst/n45_adj_263[5] ), .D1(\vga_inst/n7622 ), .C1(\col_num[6] ), 
    .D0(\vga_inst/n5766 ), .C0(\col_num[5] ), .LSR(\vga_inst/n968 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5766 ), .CIN1(\vga_inst/n7622 ), 
    .Q0(\col_num[5] ), .Q1(\col_num[6] ), .F0(\vga_inst/n45_adj_263[5] ), 
    .F1(\vga_inst/n45_adj_263[6] ), .COUT1(\vga_inst/n5768 ), 
    .COUT0(\vga_inst/n7622 ));
  SLICE_7 SLICE_7( .DI1(\vga_inst/n45[2] ), .DI0(\vga_inst/n45[1] ), 
    .D1(\vga_inst/n7574 ), .C1(\row_num[2] ), .D0(\vga_inst/n5719 ), 
    .C0(\row_num[1] ), .CE(\vga_inst/n968 ), .LSR(\vga_inst/n1590 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5719 ), .CIN1(\vga_inst/n7574 ), 
    .Q0(\row_num[1] ), .Q1(\row_num[2] ), .F0(\vga_inst/n45[1] ), 
    .F1(\vga_inst/n45[2] ), .COUT1(\vga_inst/n5721 ), .COUT0(\vga_inst/n7574 ));
  SLICE_8 SLICE_8( .DI1(\vga_inst/n45_adj_263[4] ), 
    .DI0(\vga_inst/n45_adj_263[3] ), .D1(\vga_inst/n7619 ), .C1(\col_num[4] ), 
    .D0(\vga_inst/n5764 ), .C0(\col_num[3] ), .LSR(\vga_inst/n968 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5764 ), .CIN1(\vga_inst/n7619 ), 
    .Q0(\col_num[3] ), .Q1(\col_num[4] ), .F0(\vga_inst/n45_adj_263[3] ), 
    .F1(\vga_inst/n45_adj_263[4] ), .COUT1(\vga_inst/n5766 ), 
    .COUT0(\vga_inst/n7619 ));
  SLICE_9 SLICE_9( .DI1(\vga_inst/n45_adj_263[2] ), 
    .DI0(\vga_inst/n45_adj_263[1] ), .D1(\vga_inst/n7616 ), .C1(\col_num[2] ), 
    .D0(\vga_inst/n5762 ), .C0(\col_num[1] ), .LSR(\vga_inst/n968 ), 
    .CLK(clk2), .CIN0(\vga_inst/n5762 ), .CIN1(\vga_inst/n7616 ), 
    .Q0(\col_num[1] ), .Q1(\col_num[2] ), .F0(\vga_inst/n45_adj_263[1] ), 
    .F1(\vga_inst/n45_adj_263[2] ), .COUT1(\vga_inst/n5764 ), 
    .COUT0(\vga_inst/n7616 ));
  SLICE_10 SLICE_10( .DI1(\vga_inst/n45_adj_263[0] ), .D1(\vga_inst/n7613 ), 
    .C1(\col_num[0] ), .B1(VCC_net), .LSR(\vga_inst/n968 ), .CLK(clk2), 
    .CIN1(\vga_inst/n7613 ), .Q1(\col_num[0] ), .F1(\vga_inst/n45_adj_263[0] ), 
    .COUT1(\vga_inst/n5762 ), .COUT0(\vga_inst/n7613 ));
  SLICE_11 SLICE_11( .DI1(\vga_inst/n45[0] ), .D1(\vga_inst/n7571 ), 
    .C1(\row_num[0] ), .B1(VCC_net), .CE(\vga_inst/n968 ), 
    .LSR(\vga_inst/n1590 ), .CLK(clk2), .CIN1(\vga_inst/n7571 ), 
    .Q1(\row_num[0] ), .F1(\vga_inst/n45[0] ), .COUT1(\vga_inst/n5719 ), 
    .COUT0(\vga_inst/n7571 ));
  SLICE_12 SLICE_12( .DI1(\game_state_inst/n45[4] ), 
    .DI0(\game_state_inst/n45[3] ), .D1(\game_state_inst/n7634 ), 
    .C1(\game_state_inst/wait_counter[4] ), .D0(\game_state_inst/n5753 ), 
    .C0(\game_state_inst/wait_counter[3] ), 
    .LSR(\game_state_inst/is_over_N_152 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5753 ), .CIN1(\game_state_inst/n7634 ), 
    .Q0(\game_state_inst/wait_counter[3] ), 
    .Q1(\game_state_inst/wait_counter[4] ), .F0(\game_state_inst/n45[3] ), 
    .F1(\game_state_inst/n45[4] ), .COUT1(\game_state_inst/n5755 ), 
    .COUT0(\game_state_inst/n7634 ));
  SLICE_13 SLICE_13( .DI1(\game_state_inst/n45[2] ), 
    .DI0(\game_state_inst/n45[1] ), .D1(\game_state_inst/n7631 ), 
    .C1(\game_state_inst/wait_counter[2] ), .D0(\game_state_inst/n5751 ), 
    .C0(\game_state_inst/wait_counter[1] ), 
    .LSR(\game_state_inst/is_over_N_152 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5751 ), .CIN1(\game_state_inst/n7631 ), 
    .Q0(\game_state_inst/wait_counter[1] ), 
    .Q1(\game_state_inst/wait_counter[2] ), .F0(\game_state_inst/n45[1] ), 
    .F1(\game_state_inst/n45[2] ), .COUT1(\game_state_inst/n5753 ), 
    .COUT0(\game_state_inst/n7631 ));
  SLICE_14 SLICE_14( .DI1(\game_state_inst/n45[0] ), 
    .D1(\game_state_inst/n7610 ), .C1(\game_state_inst/wait_counter[0] ), 
    .B1(VCC_net), .LSR(\game_state_inst/is_over_N_152 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN1(\game_state_inst/n7610 ), .Q1(\game_state_inst/wait_counter[0] ), 
    .F1(\game_state_inst/n45[0] ), .COUT1(\game_state_inst/n5751 ), 
    .COUT0(\game_state_inst/n7610 ));
  SLICE_15 SLICE_15( .DI0(\game_state_inst/n85[19] ), 
    .D1(\game_state_inst/n7673 ), .D0(\game_state_inst/n5748 ), 
    .C0(\game_state_inst/forty_eight_mhz_counter[19] ), .CLK(clk), 
    .CIN0(\game_state_inst/n5748 ), .CIN1(\game_state_inst/n7673 ), 
    .Q0(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .F0(\game_state_inst/n85[19] ), .COUT0(\game_state_inst/n7673 ));
  SLICE_16 SLICE_16( .DI1(\game_state_inst/n85[18] ), 
    .DI0(\game_state_inst/n85[17] ), .D1(\game_state_inst/n7670 ), 
    .C1(\game_state_inst/n149[18] ), .D0(\game_state_inst/n5746 ), 
    .C0(\game_state_inst/n149[17] ), .CLK(clk), .CIN0(\game_state_inst/n5746 ), 
    .CIN1(\game_state_inst/n7670 ), .Q0(\game_state_inst/n149[17] ), 
    .Q1(\game_state_inst/n149[18] ), .F0(\game_state_inst/n85[17] ), 
    .F1(\game_state_inst/n85[18] ), .COUT1(\game_state_inst/n5748 ), 
    .COUT0(\game_state_inst/n7670 ));
  SLICE_17 SLICE_17( .DI1(\game_state_inst/n85[16] ), 
    .DI0(\game_state_inst/n85[15] ), .D1(\game_state_inst/n7667 ), 
    .C1(\game_state_inst/n149[16] ), .D0(\game_state_inst/n5744 ), 
    .C0(\game_state_inst/n149[15] ), .CLK(clk), .CIN0(\game_state_inst/n5744 ), 
    .CIN1(\game_state_inst/n7667 ), .Q0(\game_state_inst/n149[15] ), 
    .Q1(\game_state_inst/n149[16] ), .F0(\game_state_inst/n85[15] ), 
    .F1(\game_state_inst/n85[16] ), .COUT1(\game_state_inst/n5746 ), 
    .COUT0(\game_state_inst/n7667 ));
  SLICE_18 SLICE_18( .DI1(\game_state_inst/n85[14] ), 
    .DI0(\game_state_inst/n85[13] ), .D1(\game_state_inst/n7664 ), 
    .C1(\game_state_inst/n149[14] ), .D0(\game_state_inst/n5742 ), 
    .C0(\game_state_inst/n149[13] ), .CLK(clk), .CIN0(\game_state_inst/n5742 ), 
    .CIN1(\game_state_inst/n7664 ), .Q0(\game_state_inst/n149[13] ), 
    .Q1(\game_state_inst/n149[14] ), .F0(\game_state_inst/n85[13] ), 
    .F1(\game_state_inst/n85[14] ), .COUT1(\game_state_inst/n5744 ), 
    .COUT0(\game_state_inst/n7664 ));
  SLICE_19 SLICE_19( .DI1(\game_state_inst/n85[12] ), 
    .DI0(\game_state_inst/n85[11] ), .D1(\game_state_inst/n7661 ), 
    .C1(\game_state_inst/n149[12] ), .D0(\game_state_inst/n5740 ), 
    .C0(\game_state_inst/n149[11] ), .CLK(clk), .CIN0(\game_state_inst/n5740 ), 
    .CIN1(\game_state_inst/n7661 ), .Q0(\game_state_inst/n149[11] ), 
    .Q1(\game_state_inst/n149[12] ), .F0(\game_state_inst/n85[11] ), 
    .F1(\game_state_inst/n85[12] ), .COUT1(\game_state_inst/n5742 ), 
    .COUT0(\game_state_inst/n7661 ));
  SLICE_20 SLICE_20( .DI1(\game_state_inst/n85[10] ), 
    .DI0(\game_state_inst/n85[9] ), .D1(\game_state_inst/n7658 ), 
    .C1(\game_state_inst/n149[10] ), .D0(\game_state_inst/n5738 ), 
    .C0(\game_state_inst/n149[9] ), .CLK(clk), .CIN0(\game_state_inst/n5738 ), 
    .CIN1(\game_state_inst/n7658 ), .Q0(\game_state_inst/n149[9] ), 
    .Q1(\game_state_inst/n149[10] ), .F0(\game_state_inst/n85[9] ), 
    .F1(\game_state_inst/n85[10] ), .COUT1(\game_state_inst/n5740 ), 
    .COUT0(\game_state_inst/n7658 ));
  SLICE_21 SLICE_21( .DI1(\game_state_inst/n85[8] ), 
    .DI0(\game_state_inst/n85[7] ), .D1(\game_state_inst/n7655 ), 
    .C1(\game_state_inst/n149[8] ), .D0(\game_state_inst/n5736 ), 
    .C0(\game_state_inst/n149[7] ), .CLK(clk), .CIN0(\game_state_inst/n5736 ), 
    .CIN1(\game_state_inst/n7655 ), .Q0(\game_state_inst/n149[7] ), 
    .Q1(\game_state_inst/n149[8] ), .F0(\game_state_inst/n85[7] ), 
    .F1(\game_state_inst/n85[8] ), .COUT1(\game_state_inst/n5738 ), 
    .COUT0(\game_state_inst/n7655 ));
  SLICE_22 SLICE_22( .DI1(\game_state_inst/n85[6] ), 
    .DI0(\game_state_inst/n85[5] ), .D1(\game_state_inst/n7652 ), 
    .C1(\game_state_inst/n149[6] ), .D0(\game_state_inst/n5734 ), 
    .C0(\game_state_inst/n149[5] ), .CLK(clk), .CIN0(\game_state_inst/n5734 ), 
    .CIN1(\game_state_inst/n7652 ), .Q0(\game_state_inst/n149[5] ), 
    .Q1(\game_state_inst/n149[6] ), .F0(\game_state_inst/n85[5] ), 
    .F1(\game_state_inst/n85[6] ), .COUT1(\game_state_inst/n5736 ), 
    .COUT0(\game_state_inst/n7652 ));
  SLICE_23 SLICE_23( .DI1(\game_state_inst/n85[4] ), 
    .DI0(\game_state_inst/n85[3] ), .D1(\game_state_inst/n7649 ), 
    .C1(\game_state_inst/n149[4] ), .D0(\game_state_inst/n5732 ), 
    .C0(\game_state_inst/n149[3] ), .CLK(clk), .CIN0(\game_state_inst/n5732 ), 
    .CIN1(\game_state_inst/n7649 ), .Q0(\game_state_inst/n149[3] ), 
    .Q1(\game_state_inst/n149[4] ), .F0(\game_state_inst/n85[3] ), 
    .F1(\game_state_inst/n85[4] ), .COUT1(\game_state_inst/n5734 ), 
    .COUT0(\game_state_inst/n7649 ));
  SLICE_24 SLICE_24( .DI1(\game_state_inst/n85[2] ), 
    .DI0(\game_state_inst/n85[1] ), .D1(\game_state_inst/n7646 ), 
    .C1(\game_state_inst/n149[2] ), .D0(\game_state_inst/n5730 ), 
    .C0(\game_state_inst/n149[1] ), .CLK(clk), .CIN0(\game_state_inst/n5730 ), 
    .CIN1(\game_state_inst/n7646 ), .Q0(\game_state_inst/n149[1] ), 
    .Q1(\game_state_inst/n149[2] ), .F0(\game_state_inst/n85[1] ), 
    .F1(\game_state_inst/n85[2] ), .COUT1(\game_state_inst/n5732 ), 
    .COUT0(\game_state_inst/n7646 ));
  SLICE_25 SLICE_25( .DI0(\game_state_inst/n62[10] ), 
    .D1(\game_state_inst/n7691 ), .D0(\game_state_inst/n5791 ), 
    .C0(\game_state_inst/bird_y_pos_9__N_145 ), .B0(\bigbird_y_pos[9] ), 
    .CE(\game_state_inst/n969 ), .LSR(\game_state_inst/n988 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5791 ), .CIN1(\game_state_inst/n7691 ), 
    .Q0(\bigbird_y_pos[9] ), .F0(\game_state_inst/n62[10] ), 
    .COUT0(\game_state_inst/n7691 ));
  SLICE_26 SLICE_26( .DI1(\game_state_inst/n85[0] ), 
    .D1(\game_state_inst/n7607 ), .C1(\game_state_inst/n149[0] ), .B1(VCC_net), 
    .CLK(clk), .CIN1(\game_state_inst/n7607 ), .Q1(\game_state_inst/n149[0] ), 
    .F1(\game_state_inst/n85[0] ), .COUT1(\game_state_inst/n5730 ), 
    .COUT0(\game_state_inst/n7607 ));
  SLICE_27 SLICE_27( .DI1(\game_state_inst/n62[9] ), 
    .DI0(\game_state_inst/n62[8] ), .D1(\game_state_inst/n7604 ), 
    .C1(\game_state_inst/bird_y_pos_9__N_145 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\game_state_inst/n5789 ), .C0(\game_state_inst/bird_y_pos_9__N_145 ), 
    .B0(\bigbird_y_pos[7] ), .CE(\game_state_inst/n969 ), 
    .LSR(\game_state_inst/n988 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5789 ), .CIN1(\game_state_inst/n7604 ), 
    .Q0(\bigbird_y_pos[7] ), .Q1(\bigbird_y_pos[8] ), 
    .F0(\game_state_inst/n62[8] ), .F1(\game_state_inst/n62[9] ), 
    .COUT1(\game_state_inst/n5791 ), .COUT0(\game_state_inst/n7604 ));
  SLICE_28 SLICE_28( .DI1(\game_state_inst/n62[7] ), 
    .DI0(\game_state_inst/n62[6] ), .D1(\game_state_inst/n7601 ), 
    .C1(\game_state_inst/bird_y_pos_9__N_145 ), .B1(\bigbird_y_pos[6] ), 
    .D0(\game_state_inst/n5787 ), .C0(\game_state_inst/bird_y_pos_9__N_145 ), 
    .B0(\bigbird_y_pos[5] ), .CE(\game_state_inst/n969 ), 
    .LSR(\game_state_inst/n988 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5787 ), .CIN1(\game_state_inst/n7601 ), 
    .Q0(\bigbird_y_pos[5] ), .Q1(\bigbird_y_pos[6] ), 
    .F0(\game_state_inst/n62[6] ), .F1(\game_state_inst/n62[7] ), 
    .COUT1(\game_state_inst/n5789 ), .COUT0(\game_state_inst/n7601 ));
  SLICE_29 SLICE_29( .DI1(\game_state_inst/n62[5] ), 
    .DI0(\game_state_inst/n62[4] ), .D1(\game_state_inst/n7598 ), 
    .B1(\bigbird_y_pos[4] ), .D0(\game_state_inst/n5785 ), 
    .C0(\game_state_inst/n1 ), .B0(\bigbird_y_pos[3] ), 
    .CE(\game_state_inst/n969 ), .LSR(\game_state_inst/n988 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5785 ), .CIN1(\game_state_inst/n7598 ), 
    .Q0(\bigbird_y_pos[3] ), .Q1(\bigbird_y_pos[4] ), 
    .F0(\game_state_inst/n62[4] ), .F1(\game_state_inst/n62[5] ), 
    .COUT1(\game_state_inst/n5787 ), .COUT0(\game_state_inst/n7598 ));
  SLICE_30 SLICE_30( .DI1(\game_state_inst/n62[3] ), 
    .DI0(\game_state_inst/n62[2] ), .D1(\game_state_inst/n7595 ), 
    .B1(\bigbird_y_pos[2] ), .D0(\game_state_inst/n5783 ), 
    .C0(\game_state_inst/n1 ), .B0(\bigbird_y_pos[1] ), 
    .CE(\game_state_inst/n969 ), .LSR(\game_state_inst/n988 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5783 ), .CIN1(\game_state_inst/n7595 ), 
    .Q0(\bigbird_y_pos[1] ), .Q1(\bigbird_y_pos[2] ), 
    .F0(\game_state_inst/n62[2] ), .F1(\game_state_inst/n62[3] ), 
    .COUT1(\game_state_inst/n5785 ), .COUT0(\game_state_inst/n7595 ));
  SLICE_31 SLICE_31( .D1(\game_state_inst/n7592 ), 
    .C1(\game_state_inst/bird_y_pos_9__N_145 ), 
    .B1(\game_state_inst/bird_y_pos_9__N_145 ), .CIN1(\game_state_inst/n7592 ), 
    .COUT1(\game_state_inst/n5783 ), .COUT0(\game_state_inst/n7592 ));
  SLICE_32 SLICE_32( .DI0(\game_state_inst/n45[9] ), 
    .D1(\game_state_inst/n7643 ), .D0(\game_state_inst/n5759 ), 
    .C0(\game_state_inst/wait_counter[9] ), 
    .LSR(\game_state_inst/is_over_N_152 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5759 ), .CIN1(\game_state_inst/n7643 ), 
    .Q0(\game_state_inst/wait_counter[9] ), .F0(\game_state_inst/n45[9] ), 
    .COUT0(\game_state_inst/n7643 ));
  SLICE_33 SLICE_33( .DI1(\game_state_inst/n45[8] ), 
    .DI0(\game_state_inst/n45[7] ), .D1(\game_state_inst/n7640 ), 
    .C1(\game_state_inst/wait_counter[8] ), .D0(\game_state_inst/n5757 ), 
    .C0(\game_state_inst/wait_counter[7] ), 
    .LSR(\game_state_inst/is_over_N_152 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5757 ), .CIN1(\game_state_inst/n7640 ), 
    .Q0(\game_state_inst/wait_counter[7] ), 
    .Q1(\game_state_inst/wait_counter[8] ), .F0(\game_state_inst/n45[7] ), 
    .F1(\game_state_inst/n45[8] ), .COUT1(\game_state_inst/n5759 ), 
    .COUT0(\game_state_inst/n7640 ));
  SLICE_34 SLICE_34( .DI1(\game_state_inst/n45[6] ), 
    .DI0(\game_state_inst/n45[5] ), .D1(\game_state_inst/n7637 ), 
    .C1(\game_state_inst/wait_counter[6] ), .D0(\game_state_inst/n5755 ), 
    .C0(\game_state_inst/wait_counter[5] ), 
    .LSR(\game_state_inst/is_over_N_152 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n5755 ), .CIN1(\game_state_inst/n7637 ), 
    .Q0(\game_state_inst/wait_counter[5] ), 
    .Q1(\game_state_inst/wait_counter[6] ), .F0(\game_state_inst/n45[5] ), 
    .F1(\game_state_inst/n45[6] ), .COUT1(\game_state_inst/n5757 ), 
    .COUT0(\game_state_inst/n7637 ));
  SLICE_35 SLICE_35( .D1(\testpattern_inst/n7688 ), .B1(\bigbird_y_pos[9] ), 
    .D0(\testpattern_inst/n5715 ), .B0(\bigbird_y_pos[8] ), 
    .CIN0(\testpattern_inst/n5715 ), .CIN1(\testpattern_inst/n7688 ), 
    .F0(\testpattern_inst/n57_adj_238[8] ), 
    .F1(\testpattern_inst/n57_adj_238[9] ), .COUT0(\testpattern_inst/n7688 ));
  SLICE_36 SLICE_36( .D1(\testpattern_inst/n7685 ), .B1(\bigbird_y_pos[7] ), 
    .D0(\testpattern_inst/n5713 ), .B0(\bigbird_y_pos[6] ), 
    .CIN0(\testpattern_inst/n5713 ), .CIN1(\testpattern_inst/n7685 ), 
    .F0(\testpattern_inst/n57_adj_238[6] ), 
    .F1(\testpattern_inst/n57_adj_238[7] ), .COUT1(\testpattern_inst/n5715 ), 
    .COUT0(\testpattern_inst/n7685 ));
  SLICE_37 SLICE_37( .D1(\testpattern_inst/n7559 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[4] ), .D0(\testpattern_inst/n5700 ), 
    .B0(\bigbird_y_pos[3] ), .CIN0(\testpattern_inst/n5700 ), 
    .CIN1(\testpattern_inst/n7559 ), .F0(\testpattern_inst/n57_adj_239[3] ), 
    .F1(\testpattern_inst/n57_adj_239[4] ), .COUT1(\testpattern_inst/n5702 ), 
    .COUT0(\testpattern_inst/n7559 ));
  SLICE_38 SLICE_38( .D1(\testpattern_inst/n7529 ), .B1(\bigbird_y_pos[3] ), 
    .D0(\testpattern_inst/n5690 ), .C0(VCC_net), .B0(\bigbird_y_pos[2] ), 
    .CIN0(\testpattern_inst/n5690 ), .CIN1(\testpattern_inst/n7529 ), 
    .F0(\testpattern_inst/n57_adj_240[2] ), 
    .F1(\testpattern_inst/n57_adj_240[3] ), .COUT1(\testpattern_inst/n5692 ), 
    .COUT0(\testpattern_inst/n7529 ));
  SLICE_39 SLICE_39( .D1(\testpattern_inst/n7535 ), .B1(\bigbird_y_pos[7] ), 
    .D0(\testpattern_inst/n5694 ), .B0(\bigbird_y_pos[6] ), 
    .CIN0(\testpattern_inst/n5694 ), .CIN1(\testpattern_inst/n7535 ), 
    .F0(\testpattern_inst/n57_adj_240[6] ), 
    .F1(\testpattern_inst/n57_adj_240[7] ), .COUT1(\testpattern_inst/n5696 ), 
    .COUT0(\testpattern_inst/n7535 ));
  SLICE_40 SLICE_40( .D1(\testpattern_inst/n7532 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[5] ), .D0(\testpattern_inst/n5692 ), .C0(VCC_net), 
    .B0(\bigbird_y_pos[4] ), .CIN0(\testpattern_inst/n5692 ), 
    .CIN1(\testpattern_inst/n7532 ), .F0(\testpattern_inst/n57_adj_240[4] ), 
    .F1(\testpattern_inst/n57_adj_240[5] ), .COUT1(\testpattern_inst/n5694 ), 
    .COUT0(\testpattern_inst/n7532 ));
  SLICE_41 SLICE_41( .D1(\testpattern_inst/n7526 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[1] ), .CIN1(\testpattern_inst/n7526 ), 
    .F1(\testpattern_inst/n57_adj_240[1] ), .COUT1(\testpattern_inst/n5690 ), 
    .COUT0(\testpattern_inst/n7526 ));
  SLICE_42 SLICE_42( .D1(\testpattern_inst/n7556 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[2] ), .CIN1(\testpattern_inst/n7556 ), 
    .F1(\testpattern_inst/n57_adj_239[2] ), .COUT1(\testpattern_inst/n5700 ), 
    .COUT0(\testpattern_inst/n7556 ));
  SLICE_43 SLICE_43( .D1(\testpattern_inst/n7682 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[5] ), .D0(\testpattern_inst/n5711 ), 
    .B0(\bigbird_y_pos[4] ), .CIN0(\testpattern_inst/n5711 ), 
    .CIN1(\testpattern_inst/n7682 ), .F0(\testpattern_inst/n57_adj_238[4] ), 
    .F1(\testpattern_inst/n57_adj_238[5] ), .COUT1(\testpattern_inst/n5713 ), 
    .COUT0(\testpattern_inst/n7682 ));
  SLICE_44 SLICE_44( .D1(\testpattern_inst/n7538 ), .B1(\bigbird_y_pos[9] ), 
    .D0(\testpattern_inst/n5696 ), .B0(\bigbird_y_pos[8] ), 
    .CIN0(\testpattern_inst/n5696 ), .CIN1(\testpattern_inst/n7538 ), 
    .F0(\testpattern_inst/n57_adj_240[8] ), .F1(n24), 
    .COUT0(\testpattern_inst/n7538 ));
  SLICE_45 SLICE_45( .D1(\testpattern_inst/n7679 ), .B1(\bigbird_y_pos[3] ), 
    .D0(\testpattern_inst/n5709 ), .B0(\bigbird_y_pos[2] ), 
    .CIN0(\testpattern_inst/n5709 ), .CIN1(\testpattern_inst/n7679 ), 
    .F0(\testpattern_inst/n57_adj_238[2] ), 
    .F1(\testpattern_inst/n57_adj_238[3] ), .COUT1(\testpattern_inst/n5711 ), 
    .COUT0(\testpattern_inst/n7679 ));
  SLICE_46 SLICE_46( .D1(\testpattern_inst/n7676 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[1] ), .CIN1(\testpattern_inst/n7676 ), 
    .F1(\testpattern_inst/n57_adj_238[1] ), .COUT1(\testpattern_inst/n5709 ), 
    .COUT0(\testpattern_inst/n7676 ));
  SLICE_47 SLICE_47( .D1(\testpattern_inst/n7568 ), 
    .D0(\testpattern_inst/n5706 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n5706 ), .CIN1(\testpattern_inst/n7568 ), 
    .F0(n24_adj_265), .COUT0(\testpattern_inst/n7568 ));
  SLICE_48 SLICE_48( .D1(\testpattern_inst/n7553 ), .B1(\bigbird_y_pos[9] ), 
    .D0(\testpattern_inst/n5779 ), .B0(\bigbird_y_pos[8] ), 
    .CIN0(\testpattern_inst/n5779 ), .CIN1(\testpattern_inst/n7553 ), 
    .F0(\testpattern_inst/n52[7] ), .F1(\testpattern_inst/n52[8] ), 
    .COUT0(\testpattern_inst/n7553 ));
  SLICE_49 SLICE_49( .D1(\testpattern_inst/n7550 ), .B1(\bigbird_y_pos[7] ), 
    .D0(\testpattern_inst/n5777 ), .B0(\bigbird_y_pos[6] ), 
    .CIN0(\testpattern_inst/n5777 ), .CIN1(\testpattern_inst/n7550 ), 
    .F0(\testpattern_inst/n52[5] ), .F1(\testpattern_inst/n52[6] ), 
    .COUT1(\testpattern_inst/n5779 ), .COUT0(\testpattern_inst/n7550 ));
  SLICE_50 SLICE_50( .D1(\testpattern_inst/n7565 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n5704 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n5704 ), .CIN1(\testpattern_inst/n7565 ), 
    .F0(\testpattern_inst/n57_adj_239[7] ), 
    .F1(\testpattern_inst/n57_adj_239[8] ), .COUT1(\testpattern_inst/n5706 ), 
    .COUT0(\testpattern_inst/n7565 ));
  SLICE_51 SLICE_51( .D1(\testpattern_inst/n7547 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[5] ), .D0(\testpattern_inst/n5775 ), .C0(VCC_net), 
    .B0(\bigbird_y_pos[4] ), .CIN0(\testpattern_inst/n5775 ), 
    .CIN1(\testpattern_inst/n7547 ), .F0(\testpattern_inst/n52[3] ), 
    .F1(\testpattern_inst/n52[4] ), .COUT1(\testpattern_inst/n5777 ), 
    .COUT0(\testpattern_inst/n7547 ));
  SLICE_52 SLICE_52( .D1(\testpattern_inst/n7544 ), .B1(\bigbird_y_pos[3] ), 
    .D0(\testpattern_inst/n5773 ), .B0(\bigbird_y_pos[2] ), 
    .CIN0(\testpattern_inst/n5773 ), .CIN1(\testpattern_inst/n7544 ), 
    .F0(\testpattern_inst/n52[1] ), .F1(\testpattern_inst/n52[2] ), 
    .COUT1(\testpattern_inst/n5775 ), .COUT0(\testpattern_inst/n7544 ));
  SLICE_53 SLICE_53( .D1(\testpattern_inst/n7541 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[1] ), .CIN1(\testpattern_inst/n7541 ), 
    .F1(\testpattern_inst/n52[0] ), .COUT1(\testpattern_inst/n5773 ), 
    .COUT0(\testpattern_inst/n7541 ));
  SLICE_54 SLICE_54( .D1(\testpattern_inst/n7562 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[6] ), .D0(\testpattern_inst/n5702 ), 
    .B0(\bigbird_y_pos[5] ), .CIN0(\testpattern_inst/n5702 ), 
    .CIN1(\testpattern_inst/n7562 ), .F0(\testpattern_inst/n57_adj_239[5] ), 
    .F1(\testpattern_inst/n57_adj_239[6] ), .COUT1(\testpattern_inst/n5704 ), 
    .COUT0(\testpattern_inst/n7562 ));
  SLICE_56 SLICE_56( .D1(\vga_inst/col_num[8]_2 ), .C1(n1888), 
    .B1(\col_num[9] ), .A1(\testpattern_inst/n6551 ), .D0(\col_num[6] ), 
    .C0(\col_num[7] ), .B0(\col_num[9] ), .A0(\vga_inst/col_num[8]_2 ), 
    .F0(n1888), .F1(\testpattern_inst/n6_c ));
  SLICE_58 SLICE_58( .D1(n6181), .C1(\vga_inst/n6530 ), .B1(RGB_o_5__N_57), 
    .A1(\RGB_o_5__N_58[1] ), .D0(n6555), .C0(\vga_inst/n6541 ), 
    .B0(valid_N_44), .A0(n6554), .F0(\vga_inst/n6530 ), .F1(RGB_c_0));
  SLICE_59 SLICE_59( .D1(\row_num[9] ), .C1(\testpattern_inst/n18_adj_177 ), 
    .B1(valid_N_44), .A1(\testpattern_inst/n52[8] ), 
    .C0(\testpattern_inst/n16_adj_181 ), .B0(\row_num[8] ), 
    .A0(\testpattern_inst/n52[7] ), .F0(\testpattern_inst/n18_adj_177 ), 
    .F1(n6555));
  SLICE_60 SLICE_60( .D1(n24_adj_265), .C1(n18), .B1(n887), .A1(\row_num[9] ), 
    .D0(\testpattern_inst/n57_adj_239[8] ), 
    .C0(\testpattern_inst/n16_adj_213 ), .A0(\row_num[8] ), .F0(n18), .F1(n4));
  SLICE_61 SLICE_61( .D1(\col_num[9] ), .C1(\testpattern_inst/n6558 ), 
    .A1(n40), .D0(n4), .C0(\testpattern_inst/n18_adj_179 ), 
    .B0(\testpattern_inst/n52[8] ), .A0(\row_num[9] ), 
    .F0(\testpattern_inst/n6558 ), .F1(n6554));
  SLICE_62 SLICE_62( .D1(\col_num[7] ), .C1(\vga_inst/col_num[8]_2 ), 
    .B1(\col_num[6] ), .D0(n951), .C0(\vga_inst/n6798 ), .B0(\col_num[1] ), 
    .A0(\col_num[7] ), .F0(\vga_inst/n5_adj_259 ), .F1(n1887));
  SLICE_63 SLICE_63( .D1(\col_num[7] ), .C1(\testpattern_inst/n6562 ), 
    .B1(\col_num[6] ), .A1(n949), .D0(n936), .C0(\col_num[5] ), 
    .B0(\col_num[4] ), .A0(\col_num[1] ), .F0(\testpattern_inst/n6562 ), 
    .F1(n951));
  SLICE_64 SLICE_64( .D1(\vga_inst/col_num[8]_2 ), .C1(\vga_inst/n6_adj_260 ), 
    .B1(\vga_inst/n5_adj_259 ), .A1(\vga_inst/n6778 ), .D0(n18_adj_264), 
    .C0(n70), .B0(n24), .A0(\row_num[9] ), .F0(\vga_inst/n6_adj_260 ), 
    .F1(n6130));
  SLICE_65 SLICE_65( .D1(\row_num[9] ), .C1(\testpattern_inst/n18_adj_176 ), 
    .A1(\testpattern_inst/n57[9] ), .D0(\bigbird_y_pos[8] ), 
    .C0(\testpattern_inst/n16_adj_174 ), .B0(n6), .A0(\row_num[8] ), 
    .F0(\testpattern_inst/n18_adj_176 ), .F1(n70));
  SLICE_66 SLICE_66( .D1(\bigbird_y_pos[7] ), 
    .C1(\testpattern_inst/n14_adj_173 ), .B1(\bigbird_y_pos[6] ), 
    .A1(\row_num[7] ), .D0(\row_num[6] ), .C0(\testpattern_inst/n12_adj_171 ), 
    .A0(\bigbird_y_pos[6] ), .F0(\testpattern_inst/n14_adj_173 ), 
    .F1(\testpattern_inst/n16_adj_174 ));
  SLICE_68 SLICE_68( .D1(\vga_inst/n1544 ), .C1(\vga_inst/n943 ), 
    .B1(\row_num[9] ), .A1(\row_num[5] ), .D0(\row_num[6] ), .C0(\row_num[8] ), 
    .A0(\row_num[7] ), .F0(\vga_inst/n943 ), .F1(n6159));
  SLICE_69 SLICE_69( .D1(n6159), .C1(valid_N_50), .B1(n1562), 
    .A1(\RGB_o_5__N_58[1] ), .D0(\row_num[9] ), .C0(n947), .B0(n1524), 
    .A0(n962), .F0(valid_N_50), .F1(\testpattern_inst/n6792 ));
  SLICE_70 SLICE_70( .D1(\col_num[9] ), .C1(n900), 
    .B1(\vga_inst/col_num[8]_2 ), .A1(\col_num[4] ), .D0(\col_num[5] ), 
    .B0(\col_num[7] ), .A0(\col_num[6] ), .F0(n900), .F1(valid_N_48));
  SLICE_72 SLICE_72( .B0(\row_num[0] ), .A0(\row_num[1] ), .F0(n1524));
  SLICE_74 SLICE_74( .C1(n6148), .B1(clappy_c), 
    .D0(\game_state_inst/wait_counter[9] ), .C0(\game_state_inst/n7 ), 
    .B0(\game_state_inst/wait_counter[7] ), 
    .A0(\game_state_inst/wait_counter[6] ), .F0(n6148), .F1(\vga_inst/n7 ));
  SLICE_76 SLICE_76( .D1(\testpattern_inst/n18_c ), .C1(\row_num[9] ), 
    .A1(\bigbird_y_pos[9] ), .D0(\row_num[9] ), .C0(n962), .B0(n947), 
    .A0(\row_num[1] ), .F0(VSYNC_N_43), .F1(\testpattern_inst/n23 ));
  SLICE_77 SLICE_77( .D1(\row_num[9] ), .C1(n962), .B1(\vga_inst/n4_c ), 
    .A1(\vga_inst/n968 ), .D0(\row_num[6] ), .C0(\row_num[7] ), 
    .B0(\row_num[8] ), .A0(\row_num[5] ), .F0(n962), .F1(\vga_inst/n1590 ));
  SLICE_78 SLICE_78( .D1(\col_num[6] ), .C1(n949), .B1(n6561), 
    .A1(\col_num[7] ), .C0(\vga_inst/col_num[8]_2 ), .A0(\col_num[9] ), 
    .F0(n949), .F1(n1562));
  SLICE_79 SLICE_79( .D1(\col_num[5] ), .C1(\col_num[6] ), .B1(\col_num[7] ), 
    .A1(n949), .D0(n949), .C0(\testpattern_inst/n10_adj_235 ), 
    .B0(\testpattern_inst/n939 ), .A0(\col_num[5] ), .F0(n887), .F1(HSYNC_c));
  SLICE_80 SLICE_80( .D1(\bigbird_y_pos[9] ), .C1(\bigbird_y_pos[6] ), 
    .B1(\bigbird_y_pos[7] ), .A1(\bigbird_y_pos[8] ), .D0(\bigbird_y_pos[8] ), 
    .C0(n8_adj_266), .B0(\vga_inst/n6983 ), .A0(\bigbird_y_pos[9] ), 
    .F0(\vga_inst/n6981 ), .F1(\testpattern_inst/n57[9] ));
  SLICE_81 SLICE_81( .D1(\bigbird_y_pos[7] ), 
    .C1(\game_state_inst/n4_adj_241 ), .B1(\bigbird_y_pos[5] ), 
    .A1(\bigbird_y_pos[6] ), .D0(\bigbird_y_pos[1] ), .C0(\bigbird_y_pos[3] ), 
    .B0(\bigbird_y_pos[4] ), .A0(\bigbird_y_pos[2] ), 
    .F0(\game_state_inst/n4_adj_241 ), .F1(n8_adj_266));
  SLICE_82 SLICE_82( .D1(\col_num[7] ), .C1(n1564), .B1(\col_num[6] ), 
    .A1(\col_num[5] ), .D0(\col_num[1] ), .C0(\col_num[4] ), .B0(\col_num[2] ), 
    .A0(\col_num[3] ), .F0(n1564), .F1(n6790));
  SLICE_84 SLICE_84( .D1(\bigbird_y_pos[5] ), .C1(n6), .B1(n6564), 
    .A1(\bigbird_y_pos[4] ), .B0(\bigbird_y_pos[6] ), .A0(\bigbird_y_pos[7] ), 
    .F0(n6), .F1(\vga_inst/n6983 ));
  SLICE_87 SLICE_87( .D1(\col_num[9] ), .C1(\vga_inst/n643 ), 
    .B1(\vga_inst/col_num[8]_2 ), .A1(\col_num[5] ), .D0(\col_num[6] ), 
    .B0(\col_num[7] ), .F0(\vga_inst/n643 ), .F1(\vga_inst/n968 ));
  SLICE_89 SLICE_89( .D1(game_over), .C1(valid_N_44), .D0(n1562), 
    .C0(valid_N_48), .B0(valid_N_50), .A0(n6159), .F0(valid_N_44), 
    .F1(RGB_o_5__N_57));
  SLICE_90 SLICE_90( .D1(\row_num[2] ), .C1(\vga_inst/n1515 ), 
    .B1(\row_num[3] ), .A1(\row_num[4] ), .D0(\row_num[1] ), .B0(\row_num[0] ), 
    .F0(\vga_inst/n1515 ), .F1(\vga_inst/n4_c ));
  SLICE_92 SLICE_92( .D1(\vga_inst/col_num[8]_2 ), .C1(n936), 
    .B1(\col_num[5] ), .A1(\col_num[4] ), .C0(\col_num[3] ), .A0(\col_num[2] ), 
    .F0(n936), .F1(n6776));
  SLICE_94 SLICE_94( .D1(\col_num[5] ), .A1(\col_num[4] ), .D0(\col_num[4] ), 
    .C0(\vga_inst/col_num[8]_2 ), .B0(n8), .A0(\col_num[5] ), .F0(n1894), 
    .F1(n6561));
  SLICE_95 SLICE_95( .C1(n8), .A1(\col_num[4] ), .D0(\col_num[3] ), 
    .C0(\col_num[0] ), .B0(\col_num[1] ), .A0(\col_num[2] ), .F0(n8), 
    .F1(\testpattern_inst/n10_adj_235 ));
  SLICE_96 SLICE_96( .D0(\col_num[2] ), .C0(\col_num[1] ), .B0(\col_num[3] ), 
    .A0(\col_num[0] ), .F0(\vga_inst/n6794 ));
  SLICE_97 SLICE_97( .D1(\col_num[9] ), .C1(n40), .A1(valid_N_44), 
    .D0(\col_num[4] ), .C0(n900), .B0(\vga_inst/col_num[8]_2 ), 
    .A0(\vga_inst/n6794 ), .F0(n40), .F1(n6796));
  SLICE_98 SLICE_98( .D1(n121), .C1(\vga_inst/n1560 ), .B1(n1888), .A1(n1894), 
    .D0(\col_num[9] ), .C0(n6550), .B0(\vga_inst/col_num[8]_2 ), 
    .A0(\vga_inst/n643 ), .F0(\vga_inst/n1560 ), .F1(\vga_inst/n6541 ));
  SLICE_100 SLICE_100( .D1(n6549), .C1(\col_num[3] ), .A1(\col_num[4] ), 
    .D0(\col_num[5] ), .C0(\col_num[0] ), .B0(\col_num[2] ), .A0(\col_num[1] ), 
    .F0(n6549), .F1(n6550));
  SLICE_101 SLICE_101( .D1(n6549), .C1(\testpattern_inst/n939 ), 
    .B1(\col_num[3] ), .A1(\col_num[4] ), .D0(\col_num[6] ), .C0(\col_num[7] ), 
    .F0(\testpattern_inst/n939 ), .F1(\testpattern_inst/n6551 ));
  SLICE_103 SLICE_103( .D1(n1894), .C1(\testpattern_inst/n6572 ), 
    .B1(\row_num[0] ), .A1(n1887), .D0(n947), .C0(\row_num[1] ), .B0(n962), 
    .F0(\testpattern_inst/n6572 ), .F1(n5));
  SLICE_104 SLICE_104( .D1(\vga_inst/n6141 ), .C1(\row_num[8] ), 
    .B1(\row_num[9] ), .A1(\col_num[9] ), .D0(\col_num[9] ), .B0(valid_N_44), 
    .F0(\vga_inst/n6778 ), .F1(\vga_inst/n159 ));
  SLICE_108 SLICE_108( .D1(\row_num[1] ), .C1(n947), .A1(\row_num[0] ), 
    .D0(\row_num[3] ), .C0(\row_num[4] ), .A0(\row_num[2] ), .F0(n947), 
    .F1(\vga_inst/n1544 ));
  SLICE_110 SLICE_110( .D1(n6555), .C1(\testpattern_inst/n23 ), 
    .B1(\testpattern_inst/n6_c ), .A1(n6776), .D0(n6178), .A0(n6130), 
    .F0(\RGB_o_5__N_58[1] ), .F1(n6178));
  SLICE_112 SLICE_112( .D0(valid_N_44), .C0(n6790), .B0(n5), 
    .A0(\vga_inst/n159 ), .F0(n6181));
  SLICE_113 SLICE_113( .D0(n6178), .C0(RGB_o_5__N_57), .B0(n6130), .A0(n6181), 
    .F0(RGB_c_1));
  SLICE_115 SLICE_115( .D1(\row_num[7] ), .C1(\vga_inst/n6569 ), 
    .B1(\row_num[5] ), .A1(\row_num[6] ), .D0(\row_num[4] ), .C0(\row_num[3] ), 
    .F0(\vga_inst/n6569 ), .F1(\vga_inst/n6141 ));
  SLICE_117 SLICE_117( .D1(game_over), .C1(\testpattern_inst/n747 ), 
    .B1(valid_N_44), .A1(n6554), .D0(n6130), .B0(n6181), .A0(n6178), 
    .F0(\testpattern_inst/n747 ), .F1(RGB_c_2));
  SLICE_118 SLICE_118( .D1(\col_num[5] ), .C1(n1536), .B1(\col_num[6] ), 
    .A1(\col_num[0] ), .D0(\col_num[2] ), .C0(\col_num[4] ), .B0(\col_num[3] ), 
    .F0(n1536), .F1(\vga_inst/n6798 ));
  SLICE_121 SLICE_121( .D0(RGB_o_5__N_57), .C0(n6796), 
    .B0(\testpattern_inst/n747 ), .A0(\testpattern_inst/n6558 ), .F0(RGB_c_3));
  SLICE_122 SLICE_122( .D1(\game_state_inst/wait_counter[5] ), 
    .C1(\game_state_inst/n6161 ), .B1(\game_state_inst/wait_counter[4] ), 
    .A1(\game_state_inst/wait_counter[8] ), 
    .D0(\game_state_inst/wait_counter[2] ), 
    .C0(\game_state_inst/wait_counter[3] ), 
    .B0(\game_state_inst/wait_counter[1] ), 
    .A0(\game_state_inst/wait_counter[0] ), .F0(\game_state_inst/n6161 ), 
    .F1(\game_state_inst/n7 ));
  SLICE_125 SLICE_125( .D1(\row_num[8] ), .C1(\testpattern_inst/n16 ), 
    .A1(\bigbird_y_pos[8] ), .D0(\row_num[7] ), .C0(\testpattern_inst/n14 ), 
    .B0(\bigbird_y_pos[7] ), .F0(\testpattern_inst/n16 ), 
    .F1(\testpattern_inst/n18_c ));
  SLICE_127 SLICE_127( .C1(\testpattern_inst/n12 ), .B1(\bigbird_y_pos[6] ), 
    .A1(\row_num[6] ), .C0(\testpattern_inst/n10 ), .B0(\row_num[5] ), 
    .A0(\bigbird_y_pos[5] ), .F0(\testpattern_inst/n12 ), 
    .F1(\testpattern_inst/n14 ));
  SLICE_129 SLICE_129( .C1(\testpattern_inst/n8_c ), .B1(\row_num[4] ), 
    .A1(\bigbird_y_pos[4] ), .D0(\row_num[3] ), 
    .C0(\testpattern_inst/n6_adj_169 ), .B0(\bigbird_y_pos[3] ), 
    .F0(\testpattern_inst/n8_c ), .F1(\testpattern_inst/n10 ));
  SLICE_131 SLICE_131( .C1(\testpattern_inst/n4_c ), .B1(\row_num[2] ), 
    .A1(\bigbird_y_pos[2] ), .D0(\bigbird_y_pos[1] ), .C0(\row_num[1] ), 
    .B0(\row_num[0] ), .F0(\testpattern_inst/n4_c ), 
    .F1(\testpattern_inst/n6_adj_169 ));
  SLICE_132 SLICE_132( .C1(\testpattern_inst/n10_adj_170 ), 
    .B1(\bigbird_y_pos[5] ), .A1(\row_num[5] ), .D0(\row_num[4] ), 
    .C0(\testpattern_inst/n8_adj_188 ), .A0(\bigbird_y_pos[4] ), 
    .F0(\testpattern_inst/n10_adj_170 ), .F1(\testpattern_inst/n12_adj_171 ));
  SLICE_134 SLICE_134( .C1(\testpattern_inst/n4_adj_172 ), 
    .B1(\testpattern_inst/n57_adj_239[2] ), .A1(\row_num[2] ), 
    .D0(\row_num[0] ), .B0(\row_num[1] ), .A0(\bigbird_y_pos[1] ), 
    .F0(\testpattern_inst/n4_adj_172 ), .F1(\testpattern_inst/n6_adj_224 ));
  SLICE_138 SLICE_138( .C1(\testpattern_inst/n16_adj_180 ), .B1(\row_num[8] ), 
    .A1(\testpattern_inst/n52[7] ), .D0(\testpattern_inst/n52[6] ), 
    .C0(\testpattern_inst/n14_adj_196 ), .A0(\row_num[7] ), 
    .F0(\testpattern_inst/n16_adj_180 ), .F1(\testpattern_inst/n18_adj_179 ));
  SLICE_141 SLICE_141( .D1(\row_num[7] ), .C1(\testpattern_inst/n14_adj_204 ), 
    .A1(\testpattern_inst/n52[6] ), .C0(\testpattern_inst/n12_adj_223 ), 
    .B0(\row_num[6] ), .A0(\testpattern_inst/n52[5] ), 
    .F0(\testpattern_inst/n14_adj_204 ), .F1(\testpattern_inst/n16_adj_181 ));
  SLICE_142 SLICE_142( .C1(\testpattern_inst/n8_adj_183 ), 
    .B1(\testpattern_inst/n52[3] ), .A1(\row_num[4] ), 
    .D0(\testpattern_inst/n52[2] ), .C0(\testpattern_inst/n6_adj_182 ), 
    .B0(\row_num[3] ), .F0(\testpattern_inst/n8_adj_183 ), 
    .F1(\testpattern_inst/n10_adj_225 ));
  SLICE_144 SLICE_144( .C1(\testpattern_inst/n6_adj_184 ), 
    .B1(\testpattern_inst/n52[2] ), .A1(\row_num[3] ), .D0(\row_num[2] ), 
    .C0(\testpattern_inst/n52[1] ), .B0(\testpattern_inst/n52[0] ), 
    .A0(\row_num[1] ), .F0(\testpattern_inst/n6_adj_184 ), 
    .F1(\testpattern_inst/n8_adj_185 ));
  SLICE_145 SLICE_145( .C1(\testpattern_inst/n10_adj_228 ), 
    .B1(\testpattern_inst/n52[4] ), .A1(\row_num[5] ), 
    .C0(\testpattern_inst/n8_adj_185 ), .B0(\testpattern_inst/n52[3] ), 
    .A0(\row_num[4] ), .F0(\testpattern_inst/n10_adj_228 ), 
    .F1(\testpattern_inst/n12_adj_223 ));
  SLICE_146 SLICE_146( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_186 ), 
    .B1(\testpattern_inst/n52[1] ), .D0(\testpattern_inst/n52[0] ), 
    .C0(\row_num[0] ), .B0(\row_num[1] ), .F0(\testpattern_inst/n4_adj_186 ), 
    .F1(\testpattern_inst/n6_adj_182 ));
  SLICE_148 SLICE_148( .D1(\row_num[3] ), .C1(\testpattern_inst/n6_adj_191 ), 
    .A1(\bigbird_y_pos[3] ), .C0(\testpattern_inst/n4_adj_172 ), 
    .B0(\bigbird_y_pos[2] ), .A0(\row_num[2] ), 
    .F0(\testpattern_inst/n6_adj_191 ), .F1(\testpattern_inst/n8_adj_188 ));
  SLICE_150 SLICE_150( .D1(\row_num[9] ), .C1(\testpattern_inst/n18_adj_193 ), 
    .A1(\testpattern_inst/n57_adj_238[9] ), 
    .C0(\testpattern_inst/n16_adj_195 ), 
    .B0(\testpattern_inst/n57_adj_238[8] ), .A0(\row_num[8] ), 
    .F0(\testpattern_inst/n18_adj_193 ), .F1(n121));
  SLICE_152 SLICE_152( .D1(n6130), .C1(\testpattern_inst/n6768 ), .B1(n6181), 
    .A1(n6178), .D0(game_over), .B0(valid_N_44), .F0(\testpattern_inst/n6768 ), 
    .F1(RGB_c_4));
  SLICE_154 SLICE_154( .D1(\row_num[7] ), .C1(\testpattern_inst/n14_adj_197 ), 
    .B1(\testpattern_inst/n57_adj_238[7] ), 
    .D0(\testpattern_inst/n57_adj_238[6] ), 
    .C0(\testpattern_inst/n12_adj_198 ), .A0(\row_num[6] ), 
    .F0(\testpattern_inst/n14_adj_197 ), .F1(\testpattern_inst/n16_adj_195 ));
  SLICE_156 SLICE_156( .D1(game_over), .C1(\testpattern_inst/n7 ), 
    .B1(valid_N_48), .A1(n6181), .D0(\col_num[9] ), 
    .C0(\testpattern_inst/n8_adj_201 ), .B0(\testpattern_inst/n6792 ), 
    .A0(\testpattern_inst/n7_adj_200 ), .F0(\testpattern_inst/n7 ), 
    .F1(RGB_c_5));
  SLICE_158 SLICE_158( .D1(\testpattern_inst/n57_adj_238[5] ), 
    .C1(\testpattern_inst/n10_adj_202 ), .B1(\row_num[5] ), .D0(\row_num[4] ), 
    .C0(\testpattern_inst/n8_adj_207 ), .A0(\testpattern_inst/n57_adj_238[4] ), 
    .F0(\testpattern_inst/n10_adj_202 ), .F1(\testpattern_inst/n12_adj_198 ));
  SLICE_160 SLICE_160( .D1(\testpattern_inst/n52[8] ), 
    .C1(\testpattern_inst/n6567 ), .B1(n887), .D0(\testpattern_inst/n52[7] ), 
    .B0(\testpattern_inst/n16_adj_180 ), .A0(\row_num[8] ), 
    .F0(\testpattern_inst/n6567 ), .F1(\testpattern_inst/n7_adj_200 ));
  SLICE_162 SLICE_162( .D1(n18), .C1(\testpattern_inst/n117 ), 
    .B1(n24_adj_265), .A1(n40), .D0(\testpattern_inst/n6567 ), 
    .C0(\testpattern_inst/n6764 ), .B0(\row_num[9] ), 
    .A0(\testpattern_inst/n52[8] ), .F0(\testpattern_inst/n117 ), 
    .F1(\testpattern_inst/n8_adj_201 ));
  SLICE_165 SLICE_165( .D1(\testpattern_inst/n57_adj_239[8] ), 
    .C1(\testpattern_inst/n16_adj_213 ), .B1(n24_adj_265), .A1(\row_num[8] ), 
    .D0(\testpattern_inst/n57_adj_239[7] ), 
    .C0(\testpattern_inst/n14_adj_215 ), .A0(\row_num[7] ), 
    .F0(\testpattern_inst/n16_adj_213 ), .F1(\testpattern_inst/n6764 ));
  SLICE_166 SLICE_166( .C1(\testpattern_inst/n6_adj_209 ), 
    .B1(\testpattern_inst/n57_adj_238[3] ), .A1(\row_num[3] ), 
    .D0(\row_num[1] ), .C0(\testpattern_inst/n57_adj_238[2] ), 
    .B0(\row_num[2] ), .A0(\testpattern_inst/n57_adj_238[1] ), 
    .F0(\testpattern_inst/n6_adj_209 ), .F1(\testpattern_inst/n8_adj_207 ));
  SLICE_169 SLICE_169( .D1(\testpattern_inst/n57_adj_239[6] ), 
    .C1(\testpattern_inst/n12_adj_217 ), .B1(\row_num[6] ), 
    .D0(\testpattern_inst/n57_adj_239[5] ), 
    .C0(\testpattern_inst/n10_adj_219 ), .B0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_217 ), .F1(\testpattern_inst/n14_adj_215 ));
  SLICE_171 SLICE_171( .D1(\row_num[4] ), .C1(\testpattern_inst/n8_adj_221 ), 
    .A1(\testpattern_inst/n57_adj_239[4] ), .C0(\testpattern_inst/n6_adj_224 ), 
    .B0(\testpattern_inst/n57_adj_239[3] ), .A0(\row_num[3] ), 
    .F0(\testpattern_inst/n8_adj_221 ), .F1(\testpattern_inst/n10_adj_219 ));
  SLICE_172 SLICE_172( .D1(\row_num[6] ), .C1(\testpattern_inst/n12_adj_222 ), 
    .A1(\testpattern_inst/n52[5] ), .C0(\testpattern_inst/n10_adj_225 ), 
    .B0(\row_num[5] ), .A0(\testpattern_inst/n52[4] ), 
    .F0(\testpattern_inst/n12_adj_222 ), .F1(\testpattern_inst/n14_adj_196 ));
  SLICE_176 SLICE_176( .C0(\testpattern_inst/n16_adj_229 ), 
    .B0(\testpattern_inst/n57_adj_240[8] ), .A0(\row_num[8] ), 
    .F0(n18_adj_264));
  SLICE_177 SLICE_177( .D1(\testpattern_inst/n57_adj_240[7] ), 
    .C1(\testpattern_inst/n14_adj_231 ), .A1(\row_num[7] ), 
    .D0(\testpattern_inst/n57_adj_240[6] ), 
    .C0(\testpattern_inst/n12_adj_233 ), .A0(\row_num[6] ), 
    .F0(\testpattern_inst/n14_adj_231 ), .F1(\testpattern_inst/n16_adj_229 ));
  SLICE_179 SLICE_179( .C1(\testpattern_inst/n10_adj_234 ), .B1(\row_num[5] ), 
    .A1(\testpattern_inst/n57_adj_240[5] ), .C0(\testpattern_inst/n8_adj_236 ), 
    .B0(\row_num[4] ), .A0(\testpattern_inst/n57_adj_240[4] ), 
    .F0(\testpattern_inst/n10_adj_234 ), .F1(\testpattern_inst/n12_adj_233 ));
  SLICE_181 SLICE_181( .D1(\testpattern_inst/n57_adj_240[3] ), 
    .C1(\testpattern_inst/n6_adj_237 ), .A1(\row_num[3] ), .D0(\row_num[2] ), 
    .C0(\testpattern_inst/n57_adj_240[2] ), .B0(\row_num[1] ), 
    .A0(\testpattern_inst/n57_adj_240[1] ), .F0(\testpattern_inst/n6_adj_237 ), 
    .F1(\testpattern_inst/n8_adj_236 ));
  SLICE_182 SLICE_182( .D1(clappy_c), .C1(n6148), .A1(game_over), .D0(n6148), 
    .B0(game_over), .A0(clappy_c), .F0(\game_state_inst/n969 ), 
    .F1(\game_state_inst/n988 ));
  SLICE_192 SLICE_192( .D0(\bigbird_y_pos[3] ), .B0(\bigbird_y_pos[2] ), 
    .F0(n6564));
  SLICE_198 SLICE_198( .D1(clappy_c), .B1(game_over), .A0(game_over), 
    .F0(\game_state_inst/is_over_N_152 ), 
    .F1(\game_state_inst/bird_y_pos_9__N_145 ));
  SLICE_200 SLICE_200( .DI1(n6371), .D1(\bigbird_y_pos[9] ), 
    .C1(\vga_inst/n6981 ), .B1(game_over), .A1(\vga_inst/n7 ), .C0(game_over), 
    .A0(clappy_c), .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .Q1(game_over), .F0(\game_state_inst/n1 ), .F1(n6371));
  SLICE_204 SLICE_204( .F0(VCC_net));
  hsosc_inst hsosc_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk), .FEEDBACK(\pll_inst/lscc_pll_inst/feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst/lscc_pll_inst/feedback_w ), 
    .OUTCORE(PLL_out_c), .OUTGLOBAL(clk2));
  clappy clappy_I( .PADDI(clappy_c), .clappy(clappy));
  PLL_out PLL_out_I( .PADDO(PLL_out_c), .PLL_out(PLL_out));
  VSYNC VSYNC_I( .PADDO(VSYNC_N_43), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
endmodule

module SLICE_0 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_139_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_139__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_139_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_139__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_139__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_139_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_139__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_139__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_139_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_139__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_139__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_inst/col_num_137_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_137__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_137_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_137__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_137__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_137_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_137__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_137__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_139_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_139__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_139__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_137_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_137__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_137__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_137_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_137__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_137__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_inst/col_num_137_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_137__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_139_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/row_num_139__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_141_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_141__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_141__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_141_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_141__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_141__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_141_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_141__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_21 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i19 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_19 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i17 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i18 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i15 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i16 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i13 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i14 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i12 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_25 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5314_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_140_152_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_140_152__i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5314_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \game_state_inst/bird_y_pos_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5314_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \game_state_inst/bird_y_pos_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \game_state_inst/bird_y_pos_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, DI0, D1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5314_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \game_state_inst/bird_y_pos_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \game_state_inst/bird_y_pos_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_30 ( input DI1, DI0, D1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5314_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \game_state_inst/bird_y_pos_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game_state_inst/add_5314_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_141_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_141__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_141_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_141__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_141__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_141_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_141__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_141__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_477_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_477_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_36_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_476_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_476_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_476_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_476_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_36_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_477_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_476_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_477_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_477_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_36_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_136_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_136_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_36_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_136_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_136_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_136_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_36_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 \testpattern_inst.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \vga_inst/i1_2_lut_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_58 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40003 \vga_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \vga_inst/i1_4_lut_adj_29 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xEFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_59 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \testpattern_inst/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \testpattern_inst/LessThan_47_i18_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x2032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_60 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \vga_inst/i1_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \testpattern_inst/LessThan_37_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xC440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_61 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \testpattern_inst/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \testpattern_inst/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xB200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_62 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40011 \vga_inst/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \vga_inst/i1_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40013 \testpattern_inst/i1_4_lut_adj_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \testpattern_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40015 \vga_inst/i2_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \vga_inst/i2_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_65 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \testpattern_inst/LessThan_27_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \testpattern_inst/LessThan_27_i18_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x71D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_66 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \testpattern_inst/LessThan_27_i16_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40020 \testpattern_inst/LessThan_27_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x71D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x50F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_68 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \vga_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \vga_inst/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 \testpattern_inst/i6149_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \testpattern_inst/i178_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_70 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \vga_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \testpattern_inst/i1_2_lut_3_lut_adj_14 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_72 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40027 \vga_inst/i1156_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_74 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \vga_inst/i1_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \game_state_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_76 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \testpattern_inst/LessThan_13_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \vga_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40032 \vga_inst/i1224_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \vga_inst/i1_2_lut_4_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_78 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \vga_inst/i1194_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \vga_inst/i1_2_lut_adj_26 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 \vga_inst/i2_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \testpattern_inst/i1_4_lut_adj_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \testpattern_inst/i463_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \vga_inst/i6296_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xCC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 \game_state_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \game_state_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 \testpattern_inst/i6147_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \vga_inst/i1196_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \vga_inst/i6292_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \game_state_inst/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \vga_inst/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \vga_inst/i280_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_89 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \game_state_inst/i1_2_lut_adj_25 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \vga_inst/i3_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_90 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \vga_inst/i1_4_lut_adj_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \vga_inst/i1147_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_92 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \vga_inst/i6133_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \testpattern_inst/i1_2_lut_adj_23 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_94 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \testpattern_inst/i1_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \vga_inst/i1_3_lut_4_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_95 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \testpattern_inst/i206_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \testpattern_inst/i1_3_lut_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_96 ( input D0, C0, B0, A0, output F0 );

  lut40057 \vga_inst/i6151_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_97 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \vga_inst/i6153_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \vga_inst/i1_4_lut_adj_32 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \vga_inst/i2_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \vga_inst.i1192_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \testpattern_inst/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \vga_inst/i1_2_lut_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_101 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40064 \testpattern_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \testpattern_inst/i1_2_lut_adj_22 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40066 \testpattern_inst/i1_4_lut_adj_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \testpattern_inst/i1_2_lut_3_lut_adj_16 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \vga_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \vga_inst/i6135_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_108 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \vga_inst/i1176_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \vga_inst/i1_2_lut_3_lut_adj_33 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \testpattern_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \vga_inst/i1_2_lut_adj_35 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_112 ( input D0, C0, B0, A0, output F0 );

  lut40073 \vga_inst/i2_4_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_113 ( input D0, C0, B0, A0, output F0 );

  lut40074 \testpattern_inst.i1129_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_115 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40075 \vga_inst/i2_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \vga_inst/i1_2_lut_adj_44 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_117 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \testpattern_inst/i1128_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \testpattern_inst/i1_2_lut_3_lut_adj_18 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \vga_inst/i6155_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \testpattern_inst/i1168_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input D0, C0, B0, A0, output F0 );

  lut40081 \testpattern_inst/i1127_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x00CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40013 \game_state_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \game_state_inst/i2_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \testpattern_inst/LessThan_13_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \testpattern_inst/LessThan_13_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \testpattern_inst/LessThan_13_i14_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \testpattern_inst/LessThan_13_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_129 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \testpattern_inst/LessThan_13_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \testpattern_inst/LessThan_13_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \testpattern_inst/LessThan_13_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \testpattern_inst/LessThan_13_i4_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_132 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \testpattern_inst/LessThan_27_i12_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \testpattern_inst/LessThan_27_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \testpattern_inst/LessThan_37_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \testpattern_inst/LessThan_37_i4_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x22BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \testpattern_inst/LessThan_35_i18_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \testpattern_inst/LessThan_35_i16_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_141 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \testpattern_inst/LessThan_47_i16_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \testpattern_inst/LessThan_47_i14_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_142 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40094 \testpattern_inst/LessThan_35_i10_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \testpattern_inst/LessThan_35_i8_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_144 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \testpattern_inst/LessThan_47_i8_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \testpattern_inst/LessThan_47_i6_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x40F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \testpattern_inst/LessThan_47_i12_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \testpattern_inst/LessThan_47_i10_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \testpattern_inst/LessThan_35_i6_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \testpattern_inst/LessThan_35_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \testpattern_inst/LessThan_27_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \testpattern_inst/LessThan_27_i6_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_150 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \testpattern_inst/LessThan_45_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \testpattern_inst/LessThan_45_i18_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_152 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40102 \testpattern_inst/i6411_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \testpattern_inst/i6125_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \testpattern_inst/LessThan_45_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \testpattern_inst/LessThan_45_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \testpattern_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \testpattern_inst/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_158 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \testpattern_inst/LessThan_45_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \testpattern_inst/LessThan_45_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \testpattern_inst/i2_3_lut_adj_12 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \testpattern_inst/i1_3_lut_adj_17 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x7711") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \testpattern_inst/i3_4_lut_adj_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \testpattern_inst/i121_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \testpattern_inst.i6121_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40008 \testpattern_inst/LessThan_37_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xC440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \testpattern_inst/LessThan_45_i8_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \testpattern_inst/LessThan_45_i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40103 \testpattern_inst/LessThan_37_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \testpattern_inst/LessThan_37_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_171 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \testpattern_inst/LessThan_37_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \testpattern_inst/LessThan_37_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_172 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \testpattern_inst/LessThan_35_i14_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \testpattern_inst/LessThan_35_i12_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40101 \testpattern_inst/LessThan_25_i18_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_177 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \testpattern_inst/LessThan_25_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \testpattern_inst/LessThan_25_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_179 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \testpattern_inst/LessThan_25_i12_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \testpattern_inst/LessThan_25_i10_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_181 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \testpattern_inst/LessThan_25_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \testpattern_inst/LessThan_25_i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \game_state_inst/i3_4_lut_4_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \game_state_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xBB33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40051 \game_state_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_198 ( input D1, B1, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \game_state_inst/i1_2_lut_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \game_state_inst/is_over_I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_200 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40119 \vga_inst/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \game_state_inst/i745_1_lut_2_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/is_over_45 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( output F0 );
  wire   GNDI;

  lut40121 i6758( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module hsosc_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B hsosc_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "3";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "48.000000";
endmodule

module clappy ( output PADDI, input clappy );
  wire   GNDI;

  BB_B_B \clappy_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clappy));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clappy => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module PLL_out ( input PADDO, output PLL_out );
  wire   VCCI;

  BB_B_B \PLL_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(PLL_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => PLL_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule
