{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,  // Clock signal\n    input logic ar,   // Asynchronous active-high reset\n    input logic d,    // Data input\n    output logic q    // D flip-flop output\n);\n    // D flip-flop implementation with asynchronous reset\n    always_ff @(posedge clk or posedge ar) begin\n        if (ar) begin\n            q <= 1'b0; // Reset output to '0'\n        end else begin\n            q <= d;    // Capture data input on rising edge of clk\n        end\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}