// Seed: 1368024168
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4;
  ;
  assign module_2.id_6 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri   id_4
);
  wire [-1 : 1] id_6;
  always id_1 <= 1;
  assign id_1 = id_0;
  assign id_1 = !-1 ^ id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    output wor id_9,
    input wire id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
