design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/memory_ram,memory_ram,memory_ram_flow,flow completed,0h47m58s0ms,0h22m13s0ms,111178.80081652696,1.9174069016250002,22235.760163305393,20.41,-1,5590.71,33063,0,0,0,0,0,0,0,622,419,0,-1,-1,4415316,341384,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,2876497115.0,0.0,53.19,57.34,39.0,46.42,-1,8950,16986,261,8266,0,0,0,16944,0,32,4,0,292,0,0,8160,8234,8256,14,104250,26765,6296,35496,42635,215442,1871697.6063999997,-1,-1,-1,0.0248,0.0123,3.42e-07,-1,-1,-1,19.13,30.0,33.333333333333336,30.0,1,20,153.18,153.6,0.3,1,0.25,0,sky130_fd_sc_hd,10,AREA 0
