v 20130925 2
C 7900 14900 1 90 1 in-1.sym
{
T 7600 14900 5 10 0 0 270 2 1
device=INPUT
T 7800 14900 5 10 1 1 270 7 1
refdes=I0
T 7400 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 8100 14900 1 90 1 in-1.sym
{
T 7800 14900 5 10 0 0 270 2 1
device=INPUT
T 8000 14900 5 10 1 1 270 7 1
refdes=I0#
T 7600 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 8300 14900 1 90 1 in-1.sym
{
T 8000 14900 5 10 0 0 270 2 1
device=INPUT
T 7800 14900 5 10 0 0 270 2 1
footprint=anchor
T 8200 14900 5 10 1 1 270 7 1
refdes=I1
}
C 8500 14900 1 90 1 in-1.sym
{
T 8200 14900 5 10 0 0 270 2 1
device=INPUT
T 8000 14900 5 10 0 0 270 2 1
footprint=anchor
T 8400 14900 5 10 1 1 270 7 1
refdes=I1#
}
C 8700 14900 1 90 1 in-1.sym
{
T 8400 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 1 1 270 7 1
refdes=I2
T 8200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 8900 14900 1 90 1 in-1.sym
{
T 8600 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 1 1 270 7 1
refdes=I2#
T 8400 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9100 14900 1 90 1 in-1.sym
{
T 8800 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 0 0 270 2 1
footprint=anchor
T 9000 14900 5 10 1 1 270 7 1
refdes=I3
}
C 9300 14900 1 90 1 in-1.sym
{
T 9000 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 0 0 270 2 1
footprint=anchor
T 9200 14900 5 10 1 1 270 7 1
refdes=I3#
}
C 9500 14900 1 90 1 in-1.sym
{
T 9200 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 1 1 270 7 1
refdes=I4
T 9000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9700 14900 1 90 1 in-1.sym
{
T 9400 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 1 1 270 7 1
refdes=I4#
T 9200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9900 14900 1 90 1 in-1.sym
{
T 9600 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 0 0 270 2 1
footprint=anchor
T 9800 14900 5 10 1 1 270 7 1
refdes=I5
}
C 10100 14900 1 90 1 in-1.sym
{
T 9800 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 0 0 270 2 1
footprint=anchor
T 10000 14900 5 10 1 1 270 7 1
refdes=I5#
}
C 10300 14900 1 90 1 in-1.sym
{
T 10000 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 1 1 270 7 1
refdes=I6
T 9800 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10500 14900 1 90 1 in-1.sym
{
T 10200 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 1 1 270 7 1
refdes=I6#
T 10000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10700 14900 1 90 1 in-1.sym
{
T 10400 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 0 0 270 2 1
footprint=anchor
T 10600 14900 5 10 1 1 270 7 1
refdes=I7
}
C 10900 14900 1 90 1 in-1.sym
{
T 10600 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 0 0 270 2 1
footprint=anchor
T 10800 14900 5 10 1 1 270 7 1
refdes=I7#
}
N 7800 14300 7800 5500 4
N 8000 14300 8000 5500 4
N 8200 14300 8200 5500 4
N 8400 14300 8400 5500 4
N 8600 14300 8600 5500 4
N 8800 14300 8800 5500 4
N 9000 14300 9000 5500 4
N 9200 14300 9200 5500 4
N 9400 14300 9400 5500 4
N 9600 14300 9600 5500 4
N 9800 14300 9800 5500 4
N 10000 14300 10000 5500 4
N 10200 14300 10200 5500 4
N 10400 14300 10400 5500 4
N 10600 14300 10600 5500 4
N 10800 14300 10800 5500 4
N 10600 14100 11700 14100 4
N 10000 13900 11700 13900 4
N 9600 13700 11700 13700 4
N 9200 13500 11700 13500 4
C 11700 13300 1 0 0 nor4.sym
{
T 12100 13800 5 10 1 1 0 4 1
refdes=S4
}
C 12500 13700 1 0 0 out-1.sym
{
T 12500 14000 5 10 0 0 0 0 1
device=OUTPUT
T 13100 13800 5 10 1 1 0 1 1
refdes=AND
T 12500 14200 5 10 0 0 0 0 1
footprint=anchor
}
N 10600 14100 7100 14100 4
N 10000 13900 7100 13900 4
N 9400 13700 7100 13700 4
N 9200 13500 7100 13500 4
C 7100 13300 1 0 1 nor4.sym
{
T 6700 13800 5 10 1 1 0 4 1
refdes=S1
}
C 6300 13700 1 0 1 out-1.sym
{
T 6300 14000 5 10 0 0 0 6 1
device=OUTPUT
T 6300 14200 5 10 0 0 0 6 1
footprint=anchor
T 5700 13800 5 10 1 1 0 7 1
refdes=OR
}
C 11900 13000 1 0 0 gnd-1.sym
C 6900 13000 1 0 1 gnd-1.sym
C 7000 14300 1 0 1 vdd-1.sym
C 11800 14300 1 0 0 vdd-1.sym
C 11700 11900 1 0 0 nor.sym
{
T 12100 12400 5 10 1 1 0 4 1
refdes=S5
}
C 7100 11900 1 0 1 nand.sym
{
T 6700 12400 5 10 1 1 0 4 1
refdes=S2
}
C 12500 12300 1 0 0 out-1.sym
{
T 12500 12600 5 10 0 0 0 0 1
device=OUTPUT
T 12500 12800 5 10 0 0 0 0 1
footprint=anchor
T 13100 12400 5 10 1 1 0 1 1
refdes=AS
}
N 10800 12500 11700 12500 4
N 11700 12300 10400 12300 4
N 7100 12500 10600 12500 4
N 7100 12300 10000 12300 4
C 11900 11600 1 0 0 gnd-1.sym
C 6900 11600 1 0 1 gnd-1.sym
C 11800 12900 1 0 0 vdd-1.sym
C 7000 12900 1 0 1 vdd-1.sym
C 6300 12300 1 0 1 out-1.sym
{
T 6300 12600 5 10 0 0 0 6 1
device=OUTPUT
T 6300 12800 5 10 0 0 0 6 1
footprint=anchor
T 5700 12400 5 10 1 1 0 7 1
refdes=AR#
}
C 12500 14100 1 0 0 not.sym
{
T 12850 14400 5 10 1 1 0 4 1
refdes=I8
}
N 12500 13800 12500 14400 4
C 13300 14300 1 0 0 out-1.sym
{
T 13300 14600 5 10 0 0 0 0 1
device=OUTPUT
T 13900 14400 5 10 1 1 0 1 1
refdes=CS#
T 13300 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 12800 13800 1 0 0 gnd-1.sym
C 12700 14700 1 0 0 vdd-1.sym
C 7100 10500 1 0 1 nor3.sym
{
T 6700 11000 5 10 1 1 0 4 1
refdes=S3
}
C 6900 10200 1 0 1 gnd-1.sym
C 7000 11500 1 0 1 vdd-1.sym
N 10600 11200 7100 11200 4
N 7100 11000 10000 11000 4
N 7100 10800 9400 10800 4
C 6300 10900 1 0 1 out-1.sym
{
T 6300 11200 5 10 0 0 0 6 1
device=OUTPUT
T 6300 11400 5 10 0 0 0 6 1
footprint=anchor
T 5700 11000 5 10 1 1 0 7 1
refdes=CR
}
C 11700 10500 1 0 0 nand3.sym
{
T 12100 11000 5 10 1 1 0 4 1
refdes=S6
}
C 11900 10200 1 0 0 gnd-1.sym
C 11800 11500 1 0 0 vdd-1.sym
C 12500 10900 1 0 0 out-1.sym
{
T 12500 11200 5 10 0 0 0 0 1
device=OUTPUT
T 12500 11400 5 10 0 0 0 0 1
footprint=anchor
T 13100 11000 5 10 1 1 0 1 1
refdes=CS#
}
N 11700 11200 10800 11200 4
N 11700 11000 10200 11000 4
N 11700 10800 9400 10800 4
C 11700 8000 1 0 0 2n7002.sym
{
T 11925 8300 5 10 1 1 0 1 1
refdes=M9
T 11800 8800 5 10 0 1 0 0 1
value=2N7002P
T 12200 8600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13200 8600 5 10 0 1 0 0 1
device=NMOS
}
C 12300 9500 1 0 0 2n7002.sym
{
T 12525 9800 5 10 1 1 0 1 1
refdes=M7
T 12400 10300 5 10 0 1 0 0 1
value=2N7002P
T 12800 10100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 10100 5 10 0 1 0 0 1
device=NMOS
}
C 12300 8900 1 0 0 2n7002.sym
{
T 12525 9200 5 10 1 1 0 1 1
refdes=M8
T 12400 9700 5 10 0 1 0 0 1
value=2N7002P
T 12800 9500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 9500 5 10 0 1 0 0 1
device=NMOS
}
C 12300 8300 1 0 0 2n7002.sym
{
T 12525 8600 5 10 1 1 0 1 1
refdes=M10
T 12400 9100 5 10 0 1 0 0 1
value=2N7002P
T 12800 8900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 8900 5 10 0 1 0 0 1
device=NMOS
}
C 12300 7700 1 0 0 2n7002.sym
{
T 12525 8000 5 10 1 1 0 1 1
refdes=M11
T 12400 8500 5 10 0 1 0 0 1
value=2N7002P
T 12800 8300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13800 8300 5 10 0 1 0 0 1
device=NMOS
}
N 11900 9500 10600 9500 4
N 11700 8300 10800 8300 4
N 12700 8400 12700 8200 4
N 12700 8800 12700 9000 4
N 12700 9400 12700 9600 4
N 12100 9700 12100 10100 4
N 12100 10100 12700 10100 4
N 12100 9300 12100 8500 4
N 12100 8100 12100 7700 4
N 12100 7700 12700 7700 4
N 12700 7700 12700 7800 4
N 12700 10000 12700 10300 4
N 12700 8900 12100 8900 4
N 12300 8600 10400 8600 4
N 12300 8000 10000 8000 4
N 12300 9800 9600 9800 4
N 12300 9200 9200 9200 4
C 12300 7400 1 0 0 gnd-1.sym
C 13200 10000 1 0 0 out-1.sym
{
T 13200 10300 5 10 0 0 0 0 1
device=OUTPUT
T 13200 10500 5 10 0 0 0 0 1
footprint=anchor
T 13800 10100 5 10 1 1 0 1 1
refdes=CinS#
}
C 7400 9200 1 0 1 2n7002.sym
{
T 7175 9500 5 10 1 1 0 7 1
refdes=M3
T 7300 10000 5 10 0 1 0 6 1
value=2N7002P
T 6900 9800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5900 9800 5 10 0 1 0 6 1
device=NMOS
}
C 7400 8000 1 0 1 2n7002.sym
{
T 7175 8300 5 10 1 1 0 7 1
refdes=M5
T 7300 8800 5 10 0 1 0 6 1
value=2N7002P
T 6900 8600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5900 8600 5 10 0 1 0 6 1
device=NMOS
}
N 7400 9500 10600 9500 4
N 7400 8300 10800 8300 4
C 6800 8300 1 0 1 2n7002.sym
{
T 6575 8600 5 10 1 1 0 7 1
refdes=M4
T 6700 9100 5 10 0 1 0 6 1
value=2N7002P
T 6300 8900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5300 8900 5 10 0 1 0 6 1
device=NMOS
}
N 6800 8600 10400 8600 4
C 6800 9500 1 0 1 2n7002.sym
{
T 6575 9800 5 10 1 1 0 7 1
refdes=M1
T 6700 10300 5 10 0 1 0 6 1
value=2N7002P
T 6300 10100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5300 10100 5 10 0 1 0 6 1
device=NMOS
}
C 6800 8900 1 0 1 2n7002.sym
{
T 6575 9200 5 10 1 1 0 7 1
refdes=M2
T 6700 9700 5 10 0 1 0 6 1
value=2N7002P
T 6300 9500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5300 9500 5 10 0 1 0 6 1
device=NMOS
}
N 10000 9000 7500 9000 4
N 7500 9000 7500 9200 4
N 9600 9800 6800 9800 4
N 7500 9200 6800 9200 4
N 7000 9300 7000 8500 4
N 7000 8100 6400 8100 4
N 6400 8100 6400 8400 4
N 6400 10000 6400 10300 4
N 6400 10100 7000 10100 4
N 7000 10100 7000 9700 4
N 6400 9600 6400 9400 4
N 6400 9000 6400 8800 4
C 6700 7800 1 0 0 gnd-1.sym
N 7000 8900 6400 8900 4
C 6400 10000 1 0 1 out-1.sym
{
T 6400 10300 5 10 0 0 0 6 1
device=OUTPUT
T 6400 10500 5 10 0 0 0 6 1
footprint=anchor
T 5800 10100 5 10 1 1 0 7 1
refdes=CinR
}
C 11300 6200 1 0 0 2n7002.sym
{
T 11525 6500 5 10 1 1 0 1 1
refdes=M12
T 11400 7000 5 10 0 1 0 0 1
value=2N7002P
T 11800 6800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12800 6800 5 10 0 1 0 0 1
device=NMOS
}
C 11900 6500 1 0 0 2n7002.sym
{
T 12125 6800 5 10 1 1 0 1 1
refdes=M13
T 12000 7300 5 10 0 1 0 0 1
value=2N7002P
T 12400 7100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13400 7100 5 10 0 1 0 0 1
device=NMOS
}
C 12500 6500 1 0 0 2n7002.sym
{
T 12725 6800 5 10 1 1 0 1 1
refdes=M14
T 12600 7300 5 10 0 1 0 0 1
value=2N7002P
T 13000 7100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 7100 5 10 0 1 0 0 1
device=NMOS
}
C 13100 6500 1 0 0 2n7002.sym
{
T 13325 6800 5 10 1 1 0 1 1
refdes=M16
T 13200 7300 5 10 0 1 0 0 1
value=2N7002P
T 13600 7100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14600 7100 5 10 0 1 0 0 1
device=NMOS
}
C 11900 5900 1 0 0 2n7002.sym
{
T 12000 6700 5 10 0 1 0 0 1
value=2N7002P
T 12400 6500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13400 6500 5 10 0 1 0 0 1
device=NMOS
T 12125 6200 5 10 1 1 0 1 1
refdes=M15
}
C 12500 5900 1 0 0 2n7002.sym
{
T 12600 6700 5 10 0 1 0 0 1
value=2N7002P
T 13000 6500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 6500 5 10 0 1 0 0 1
device=NMOS
T 12725 6200 5 10 1 1 0 1 1
refdes=M17
}
N 11300 6500 10600 6500 4
N 11700 6700 11700 7100 4
N 11700 7100 13500 7100 4
N 13500 7000 13500 7300 4
N 12300 7000 12300 7100 4
N 12900 7000 12900 7100 4
N 12300 6600 12300 6400 4
N 12300 6500 13500 6500 4
N 13500 6500 13500 6600 4
N 12900 6600 12900 6400 4
N 11700 6300 11700 5900 4
N 11700 5900 12900 5900 4
N 12900 5900 12900 6000 4
N 12300 6000 12300 5900 4
N 11900 6800 10400 6800 4
N 12500 6800 12500 7200 4
N 12500 7200 10000 7200 4
N 13100 6800 13100 7300 4
N 13100 7300 9400 7300 4
N 11900 6200 10200 6200 4
N 12500 6200 12500 5800 4
N 12500 5800 9800 5800 4
C 12800 5600 1 0 0 gnd-1.sym
C 14000 7000 1 0 0 out-1.sym
{
T 14000 7300 5 10 0 0 0 0 1
device=OUTPUT
T 14000 7500 5 10 0 0 0 0 1
footprint=anchor
T 14600 7100 5 10 1 1 0 1 1
refdes=N
}
C 12700 10200 1 0 0 resistor-load.sym
{
T 13000 10600 5 10 0 0 0 0 1
device=RESISTOR
T 12900 10500 5 10 1 1 0 0 1
refdes=R2
T 13100 10300 5 10 0 1 0 0 1
footprint=0603-boxed
T 13100 10300 5 10 0 1 0 0 1
value=3.3k
}
C 5500 10200 1 0 0 resistor-load.sym
{
T 5800 10600 5 10 0 0 0 0 1
device=RESISTOR
T 5700 10500 5 10 1 1 0 0 1
refdes=R1
T 5900 10300 5 10 0 1 0 0 1
footprint=0603-boxed
T 5900 10300 5 10 0 1 0 0 1
value=3.3k
}
C 13500 7200 1 0 0 resistor-load.sym
{
T 13800 7600 5 10 0 0 0 0 1
device=RESISTOR
T 13700 7500 5 10 1 1 0 0 1
refdes=R3
T 13900 7300 5 10 0 1 0 0 1
footprint=0603-boxed
T 13900 7300 5 10 0 1 0 0 1
value=3.3k
}
C 14200 7300 1 0 0 vdd-1.sym
C 13400 10300 1 0 0 vdd-1.sym
C 5300 10300 1 0 0 vdd-1.sym
N 12700 10100 13200 10100 4
N 13500 7100 14000 7100 4
C 11900 9300 1 0 0 2n7002.sym
{
T 12125 9500 5 10 1 1 0 1 1
refdes=M?
T 12000 10100 5 10 0 1 0 0 1
value=2N7002P
T 12400 9900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13400 9900 5 10 0 1 0 0 1
device=NMOS
}
