#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb40860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb55450 .scope module, "tb" "tb" 3 125;
 .timescale -12 -12;
L_0xb3e740 .functor NOT 1, L_0xb910b0, C4<0>, C4<0>, C4<0>;
L_0xb3ec40 .functor XOR 1, L_0xb90c80, L_0xb90d40, C4<0>, C4<0>;
L_0xb3f3c0 .functor XOR 1, L_0xb3ec40, L_0xb90f00, C4<0>, C4<0>;
v0xb8fcb0_0 .net *"_ivl_10", 0 0, L_0xb90f00;  1 drivers
v0xb8fdb0_0 .net *"_ivl_12", 0 0, L_0xb3f3c0;  1 drivers
v0xb8fe90_0 .net *"_ivl_2", 0 0, L_0xb90bb0;  1 drivers
v0xb8ff50_0 .net *"_ivl_4", 0 0, L_0xb90c80;  1 drivers
v0xb90030_0 .net *"_ivl_6", 0 0, L_0xb90d40;  1 drivers
v0xb90160_0 .net *"_ivl_8", 0 0, L_0xb3ec40;  1 drivers
v0xb90240_0 .net "aresetn", 0 0, L_0xb3e980;  1 drivers
v0xb902e0_0 .var "clk", 0 0;
v0xb90380_0 .var/2u "stats1", 159 0;
v0xb904f0_0 .var/2u "strobe", 0 0;
v0xb905b0_0 .net "tb_match", 0 0, L_0xb910b0;  1 drivers
v0xb90650_0 .net "tb_mismatch", 0 0, L_0xb3e740;  1 drivers
v0xb906f0_0 .net "wavedrom_enable", 0 0, v0xb8ebd0_0;  1 drivers
v0xb90790_0 .net "wavedrom_title", 511 0, v0xb8ecc0_0;  1 drivers
v0xb90830_0 .net "x", 0 0, v0xb8eda0_0;  1 drivers
v0xb908d0_0 .net "z_dut", 0 0, v0xb8f910_0;  1 drivers
v0xb909a0_0 .net "z_ref", 0 0, v0xb3f510_0;  1 drivers
L_0xb90bb0 .concat [ 1 0 0 0], v0xb3f510_0;
L_0xb90c80 .concat [ 1 0 0 0], v0xb3f510_0;
L_0xb90d40 .concat [ 1 0 0 0], v0xb8f910_0;
L_0xb90f00 .concat [ 1 0 0 0], v0xb3f510_0;
L_0xb910b0 .cmp/eeq 1, L_0xb90bb0, L_0xb3f3c0;
S_0xb601a0 .scope module, "good1" "reference_module" 3 166, 3 4 0, S_0xb55450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xb49540 .param/l "S" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xb49580 .param/l "S1" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xb495c0 .param/l "S10" 0 3 10, +C4<00000000000000000000000000000010>;
v0xb453d0_0 .net "aresetn", 0 0, L_0xb3e980;  alias, 1 drivers
v0xb455d0_0 .net "clk", 0 0, v0xb902e0_0;  1 drivers
v0xb3e7b0_0 .var "next", 1 0;
v0xb3ea50_0 .var "state", 1 0;
v0xb3ed10_0 .net "x", 0 0, v0xb8eda0_0;  alias, 1 drivers
v0xb3f510_0 .var "z", 0 0;
E_0xb52730 .event anyedge, v0xb3ea50_0, v0xb3ed10_0;
E_0xb51c30/0 .event negedge, v0xb453d0_0;
E_0xb51c30/1 .event posedge, v0xb455d0_0;
E_0xb51c30 .event/or E_0xb51c30/0, E_0xb51c30/1;
S_0xb8dcf0 .scope module, "stim1" "stimulus_gen" 3 161, 3 40 0, S_0xb55450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "aresetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xb3e980 .functor NOT 1, v0xb8ea60_0, C4<0>, C4<0>, C4<0>;
v0xb8e8c0_0 .net "aresetn", 0 0, L_0xb3e980;  alias, 1 drivers
v0xb8e990_0 .net "clk", 0 0, v0xb902e0_0;  alias, 1 drivers
v0xb8ea60_0 .var "reset", 0 0;
v0xb8eb30_0 .net "tb_match", 0 0, L_0xb910b0;  alias, 1 drivers
v0xb8ebd0_0 .var "wavedrom_enable", 0 0;
v0xb8ecc0_0 .var "wavedrom_title", 511 0;
v0xb8eda0_0 .var "x", 0 0;
E_0xb369f0/0 .event negedge, v0xb455d0_0;
E_0xb369f0/1 .event posedge, v0xb455d0_0;
E_0xb369f0 .event/or E_0xb369f0/0, E_0xb369f0/1;
S_0xb8df10 .scope task, "reset_test" "reset_test" 3 64, 3 64 0, S_0xb8dcf0;
 .timescale -12 -12;
v0xb48680_0 .var/2u "arfail", 0 0;
v0xb8e1b0_0 .var "async", 0 0;
v0xb8e270_0 .var/2u "datafail", 0 0;
v0xb8e310_0 .var/2u "srfail", 0 0;
E_0xb70b60 .event posedge, v0xb455d0_0;
E_0xb70e80 .event negedge, v0xb455d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xb70b60;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ea60_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb70b60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xb70e80;
    %load/vec4 v0xb8eb30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb8e270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8ea60_0, 0;
    %wait E_0xb70b60;
    %load/vec4 v0xb8eb30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb48680_0, 0, 1;
    %wait E_0xb70b60;
    %load/vec4 v0xb8eb30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb8e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ea60_0, 0;
    %load/vec4 v0xb8e310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 78 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xb48680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xb8e1b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xb8e270_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb8e1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 80 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xb8e3d0 .scope task, "wavedrom_start" "wavedrom_start" 3 56, 3 56 0, S_0xb8dcf0;
 .timescale -12 -12;
v0xb8e5d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb8e6b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 59, 3 59 0, S_0xb8dcf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb8ef20 .scope module, "top_module1" "top_module" 3 172, 4 1 0, S_0xb55450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xb416c0 .param/l "IDLE" 0 4 9, C4<00>;
P_0xb41700 .param/l "S1" 0 4 9, C4<01>;
P_0xb41740 .param/l "S2" 0 4 9, C4<10>;
P_0xb41780 .param/l "S3" 0 4 9, C4<11>;
v0xb8f430_0 .net "aresetn", 0 0, L_0xb3e980;  alias, 1 drivers
v0xb8f540_0 .net "clk", 0 0, v0xb902e0_0;  alias, 1 drivers
v0xb8f650_0 .var "next_state", 1 0;
v0xb8f6f0_0 .var "state", 1 0;
v0xb8f7d0_0 .net "x", 0 0, v0xb8eda0_0;  alias, 1 drivers
v0xb8f910_0 .var "z", 0 0;
E_0xb51f00 .event anyedge, v0xb8f6f0_0;
E_0xb8f3d0 .event anyedge, v0xb8f6f0_0, v0xb3ed10_0;
S_0xb8fa50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 180, 3 180 0, S_0xb55450;
 .timescale -12 -12;
E_0xb8fc30 .event anyedge, v0xb904f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb904f0_0;
    %nor/r;
    %assign/vec4 v0xb904f0_0, 0;
    %wait E_0xb8fc30;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb8dcf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb70b60;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_0xb70b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %end;
    .thread T_4;
    .scope S_0xb8dcf0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8ea60_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ea60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb8e1b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xb8df10;
    %join;
    %wait E_0xb70e80;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %wait E_0xb70e80;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb8e6b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb369f0;
    %vpi_func 3 116 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xb8eda0_0, 0;
    %vpi_func 3 117 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xb8ea60_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 120 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb601a0;
T_6 ;
    %wait E_0xb51c30;
    %load/vec4 v0xb453d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb3ea50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb3e7b0_0;
    %assign/vec4 v0xb3ea50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb601a0;
T_7 ;
Ewait_0 .event/or E_0xb52730, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xb3ea50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0xb3e7b0_0, 0, 2;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0xb3ed10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %pad/s 2;
    %store/vec4 v0xb3e7b0_0, 0, 2;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0xb3ed10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %pad/s 2;
    %store/vec4 v0xb3e7b0_0, 0, 2;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0xb3ed10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %pad/s 2;
    %store/vec4 v0xb3e7b0_0, 0, 2;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xb601a0;
T_8 ;
Ewait_1 .event/or E_0xb52730, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xb3ea50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xb3f510_0, 0, 1;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3f510_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3f510_0, 0, 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0xb3ed10_0;
    %store/vec4 v0xb3f510_0, 0, 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xb8ef20;
T_9 ;
    %wait E_0xb51c30;
    %load/vec4 v0xb8f430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb8f6f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xb8f650_0;
    %assign/vec4 v0xb8f6f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb8ef20;
T_10 ;
    %wait E_0xb8f3d0;
    %load/vec4 v0xb8f6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0xb8f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
T_10.7 ;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0xb8f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
T_10.9 ;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0xb8f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
T_10.11 ;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0xb8f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb8f650_0, 0, 2;
T_10.13 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xb8ef20;
T_11 ;
    %wait E_0xb51f00;
    %load/vec4 v0xb8f6f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb8f910_0, 0, 1;
    %jmp T_11.2;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb8f910_0, 0, 1;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xb55450;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb902e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb904f0_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0xb55450;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0xb902e0_0;
    %inv;
    %store/vec4 v0xb902e0_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0xb55450;
T_14 ;
    %vpi_call/w 3 153 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 154 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb8e990_0, v0xb90650_0, v0xb902e0_0, v0xb90240_0, v0xb90830_0, v0xb909a0_0, v0xb908d0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0xb55450;
T_15 ;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_15.1 ;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 192 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 193 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb90380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 194 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0xb55450;
T_16 ;
    %wait E_0xb369f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb90380_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb90380_0, 4, 32;
    %load/vec4 v0xb905b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 205 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb90380_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb90380_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb90380_0, 4, 32;
T_16.0 ;
    %load/vec4 v0xb909a0_0;
    %load/vec4 v0xb909a0_0;
    %load/vec4 v0xb908d0_0;
    %xor;
    %load/vec4 v0xb909a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb90380_0, 4, 32;
T_16.6 ;
    %load/vec4 v0xb90380_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb90380_0, 4, 32;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q8/ece241_2013_q8_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q8/iter0/response4/top_module.sv";
