Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 29 16:50:20 2017
| Host         : DESKTOP-OAHKD4V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file digital_clock_timing_summary_routed.rpt -rpx digital_clock_timing_summary_routed.rpx
| Design       : digital_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.891        0.000                      0                  115        0.147        0.000                      0                  115        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.891        0.000                      0                  115        0.147        0.000                      0                  115        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.497%)  route 2.907ns (80.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[11]/Q
                         net (fo=2, routed)           0.838     6.434    DIVIDER/kiloHzClock/current_count_reg[11]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.585    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          1.041     8.750    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y26         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y26         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDSE (Setup_fdse_C_S)       -0.429    14.641    DIVIDER/kiloHzClock/current_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.274%)  route 2.768ns (79.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[11]/Q
                         net (fo=2, routed)           0.838     6.434    DIVIDER/kiloHzClock/current_count_reg[11]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.585    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.902     8.612    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.274%)  route 2.768ns (79.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[11]/Q
                         net (fo=2, routed)           0.838     6.434    DIVIDER/kiloHzClock/current_count_reg[11]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.585    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.902     8.612    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.274%)  route 2.768ns (79.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[11]/Q
                         net (fo=2, routed)           0.838     6.434    DIVIDER/kiloHzClock/current_count_reg[11]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.585    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.902     8.612    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.274%)  route 2.768ns (79.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[11]/Q
                         net (fo=2, routed)           0.838     6.434    DIVIDER/kiloHzClock/current_count_reg[11]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.585    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.902     8.612    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y25         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.704ns (21.474%)  route 2.574ns (78.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[12]/Q
                         net (fo=2, routed)           0.821     6.416    DIVIDER/kiloHzClock/current_count_reg[12]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.540 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.568    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.692 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.726     8.418    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y24         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDSE (Setup_fdse_C_S)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.704ns (21.474%)  route 2.574ns (78.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[12]/Q
                         net (fo=2, routed)           0.821     6.416    DIVIDER/kiloHzClock/current_count_reg[12]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.540 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.568    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.692 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.726     8.418    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.704ns (21.474%)  route 2.574ns (78.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[12]/Q
                         net (fo=2, routed)           0.821     6.416    DIVIDER/kiloHzClock/current_count_reg[12]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.540 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.568    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.692 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.726     8.418    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.704ns (21.474%)  route 2.574ns (78.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y25         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[12]/Q
                         net (fo=2, routed)           0.821     6.416    DIVIDER/kiloHzClock/current_count_reg[12]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.540 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.568    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.692 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.726     8.418    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y24         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDSE (Setup_fdse_C_S)       -0.429    14.639    DIVIDER/kiloHzClock/current_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/current_count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.704ns (22.365%)  route 2.444ns (77.635%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y24         FDRE                                         r  DIVIDER/kiloHzClock/current_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  DIVIDER/kiloHzClock/current_count_reg[11]/Q
                         net (fo=2, routed)           0.838     6.434    DIVIDER/kiloHzClock/current_count_reg[11]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  DIVIDER/kiloHzClock/current_count[0]_i_5/O
                         net (fo=1, routed)           1.028     7.585    DIVIDER/kiloHzClock/current_count[0]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.578     8.287    DIVIDER/kiloHzClock/eqOp
    SLICE_X62Y23         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y23         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDSE (Setup_fdse_C_S)       -0.429    14.655    DIVIDER/kiloHzClock/current_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DIVIDER/kiloHzClock/current_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/kiloHzClock/i_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    DIVIDER/kiloHzClock/CLK
    SLICE_X62Y22         FDSE                                         r  DIVIDER/kiloHzClock/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.141     1.609 f  DIVIDER/kiloHzClock/current_count_reg[2]/Q
                         net (fo=2, routed)           0.065     1.674    DIVIDER/kiloHzClock/current_count_reg[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.719 r  DIVIDER/kiloHzClock/current_count[0]_i_1__4/O
                         net (fo=18, routed)          0.000     1.719    DIVIDER/kiloHzClock/eqOp
    SLICE_X63Y22         FDRE                                         r  DIVIDER/kiloHzClock/i_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.980    DIVIDER/kiloHzClock/CLK
    SLICE_X63Y22         FDRE                                         r  DIVIDER/kiloHzClock/i_zero_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    DIVIDER/kiloHzClock/i_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECTOR/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    SELECTOR/CLK
    SLICE_X65Y20         FDPE                                         r  SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  SELECTOR/q_reg[3]/Q
                         net (fo=6, routed)           0.157     1.767    SELECTOR/p_0_in
    SLICE_X65Y20         FDCE                                         r  SELECTOR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    SELECTOR/CLK
    SLICE_X65Y20         FDCE                                         r  SELECTOR/q_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.070     1.539    SELECTOR/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIVIDER/hundredHzClock/current_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/hundredHzClock/i_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.022%)  route 0.172ns (47.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    DIVIDER/hundredHzClock/CLK
    SLICE_X62Y20         FDSE                                         r  DIVIDER/hundredHzClock/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 f  DIVIDER/hundredHzClock/current_count_reg[0]/Q
                         net (fo=6, routed)           0.172     1.782    DIVIDER/hundredHzClock/current_count_reg__0[0]
    SLICE_X62Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  DIVIDER/hundredHzClock/i_zero_i_1/O
                         net (fo=1, routed)           0.000     1.827    DIVIDER/hundredHzClock/i_zero_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  DIVIDER/hundredHzClock/i_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    DIVIDER/hundredHzClock/CLK
    SLICE_X62Y19         FDRE                                         r  DIVIDER/hundredHzClock/i_zero_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091     1.575    DIVIDER/hundredHzClock/i_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIVIDER/hundredHzClock/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/hundredHzClock/current_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    DIVIDER/hundredHzClock/CLK
    SLICE_X62Y20         FDRE                                         r  DIVIDER/hundredHzClock/current_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DIVIDER/hundredHzClock/current_count_reg[1]/Q
                         net (fo=5, routed)           0.174     1.784    DIVIDER/hundredHzClock/current_count_reg__0[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.043     1.827 r  DIVIDER/hundredHzClock/current_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.827    DIVIDER/hundredHzClock/minusOp[3]
    SLICE_X62Y20         FDSE                                         r  DIVIDER/hundredHzClock/current_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    DIVIDER/hundredHzClock/CLK
    SLICE_X62Y20         FDSE                                         r  DIVIDER/hundredHzClock/current_count_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDSE (Hold_fdse_C_D)         0.104     1.573    DIVIDER/hundredHzClock/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIVIDER/singleSecClk/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/singleSecClk/current_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    DIVIDER/singleSecClk/CLK
    SLICE_X63Y21         FDRE                                         r  DIVIDER/singleSecClk/current_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DIVIDER/singleSecClk/current_count_reg[1]/Q
                         net (fo=6, routed)           0.180     1.790    DIVIDER/singleSecClk/Q[1]
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.042     1.832 r  DIVIDER/singleSecClk/current_count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.832    DIVIDER/singleSecClk/minusOp__2[2]
    SLICE_X63Y21         FDRE                                         r  DIVIDER/singleSecClk/current_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    DIVIDER/singleSecClk/CLK
    SLICE_X63Y21         FDRE                                         r  DIVIDER/singleSecClk/current_count_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.107     1.575    DIVIDER/singleSecClk/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DIVIDER/singleSecClk/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/singleSecClk/current_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.187ns (46.115%)  route 0.219ns (53.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    DIVIDER/singleSecClk/CLK
    SLICE_X63Y21         FDRE                                         r  DIVIDER/singleSecClk/current_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DIVIDER/singleSecClk/current_count_reg[1]/Q
                         net (fo=6, routed)           0.219     1.828    DIVIDER/singleSecClk/Q[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.046     1.874 r  DIVIDER/singleSecClk/current_count[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.874    DIVIDER/singleSecClk/minusOp__2[3]
    SLICE_X64Y21         FDSE                                         r  DIVIDER/singleSecClk/current_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    DIVIDER/singleSecClk/CLK
    SLICE_X64Y21         FDSE                                         r  DIVIDER/singleSecClk/current_count_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.131     1.613    DIVIDER/singleSecClk/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DIVIDER/singleMinuteClock/current_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/singleMinuteClock/i_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.837%)  route 0.187ns (47.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    DIVIDER/singleMinuteClock/CLK
    SLICE_X64Y19         FDSE                                         r  DIVIDER/singleMinuteClock/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDSE (Prop_fdse_C_Q)         0.164     1.634 f  DIVIDER/singleMinuteClock/current_count_reg[0]/Q
                         net (fo=7, routed)           0.187     1.821    DIVIDER/singleMinuteClock/Q[0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.866 r  DIVIDER/singleMinuteClock/i_zero_i_1__4/O
                         net (fo=1, routed)           0.000     1.866    DIVIDER/singleMinuteClock/i_zero_i_1__4_n_0
    SLICE_X64Y20         FDRE                                         r  DIVIDER/singleMinuteClock/i_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    DIVIDER/singleMinuteClock/CLK
    SLICE_X64Y20         FDRE                                         r  DIVIDER/singleMinuteClock/i_zero_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120     1.603    DIVIDER/singleMinuteClock/i_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DIVIDER/tenHzClock/i_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/oneHzClk/i_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.259%)  route 0.170ns (47.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    DIVIDER/tenHzClock/CLK
    SLICE_X62Y19         FDRE                                         r  DIVIDER/tenHzClock/i_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DIVIDER/tenHzClock/i_zero_reg/Q
                         net (fo=6, routed)           0.170     1.781    DIVIDER/oneHzClk/i_zero_reg_0[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  DIVIDER/oneHzClk/i_zero_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    DIVIDER/oneHzClk/i_zero_i_1__1_n_0
    SLICE_X62Y19         FDRE                                         r  DIVIDER/oneHzClk/i_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    DIVIDER/oneHzClk/CLK
    SLICE_X62Y19         FDRE                                         r  DIVIDER/oneHzClk/i_zero_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.092     1.562    DIVIDER/oneHzClk/i_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DIVIDER/tenHzClock/current_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/tenHzClock/i_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.575%)  route 0.148ns (39.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    DIVIDER/tenHzClock/CLK
    SLICE_X63Y19         FDSE                                         r  DIVIDER/tenHzClock/current_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.128     1.598 f  DIVIDER/tenHzClock/current_count_reg[3]/Q
                         net (fo=3, routed)           0.148     1.746    DIVIDER/tenHzClock/current_count_reg__0[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.099     1.845 r  DIVIDER/tenHzClock/i_zero_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    DIVIDER/tenHzClock/i_zero_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  DIVIDER/tenHzClock/i_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    DIVIDER/tenHzClock/CLK
    SLICE_X62Y19         FDRE                                         r  DIVIDER/tenHzClock/i_zero_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.092     1.575    DIVIDER/tenHzClock/i_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 DIVIDER/singleMinuteClock/current_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/singleMinuteClock/current_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    DIVIDER/singleMinuteClock/CLK
    SLICE_X64Y19         FDSE                                         r  DIVIDER/singleMinuteClock/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDSE (Prop_fdse_C_Q)         0.164     1.634 r  DIVIDER/singleMinuteClock/current_count_reg[0]/Q
                         net (fo=7, routed)           0.198     1.833    DIVIDER/singleMinuteClock/Q[0]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.043     1.876 r  DIVIDER/singleMinuteClock/current_count[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.876    DIVIDER/singleMinuteClock/minusOp__3[2]
    SLICE_X64Y19         FDRE                                         r  DIVIDER/singleMinuteClock/current_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    DIVIDER/singleMinuteClock/CLK
    SLICE_X64Y19         FDRE                                         r  DIVIDER/singleMinuteClock/current_count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.131     1.601    DIVIDER/singleMinuteClock/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   DIVIDER/hundredHzClock/i_zero_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   DIVIDER/kiloHzClock/current_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   DIVIDER/kiloHzClock/current_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   DIVIDER/kiloHzClock/current_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   DIVIDER/kiloHzClock/current_count_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   DIVIDER/hundredHzClock/current_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   DIVIDER/hundredHzClock/i_zero_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   DIVIDER/kiloHzClock/current_count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   DIVIDER/kiloHzClock/current_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   DIVIDER/kiloHzClock/current_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   DIVIDER/kiloHzClock/current_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   DIVIDER/kiloHzClock/current_count_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   DIVIDER/kiloHzClock/current_count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   DIVIDER/kiloHzClock/current_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   DIVIDER/kiloHzClock/current_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   DIVIDER/kiloHzClock/current_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   DIVIDER/kiloHzClock/current_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   DIVIDER/kiloHzClock/current_count_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   DIVIDER/kiloHzClock/current_count_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   DIVIDER/kiloHzClock/current_count_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   DIVIDER/kiloHzClock/current_count_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   DIVIDER/kiloHzClock/current_count_reg[2]/C



