# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VideoDMA_Project.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VideoDMA_Project.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "F:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../VideoDMA_Project.gen/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ipshared/4624/uiFDMA.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_uiFDMA_0_0/sim/design_1_uiFDMA_0_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_0_aw_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_w_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_b_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_ar_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_r_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_1_aw_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_1_w_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_1_b_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_1_ar_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_1_r_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f60c_slot_2_aw_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_13/sim/bd_f60c_slot_2_w_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_14/sim/bd_f60c_slot_2_b_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_15/sim/bd_f60c_slot_2_ar_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_16/sim/bd_f60c_slot_2_r_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../../VideoDMA_Project.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v" \
"../../../../VideoDMA_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../VideoDMA_Project.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VideoDMA_Project.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "F:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../VideoDMA_Project.srcs/sim_1/new/tb_VideoDMA_Top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
