// Seed: 2621828710
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6
);
  type_16
      id_7 (
          1,
          1'h0,
          1
      ),
      id_8;
  defparam id_9 = id_3;
  logic id_10 = "" / id_4;
  logic id_11;
endmodule
`resetall
