5 18 1fd81 5 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param3.1.vcd) 2 -o (param3.1.cdd) 2 -v (param3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param3.1.v 1 23 1 
1 x 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 y 2 3 70007 1 0 0 0 1 17 0 1 0 0 0 0
3 1 main.u$0 "main.u$0" 0 param3.1.v 5 18 1 
3 0 foo "main.bar1" 0 param3.1.v 25 32 1 
2 1 30 30 30 f0013 1 32 1004 0 0 32 1 alpha
2 2 30 30 30 b000b 3 1 100c 0 0 1 1 b
2 3 30 30 30 b0013 4 2 114c 1 2 1 18 0 1 1 0 1 0
2 4 30 30 30 70007 0 1 1410 0 0 1 1 a
2 5 30 30 30 70013 4 35 e 3 4
1 b 3 27 6 1 0 0 0 1 17 1 1 0 1 1 0
1 a 4 28 60005 1 0 0 0 1 17 1 1 0 1 1 0
1 alpha 5 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 f 5 5 5
3 0 foo "main.bar2" 0 param3.1.v 25 32 1 
2 6 30 30 30 f0013 1 32 1008 0 0 32 1 alpha
2 7 30 30 30 b000b 1 1 1004 0 0 1 1 b
2 8 30 30 30 b0013 2 2 1088 6 7 1 18 0 1 0 1 0 0
2 9 30 30 30 70007 0 1 1410 0 0 1 1 a
2 10 30 30 30 70013 2 35 a 8 9
1 b 6 27 6 1 0 0 0 1 17 1 1 0 0 0 0
1 a 7 28 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 alpha 8 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 10 f 10 10 10
