uvmf:
 interfaces:
   apb_master:
      clock: "clk"
      reset: "rst"
      reset_assertion_level: "False"
      veloce_ready: "False"
      parameters:
      - name: "ADDR_WIDTH"
        type: "int"
        value: "32"
      - name: "DATA_WIDTH"
        type: "int"
        value: "32"
      - name: "NO_OF_SLAVES"
        type: "int"
        value: "1"

#port declaratio
      ports:
      - name: "psel"
        dir: "output"
        width: "NO_OF_SLAVES"
      - name: "penable"
        dir: "output"
        width: "1"
      - name: "pwrite"
        dir: "output"
        width: "1"

      - name: "paddr"
        dir: "output"
        width: "ADDR_WIDTH"
      - name: "pstrb"
        dir: "output"
        width: "DATA_WIDTH"
      - name: "pwdata"
        dir: "output"
        width: "ADDR_WIDTH"
      - name: "pready"
        dir: "input"
        width: "1"
          
      - name: "pslverr"
        dir: "input"
        width: "1"

      - name: "prdata"
        dir: "input"
        width: "DATA_WIDTH"

#transaction variables
      transaction_vars:
      - name: "psel"
        type: "bit [NO_OF_SLAVES-1:0]" 
        iscompare: "True"
        isrand: "True"

      - name: "penable"
        type: "bit"
        iscompare: "True"
        isrand: "True"

      - name: "pwrite"
        type: "bit"
        iscompare: 'True'
        isrand: 'True'

      - name: "paddr"
        type: "bit [ADDR_WIDTH-1:0]"
        iscompare: "True"
        isrand: "True"

      - name: "pstrb"
        type: "bit [(DATA_WIDTH/8)-1:0]" 
        isrand: "True"
        iscompare: "True"

      - name: "pwdata"
        type: "bit [DATA_WIDTH-1:0]"
        isrand: "True"
        iscompare: "True"

      - name: "pready"
        type: "bit"
        iscompare: "True"

      - name: "prdata"
        type: "bit [DATA_WIDTH-1:0]"
        iscompare: "True"

      - name: "pslverr"
        type: "bit"
        iscompare: "True"

    
