module regfile (	input wire clk,
						input wire we3,
						input wire [3:0] ra1,ra2,wa3,
						input wire [31:0] wd3,r15,
						output reg [31:0] rd1,rd2);
						
		reg [31:0] rf [14:0];
		
		always@(posedge clk) begin
			if(we3) rf[wa3] <= wd3;
		end
		
		assign rd1 = (ra1 == 4b'1111) ? r15 : rf[ra1];
		assign rd2 = (ra2 == 4b'1111) ? r15 : rf[ra2];
endmodule
