$date
  Fri Nov 18 12:57:37 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux4_tb $end
$var reg 32 ! a[31:0] $end
$var reg 32 " b[31:0] $end
$var reg 32 # c[31:0] $end
$var reg 32 $ d[31:0] $end
$var reg 2 % sel[1:0] $end
$var reg 32 & y[31:0] $end
$scope module mux_inst $end
$var reg 32 ' a[31:0] $end
$var reg 32 ( b[31:0] $end
$var reg 32 ) c[31:0] $end
$var reg 32 * d[31:0] $end
$var reg 32 + x[31:0] $end
$var reg 2 , sel[1:0] $end
$var reg 32 - y[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 !
b11111111000000001111111100000000 "
b00000000111111110000000011111111 #
b11111111111111111111111111111111 $
b00 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b11111111000000001111111100000000 (
b00000000111111110000000011111111 )
b11111111111111111111111111111111 *
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX +
b00 ,
b00000000000000000000000000000000 -
#5000000
#10000000
b01 %
b11111111000000001111111100000000 &
b01 ,
b11111111000000001111111100000000 -
#15000000
#20000000
b10 %
b00000000111111110000000011111111 &
b10 ,
b00000000111111110000000011111111 -
#25000000
#30000000
b11 %
b11111111111111111111111111111111 &
b11 ,
b11111111111111111111111111111111 -
#35000000
#40000000
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU !
b00 %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
b00 ,
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU -
#45000000
#50000000
