module uart_mult_byte_rx(
    input			    sys_clk,                  //ç³»ç»Ÿæ—¶é’Ÿ
    input             sys_rst_n,                //ç³»ç»Ÿå¤ä½ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    input             uart_rxd,                 //UARTæ¥æ”¶ç«¯å£

	 output  reg [ 7:0] uart_data,	
	 output  reg        uart_done,
	 output  reg        uart_get,               //é‡‡æ ·ï¿??
	 
	 output  reg [7:0] pack_cnt,                //å­—èŠ‚è®¡æ•°
	 output  reg       pack_ing, 	            //æ¥æ”¶è¿‡ç¨‹æ ‡å¿—ï¿??
	 output  reg       pack_done,               //å¸§æ¥æ”¶å®Œæˆæ ‡å¿—ä½
	 output  reg [7:0] pack_num,                //æ¥æ”¶åˆ°çš„å­—èŠ‚ï¿??
	 output  reg       recv_done,              //æ¥æ”¶å®Œä¸€å¸§æ•°æ®çš„æ¥æ”¶å’Œè§£ï¿??

     output  reg [7:0]     hs_pwm_ch        ,   
     output  reg [7:0]     hs_ctrl_sta      ,  
     output  reg [7:0]     duty_num         , 
     output  reg [16:0]    pulse_dessert    , 
     output  reg [7:0]     pulse_num        , 
     output  reg [31:0]    PAT              , 
     output  reg [7:0]     ls_pwm_ch        , 
     output  reg [7:0]     ls_ctrl_sta     
    );
    
localparam  DATA_NUM = 14;
integer j;

reg [7:0] pack_data [DATA_NUM-1:0];           //æ¥æ”¶çš„æ•°ï¿??
//parameter define
parameter  CLK_FREQ = 50_000_000;                 //ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡
parameter  UART_BPS = 115200;                     //ä¸²å£æ³¢ç‰¹ï¿??
localparam BPS_CNT  = CLK_FREQ/UART_BPS;        //ä¸ºå¾—åˆ°æŒ‡å®šæ³¢ç‰¹ç‡
 
localparam  TimeOut = BPS_CNT*DATA_NUM*10*2;//è¶…æ—¶æ—¶é—´

//èµ·å§‹ä¿¡å·ä¸‹é™æ²¿æ•ï¿??
wire       start_flag;
reg        uart_rxd_d0;
reg        uart_rxd_d1;

reg [15:0] clk_cnt;                             //ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°ï¿??
reg [ 3:0] rx_cnt;                              //æ¥æ”¶æ•°æ®è®¡æ•°ï¿??
reg        rx_flag;                             //æ¥æ”¶è¿‡ç¨‹æ ‡å¿—ä¿¡å·
reg [ 7:0] rxdata;                              //æ¥æ”¶æ•°æ®å¯„å­˜ï¿??

//æ¥æ”¶ä¿¡å·å®Œæˆæ ‡å¿—ä½ä¸Šå‡æ²¿
wire  rxdone_flag;
reg   uart_done_d0;
reg   uart_done_d1;
//åŒ…æ•°æ®æ¥æ”¶å®Œï¿??
wire  packdone_flag;
reg   pack_done_d0;
reg   pack_done_d1;
reg [7:0] reg_func;                            //æ¥æ”¶æ•°æ®åŒ…åŠŸèƒ½å·
//*****************************************************
//**                    main code
//*****************************************************
//æ•è·æ¥æ”¶ç«¯å£ä¸‹é™ï¿??(èµ·å§‹ï¿??)ï¼Œå¾—åˆ°ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„è„‰å†²ä¿¡å·
assign  start_flag = uart_rxd_d1 & (~uart_rxd_d0);    
//å¯¹UARTæ¥æ”¶ç«¯å£çš„æ•°æ®å»¶è¿Ÿä¸¤ä¸ªæ—¶é’Ÿå‘¨ï¿??
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n) begin 
        uart_rxd_d0 <= 1'b0;
        uart_rxd_d1 <= 1'b0;          
    end
    else begin
        uart_rxd_d0  <= uart_rxd;                   
        uart_rxd_d1  <= uart_rxd_d0;
    end   
end
//å½“è„‰å†²ä¿¡å·start_flagåˆ°è¾¾æ—¶ï¼Œè¿›å…¥æ¥æ”¶è¿‡ç¨‹           
always @(posedge sys_clk or posedge sys_rst_n) begin         
    if (sys_rst_n)                                  
        rx_flag <= 1'b0;
    else begin
        if(start_flag)                          //ï¿??æµ‹åˆ°èµ·å§‹ï¿??
            rx_flag <= 1'b1;                    //è¿›å…¥æ¥æ”¶è¿‡ç¨‹ï¼Œæ ‡å¿—ä½rx_flagæ‹‰é«˜
        else if((rx_cnt == 4'd9)&&(clk_cnt == BPS_CNT/2))
            rx_flag <= 1'b0;                    //è®¡æ•°åˆ°åœæ­¢ä½ä¸­é—´æ—¶ï¼Œåœæ­¢æ¥æ”¶è¿‡ç¨‹
        else
            rx_flag <= rx_flag;
    end
end
//è¿›å…¥æ¥æ”¶è¿‡ç¨‹åï¼Œå¯åŠ¨ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°å™¨ä¸æ¥æ”¶æ•°æ®è®¡æ•°ï¿??
always @(posedge sys_clk or posedge sys_rst_n) begin         
    if (sys_rst_n) begin                             
        clk_cnt <= 16'd0;                                  
        rx_cnt  <= 4'd0;
    end                                                      
    else if ( rx_flag ) begin                   //å¤„äºæ¥æ”¶è¿‡ç¨‹
            if (clk_cnt < BPS_CNT - 1) begin
                clk_cnt <= clk_cnt + 1'b1;
                rx_cnt  <= rx_cnt;
            end
            else begin
                clk_cnt <= 16'd0;               //å¯¹ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°è¾¾ï¿??ä¸ªæ³¢ç‰¹ç‡å‘¨æœŸåæ¸…ï¿??
                rx_cnt  <= rx_cnt + 1'b1;       //æ­¤æ—¶æ¥æ”¶æ•°æ®è®¡æ•°å™¨åŠ 1
            end
        end
        else begin                              //æ¥æ”¶è¿‡ç¨‹ç»“æŸï¼Œè®¡æ•°å™¨æ¸…é›¶
            clk_cnt <= 16'd0;
            rx_cnt  <= 4'd0;
        end
end
//æ ¹æ®æ¥æ”¶æ•°æ®è®¡æ•°å™¨æ¥å¯„å­˜uartæ¥æ”¶ç«¯å£æ•°æ®
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n)  begin
        rxdata <= 8'd0;     
		  uart_get<=1'b0;		
	 end  
    else if(rx_flag)                            //ç³»ç»Ÿå¤„äºæ¥æ”¶è¿‡ç¨‹
        if (clk_cnt == BPS_CNT/2) begin         //åˆ¤æ–­ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°å™¨è®¡æ•°åˆ°æ•°æ®ä½ä¸­ï¿??
            case ( rx_cnt )
             4'd1 : rxdata[0] <= uart_rxd_d1;   //å¯„å­˜æ•°æ®ä½æœ€ä½ä½
             4'd2 : rxdata[1] <= uart_rxd_d1;
             4'd3 : rxdata[2] <= uart_rxd_d1;
             4'd4 : rxdata[3] <= uart_rxd_d1;
             4'd5 : rxdata[4] <= uart_rxd_d1;
             4'd6 : rxdata[5] <= uart_rxd_d1;
             4'd7 : rxdata[6] <= uart_rxd_d1;
             4'd8 : rxdata[7] <= uart_rxd_d1;   //å¯„å­˜æ•°æ®ä½æœ€é«˜ä½
             default:;                                    
            endcase
				uart_get<=1'b1;	
        end
        else  begin
            rxdata <= rxdata;
				uart_get<=1'b0;	
		  end
    else begin
        rxdata <= 8'd0;
		  uart_get<=1'b0;	
	 end
end


//æ•°æ®æ¥æ”¶å®Œæ¯•åç»™å‡ºæ ‡å¿—ä¿¡å·å¹¶å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
always @(posedge sys_clk or posedge sys_rst_n) begin        
    if (sys_rst_n) begin
        uart_data <= 8'd0;                               
        uart_done <= 1'b0;
    end
    else if(rx_cnt == 4'd9) begin               //æ¥æ”¶æ•°æ®è®¡æ•°å™¨è®¡æ•°åˆ°åœæ­¢ä½æ—¶           
        uart_data <= rxdata;                    //å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
        uart_done <= 1'b1;                      //å¹¶å°†æ¥æ”¶å®Œæˆæ ‡å¿—ä½æ‹‰ï¿??
    end
    else begin
        uart_data <= 8'd0;                                   
        uart_done <= 1'b0; 
    end    
end

//---å•å­—èŠ‚æ¥æ”¶ç¨‹åºï¼Œuart_doneæ¥æ”¶å®Œæˆæ ‡å¿—ä½ä¼šæŒç»­åŠä¸ªæ³¢ç‰¹ç‡å‘¨æœŸï¼Œæ•æ‰ä¸Šå‡æ²¿å¯ä»¥è®¡æ•°ï¼Œé«˜ç”µå¹³çŠ¶æ€ï¼Œæ¥æ”¶æ•°æ®æœ‰æ•ˆ
//==============================================æ¥æ”¶å¤šä¸ªå­—èŠ‚ï¼Œæ·»åŠ çš„æ¨¡å—====================================================//

//æ•è·æ¥æ”¶å®Œæˆæ ‡å¿—ä½çš„ä¸Šå‡æ²¿ï¼Œå¾—åˆ°ï¿??ä¸ªæ—¶é’Ÿå‘¨æœŸçš„è„‰å†²ä¿¡å·
assign  rxdone_flag = uart_done_d0 & (~uart_done_d1);    
//å¯¹UARTå®Œæˆæ ‡å¿—çš„æ•°æ®å»¶è¿Ÿä¸¤ä¸ªæ—¶é’Ÿå‘¨ï¿??
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n) begin 
        uart_done_d0 <= 1'b0;
        uart_done_d1 <= 1'b0;          
    end
    else begin
        uart_done_d0  <= uart_done;                   
        uart_done_d1  <= uart_done_d0;
    end   
end

//æ¥æ”¶åˆ°çš„æ•°æ®å­˜å…¥æ•°ç»„ä¸­ï¼Œå¹¶è®¡ï¿??
always @(posedge sys_clk or posedge sys_rst_n) begin      //æ¥æ”¶åˆ°æ•°ï¿??  
    if (sys_rst_n) begin                             
		  pack_cnt <=8'd0;
		  pack_num <=8'd0;
		  pack_done<=1'b0; 
		  pack_ing <=1'b0;
		  for (j=0;j<DATA_NUM;j=j+1) 
		    pack_data[j] <= 8'd0;		 
    end
	 else if(rxdone_flag) begin //æ¥æ”¶å®Œæˆæ ‡å¿—ä½çš„ä¸Šå‡æ²¿ï¼Œå»¶è¿Ÿäº†ä¸¤ä¸ªæ—¶é’Ÿå‘¨ï¿??
		 if (pack_cnt < DATA_NUM-1) begin       //å¤„äºæ¥æ”¶è¿‡ç¨‹ï¿??
				 for (j=0;j<DATA_NUM;j=j+1) begin
				     if(j==pack_cnt)
					    pack_data[pack_cnt] <= uart_data;//å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
					  else
					    pack_data[j] <= pack_data[j];	
				 end
				 pack_cnt  <= pack_cnt + 1'b1; 
             pack_num <= 8'd0;	
		       pack_done<=1'b0; 
		       pack_ing <=1'b1;		 
		 end
		 else begin //æ¥æ”¶å®Œæˆ---ï¿??åä¸€ä¸ªå­—èŠ‚çš„æ¥æ”¶
				 for (j=0;j<DATA_NUM;j=j+1) begin
				     if(j==pack_cnt)
					  pack_data[pack_cnt] <= uart_data;//å¯„å­˜è¾“å‡ºæ¥æ”¶åˆ°çš„æ•°æ®
					  else
					  pack_data[j] <= pack_data[j];	
				 end
				 pack_num <= pack_cnt + 1'b1; //åŠ ä¸Šï¿??åä¸€ä¸ªå­—ï¿??
			    pack_cnt  <= 8'd0;               //æ­¤æ—¶æ¥æ”¶æ•°æ®è®¡æ•°å™¨å½’é›¶ï¼Œåªæœ‰æ¥æ”¶å®Œæˆæ—¶æ‰æ¸…é›¶
				 pack_done<=1'b1;      			 //è¾“å‡ºå¸§æ¥æ”¶å®Œæˆæ ‡å¿—ä½ï¼Œåªå­˜åœ¨ï¿??ä¸ªå‘¨ï¿??
				 pack_ing <=1'b0;
		 end  
	 end
	 else begin
		  pack_cnt <=pack_cnt;
		  pack_ing <=pack_ing;//ä¿æŒ
		  pack_num <=pack_num;
		  pack_done<=1'b0;  
		  for (j=0;j<DATA_NUM;j=j+1) 
		    pack_data[j] <= pack_data[j];	
	 end
end


//------------è§£ç -------------------------//
//æ•è·æ¥æ”¶å®Œæˆæ ‡å¿—ä½çš„ä¸Šå‡æ²¿ï¼Œå¾—åˆ°ï¿??ä¸ªæ—¶é’Ÿå‘¨æœŸçš„è„‰å†²ä¿¡å·
assign  packdone_flag = pack_done_d0 & (~pack_done_d1);    
//å¯¹UARTå®Œæˆæ ‡å¿—çš„æ•°æ®å»¶è¿Ÿä¸¤ä¸ªæ—¶é’Ÿå‘¨ï¿??
always @(posedge sys_clk or posedge sys_rst_n) begin 
    if (sys_rst_n) begin 
        pack_done_d0 <= 1'b0;
        pack_done_d1 <= 1'b0;          
    end
    else begin
        pack_done_d0  <= pack_done;                   
        pack_done_d1  <= pack_done_d0;
    end   
end

always @(posedge sys_clk or posedge sys_rst_n) begin         
    if (sys_rst_n) begin                             
        reg_func <= 8'd0; 
	    recv_done <=1'b0;
        hs_pwm_ch       <= 8'd0;   
        hs_ctrl_sta     <= 8'd0;
        duty_num        <= 8'd0;
        pulse_dessert   <= 16'd0;
        pulse_num       <= 8'd0;
        PAT             <= 32'd0;
        ls_pwm_ch       <= 8'd0;
        ls_ctrl_sta     <= 8'd0;
    end  
	 else if(packdone_flag) begin //æ•°æ®æ¥æ”¶å®Œæˆï¼Œè¿›è¡Œè§£ï¿??
		 if((pack_num==DATA_NUM) && (pack_data[0]==8'h55) &&(pack_data[DATA_NUM - 1]==8'haa)) begin  //åˆ¤æ–­æ•°æ®æ­£è¯¯
			 reg_func  <=pack_data[1];
             recv_done <=1'b1;
            case (pack_data[1]) //è§£ç æ•°æ®
                8'h01 : begin
                    hs_pwm_ch       <= pack_data[2]; //æ•°æ®åŒ?1
                    hs_ctrl_sta     <= pack_data[3]; //æ•°æ®åŒ?2
                    duty_num        <= pack_data[4]; //æ•°æ®åŒ?3
                    pulse_dessert   <= {pack_data[5],pack_data[6]}; //æ•°æ®åŒ?4 5
                    pulse_num       <= pack_data[7]; //æ•°æ®åŒ?6
                    PAT             <= {pack_data[8],pack_data[9],pack_data[10],pack_data[11]}; //æ•°æ®åŒ?7 8 9 10
                end
                8'h02 : begin
                    ls_pwm_ch       <= pack_data[2]; //æ•°æ®åŒ?2
                    ls_ctrl_sta     <= pack_data[3]; //æ•°æ®åŒ?3
                end
                
                default: begin
                    hs_pwm_ch       <= hs_pwm_ch      ;
                    hs_ctrl_sta     <= hs_ctrl_sta    ;
                    duty_num        <= duty_num       ;
                    pulse_dessert   <= pulse_dessert  ;
                    pulse_num       <= pulse_num      ;
                    PAT             <= PAT            ;
                    ls_pwm_ch       <= ls_pwm_ch      ;
                    ls_ctrl_sta     <= ls_ctrl_sta    ;
                end
            endcase
            //  dataD <=pack_data[6];
            //  dataD <=pack_data[1];
			//  dataB <= {8'h0b,pack_data[2]};
			//  dataC <= {pack_data[12],pack_data[11]};
			 
		 end  
		 else begin //æ•°æ®é”™è¯¯
            reg_func  <=8'd0;
            recv_done <=1'b0;
		    hs_pwm_ch       <= hs_pwm_ch      ;
            hs_ctrl_sta     <= hs_ctrl_sta    ;
            duty_num        <= duty_num       ;
            pulse_dessert   <= pulse_dessert  ;
            pulse_num       <= pulse_num      ;
            PAT             <= PAT            ;
            ls_pwm_ch       <= ls_pwm_ch      ;
            ls_ctrl_sta     <= ls_ctrl_sta    ;
		 end
	 end
	 else begin //æ•°æ®ä¿æŒåˆ°ä¸‹ï¿??ä¸ªå‘¨æœŸï¼Œæ ‡å¿—ä½ä¿æŒä¸€ä¸ªå‘¨ï¿??
		    reg_func  <=reg_func;
            recv_done <=1'b0;
		    hs_pwm_ch       <= hs_pwm_ch      ;
            hs_ctrl_sta     <= hs_ctrl_sta    ;
            duty_num        <= duty_num       ;
            pulse_dessert   <= pulse_dessert  ;
            pulse_num       <= pulse_num      ;
            PAT             <= PAT            ;
            ls_pwm_ch       <= ls_pwm_ch      ;
            ls_ctrl_sta     <= ls_ctrl_sta    ;
	 end	 
end

 ila_0 u_ila_0(
 .clk	(sys_clk),
 .probe0	(rxdata),
 .probe1	(reg_func),
 .probe2	(ls_pwm_ch),
 .probe3	({rxdone_flag,uart_done,uart_rxd_d0}),
 .probe4	(rx_cnt),
 .probe5	(uart_data),
 .probe6	(pack_cnt),
 .probe7	(pack_num)
 );

endmodule	
