[05/09 12:02:20      0s] 
[05/09 12:02:20      0s] Cadence Innovus(TM) Implementation System.
[05/09 12:02:20      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/09 12:02:20      0s] 
[05/09 12:02:20      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[05/09 12:02:20      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[05/09 12:02:20      0s] Date:		Mon May  9 12:02:20 2022
[05/09 12:02:20      0s] Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
[05/09 12:02:20      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/09 12:02:20      0s] 
[05/09 12:02:20      0s] License:
[05/09 12:02:20      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/09 12:02:20      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/09 12:02:43     14s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/09 12:02:43     14s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[05/09 12:02:43     14s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/09 12:02:43     14s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[05/09 12:02:43     14s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[05/09 12:02:43     14s] @(#)CDS: CPE v20.13-s092
[05/09 12:02:43     14s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/09 12:02:43     14s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[05/09 12:02:43     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/09 12:02:43     14s] @(#)CDS: RCDB 11.15.0
[05/09 12:02:43     14s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[05/09 12:02:43     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_315277_rice-503-20-north_xingyuni_Xr9EAN.

[05/09 12:02:43     14s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[05/09 12:02:44     15s] 
[05/09 12:02:44     15s] **INFO:  MMMC transition support version v31-84 
[05/09 12:02:44     15s] 
[05/09 12:02:44     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/09 12:02:44     15s] <CMD> suppressMessage ENCEXT-2799
[05/09 12:02:44     15s] Sourcing file "START.tcl" ...
[05/09 12:02:44     15s] <CMD> is_common_ui_mode
[05/09 12:02:44     15s] <CMD> restoreDesign /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat BGR_Top
[05/09 12:02:44     15s] #% Begin load design ... (date=05/09 12:02:44, mem=668.6M)
[05/09 12:02:44     15s] Set Default Input Pin Transition as 0.1 ps.
[05/09 12:02:45     15s] Loading design 'BGR_Top' saved by 'Innovus' '20.13-s083_1' on 'Mon May 9 12:02:16 2022'.
[05/09 12:02:45     15s] % Begin Load MMMC data ... (date=05/09 12:02:45, mem=672.0M)
[05/09 12:02:45     15s] % End Load MMMC data ... (date=05/09 12:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.0M, current mem=673.0M)
[05/09 12:02:45     15s] 
[05/09 12:02:45     15s] Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[05/09 12:02:45     15s] 
[05/09 12:02:45     15s] Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[05/09 12:02:45     15s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[05/09 12:02:45     15s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 2.
[05/09 12:02:45     15s] Set DBUPerIGU to M1 pitch 460.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:02:45     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:02:45     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:02:45     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/09 12:02:45     15s] To increase the message display limit, refer to the product command reference manual.
[05/09 12:02:45     15s] 
[05/09 12:02:45     15s] viaInitial starts at Mon May  9 12:02:45 2022
viaInitial ends at Mon May  9 12:02:45 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/09 12:02:45     15s] Loading view definition file from /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[05/09 12:02:45     15s] Reading libs_typical timing library '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/2-skywater-130nm/view-standard/stdcells.lib' ...
[05/09 12:02:45     15s] Read 13 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[05/09 12:02:45     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=714.3M, current mem=687.7M)
[05/09 12:02:45     15s] *** End library_loading (cpu=0.00min, real=0.00min, mem=20.0M, fe_cpu=0.27min, fe_real=0.42min, fe_mem=686.9M) ***
[05/09 12:02:45     15s] % Begin Load netlist data ... (date=05/09 12:02:45, mem=687.8M)
[05/09 12:02:45     15s] *** Begin netlist parsing (mem=686.9M) ***
[05/09 12:02:45     15s] Created 13 new cells from 1 timing libraries.
[05/09 12:02:45     15s] Reading netlist ...
[05/09 12:02:45     15s] Backslashed names will retain backslash and a trailing blank character.
[05/09 12:02:45     15s] Reading verilogBinary netlist '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/vbin/BGR_Top.v.bin'
[05/09 12:02:45     15s] Reading binary database version 2 in 1-threaded mode
[05/09 12:02:45     15s] 
[05/09 12:02:45     15s] *** Memory Usage v#2 (Current mem = 698.926M, initial mem = 283.727M) ***
[05/09 12:02:45     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=698.9M) ***
[05/09 12:02:45     15s] % End Load netlist data ... (date=05/09 12:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=691.4M, current mem=691.4M)
[05/09 12:02:45     15s] Set top cell to BGR_Top.
[05/09 12:02:45     16s] Hooked 13 DB cells to tlib cells.
[05/09 12:02:45     16s] ** Removed 1 unused lib cells.
[05/09 12:02:45     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=692.9M, current mem=692.9M)
[05/09 12:02:45     16s] Starting recursive module instantiation check.
[05/09 12:02:45     16s] No recursion found.
[05/09 12:02:45     16s] Building hierarchical netlist for Cell BGR_Top ...
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:45     16s] *** Netlist is unique.
[05/09 12:02:45     16s] Set DBUPerIGU to techSite unitasc width 490.
[05/09 12:02:45     16s] Setting Std. cell height to 9400 DBU (smallest netlist inst).
[05/09 12:02:45     16s] ** info: there are 33 modules.
[05/09 12:02:45     16s] ** info: there are 50 stdCell insts.
[05/09 12:02:45     16s] 
[05/09 12:02:45     16s] *** Memory Usage v#2 (Current mem = 733.340M, initial mem = 283.727M) ***
[05/09 12:02:45     16s] *info: set bottom ioPad orient R0
[05/09 12:02:45     16s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/09 12:02:45     16s] Type 'man IMPFP-3961' for more detail.
[05/09 12:02:45     16s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/09 12:02:45     16s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/09 12:02:45     16s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/09 12:02:45     16s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/09 12:02:45     16s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/09 12:02:45     16s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/09 12:02:45     16s] Set Default Net Delay as 1000 ps.
[05/09 12:02:45     16s] Set Default Net Load as 0.5 pF. 
[05/09 12:02:45     16s] Set Default Input Pin Transition as 0.1 ps.
[05/09 12:02:45     16s] Loading preference file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/09 12:02:45     16s] ##  Process: 130           (User Set)               
[05/09 12:02:45     16s] ##     Node: (not set)                           
[05/09 12:02:45     16s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/09 12:02:45     16s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/09 12:02:45     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/09 12:02:45     16s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/09 12:02:45     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/09 12:02:45     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/09 12:02:45     16s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/09 12:02:45     16s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[05/09 12:02:45     16s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[05/09 12:02:45     16s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/09 12:02:45     16s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/09 12:02:45     16s] Change floorplan default-technical-site to 'unitasc'.
[05/09 12:02:45     16s] Extraction setup Delayed 
[05/09 12:02:45     16s] *Info: initialize multi-corner CTS.
[05/09 12:02:45     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=918.4M, current mem=722.7M)
[05/09 12:02:46     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/09 12:02:46     16s] 
[05/09 12:02:46     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/09 12:02:46     16s] Summary for sequential cells identification: 
[05/09 12:02:46     16s]   Identified SBFF number: 0
[05/09 12:02:46     16s]   Identified MBFF number: 0
[05/09 12:02:46     16s]   Identified SB Latch number: 0
[05/09 12:02:46     16s]   Identified MB Latch number: 0
[05/09 12:02:46     16s]   Not identified SBFF number: 0
[05/09 12:02:46     16s]   Not identified MBFF number: 0
[05/09 12:02:46     16s]   Not identified SB Latch number: 0
[05/09 12:02:46     16s]   Not identified MB Latch number: 0
[05/09 12:02:46     16s]   Number of sequential cells which are not FFs: 0
[05/09 12:02:46     16s] Total number of combinational cells: 12
[05/09 12:02:46     16s] Total number of sequential cells: 0
[05/09 12:02:46     16s] Total number of tristate cells: 0
[05/09 12:02:46     16s] Total number of level shifter cells: 0
[05/09 12:02:46     16s] Total number of power gating cells: 0
[05/09 12:02:46     16s] Total number of isolation cells: 0
[05/09 12:02:46     16s] Total number of power switch cells: 0
[05/09 12:02:46     16s] Total number of pulse generator cells: 0
[05/09 12:02:46     16s] Total number of always on buffers: 0
[05/09 12:02:46     16s] Total number of retention cells: 0
[05/09 12:02:46     16s] List of usable buffers: sky130_asc_pnp_7 sky130_asc_pnp_8 sky130_asc_res sky130_asc_res_2
[05/09 12:02:46     16s] Total number of usable buffers: 4
[05/09 12:02:46     16s] List of unusable buffers:
[05/09 12:02:46     16s] Total number of unusable buffers: 0
[05/09 12:02:46     16s] List of usable inverters: sky130_fd_sc_hd__inv_2
[05/09 12:02:46     16s] Total number of usable inverters: 1
[05/09 12:02:46     16s] List of unusable inverters:
[05/09 12:02:46     16s] Total number of unusable inverters: 0
[05/09 12:02:46     16s] List of identified usable delay cells:
[05/09 12:02:46     16s] Total number of identified usable delay cells: 0
[05/09 12:02:46     16s] List of identified unusable delay cells:
[05/09 12:02:46     16s] Total number of identified unusable delay cells: 0
[05/09 12:02:46     16s] 
[05/09 12:02:46     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/09 12:02:46     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/09 12:02:46     16s] 
[05/09 12:02:46     16s] TimeStamp Deleting Cell Server Begin ...
[05/09 12:02:46     16s] 
[05/09 12:02:46     16s] TimeStamp Deleting Cell Server End ...
[05/09 12:02:46     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=923.7M, current mem=923.7M)
[05/09 12:02:46     16s] 
[05/09 12:02:46     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[05/09 12:02:46     16s] Summary for sequential cells identification: 
[05/09 12:02:46     16s]   Identified SBFF number: 0
[05/09 12:02:46     16s]   Identified MBFF number: 0
[05/09 12:02:46     16s]   Identified SB Latch number: 0
[05/09 12:02:46     16s]   Identified MB Latch number: 0
[05/09 12:02:46     16s]   Not identified SBFF number: 0
[05/09 12:02:46     16s]   Not identified MBFF number: 0
[05/09 12:02:46     16s]   Not identified SB Latch number: 0
[05/09 12:02:46     16s]   Not identified MB Latch number: 0
[05/09 12:02:46     16s]   Number of sequential cells which are not FFs: 0
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:46     16s]  Visiting view : analysis_default
[05/09 12:02:46     16s]    : PowerDomain = none : Weighted F : unweighted  = 65.20 (1.000) with rcCorner = 0
[05/09 12:02:46     16s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[05/09 12:02:46     16s]  Visiting view : analysis_default
[05/09 12:02:46     16s]    : PowerDomain = none : Weighted F : unweighted  = 65.20 (1.000) with rcCorner = 0
[05/09 12:02:46     16s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[05/09 12:02:46     16s] 
[05/09 12:02:46     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[05/09 12:02:46     16s] % Begin Load MMMC data ... (date=05/09 12:02:46, mem=924.2M)
[05/09 12:02:46     16s] % End Load MMMC data ... (date=05/09 12:02:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=924.2M, current mem=924.2M)
[05/09 12:02:46     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_asc_nfet_01v8_lvt_9; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/09 12:02:46     16s] Type 'man IMPSYC-2' for more detail.
[05/09 12:02:46     16s] Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.fp.gz (mem = 938.0M).
[05/09 12:02:46     16s] % Begin Load floorplan data ... (date=05/09 12:02:46, mem=924.7M)
[05/09 12:02:46     16s] *info: reset 56 existing net BottomPreferredLayer and AvoidDetour
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:02:46     16s] Deleting old partition specification.
[05/09 12:02:46     16s] Set FPlanBox to (0 0 317400 207740)
[05/09 12:02:46     16s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/09 12:02:46     16s] Type 'man IMPFP-3961' for more detail.
[05/09 12:02:46     16s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/09 12:02:46     16s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/09 12:02:46     16s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/09 12:02:46     16s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/09 12:02:46     16s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/09 12:02:46     16s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/09 12:02:46     16s]  ... processed partition successfully.
[05/09 12:02:46     16s] Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon May  9 12:02:15 2022, version: 1)
[05/09 12:02:46     16s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=926.5M, current mem=926.5M)
[05/09 12:02:46     16s] Extracting standard cell pins and blockage ...... 
[05/09 12:02:46     16s] Pin and blockage extraction finished
[05/09 12:02:46     16s] % End Load floorplan data ... (date=05/09 12:02:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=927.8M, current mem=927.5M)
[05/09 12:02:46     16s] % Begin Load SymbolTable ... (date=05/09 12:02:46, mem=927.8M)
[05/09 12:02:46     16s] Reading congestion map file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.congmap.gz ...
[05/09 12:02:46     16s] Suppress "**WARN ..." messages.
[05/09 12:02:46     16s] routingBox: (0 0) (317400 207740)
[05/09 12:02:46     16s] coreBox:    (28980 28560) (288420 178960)
[05/09 12:02:46     16s] Un-suppress "**WARN ..." messages.
[05/09 12:02:46     16s] % End Load SymbolTable ... (date=05/09 12:02:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.3M, current mem=928.3M)
[05/09 12:02:46     16s] Loading place ...
[05/09 12:02:46     16s] % Begin Load placement data ... (date=05/09 12:02:46, mem=928.3M)
[05/09 12:02:46     16s] Reading placement file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.place.gz.
[05/09 12:02:46     16s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon May  9 12:02:15 2022, version# 2) ...
[05/09 12:02:46     16s] Read Views for adaptive view pruning ...
[05/09 12:02:46     16s] Read 0 views from Binary DB for adaptive view pruning
[05/09 12:02:46     16s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=942.0M) ***
[05/09 12:02:47     16s] Total net length = 2.846e+03 (1.813e+03 1.033e+03) (ext = 6.229e+02)
[05/09 12:02:47     16s] % End Load placement data ... (date=05/09 12:02:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=929.0M, current mem=929.0M)
[05/09 12:02:47     16s] Reading PG file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Mon May  9 12:02:15 2022)
[05/09 12:02:47     16s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=938.0M) ***
[05/09 12:02:47     16s] % Begin Load routing data ... (date=05/09 12:02:47, mem=929.4M)
[05/09 12:02:47     16s] Reading routing file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.gz.
[05/09 12:02:47     16s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon May  9 12:02:15 2022 Format: 20.1) ...
[05/09 12:02:47     16s] *** Total 53 nets are successfully restored.
[05/09 12:02:47     16s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=943.0M) ***
[05/09 12:02:47     16s] % End Load routing data ... (date=05/09 12:02:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=935.0M, current mem=934.0M)
[05/09 12:02:47     16s] Loading Drc markers ...
[05/09 12:02:47     16s] ... 35 markers are loaded ...
[05/09 12:02:47     16s] ... 0 geometry drc markers are loaded ...
[05/09 12:02:47     16s] ... 0 antenna drc markers are loaded ...
[05/09 12:02:47     16s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:47     16s] Reading property file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.prop
[05/09 12:02:47     16s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=949.0M) ***
[05/09 12:02:47     16s] Set Default Input Pin Transition as 0.1 ps.
[05/09 12:02:48     17s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[05/09 12:02:48     17s] Extraction setup Started 
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/09 12:02:48     17s] Reading Capacitance Table File /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[05/09 12:02:48     17s] Process name: (null).
[05/09 12:02:48     17s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/09 12:02:48     17s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/09 12:02:48     17s] Importing multi-corner RC tables ... 
[05/09 12:02:48     17s] Summary of Active RC-Corners : 
[05/09 12:02:48     17s]  
[05/09 12:02:48     17s]  Analysis View: analysis_default
[05/09 12:02:48     17s]     RC-Corner Name        : typical
[05/09 12:02:48     17s]     RC-Corner Index       : 0
[05/09 12:02:48     17s]     RC-Corner Temperature : 25 Celsius
[05/09 12:02:48     17s]     RC-Corner Cap Table   : '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[05/09 12:02:48     17s]     RC-Corner PreRoute Res Factor         : 1
[05/09 12:02:48     17s]     RC-Corner PreRoute Cap Factor         : 1
[05/09 12:02:48     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/09 12:02:48     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/09 12:02:48     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/09 12:02:48     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/09 12:02:48     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/09 12:02:48     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/09 12:02:48     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] LayerId::1 widthSet size::4
[05/09 12:02:48     17s] LayerId::2 widthSet size::4
[05/09 12:02:48     17s] LayerId::3 widthSet size::5
[05/09 12:02:48     17s] LayerId::4 widthSet size::4
[05/09 12:02:48     17s] LayerId::5 widthSet size::5
[05/09 12:02:48     17s] LayerId::6 widthSet size::2
[05/09 12:02:48     17s] Updating RC grid for preRoute extraction ...
[05/09 12:02:48     17s] Initializing multi-corner capacitance tables ... 
[05/09 12:02:48     17s] Initializing multi-corner resistance tables ...
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:02:48     17s] {RT typical 0 6 6 {4 0} {5 0} 2}
[05/09 12:02:48     17s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274784 ; uaWl: 1.000000 ; uaWlH: 0.411389 ; aWlH: 0.000000 ; Pmax: 0.900200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 78 ; 
[05/09 12:02:48     17s] Start generating vias ..
[05/09 12:02:48     17s] #create default rule from bind_ndr_rule rule=0x154f6411a3d0 0x154f4b394fc0
[05/09 12:02:48     17s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/09 12:02:48     17s] #Skip building auto via since it is not turned on.
[05/09 12:02:48     17s] Extracting standard cell pins and blockage ...... 
[05/09 12:02:48     17s] Pin and blockage extraction finished
[05/09 12:02:48     17s] Via generation completed.
[05/09 12:02:48     17s] % Begin Load power constraints ... (date=05/09 12:02:48, mem=940.7M)
[05/09 12:02:48     17s] % End Load power constraints ... (date=05/09 12:02:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=940.9M, current mem=940.9M)
[05/09 12:02:48     17s] % Begin load AAE data ... (date=05/09 12:02:48, mem=947.8M)
[05/09 12:02:48     17s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[05/09 12:02:48     17s] AAE DB initialization (MEM=978.465 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/09 12:02:48     17s] % End load AAE data ... (date=05/09 12:02:48, total cpu=0:00:00.3, real=0:00:00.0, peak res=953.5M, current mem=953.5M)
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] TimeStamp Deleting Cell Server Begin ...
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] TimeStamp Deleting Cell Server End ...
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/09 12:02:48     17s] Summary for sequential cells identification: 
[05/09 12:02:48     17s]   Identified SBFF number: 0
[05/09 12:02:48     17s]   Identified MBFF number: 0
[05/09 12:02:48     17s]   Identified SB Latch number: 0
[05/09 12:02:48     17s]   Identified MB Latch number: 0
[05/09 12:02:48     17s]   Not identified SBFF number: 0
[05/09 12:02:48     17s]   Not identified MBFF number: 0
[05/09 12:02:48     17s]   Not identified SB Latch number: 0
[05/09 12:02:48     17s]   Not identified MB Latch number: 0
[05/09 12:02:48     17s]   Number of sequential cells which are not FFs: 0
[05/09 12:02:48     17s] Total number of combinational cells: 12
[05/09 12:02:48     17s] Total number of sequential cells: 0
[05/09 12:02:48     17s] Total number of tristate cells: 0
[05/09 12:02:48     17s] Total number of level shifter cells: 0
[05/09 12:02:48     17s] Total number of power gating cells: 0
[05/09 12:02:48     17s] Total number of isolation cells: 0
[05/09 12:02:48     17s] Total number of power switch cells: 0
[05/09 12:02:48     17s] Total number of pulse generator cells: 0
[05/09 12:02:48     17s] Total number of always on buffers: 0
[05/09 12:02:48     17s] Total number of retention cells: 0
[05/09 12:02:48     17s] List of usable buffers: sky130_asc_pnp_7 sky130_asc_pnp_8 sky130_asc_res sky130_asc_res_2
[05/09 12:02:48     17s] Total number of usable buffers: 4
[05/09 12:02:48     17s] List of unusable buffers:
[05/09 12:02:48     17s] Total number of unusable buffers: 0
[05/09 12:02:48     17s] List of usable inverters: sky130_fd_sc_hd__inv_2
[05/09 12:02:48     17s] Total number of usable inverters: 1
[05/09 12:02:48     17s] List of unusable inverters:
[05/09 12:02:48     17s] Total number of unusable inverters: 0
[05/09 12:02:48     17s] List of identified usable delay cells:
[05/09 12:02:48     17s] Total number of identified usable delay cells: 0
[05/09 12:02:48     17s] List of identified unusable delay cells:
[05/09 12:02:48     17s] Total number of identified unusable delay cells: 0
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/09 12:02:48     17s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] TimeStamp Deleting Cell Server Begin ...
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] TimeStamp Deleting Cell Server End ...
[05/09 12:02:48     17s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[05/09 12:02:48     17s] timing_enable_default_delay_arc
[05/09 12:02:48     17s] #% End load design ... (date=05/09 12:02:48, total cpu=0:00:02.1, real=0:00:04.0, peak res=978.2M, current mem=953.5M)
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] *** Summary of all messages that are not suppressed in this session:
[05/09 12:02:48     17s] Severity  ID               Count  Summary                                  
[05/09 12:02:48     17s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/09 12:02:48     17s] WARNING   IMPLF-201           11  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/09 12:02:48     17s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/09 12:02:48     17s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/09 12:02:48     17s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[05/09 12:02:48     17s] WARNING   IMPDB-2078          20  Output pin %s of instance %s is connecte...
[05/09 12:02:48     17s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/09 12:02:48     17s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/09 12:02:48     17s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/09 12:02:48     17s] *** Message Summary: 60 warning(s), 0 error(s)
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] <CMD> setDistributeHost -local
[05/09 12:02:48     17s] The timeout for a remote job to respond is 3600 seconds.
[05/09 12:02:48     17s] Submit command for task runs will be: local
[05/09 12:02:48     17s] <CMD> setMultiCpuUsage -localCpu 16
[05/09 12:02:48     17s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/09 12:02:48     17s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/09 12:02:48     17s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[05/09 12:02:48     17s] # source -verbose innovus-foundation-flow/INNOVUS/run_route.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_route.tcl' ...
[05/09 12:02:48     17s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[05/09 12:02:48     17s] The timeout for a remote job to respond is 3600 seconds.
[05/09 12:02:48     17s] Submit command for task runs will be: local
[05/09 12:02:48     17s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[05/09 12:02:48     17s] # if {$vars(restore_design)} { # <BEGIN TAG> route,restore_design

# <begin tag route,restore_design,skip>
#
# restoreDesign checkpoints/postcts_hold.enc.dat inverter
#
# <end tag route,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/09 12:02:48     17s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/09 12:02:48     17s] # set vars(step) route
# set vars(route,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[05/09 12:02:48     17s] # setAnalysisMode -cppr both
<CMD> setAnalysisMode -cppr both
[05/09 12:02:48     17s] # setDelayCalMode -siAware true -engine aae
<CMD> setDelayCalMode -siAware true -engine aae
[05/09 12:02:48     17s] # setNanoRouteMode -drouteUseMultiCutViaEffort high \
   -routeWithLithoDriven true \
   -routeAntennaCellName sky130_fd_sc_hd__diode_2 \
   -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high -routeWithLithoDriven true -routeAntennaCellName sky130_fd_sc_hd__diode_2 -routeInsertAntennaDiode true
[05/09 12:02:48     17s] # setFillerMode -core "sky130_fd_sc_hd__fill_8  sky130_fd_sc_hd__fill_4  sky130_fd_sc_hd__fill_2  sky130_fd_sc_hd__fill_1" \
   -corePrefix FILL
<CMD> setFillerMode -core {sky130_fd_sc_hd__fill_8  sky130_fd_sc_hd__fill_4  sky130_fd_sc_hd__fill_2  sky130_fd_sc_hd__fill_1} -corePrefix FILL
[05/09 12:02:48     17s] **WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_8 is not found.
[05/09 12:02:48     17s] Type 'man IMPSP-5123' for more detail.
[05/09 12:02:48     17s] **WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_4 is not found.
[05/09 12:02:48     17s] Type 'man IMPSP-5123' for more detail.
[05/09 12:02:48     17s] **WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_2 is not found.
[05/09 12:02:48     17s] Type 'man IMPSP-5123' for more detail.
[05/09 12:02:48     17s] **WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_1 is not found.
[05/09 12:02:48     17s] Type 'man IMPSP-5123' for more detail.
[05/09 12:02:48     17s] # Puts "<FF> RUNNING GLOBAL/DETAIL ROUTING ..."
<FF> RUNNING GLOBAL/DETAIL ROUTING ...
[05/09 12:02:48     17s] # puts "<FF> Plugin -> pre_route_tcl"
# routeDesign -placementCheck
<CMD> routeDesign -placementCheck
[05/09 12:02:48     17s] #% Begin routeDesign (date=05/09 12:02:48, mem=953.5M)
[05/09 12:02:48     17s] ### Time Record (routeDesign) is installed.
[05/09 12:02:48     17s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.50 (MB), peak = 978.22 (MB)
[05/09 12:02:48     17s] **INFO: User settings:
[05/09 12:02:48     17s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[05/09 12:02:48     17s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/09 12:02:48     17s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[05/09 12:02:48     17s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[05/09 12:02:48     17s] setNanoRouteMode -routeInsertAntennaDiode                       true
[05/09 12:02:48     17s] setNanoRouteMode -routeTopRoutingLayer                          6
[05/09 12:02:48     17s] setNanoRouteMode -routeWithLithoDriven                          true
[05/09 12:02:48     17s] setDesignMode -powerEffort                                      high
[05/09 12:02:48     17s] setDesignMode -process                                          130
[05/09 12:02:48     17s] setDesignMode -topRoutingLayer                                  met5
[05/09 12:02:48     17s] setExtractRCMode -coupling_c_th                                 0.4
[05/09 12:02:48     17s] setExtractRCMode -engine                                        preRoute
[05/09 12:02:48     17s] setExtractRCMode -relative_c_th                                 1
[05/09 12:02:48     17s] setExtractRCMode -total_c_th                                    0
[05/09 12:02:48     17s] setDelayCalMode -enable_high_fanout                             true
[05/09 12:02:48     17s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[05/09 12:02:48     17s] setDelayCalMode -engine                                         aae
[05/09 12:02:48     17s] setDelayCalMode -ignoreNetLoad                                  false
[05/09 12:02:48     17s] setDelayCalMode -SIAware                                        true
[05/09 12:02:48     17s] setDelayCalMode -socv_accuracy_mode                             low
[05/09 12:02:48     17s] setSIMode -separate_delta_delay_on_data                         true
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] #typical has no qx tech file defined
[05/09 12:02:48     17s] #No active RC corner or QRC tech file is missing.
[05/09 12:02:48     17s] #**INFO: setDesignMode -flowEffort standard
[05/09 12:02:48     17s] #**INFO: multi-cut via swapping will be performed after routing.
[05/09 12:02:48     17s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/09 12:02:48     17s] Total CPU(s) requested: 16
[05/09 12:02:48     17s] Total CPU(s) enabled with current License(s): 8
[05/09 12:02:48     17s] Current free CPU(s): 8
[05/09 12:02:48     17s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/09 12:02:48     17s] Total CPU(s) now enabled: 16
[05/09 12:02:48     17s] Multithreaded Timing Analysis is initialized with 16 threads
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] OPERPROF: Starting checkPlace at level 1, MEM:1048.1M
[05/09 12:02:48     17s] z: 1, totalTracks: 1
[05/09 12:02:48     17s] z: 3, totalTracks: 1
[05/09 12:02:48     17s] z: 5, totalTracks: 1
[05/09 12:02:48     17s] #spOpts: N=130 
[05/09 12:02:48     17s] # Building BGR_Top llgBox search-tree.
[05/09 12:02:48     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1048.1M
[05/09 12:02:48     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1048.1M
[05/09 12:02:48     17s] Core basic site is unitasc
[05/09 12:02:48     17s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1048.1M
[05/09 12:02:48     17s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.007, MEM:1080.1M
[05/09 12:02:48     17s] Use non-trimmed site array because memory saving is not enough.
[05/09 12:02:48     17s] SiteArray: non-trimmed site array dimensions = 16 x 529
[05/09 12:02:48     17s] SiteArray: use 49,152 bytes
[05/09 12:02:48     17s] SiteArray: current memory after site array memory allocation 1080.2M
[05/09 12:02:48     17s] SiteArray: FP blocked sites are writable
[05/09 12:02:48     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.008, MEM:1080.2M
[05/09 12:02:48     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1080.2M
[05/09 12:02:48     17s] Begin checking placement ... (start mem=1048.1M, init mem=1080.2M)
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] Running CheckPlace using 16 threads!...
[05/09 12:02:48     17s] 
[05/09 12:02:48     17s] ...checkPlace MT is done!
[05/09 12:02:48     17s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1081.2M
[05/09 12:02:48     17s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1081.2M
[05/09 12:02:48     17s] *info: Placed = 50            
[05/09 12:02:48     17s] *info: Unplaced = 0           
[05/09 12:02:48     17s] Placement Density:29.69%(11574/38985)
[05/09 12:02:48     17s] Placement Density (including fixed std cells):29.69%(11574/38985)
[05/09 12:02:48     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1081.2M
[05/09 12:02:48     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1081.2M
[05/09 12:02:48     17s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1081.2M)
[05/09 12:02:48     17s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.024, MEM:1081.2M
[05/09 12:02:49     17s] 
[05/09 12:02:49     17s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/09 12:02:49     17s] *** Changed status on (0) nets in Clock.
[05/09 12:02:49     17s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:01.0, mem=1081.2M) ***
[05/09 12:02:49     17s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/09 12:02:49     17s] % Begin globalDetailRoute (date=05/09 12:02:49, mem=1028.3M)
[05/09 12:02:49     17s] 
[05/09 12:02:49     17s] globalDetailRoute
[05/09 12:02:49     17s] 
[05/09 12:02:49     17s] ### Time Record (globalDetailRoute) is installed.
[05/09 12:02:49     17s] #Start globalDetailRoute on Mon May  9 12:02:49 2022
[05/09 12:02:49     17s] #
[05/09 12:02:49     17s] ### Time Record (Pre Callback) is installed.
[05/09 12:02:49     17s] ### Time Record (Pre Callback) is uninstalled.
[05/09 12:02:49     17s] ### Time Record (DB Import) is installed.
[05/09 12:02:49     17s] ### Time Record (Timing Data Generation) is installed.
[05/09 12:02:49     17s] #Generating timing data, please wait...
[05/09 12:02:49     17s] #37 total nets, 36 already routed, 36 will ignore in trialRoute
[05/09 12:02:49     17s] ### run_trial_route starts on Mon May  9 12:02:49 2022 with memory = 1026.63 (MB), peak = 1036.14 (MB)
[05/09 12:02:49     17s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[05/09 12:02:49     17s] ### dump_timing_file starts on Mon May  9 12:02:49 2022 with memory = 1038.71 (MB), peak = 1039.71 (MB)
[05/09 12:02:49     17s] ### extractRC starts on Mon May  9 12:02:49 2022 with memory = 1038.71 (MB), peak = 1039.71 (MB)
[05/09 12:02:49     18s] {RT typical 0 6 6 {4 0} {5 0} 2}
[05/09 12:02:49     18s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[05/09 12:02:49     18s] #Dump tif for version 2.1
[05/09 12:02:49     18s] **WARN: (TA-980):	A mismatch between the values of propagated and asserted constants in the design has been found. Please review the file './CTE_constant_mismatch.rpt' for more detailed information about pins in the design which are affected by this condition.
[05/09 12:02:49     18s] Start AAE Lib Loading. (MEM=1131.33)
[05/09 12:02:49     18s] End AAE Lib Loading. (MEM=1140.87 CPU=0:00:00.0 Real=0:00:00.0)
[05/09 12:02:49     18s] End AAE Lib Interpolated Model. (MEM=1140.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/09 12:02:49     18s] First Iteration Infinite Tw... 
[05/09 12:02:49     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net va. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/09 12:02:49     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net va. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/09 12:02:49     18s] Total number of fetched objects 44
[05/09 12:02:49     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/09 12:02:49     18s] End delay calculation. (MEM=1538.95 CPU=0:00:00.1 REAL=0:00:00.0)
[05/09 12:02:49     18s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1143.78 (MB), peak = 1163.32 (MB)
[05/09 12:02:49     18s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.1 GB, peak:1.1 GB
[05/09 12:02:49     18s] #Done generating timing data.
[05/09 12:02:49     18s] ### Time Record (Timing Data Generation) is uninstalled.
[05/09 12:02:49     18s] #create default rule from bind_ndr_rule rule=0x154f6411a3d0 0x154f5d8e8fc0
[05/09 12:02:49     18s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/09 12:02:49     18s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/09 12:02:49     18s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/09 12:02:49     18s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/09 12:02:49     18s] ### Net info: total nets: 56
[05/09 12:02:49     18s] ### Net info: dirty nets: 0
[05/09 12:02:49     18s] ### Net info: marked as disconnected nets: 0
[05/09 12:02:49     18s] #num needed restored net=0
[05/09 12:02:49     18s] #need_extraction net=0 (total=56)
[05/09 12:02:49     18s] ### Net info: fully routed nets: 0
[05/09 12:02:49     18s] ### Net info: trivial (< 2 pins) nets: 15
[05/09 12:02:49     18s] ### Net info: unrouted nets: 41
[05/09 12:02:49     18s] ### Net info: re-extraction nets: 0
[05/09 12:02:49     18s] ### Net info: ignored nets: 0
[05/09 12:02:49     18s] ### Net info: skip routing nets: 0
[05/09 12:02:49     18s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[05/09 12:02:49     18s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[05/09 12:02:49     18s] #Start reading timing information from file .timing_file_315277.tif.gz ...
[05/09 12:02:49     18s] #WARNING (NRDB-194) 
[05/09 12:02:49     18s] #No setup time constraints read in
[05/09 12:02:49     18s] #Read in timing information for 5 ports, 50 instances from timing file .timing_file_315277.tif.gz.
[05/09 12:02:49     18s] ### import design signature (2): route=1091182176 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=1120507172 dirty_area=925064568 del_dirty_area=0 cell=1148135755 placement=830199384 pin_access=1 inst_pattern=1 halo=0
[05/09 12:02:49     18s] ### Time Record (DB Import) is uninstalled.
[05/09 12:02:49     18s] #NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
[05/09 12:02:49     18s] #RTESIG:78da8dd24d4bc430100660cffe8a21bb870abb9a99b66973551484456559bd86ba49db60
[05/09 12:02:49     18s] #       3fa0490ffbef0d0882b2dbf63c4fdecc0bb35a7f3cee8111bfc578eb781e2b84973d7124
[05/09 12:02:49     18s] #       c22dcf08ef88ab307abf67d7abf5ebdb81b204caa27106a2cfbe6f36a04f5dd1da236853
[05/09 12:02:49     18s] #       1663e3c119ef6d57ddfcf00413e010d9ce9bca0c1b189d19fe111173606d786a1f46cf20
[05/09 12:02:49     18s] #       727e08c3f354a4c06a5bd5d34c22feddf18cc124e5f328a50549820898fb3a61cc55a995
[05/09 12:02:49     18s] #       3baa5a2ba56daf8da2e94d51c4624923cc3038e78b4e17830ed674637b4966bf8997559e
[05/09 12:02:49     18s] #       07f5f4bcdbcdfc9b4b097e1827fbcbd07fd66402c4f41da094389f23c50233b5f3d53738
[05/09 12:02:49     18s] #       f8e703
[05/09 12:02:49     18s] #
[05/09 12:02:49     18s] ### Time Record (Data Preparation) is installed.
[05/09 12:02:49     18s] #RTESIG:78da8dd24d4bc430100660cffe8a21bb870abb9a49dab4b92a0ac2a2b2a8d75037691bec
[05/09 12:02:49     18s] #       0734e961ffbd41415076d39ee7c99b996156ebf7fb3d1046af916f1d2db84278da338a8c
[05/09 12:02:49     18s] #       e196e60c6f1855a1f4764b2e57ebe7975796a75095ad33907c0c43bb017deccbce1e409b
[05/09 12:02:49     18s] #       aa9c5a0fce786ffbfaea87a7980285c4f6ded466dcc0e4ccf88f084e8174e1a9bd9b3c81
[05/09 12:02:49     18s] #       c4f931144f539101696cddc49944fcdbe309836946e751c6162409c680b8cf2372aa2aad
[05/09 12:02:49     18s] #       dc41355a296d076d148b778a828b2513618ec1395ff6ba1c75b0a69fba7332ff4d8ca82c
[05/09 12:02:49     18s] #       05f23dd9ccc74511e21e1e77bb392725f8718a2e4a8645cd9a5c80881f0c4a89f339522c
[05/09 12:02:49     18s] #       30b19e2fbe004978f3b8
[05/09 12:02:49     18s] #
[05/09 12:02:49     18s] ### Time Record (Data Preparation) is uninstalled.
[05/09 12:02:49     18s] ### Time Record (Global Routing) is installed.
[05/09 12:02:49     18s] ### Time Record (Global Routing) is uninstalled.
[05/09 12:02:49     18s] #Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
[05/09 12:02:49     18s] #Total number of routable nets = 41.
[05/09 12:02:49     18s] #Total number of nets in the design = 56.
[05/09 12:02:49     18s] #41 routable nets do not have any wires.
[05/09 12:02:49     18s] #41 nets will be global routed.
[05/09 12:02:49     18s] #Using multithreading with 16 threads.
[05/09 12:02:49     18s] ### Time Record (Data Preparation) is installed.
[05/09 12:02:49     18s] #Start routing data preparation on Mon May  9 12:02:49 2022
[05/09 12:02:49     18s] #
[05/09 12:02:49     18s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[05/09 12:02:49     18s] #Minimum voltage of a net in the design = 0.000.
[05/09 12:02:49     18s] #Maximum voltage of a net in the design = 1.800.
[05/09 12:02:49     18s] #Voltage range [0.000 - 0.000] has 8 nets.
[05/09 12:02:49     18s] #Voltage range [0.000 - 1.800] has 38 nets.
[05/09 12:02:49     18s] #Voltage range [1.800 - 1.800] has 10 nets.
[05/09 12:02:49     18s] ### Time Record (Cell Pin Access) is installed.
[05/09 12:02:49     18s] #Rebuild pin access data for design.
[05/09 12:02:49     18s] #Initial pin access analysis.
[05/09 12:02:50     20s] #Detail pin access analysis.
[05/09 12:02:50     20s] ### Time Record (Cell Pin Access) is uninstalled.
[05/09 12:02:50     20s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[05/09 12:02:50     20s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[05/09 12:02:50     20s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[05/09 12:02:50     20s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[05/09 12:02:50     20s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[05/09 12:02:50     20s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[05/09 12:02:50     20s] #Monitoring time of adding inner blkg by smac
[05/09 12:02:50     20s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.09 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #Regenerating Ggrids automatically.
[05/09 12:02:50     20s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[05/09 12:02:50     20s] #Using automatically generated G-grids.
[05/09 12:02:50     20s] #Done routing data preparation.
[05/09 12:02:50     20s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1173.42 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Finished routing data preparation on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Cpu time = 00:00:02
[05/09 12:02:50     20s] #Elapsed time = 00:00:01
[05/09 12:02:50     20s] #Increased memory = 14.23 (MB)
[05/09 12:02:50     20s] #Total memory = 1173.48 (MB)
[05/09 12:02:50     20s] #Peak memory = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### Time Record (Data Preparation) is uninstalled.
[05/09 12:02:50     20s] ### Time Record (Global Routing) is installed.
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Start global routing on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Start global routing initialization on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Number of eco nets is 0
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Start global routing data preparation on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### build_merged_routing_blockage_rect_list starts on Mon May  9 12:02:50 2022 with memory = 1173.55 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB --0.21 [16]--
[05/09 12:02:50     20s] #Start routing resource analysis on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### init_is_bin_blocked starts on Mon May  9 12:02:50 2022 with memory = 1173.55 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon May  9 12:02:50 2022 with memory = 1173.71 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB --3.09 [16]--
[05/09 12:02:50     20s] ### adjust_flow_cap starts on Mon May  9 12:02:50 2022 with memory = 1176.19 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.26 [16]--
[05/09 12:02:50     20s] ### adjust_partial_route_blockage starts on Mon May  9 12:02:50 2022 with memory = 1181.30 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### set_via_blocked starts on Mon May  9 12:02:50 2022 with memory = 1181.30 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.44 [16]--
[05/09 12:02:50     20s] ### copy_flow starts on Mon May  9 12:02:50 2022 with memory = 1181.31 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.73 [16]--
[05/09 12:02:50     20s] #Routing resource analysis is done on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### report_flow_cap starts on Mon May  9 12:02:50 2022 with memory = 1180.13 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #  Resource Analysis:
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/09 12:02:50     20s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/09 12:02:50     20s] #  --------------------------------------------------------------
[05/09 12:02:50     20s] #  li1            V         690           0        1380    24.13%
[05/09 12:02:50     20s] #  met1           H         601          10        1380     1.38%
[05/09 12:02:50     20s] #  met2           V         690           0        1380     0.00%
[05/09 12:02:50     20s] #  met3           H         331           0        1380     0.00%
[05/09 12:02:50     20s] #  met4           V         315         144        1380     0.00%
[05/09 12:02:50     20s] #  met5           H          22          34        1380    32.46%
[05/09 12:02:50     20s] #  --------------------------------------------------------------
[05/09 12:02:50     20s] #  Total                   2650      15.59%        8280     9.66%
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.99 [16]--
[05/09 12:02:50     20s] ### analyze_m2_tracks starts on Mon May  9 12:02:50 2022 with memory = 1180.22 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### report_initial_resource starts on Mon May  9 12:02:50 2022 with memory = 1180.22 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### mark_pg_pins_accessibility starts on Mon May  9 12:02:50 2022 with memory = 1180.22 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### set_net_region starts on Mon May  9 12:02:50 2022 with memory = 1180.22 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Global routing data preparation is done on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.13 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### prepare_level starts on Mon May  9 12:02:50 2022 with memory = 1180.13 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init level 1 starts on Mon May  9 12:02:50 2022 with memory = 1180.13 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.18 [16]--
[05/09 12:02:50     20s] ### Level 1 hgrid = 46 X 30
[05/09 12:02:50     20s] ### prepare_level_flow starts on Mon May  9 12:02:50 2022 with memory = 1180.19 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.47 [16]--
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Global routing initialization is done on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.19 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #start global routing iteration 1...
[05/09 12:02:50     20s] ### init_flow_edge starts on Mon May  9 12:02:50 2022 with memory = 1181.16 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.62 [16]--
[05/09 12:02:50     20s] ### routing at level 1 (topmost level) iter 0
[05/09 12:02:50     20s] ### measure_qor starts on Mon May  9 12:02:50 2022 with memory = 1182.31 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### measure_congestion starts on Mon May  9 12:02:50 2022 with memory = 1182.31 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.06 [16]--
[05/09 12:02:50     20s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #start global routing iteration 2...
[05/09 12:02:50     20s] ### routing at level 1 (topmost level) iter 1
[05/09 12:02:50     20s] ### measure_qor starts on Mon May  9 12:02:50 2022 with memory = 1181.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### measure_congestion starts on Mon May  9 12:02:50 2022 with memory = 1181.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.05 [16]--
[05/09 12:02:50     20s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### route_end starts on Mon May  9 12:02:50 2022 with memory = 1181.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
[05/09 12:02:50     20s] #Total number of routable nets = 41.
[05/09 12:02:50     20s] #Total number of nets in the design = 56.
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #41 routable nets have routed wires.
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Routed nets constraints summary:
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #        Rules   Unconstrained  
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #      Default              41  
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #        Total              41  
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Routing constraints summary of the whole design:
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #        Rules   Unconstrained  
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #      Default              41  
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #        Total              41  
[05/09 12:02:50     20s] #-----------------------------
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### cal_base_flow starts on Mon May  9 12:02:50 2022 with memory = 1181.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init_flow_edge starts on Mon May  9 12:02:50 2022 with memory = 1181.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.96 [16]--
[05/09 12:02:50     20s] ### cal_flow starts on Mon May  9 12:02:50 2022 with memory = 1181.80 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.70 [16]--
[05/09 12:02:50     20s] ### report_overcon starts on Mon May  9 12:02:50 2022 with memory = 1181.80 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #                 OverCon          
[05/09 12:02:50     20s] #                  #Gcell    %Gcell
[05/09 12:02:50     20s] #     Layer           (1)   OverCon  Flow/Cap
[05/09 12:02:50     20s] #  ----------------------------------------------
[05/09 12:02:50     20s] #  li1           0(0.00%)   (0.00%)     0.27  
[05/09 12:02:50     20s] #  met1          0(0.00%)   (0.00%)     0.18  
[05/09 12:02:50     20s] #  met2          0(0.00%)   (0.00%)     0.08  
[05/09 12:02:50     20s] #  met3          0(0.00%)   (0.00%)     0.05  
[05/09 12:02:50     20s] #  met4          0(0.00%)   (0.00%)     0.00  
[05/09 12:02:50     20s] #  met5          0(0.00%)   (0.00%)     0.00  
[05/09 12:02:50     20s] #  ----------------------------------------------
[05/09 12:02:50     20s] #     Total      0(0.00%)   (0.00%)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/09 12:02:50     20s] #  Overflow after GR: 0.00% H + 0.00% V
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.98 [16]--
[05/09 12:02:50     20s] ### cal_base_flow starts on Mon May  9 12:02:50 2022 with memory = 1181.80 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init_flow_edge starts on Mon May  9 12:02:50 2022 with memory = 1181.80 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.60 [16]--
[05/09 12:02:50     20s] ### cal_flow starts on Mon May  9 12:02:50 2022 with memory = 1181.80 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.14 [16]--
[05/09 12:02:50     20s] ### export_cong_map starts on Mon May  9 12:02:50 2022 with memory = 1181.80 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### PDZT_Export::export_cong_map starts on Mon May  9 12:02:50 2022 with memory = 1181.89 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.02 [16]--
[05/09 12:02:50     20s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.91 [16]--
[05/09 12:02:50     20s] ### import_cong_map starts on Mon May  9 12:02:50 2022 with memory = 1181.89 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #Hotspot report including placement blocked areas
[05/09 12:02:50     20s] OPERPROF: Starting HotSpotCal at level 1, MEM:1368.6M
[05/09 12:02:50     20s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/09 12:02:50     20s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/09 12:02:50     20s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/09 12:02:50     20s] [hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[05/09 12:02:50     20s] [hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[05/09 12:02:50     20s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[05/09 12:02:50     20s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[05/09 12:02:50     20s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[05/09 12:02:50     20s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[05/09 12:02:50     20s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/09 12:02:50     20s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[05/09 12:02:50     20s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/09 12:02:50     20s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/09 12:02:50     20s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/09 12:02:50     20s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/09 12:02:50     20s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/09 12:02:50     20s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/09 12:02:50     20s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.110, REAL:0.040, MEM:1372.6M
[05/09 12:02:50     20s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --2.64 [16]--
[05/09 12:02:50     20s] ### update starts on Mon May  9 12:02:50 2022 with memory = 1179.80 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #Complete Global Routing.
[05/09 12:02:50     20s] #Total wire length = 2885 um.
[05/09 12:02:50     20s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:50     20s] #Total wire length on LAYER li1 = 90 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met1 = 1366 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met2 = 1235 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met3 = 193 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:50     20s] #Total number of vias = 171
[05/09 12:02:50     20s] #Up-Via Summary (total 171):
[05/09 12:02:50     20s] #           
[05/09 12:02:50     20s] #-----------------------
[05/09 12:02:50     20s] # li1                40
[05/09 12:02:50     20s] # met1              121
[05/09 12:02:50     20s] # met2               10
[05/09 12:02:50     20s] #-----------------------
[05/09 12:02:50     20s] #                   171 
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --0.93 [16]--
[05/09 12:02:50     20s] ### report_overcon starts on Mon May  9 12:02:50 2022 with memory = 1186.98 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### report_overcon starts on Mon May  9 12:02:50 2022 with memory = 1186.98 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #Max overcon = 0 track.
[05/09 12:02:50     20s] #Total overcon = 0.00%.
[05/09 12:02:50     20s] #Worst layer Gcell overcon rate = 0.00%.
[05/09 12:02:50     20s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.00 [16]--
[05/09 12:02:50     20s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.90 [16]--
[05/09 12:02:50     20s] ### global_route design signature (5): route=2057104988 net_attr=1920722502
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Global routing statistics:
[05/09 12:02:50     20s] #Cpu time = 00:00:00
[05/09 12:02:50     20s] #Elapsed time = 00:00:00
[05/09 12:02:50     20s] #Increased memory = 5.62 (MB)
[05/09 12:02:50     20s] #Total memory = 1179.11 (MB)
[05/09 12:02:50     20s] #Peak memory = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Finished global routing on Mon May  9 12:02:50 2022
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### Time Record (Global Routing) is uninstalled.
[05/09 12:02:50     20s] ### Time Record (Data Preparation) is installed.
[05/09 12:02:50     20s] ### Time Record (Data Preparation) is uninstalled.
[05/09 12:02:50     20s] ### track-assign external-init starts on Mon May  9 12:02:50 2022 with memory = 1179.11 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### Time Record (Track Assignment) is installed.
[05/09 12:02:50     20s] ### Time Record (Track Assignment) is uninstalled.
[05/09 12:02:50     20s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.35 [16]--
[05/09 12:02:50     20s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.11 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### track-assign engine-init starts on Mon May  9 12:02:50 2022 with memory = 1179.11 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] ### Time Record (Track Assignment) is installed.
[05/09 12:02:50     20s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.49 [16]--
[05/09 12:02:50     20s] ### track-assign core-engine starts on Mon May  9 12:02:50 2022 with memory = 1179.11 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #Start Track Assignment.
[05/09 12:02:50     20s] #Done with 53 horizontal wires in 1 hboxes and 65 vertical wires in 2 hboxes.
[05/09 12:02:50     20s] #Done with 8 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
[05/09 12:02:50     20s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Track assignment summary:
[05/09 12:02:50     20s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/09 12:02:50     20s] #------------------------------------------------------------------------
[05/09 12:02:50     20s] # li1           92.47 	  0.43%  	  0.00% 	  0.43%
[05/09 12:02:50     20s] # met1        1385.24 	  0.00%  	  0.00% 	  0.00%
[05/09 12:02:50     20s] # met2        1247.68 	  0.00%  	  0.00% 	  0.00%
[05/09 12:02:50     20s] # met3         207.88 	  0.00%  	  0.00% 	  0.00%
[05/09 12:02:50     20s] # met4           0.00 	  0.00%  	  0.00% 	  0.00%
[05/09 12:02:50     20s] # met5           0.00 	  0.00%  	  0.00% 	  0.00%
[05/09 12:02:50     20s] #------------------------------------------------------------------------
[05/09 12:02:50     20s] # All        2933.27  	  0.01% 	  0.00% 	  0.00%
[05/09 12:02:50     20s] #Complete Track Assignment.
[05/09 12:02:50     20s] #Total wire length = 2942 um.
[05/09 12:02:50     20s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:50     20s] #Total wire length on LAYER li1 = 105 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met1 = 1386 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met2 = 1239 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met3 = 212 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:50     20s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:50     20s] #Total number of vias = 171
[05/09 12:02:50     20s] #Up-Via Summary (total 171):
[05/09 12:02:50     20s] #           
[05/09 12:02:50     20s] #-----------------------
[05/09 12:02:50     20s] # li1                40
[05/09 12:02:50     20s] # met1              121
[05/09 12:02:50     20s] # met2               10
[05/09 12:02:50     20s] #-----------------------
[05/09 12:02:50     20s] #                   171 
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] ### track_assign design signature (8): route=1424242324
[05/09 12:02:50     20s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.28 [16]--
[05/09 12:02:50     20s] ### Time Record (Track Assignment) is uninstalled.
[05/09 12:02:50     20s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.30 (MB), peak = 1502.84 (MB)
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/09 12:02:50     20s] #Cpu time = 00:00:02
[05/09 12:02:50     20s] #Elapsed time = 00:00:01
[05/09 12:02:50     20s] #Increased memory = 19.60 (MB)
[05/09 12:02:50     20s] #Total memory = 1178.75 (MB)
[05/09 12:02:50     20s] #Peak memory = 1502.84 (MB)
[05/09 12:02:50     20s] #Using multithreading with 16 threads.
[05/09 12:02:50     20s] ### Time Record (Detail Routing) is installed.
[05/09 12:02:50     20s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Start Detail Routing..
[05/09 12:02:50     20s] #
[05/09 12:02:50     20s] #Start litho driven routing to prevent litho hotspot patterns.
[05/09 12:02:50     20s] #start initial detail routing ...
[05/09 12:02:50     20s] ### Design has 0 dirty nets, has valid drcs
[05/09 12:02:50     21s] #   number of violations = 3
[05/09 12:02:50     21s] #
[05/09 12:02:50     21s] #    By Layer and Type :
[05/09 12:02:51     21s] #	          Short   Totals
[05/09 12:02:51     21s] #	li1           3        3
[05/09 12:02:51     21s] #	Totals        3        3
[05/09 12:02:51     22s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1198.69 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     22s] #start 1st optimization iteration ...
[05/09 12:02:51     22s] #   number of violations = 0
[05/09 12:02:51     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.06 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     22s] #Complete Detail Routing.
[05/09 12:02:51     22s] #Total wire length = 2968 um.
[05/09 12:02:51     22s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:51     22s] #Total wire length on LAYER li1 = 160 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met1 = 1397 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met2 = 1219 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met3 = 191 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:51     22s] #Total number of vias = 176
[05/09 12:02:51     22s] #Up-Via Summary (total 176):
[05/09 12:02:51     22s] #           
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] # li1                34
[05/09 12:02:51     22s] # met1              131
[05/09 12:02:51     22s] # met2               11
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] #                   176 
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Total number of DRC violations = 0
[05/09 12:02:51     22s] ### Time Record (Detail Routing) is uninstalled.
[05/09 12:02:51     22s] #Cpu time = 00:00:01
[05/09 12:02:51     22s] #Elapsed time = 00:00:00
[05/09 12:02:51     22s] #Increased memory = 16.64 (MB)
[05/09 12:02:51     22s] #Total memory = 1195.39 (MB)
[05/09 12:02:51     22s] #Peak memory = 1502.84 (MB)
[05/09 12:02:51     22s] ### Time Record (Antenna Fixing) is installed.
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #start routing for process antenna violation fix ...
[05/09 12:02:51     22s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[05/09 12:02:51     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.07 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Total wire length = 2968 um.
[05/09 12:02:51     22s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:51     22s] #Total wire length on LAYER li1 = 160 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met1 = 1397 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met2 = 1219 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met3 = 191 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:51     22s] #Total number of vias = 176
[05/09 12:02:51     22s] #Up-Via Summary (total 176):
[05/09 12:02:51     22s] #           
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] # li1                34
[05/09 12:02:51     22s] # met1              131
[05/09 12:02:51     22s] # met2               11
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] #                   176 
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Total number of DRC violations = 0
[05/09 12:02:51     22s] #Total number of process antenna violations = 0
[05/09 12:02:51     22s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:51     22s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Total wire length = 2968 um.
[05/09 12:02:51     22s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:51     22s] #Total wire length on LAYER li1 = 160 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met1 = 1397 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met2 = 1219 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met3 = 191 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:51     22s] #Total number of vias = 176
[05/09 12:02:51     22s] #Up-Via Summary (total 176):
[05/09 12:02:51     22s] #           
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] # li1                34
[05/09 12:02:51     22s] # met1              131
[05/09 12:02:51     22s] # met2               11
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] #                   176 
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Total number of DRC violations = 0
[05/09 12:02:51     22s] #Total number of process antenna violations = 0
[05/09 12:02:51     22s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] ### Time Record (Antenna Fixing) is uninstalled.
[05/09 12:02:51     22s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:51     22s] ### Time Record (Post Route Via Swapping) is installed.
[05/09 12:02:51     22s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Start Post Route via swapping...
[05/09 12:02:51     22s] #65.60% of area are rerouted by ECO routing.
[05/09 12:02:51     22s] #   number of violations = 0
[05/09 12:02:51     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.05 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     22s] #CELL_VIEW BGR_Top,init has no DRC violation.
[05/09 12:02:51     22s] #Total number of DRC violations = 0
[05/09 12:02:51     22s] #Total number of process antenna violations = 0
[05/09 12:02:51     22s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/09 12:02:51     22s] #No via is swapped.
[05/09 12:02:51     22s] #Post Route via swapping is done.
[05/09 12:02:51     22s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/09 12:02:51     22s] #Total wire length = 2968 um.
[05/09 12:02:51     22s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:51     22s] #Total wire length on LAYER li1 = 160 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met1 = 1397 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met2 = 1219 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met3 = 191 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:51     22s] #Total number of vias = 176
[05/09 12:02:51     22s] #Up-Via Summary (total 176):
[05/09 12:02:51     22s] #           
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] # li1                34
[05/09 12:02:51     22s] # met1              131
[05/09 12:02:51     22s] # met2               11
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] #                   176 
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:51     22s] ### Time Record (Post Route Wire Spreading) is installed.
[05/09 12:02:51     22s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Start Post Route wire spreading..
[05/09 12:02:51     22s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Start DRC checking..
[05/09 12:02:51     22s] #   number of violations = 0
[05/09 12:02:51     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.96 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     22s] #CELL_VIEW BGR_Top,init has no DRC violation.
[05/09 12:02:51     22s] #Total number of DRC violations = 0
[05/09 12:02:51     22s] #Total number of process antenna violations = 0
[05/09 12:02:51     22s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Start data preparation for wire spreading...
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Data preparation is done on Mon May  9 12:02:51 2022
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:51     22s] ### track-assign engine-init starts on Mon May  9 12:02:51 2022 with memory = 1200.96 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     22s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.27 [16]--
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Start Post Route Wire Spread.
[05/09 12:02:51     22s] #Done with 26 horizontal wires in 2 hboxes and 14 vertical wires in 3 hboxes.
[05/09 12:02:51     22s] #Complete Post Route Wire Spread.
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Total wire length = 3001 um.
[05/09 12:02:51     22s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:51     22s] #Total wire length on LAYER li1 = 162 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met1 = 1418 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met2 = 1228 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met3 = 193 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:51     22s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:51     22s] #Total number of vias = 176
[05/09 12:02:51     22s] #Up-Via Summary (total 176):
[05/09 12:02:51     22s] #           
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] # li1                34
[05/09 12:02:51     22s] # met1              131
[05/09 12:02:51     22s] # met2               11
[05/09 12:02:51     22s] #-----------------------
[05/09 12:02:51     22s] #                   176 
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[05/09 12:02:51     22s] #
[05/09 12:02:51     22s] #Start DRC checking..
[05/09 12:02:51     23s] #   number of violations = 0
[05/09 12:02:51     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     23s] #CELL_VIEW BGR_Top,init has no DRC violation.
[05/09 12:02:51     23s] #Total number of DRC violations = 0
[05/09 12:02:51     23s] #Total number of process antenna violations = 0
[05/09 12:02:51     23s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/09 12:02:51     23s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:51     23s] #   number of violations = 0
[05/09 12:02:51     23s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1209.65 (MB), peak = 1502.84 (MB)
[05/09 12:02:51     23s] #CELL_VIEW BGR_Top,init has no DRC violation.
[05/09 12:02:51     23s] #Total number of DRC violations = 0
[05/09 12:02:51     23s] #Total number of process antenna violations = 0
[05/09 12:02:51     23s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/09 12:02:51     23s] #Post Route wire spread is done.
[05/09 12:02:51     23s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/09 12:02:51     23s] #Total wire length = 3001 um.
[05/09 12:02:51     23s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:51     23s] #Total wire length on LAYER li1 = 162 um.
[05/09 12:02:51     23s] #Total wire length on LAYER met1 = 1418 um.
[05/09 12:02:51     23s] #Total wire length on LAYER met2 = 1228 um.
[05/09 12:02:51     23s] #Total wire length on LAYER met3 = 193 um.
[05/09 12:02:51     23s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:51     23s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:51     23s] #Total number of vias = 176
[05/09 12:02:51     23s] #Up-Via Summary (total 176):
[05/09 12:02:51     23s] #           
[05/09 12:02:51     23s] #-----------------------
[05/09 12:02:51     23s] # li1                34
[05/09 12:02:51     23s] # met1              131
[05/09 12:02:51     23s] # met2               11
[05/09 12:02:51     23s] #-----------------------
[05/09 12:02:51     23s] #                   176 
[05/09 12:02:51     23s] #
[05/09 12:02:51     23s] #detailRoute Statistics:
[05/09 12:02:51     23s] #Cpu time = 00:00:03
[05/09 12:02:51     23s] #Elapsed time = 00:00:01
[05/09 12:02:51     23s] #Increased memory = 28.23 (MB)
[05/09 12:02:51     23s] #Total memory = 1206.99 (MB)
[05/09 12:02:51     23s] #Peak memory = 1502.84 (MB)
[05/09 12:02:51     23s] ### global_detail_route design signature (35): route=81021853 flt_obj=0 vio=1905142130 shield_wire=1
[05/09 12:02:51     23s] ### Time Record (DB Export) is installed.
[05/09 12:02:51     23s] ### export design design signature (36): route=81021853 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=417495111 dirty_area=0 del_dirty_area=0 cell=1148135755 placement=830199384 pin_access=1240636525 inst_pattern=1 halo=1243772467
[05/09 12:02:51     23s] ### Time Record (DB Export) is uninstalled.
[05/09 12:02:51     23s] ### Time Record (Post Callback) is installed.
[05/09 12:02:51     23s] ### Time Record (Post Callback) is uninstalled.
[05/09 12:02:51     23s] #
[05/09 12:02:51     23s] #globalDetailRoute statistics:
[05/09 12:02:51     23s] #Cpu time = 00:00:05
[05/09 12:02:51     23s] #Elapsed time = 00:00:03
[05/09 12:02:51     23s] #Increased memory = 186.54 (MB)
[05/09 12:02:51     23s] #Total memory = 1214.88 (MB)
[05/09 12:02:51     23s] #Peak memory = 1502.84 (MB)
[05/09 12:02:51     23s] #Number of warnings = 14
[05/09 12:02:51     23s] #Total number of warnings = 16
[05/09 12:02:51     23s] #Number of fails = 0
[05/09 12:02:51     23s] #Total number of fails = 0
[05/09 12:02:51     23s] #Complete globalDetailRoute on Mon May  9 12:02:51 2022
[05/09 12:02:51     23s] #
[05/09 12:02:51     23s] ### Time Record (globalDetailRoute) is uninstalled.
[05/09 12:02:51     23s] % End globalDetailRoute (date=05/09 12:02:51, total cpu=0:00:05.5, real=0:00:02.0, peak res=1502.8M, current mem=1195.4M)
[05/09 12:02:51     23s] #Default setup view is reset to analysis_default.
[05/09 12:02:52     23s] #Default setup view is reset to analysis_default.
[05/09 12:02:52     23s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/09 12:02:52     23s] UM:*                                                                   final
[05/09 12:02:52     23s] All LLGs are deleted
[05/09 12:02:52     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1317.7M
[05/09 12:02:52     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1317.7M
[05/09 12:02:52     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1317.7M
[05/09 12:02:52     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1317.7M
[05/09 12:02:52     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1317.7M
[05/09 12:02:52     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1311.7M
[05/09 12:02:52     23s] Process 635 wires and vias for routing blockage analysis
[05/09 12:02:52     23s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.007, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.023, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.023, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1311.7M
[05/09 12:02:52     23s] ------------------------------------------------------------
[05/09 12:02:52     23s] 	Current design flip-flop statistics
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] Single-Bit FF Count  :            0
[05/09 12:02:52     23s] Multi-Bit FF Count   :            0
[05/09 12:02:52     23s] Total Bit Count      :            0
[05/09 12:02:52     23s] Total FF Count       :            0
[05/09 12:02:52     23s] Bits Per Flop        :         -nan
[05/09 12:02:52     23s] ------------------------------------------------------------
[05/09 12:02:52     23s] OPERPROF: Starting HotSpotCal at level 1, MEM:1311.7M
[05/09 12:02:52     23s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:52     23s] [hotspot] |            |   max hotspot | total hotspot |
[05/09 12:02:52     23s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:52     23s] [hotspot] | normalized |          0.00 |          0.00 |
[05/09 12:02:52     23s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:52     23s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/09 12:02:52     23s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/09 12:02:52     23s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:1311.7M
[05/09 12:02:52     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/09 12:02:52     23s] UM:           6.09              4                                      route_design
[05/09 12:02:52     23s] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:03, memory = 1183.48 (MB), peak = 1502.84 (MB)
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] *** Summary of all messages that are not suppressed in this session:
[05/09 12:02:52     23s] Severity  ID               Count  Summary                                  
[05/09 12:02:52     23s] WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
[05/09 12:02:52     23s] WARNING   TA-980               1  A mismatch between the values of propaga...
[05/09 12:02:52     23s] *** Message Summary: 3 warning(s), 0 error(s)
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] ### Time Record (routeDesign) is uninstalled.
[05/09 12:02:52     23s] ### 
[05/09 12:02:52     23s] ###   Scalability Statistics
[05/09 12:02:52     23s] ### 
[05/09 12:02:52     23s] ### --------------------------------+----------------+----------------+----------------+
[05/09 12:02:52     23s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/09 12:02:52     23s] ### --------------------------------+----------------+----------------+----------------+
[05/09 12:02:52     23s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[05/09 12:02:52     23s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[05/09 12:02:52     23s] ###   Entire Command                |        00:00:06|        00:00:03|             1.7|
[05/09 12:02:52     23s] ### --------------------------------+----------------+----------------+----------------+
[05/09 12:02:52     23s] ### 
[05/09 12:02:52     23s] #% End routeDesign (date=05/09 12:02:52, total cpu=0:00:06.1, real=0:00:04.0, peak res=1502.8M, current mem=1183.5M)
[05/09 12:02:52     23s] # setNanoRouteMode -droutePostRouteSpreadWire true -routeWithTimingDriven false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire true -routeWithTimingDriven false
[05/09 12:02:52     23s] # routeDesign -wireOpt
<CMD> routeDesign -wireOpt
[05/09 12:02:52     23s] #% Begin routeDesign (date=05/09 12:02:52, mem=1183.5M)
[05/09 12:02:52     23s] ### Time Record (routeDesign) is installed.
[05/09 12:02:52     23s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.55 (MB), peak = 1502.84 (MB)
[05/09 12:02:52     23s] **INFO: User settings:
[05/09 12:02:52     23s] setNanoRouteMode -droutePostRouteSpreadWire                     true
[05/09 12:02:52     23s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[05/09 12:02:52     23s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/09 12:02:52     23s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[05/09 12:02:52     23s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[05/09 12:02:52     23s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[05/09 12:02:52     23s] setNanoRouteMode -routeInsertAntennaDiode                       true
[05/09 12:02:52     23s] setNanoRouteMode -routeTopRoutingLayer                          6
[05/09 12:02:52     23s] setNanoRouteMode -routeWithLithoDriven                          true
[05/09 12:02:52     23s] setNanoRouteMode -routeWithTimingDriven                         false
[05/09 12:02:52     23s] setDesignMode -powerEffort                                      high
[05/09 12:02:52     23s] setDesignMode -process                                          130
[05/09 12:02:52     23s] setDesignMode -topRoutingLayer                                  met5
[05/09 12:02:52     23s] setExtractRCMode -coupling_c_th                                 0.4
[05/09 12:02:52     23s] setExtractRCMode -engine                                        preRoute
[05/09 12:02:52     23s] setExtractRCMode -relative_c_th                                 1
[05/09 12:02:52     23s] setExtractRCMode -total_c_th                                    0
[05/09 12:02:52     23s] setDelayCalMode -enable_high_fanout                             true
[05/09 12:02:52     23s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[05/09 12:02:52     23s] setDelayCalMode -engine                                         aae
[05/09 12:02:52     23s] setDelayCalMode -ignoreNetLoad                                  false
[05/09 12:02:52     23s] setDelayCalMode -SIAware                                        true
[05/09 12:02:52     23s] setDelayCalMode -socv_accuracy_mode                             low
[05/09 12:02:52     23s] setSIMode -separate_delta_delay_on_data                         true
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] #**INFO: setDesignMode -flowEffort standard
[05/09 12:02:52     23s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/09 12:02:52     23s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/09 12:02:52     23s] OPERPROF: Starting checkPlace at level 1, MEM:1311.7M
[05/09 12:02:52     23s] z: 1, totalTracks: 1
[05/09 12:02:52     23s] z: 3, totalTracks: 1
[05/09 12:02:52     23s] z: 5, totalTracks: 1
[05/09 12:02:52     23s] #spOpts: N=130 
[05/09 12:02:52     23s] All LLGs are deleted
[05/09 12:02:52     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1311.7M
[05/09 12:02:52     23s] Core basic site is unitasc
[05/09 12:02:52     23s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.006, MEM:1311.7M
[05/09 12:02:52     23s] SiteArray: non-trimmed site array dimensions = 16 x 529
[05/09 12:02:52     23s] SiteArray: use 49,152 bytes
[05/09 12:02:52     23s] SiteArray: current memory after site array memory allocation 1311.7M
[05/09 12:02:52     23s] SiteArray: FP blocked sites are writable
[05/09 12:02:52     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.008, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1311.7M
[05/09 12:02:52     23s] Begin checking placement ... (start mem=1311.7M, init mem=1311.7M)
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] Running CheckPlace using 16 threads!...
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] ...checkPlace MT is done!
[05/09 12:02:52     23s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1311.7M
[05/09 12:02:52     23s] *info: Placed = 50            
[05/09 12:02:52     23s] *info: Unplaced = 0           
[05/09 12:02:52     23s] Placement Density:29.69%(11574/38985)
[05/09 12:02:52     23s] Placement Density (including fixed std cells):29.69%(11574/38985)
[05/09 12:02:52     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1311.7M
[05/09 12:02:52     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1311.7M
[05/09 12:02:52     23s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1311.7M)
[05/09 12:02:52     23s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.020, MEM:1311.7M
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/09 12:02:52     23s] *** Changed status on (0) nets in Clock.
[05/09 12:02:52     23s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1311.7M) ***
[05/09 12:02:52     23s] % Begin detailRoute (date=05/09 12:02:52, mem=1183.2M)
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] detailRoute
[05/09 12:02:52     23s] 
[05/09 12:02:52     23s] ### Time Record (detailRoute) is installed.
[05/09 12:02:52     23s] #Start detailRoute on Mon May  9 12:02:52 2022
[05/09 12:02:52     23s] #
[05/09 12:02:52     23s] ### Time Record (Pre Callback) is installed.
[05/09 12:02:52     23s] ### Time Record (Pre Callback) is uninstalled.
[05/09 12:02:52     23s] ### Time Record (DB Import) is installed.
[05/09 12:02:52     23s] ### Time Record (Timing Data Generation) is installed.
[05/09 12:02:52     23s] ### Time Record (Timing Data Generation) is uninstalled.
[05/09 12:02:52     23s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/09 12:02:52     23s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/09 12:02:52     23s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/09 12:02:52     23s] ### Net info: total nets: 56
[05/09 12:02:52     23s] ### Net info: dirty nets: 0
[05/09 12:02:52     23s] ### Net info: marked as disconnected nets: 0
[05/09 12:02:52     23s] #num needed restored net=0
[05/09 12:02:52     23s] #need_extraction net=0 (total=56)
[05/09 12:02:52     23s] ### Net info: fully routed nets: 41
[05/09 12:02:52     23s] ### Net info: trivial (< 2 pins) nets: 15
[05/09 12:02:52     23s] ### Net info: unrouted nets: 0
[05/09 12:02:52     23s] ### Net info: re-extraction nets: 0
[05/09 12:02:52     23s] ### Net info: ignored nets: 0
[05/09 12:02:52     23s] ### Net info: skip routing nets: 0
[05/09 12:02:52     23s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[05/09 12:02:52     23s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[05/09 12:02:52     23s] ### import design signature (37): route=649321296 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=1631193269 dirty_area=0 del_dirty_area=0 cell=1148135755 placement=830199384 pin_access=1240636525 inst_pattern=1 halo=0
[05/09 12:02:52     23s] ### Time Record (DB Import) is uninstalled.
[05/09 12:02:52     23s] #NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
[05/09 12:02:52     23s] #RTESIG:78da8dd2514bc3301007709ffd1447b6870a9be6ae6ddabc0a0ac25019d3d75097b40d76
[05/09 12:02:52     23s] #       2934e9c3bebd114150b676cff7e3ee7fb92c96ef0f5b60c46f315d7b5ea60ae1794b1c89
[05/09 12:02:52     23s] #       70cd0bc23be22a96deeed9f562f9f2baa32283baeabc81e4a3efbb15e8a3ab0e760fdad4
[05/09 12:02:52     23s] #       d5d805f02604eb9a9b1f9e61061c12eb8269ccb082d19be11f1124818561340c121f8658
[05/09 12:02:52     23s] #       38cd440eacb54d3bcd24e2df7c270c663987ef895326a70b1a092260fef3882957b5567e
[05/09 12:02:52     23s] #       af5aad94b6bd368aa683a248c5250b6181d1f950395d0d3a5ae3c6c33959fc763cafca32
[05/09 12:02:52     23s] #       aac7a7cd66666e29e5ec23c9b8ffac290488e92f8052e27c9f9867e220575f67c2da31
[05/09 12:02:52     23s] #
[05/09 12:02:52     23s] ### Time Record (Data Preparation) is installed.
[05/09 12:02:52     23s] #Start routing data preparation on Mon May  9 12:02:52 2022
[05/09 12:02:52     23s] #
[05/09 12:02:52     23s] #Minimum voltage of a net in the design = 0.000.
[05/09 12:02:52     23s] #Maximum voltage of a net in the design = 1.800.
[05/09 12:02:52     23s] #Voltage range [0.000 - 0.000] has 8 nets.
[05/09 12:02:52     23s] #Voltage range [0.000 - 1.800] has 38 nets.
[05/09 12:02:52     23s] #Voltage range [1.800 - 1.800] has 10 nets.
[05/09 12:02:52     23s] ### Time Record (Cell Pin Access) is installed.
[05/09 12:02:52     23s] #Initial pin access analysis.
[05/09 12:02:52     23s] #Detail pin access analysis.
[05/09 12:02:52     23s] ### Time Record (Cell Pin Access) is uninstalled.
[05/09 12:02:52     23s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[05/09 12:02:52     23s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[05/09 12:02:52     23s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[05/09 12:02:52     23s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[05/09 12:02:52     23s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[05/09 12:02:52     23s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[05/09 12:02:52     23s] #Monitoring time of adding inner blkg by smac
[05/09 12:02:52     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.52 (MB), peak = 1502.84 (MB)
[05/09 12:02:52     23s] #Regenerating Ggrids automatically.
[05/09 12:02:52     23s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[05/09 12:02:52     23s] #Using automatically generated G-grids.
[05/09 12:02:52     23s] #Done routing data preparation.
[05/09 12:02:52     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.19 (MB), peak = 1502.84 (MB)
[05/09 12:02:52     23s] ### Time Record (Data Preparation) is uninstalled.
[05/09 12:02:52     24s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:52     24s] ### Time Record (Post Route Wire Spreading) is installed.
[05/09 12:02:52     24s] ### drc_pitch = 5000 (  5.0000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #Start Post Route wire spreading..
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #Start data preparation for wire spreading...
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #Data preparation is done on Mon May  9 12:02:52 2022
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:52     24s] ### track-assign engine-init starts on Mon May  9 12:02:52 2022 with memory = 1203.01 (MB), peak = 1502.84 (MB)
[05/09 12:02:52     24s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB --1.28 [16]--
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #Start Post Route Wire Spread.
[05/09 12:02:52     24s] #Done with 2 horizontal wires in 2 hboxes and 3 vertical wires in 3 hboxes.
[05/09 12:02:52     24s] #Complete Post Route Wire Spread.
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #Total wire length = 3002 um.
[05/09 12:02:52     24s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:52     24s] #Total wire length on LAYER li1 = 162 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met1 = 1418 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met2 = 1229 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met3 = 193 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:52     24s] #Total number of vias = 176
[05/09 12:02:52     24s] #Up-Via Summary (total 176):
[05/09 12:02:52     24s] #           
[05/09 12:02:52     24s] #-----------------------
[05/09 12:02:52     24s] # li1                34
[05/09 12:02:52     24s] # met1              131
[05/09 12:02:52     24s] # met2               11
[05/09 12:02:52     24s] #-----------------------
[05/09 12:02:52     24s] #                   176 
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[05/09 12:02:52     24s] #   number of violations = 0
[05/09 12:02:52     24s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.27 (MB), peak = 1502.84 (MB)
[05/09 12:02:52     24s] #CELL_VIEW BGR_Top,init has no DRC violation.
[05/09 12:02:52     24s] #Total number of DRC violations = 0
[05/09 12:02:52     24s] #Total number of process antenna violations = 0
[05/09 12:02:52     24s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/09 12:02:52     24s] #Post Route wire spread is done.
[05/09 12:02:52     24s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/09 12:02:52     24s] #Total wire length = 3002 um.
[05/09 12:02:52     24s] #Total half perimeter of net bounding box = 4094 um.
[05/09 12:02:52     24s] #Total wire length on LAYER li1 = 162 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met1 = 1418 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met2 = 1229 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met3 = 193 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met4 = 0 um.
[05/09 12:02:52     24s] #Total wire length on LAYER met5 = 0 um.
[05/09 12:02:52     24s] #Total number of vias = 176
[05/09 12:02:52     24s] #Up-Via Summary (total 176):
[05/09 12:02:52     24s] #           
[05/09 12:02:52     24s] #-----------------------
[05/09 12:02:52     24s] # li1                34
[05/09 12:02:52     24s] # met1              131
[05/09 12:02:52     24s] # met2               11
[05/09 12:02:52     24s] #-----------------------
[05/09 12:02:52     24s] #                   176 
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] ### Time Record (DB Export) is installed.
[05/09 12:02:52     24s] ### export design design signature (42): route=909411335 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=1552887709 dirty_area=0 del_dirty_area=0 cell=1148135755 placement=830199384 pin_access=1240636525 inst_pattern=1 halo=1243772467
[05/09 12:02:52     24s] ### Time Record (DB Export) is uninstalled.
[05/09 12:02:52     24s] ### Time Record (Post Callback) is installed.
[05/09 12:02:52     24s] ### Time Record (Post Callback) is uninstalled.
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] #detailRoute statistics:
[05/09 12:02:52     24s] #Cpu time = 00:00:00
[05/09 12:02:52     24s] #Elapsed time = 00:00:00
[05/09 12:02:52     24s] #Increased memory = 22.21 (MB)
[05/09 12:02:52     24s] #Total memory = 1205.45 (MB)
[05/09 12:02:52     24s] #Peak memory = 1502.84 (MB)
[05/09 12:02:52     24s] #Number of warnings = 8
[05/09 12:02:52     24s] #Total number of warnings = 24
[05/09 12:02:52     24s] #Number of fails = 0
[05/09 12:02:52     24s] #Total number of fails = 0
[05/09 12:02:52     24s] #Complete detailRoute on Mon May  9 12:02:52 2022
[05/09 12:02:52     24s] #
[05/09 12:02:52     24s] ### Time Record (detailRoute) is uninstalled.
[05/09 12:02:52     24s] % End detailRoute (date=05/09 12:02:52, total cpu=0:00:00.4, real=0:00:00.0, peak res=1198.0M, current mem=1198.0M)
[05/09 12:02:52     24s] #Default setup view is reset to analysis_default.
[05/09 12:02:52     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/09 12:02:52     24s] UM:*                                                                   final
[05/09 12:02:52     24s] All LLGs are deleted
[05/09 12:02:52     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1321.7M
[05/09 12:02:52     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1321.7M
[05/09 12:02:52     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1321.7M
[05/09 12:02:52     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1321.7M
[05/09 12:02:52     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1321.7M
[05/09 12:02:52     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.008, MEM:1315.7M
[05/09 12:02:52     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1315.7M
[05/09 12:02:52     24s] Process 635 wires and vias for routing blockage analysis
[05/09 12:02:52     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.007, MEM:1315.7M
[05/09 12:02:52     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.017, MEM:1315.7M
[05/09 12:02:52     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.017, MEM:1315.7M
[05/09 12:02:52     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1315.7M
[05/09 12:02:52     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1315.7M
[05/09 12:02:52     24s] ------------------------------------------------------------
[05/09 12:02:52     24s] 	Current design flip-flop statistics
[05/09 12:02:52     24s] 
[05/09 12:02:52     24s] Single-Bit FF Count  :            0
[05/09 12:02:52     24s] Multi-Bit FF Count   :            0
[05/09 12:02:52     24s] Total Bit Count      :            0
[05/09 12:02:52     24s] Total FF Count       :            0
[05/09 12:02:52     24s] Bits Per Flop        :         -nan
[05/09 12:02:52     24s] ------------------------------------------------------------
[05/09 12:02:52     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:1315.7M
[05/09 12:02:52     24s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:52     24s] [hotspot] |            |   max hotspot | total hotspot |
[05/09 12:02:52     24s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:52     24s] [hotspot] | normalized |          0.00 |          0.00 |
[05/09 12:02:52     24s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:52     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/09 12:02:52     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/09 12:02:52     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1315.7M
[05/09 12:02:52     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/09 12:02:52     24s] UM:           0.73              0                                      route_design
[05/09 12:02:52     24s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1187.71 (MB), peak = 1502.84 (MB)
[05/09 12:02:53     24s] *** Message Summary: 0 warning(s), 0 error(s)
[05/09 12:02:53     24s] 
[05/09 12:02:53     24s] ### Time Record (routeDesign) is uninstalled.
[05/09 12:02:53     24s] ### 
[05/09 12:02:53     24s] ###   Scalability Statistics
[05/09 12:02:53     24s] ### 
[05/09 12:02:53     24s] ### --------------------------------+----------------+----------------+----------------+
[05/09 12:02:53     24s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/09 12:02:53     24s] ### --------------------------------+----------------+----------------+----------------+
[05/09 12:02:53     24s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[05/09 12:02:53     24s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[05/09 12:02:53     24s] ### --------------------------------+----------------+----------------+----------------+
[05/09 12:02:53     24s] ### 
[05/09 12:02:53     24s] #% End routeDesign (date=05/09 12:02:53, total cpu=0:00:00.7, real=0:00:01.0, peak res=1198.0M, current mem=1187.7M)
[05/09 12:02:53     24s] # setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[05/09 12:02:53     24s] # setExtractRCMode -engine postRoute -effortLevel low
<CMD> setExtractRCMode -engine postRoute -effortLevel low
[05/09 12:02:53     24s] # puts "<FF> Plugin -> post_route_tcl"
# um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[05/09 12:02:53     24s] # create_snapshot -name route -categories design
All LLGs are deleted
[05/09 12:02:53     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1315.7M
[05/09 12:02:53     24s] Process 635 wires and vias for routing blockage analysis
[05/09 12:02:53     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.007, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.018, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.018, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1315.7M
[05/09 12:02:53     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1315.7M
[05/09 12:02:53     24s] <CMD> reportMultiBitFFs -statistics
[05/09 12:02:53     24s] ------------------------------------------------------------
[05/09 12:02:53     24s] 	Current design flip-flop statistics
[05/09 12:02:53     24s] 
[05/09 12:02:53     24s] Single-Bit FF Count  :            0
[05/09 12:02:53     24s] Multi-Bit FF Count   :            0
[05/09 12:02:53     24s] Total Bit Count      :            0
[05/09 12:02:53     24s] Total FF Count       :            0
[05/09 12:02:53     24s] Bits Per Flop        :         -nan
[05/09 12:02:53     24s] ------------------------------------------------------------
[05/09 12:02:53     24s] <CMD> reportCongestion -hotspot
[05/09 12:02:53     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:1315.7M
[05/09 12:02:53     24s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:53     24s] [hotspot] |            |   max hotspot | total hotspot |
[05/09 12:02:53     24s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:53     24s] [hotspot] | normalized |          0.00 |          0.00 |
[05/09 12:02:53     24s] [hotspot] +------------+---------------+---------------+
[05/09 12:02:53     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/09 12:02:53     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/09 12:02:53     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1315.7M
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 75f83c9b-8c3c-4bf5-8359-f04ae917a88a clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1e538cab-fa5b-434d-9f6d-1bb64033ab36 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 6a3c4e58-f816-4b09-b796-55409a7cd2d1 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 2788d52f-a06d-4b42-8e21-6ca418545059 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 67bf689b-2222-4877-8c24-e314dd888f12 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cffe4318-6229-425b-8025-ed43b5b59aab clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 1c14d2d0-6a95-470d-9979-08f8fc048d6d clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 370aeff4-7537-4164-baf2-3b69d84f10c6 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 40bc51b8-260f-4ad5-9627-ee746450078f clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid a65d0f19-47e5-4cab-a53f-9b14aeb682b7 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid 330ed544-4e15-4529-8911-fff3c932b256 clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid fcca401b-22ea-44ae-a0b8-73958b2370cb clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.PostConditioning.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.Routing.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.Implementation.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.eGRPC.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.Construction.area.total
[05/09 12:02:53     24s] <CMD> get_metric -raw -id current -uuid cfeb1e80-2054-4006-a780-23b13cd1b76a clock.Implementation.area.total
[05/09 12:02:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/09 12:02:53     24s] UM:           8.41              8                                      route
[05/09 12:02:53     24s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name *.drc.layer:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name *.drc.type:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name check.drc
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name check.drc.antenna
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name check.place.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area.buffer
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area.clkgate
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area.inverter
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area.logic
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area.nonicg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.buffer
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.inverter
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.logic
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.nets.length.top
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.nets.length.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.always_on
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.blackbox
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.buffer
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.combinatorial
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.hinst:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.icg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.inverter
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.io
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.isolation
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.latch
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.level_shifter
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.logical
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.macro
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.physical
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.power_switch
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.register
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.std_cell
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.vth:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.blockages.place.area
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.blockages.route.area
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.density
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.floorplan.image
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.always_on
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.blackbox
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.buffer
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.icg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.inverter
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.io
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.isolation
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.latch
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.logical
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.macro
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.physical
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.power_switch
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.register
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.std_cell
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.vth:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.multibit.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.name
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name design.route.drc.image
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.cputime
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.cputime.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.log
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.hostname
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.load
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.os
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.memory
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.memory.resident
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.realtime
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.realtime.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.root_config
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.run_directory
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.run_tag
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.step.tcl
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.template.type
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.tool_list
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flow.user
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name flowtool.status
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name messages
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name name
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.clock
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.hinst:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.internal
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.internal.type:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.leakage
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.leakage.type:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.switching
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name power.switching.type:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.drc
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.drc.antenna
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.drc.layer:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.map.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.overflow
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.overflow.vertical
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.shielding.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.layer:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.multicut
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.singlecut
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.via.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name route.wirelength
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.feps
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.histogram
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.tns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.type
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.wns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.feps
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.histogram
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.tns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.type
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.wns
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.si.glitches
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name timing.si.noise
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name transition.*
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name transition.count
[05/09 12:02:53     24s] <CMD> um::get_metric_definition -name transition.max
[05/09 12:02:53     24s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_route.tcl'.
[05/09 12:02:53     24s] ### End verbose source output for 'scripts/main.tcl'.
[05/09 12:02:53     24s] <CMD> getVersion
[05/09 12:02:53     24s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[05/09 12:02:53     24s] #% Begin save design ... (date=05/09 12:02:53, mem=1188.3M)
[05/09 12:02:53     24s] % Begin Save ccopt configuration ... (date=05/09 12:02:53, mem=1191.3M)
[05/09 12:02:53     24s] % End Save ccopt configuration ... (date=05/09 12:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.2M, current mem=1193.2M)
[05/09 12:02:53     24s] % Begin Save netlist data ... (date=05/09 12:02:53, mem=1213.1M)
[05/09 12:02:53     24s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/BGR_Top.v.bin in multi-threaded mode...
[05/09 12:02:53     25s] % End Save netlist data ... (date=05/09 12:02:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1222.3M, current mem=1222.3M)
[05/09 12:02:53     25s] Saving symbol-table file in separate thread ...
[05/09 12:02:53     25s] Saving congestion map file in separate thread ...
[05/09 12:02:53     25s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.congmap.gz ...
[05/09 12:02:53     25s] % Begin Save AAE data ... (date=05/09 12:02:53, mem=1222.7M)
[05/09 12:02:53     25s] Saving AAE Data ...
[05/09 12:02:53     25s] AAE DB initialization (MEM=1337.97 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/09 12:02:53     25s] % End Save AAE data ... (date=05/09 12:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.2M, current mem=1223.2M)
[05/09 12:02:53     25s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/09 12:02:53     25s] Saving mode setting ...
[05/09 12:02:53     25s] Saving global file ...
[05/09 12:02:54     25s] Saving Drc markers ...
[05/09 12:02:54     25s] ... 1 markers are saved ...
[05/09 12:02:54     25s] ... 0 geometry drc markers are saved ...
[05/09 12:02:54     25s] ... 0 antenna drc markers are saved ...
[05/09 12:02:54     25s] Saving special route data file in separate thread ...
[05/09 12:02:54     25s] Saving PG file in separate thread ...
[05/09 12:02:54     25s] Saving placement file in separate thread ...
[05/09 12:02:54     25s] Saving property file in separate thread ...
[05/09 12:02:54     25s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/09 12:02:54     25s] Save Adaptive View Pruning View Names to Binary file
[05/09 12:02:54     25s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:54     25s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon May  9 12:02:54 2022)
[05/09 12:02:54     25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1368.5M) ***
[05/09 12:02:54     25s] Saving property file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.prop
[05/09 12:02:54     25s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1368.5M) ***
[05/09 12:02:54     25s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1368.5M) ***
[05/09 12:02:54     25s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:54     25s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:54     25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1368.5M) ***
[05/09 12:02:54     25s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:54     25s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:55     25s] #Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.apa ...
[05/09 12:02:55     25s] #
[05/09 12:02:55     25s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:55     25s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:02:55     25s] % Begin Save power constraints data ... (date=05/09 12:02:55, mem=1227.0M)
[05/09 12:02:55     25s] % End Save power constraints data ... (date=05/09 12:02:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.1M, current mem=1227.1M)
[05/09 12:02:56     25s] Generated self-contained design save.enc.dat
[05/09 12:02:56     25s] #% End save design ... (date=05/09 12:02:56, total cpu=0:00:01.1, real=0:00:03.0, peak res=1229.5M, current mem=1229.5M)
[05/09 12:02:56     25s] *** Message Summary: 0 warning(s), 0 error(s)
[05/09 12:02:56     25s] 
[05/09 12:02:56     25s] 
[05/09 12:02:56     25s] *** Memory Usage v#2 (Current mem = 1380.863M, initial mem = 283.727M) ***
[05/09 12:02:56     25s] 
[05/09 12:02:56     25s] *** Summary of all messages that are not suppressed in this session:
[05/09 12:02:56     25s] Severity  ID               Count  Summary                                  
[05/09 12:02:56     25s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/09 12:02:56     25s] WARNING   IMPLF-201           11  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/09 12:02:56     25s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/09 12:02:56     25s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/09 12:02:56     25s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[05/09 12:02:56     25s] WARNING   IMPDB-2078          20  Output pin %s of instance %s is connecte...
[05/09 12:02:56     25s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/09 12:02:56     25s] WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
[05/09 12:02:56     25s] WARNING   IMPSP-5123           4  Cell %s is not found.                    
[05/09 12:02:56     25s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/09 12:02:56     25s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/09 12:02:56     25s] WARNING   TA-980               1  A mismatch between the values of propaga...
[05/09 12:02:56     25s] *** Message Summary: 67 warning(s), 0 error(s)
[05/09 12:02:56     25s] 
[05/09 12:02:56     25s] --- Ending "Innovus" (totcpu=0:00:26.0, real=0:00:36.0, mem=1380.9M) ---
