

================================================================
== Vitis HLS Report for 'sha512'
================================================================
* Date:           Thu Aug  3 15:02:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.898 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance            |         Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sha512Top_512u_512u_s_fu_28  |sha512Top_512u_512u_s  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|    10829|    11782|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       35|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    10836|    11823|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+
    |             Instance            |         Module        | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+
    |grp_sha512Top_512u_512u_s_fu_28  |sha512Top_512u_512u_s  |        0|   0|  10829|  11782|    0|
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+
    |Total                            |                       |        0|   0|  10829|  11782|    0|
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_sha512Top_512u_512u_s_fu_28_output_r_TREADY   |       and|   0|  0|   2|           1|           1|
    |ap_sync_grp_sha512Top_512u_512u_s_fu_28_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_sha512Top_512u_512u_s_fu_28_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                             |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |input_r_TREADY_int_regslice  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  35|          7|    2|          7|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  4|   0|    4|          0|
    |ap_sync_reg_grp_sha512Top_512u_512u_s_fu_28_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_sha512Top_512u_512u_s_fu_28_ap_ready  |  1|   0|    1|          0|
    |grp_sha512Top_512u_512u_s_fu_28_ap_start_reg          |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  7|   0|    7|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|        sha512|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|        sha512|  return value|
|input_r_TDATA    |   in|  584|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|  584|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

