Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun 17 21:49:51 2021
| Host         : DESKTOP-09VART8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_design_wrapper_timing_summary_routed.rpt -pb mb_design_wrapper_timing_summary_routed.pb -rpx mb_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (23)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.RegisterBank1/valid/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/slv_reg4_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.147    -2994.510                    134                 7479        0.060        0.000                      0                 7479        3.000        0.000                       0                  2917  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                        ------------       ----------      --------------
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                    {0.000 5.000}      10.000          100.000         
  clk_out1_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.004        0.000                      0                  222        0.158        0.000                      0                  222       15.686        0.000                       0                   233  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.850        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_mb_design_clk_wiz_1_0                                 -26.147    -2994.510                    134                 7210        0.060        0.000                      0                 7210        3.750        0.000                       0                  2639  
  clkfbout_mb_design_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.004ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.808%)  route 2.679ns (79.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 19.911 - 16.667 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.614     3.646    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X68Y72         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.456     4.102 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.701     5.802    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X68Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.926 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     6.360    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I0_O)        0.124     6.484 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.545     7.029    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.492    19.911    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.359    20.270    
                         clock uncertainty           -0.035    20.235    
    SLICE_X67Y74         FDRE (Setup_fdre_C_CE)      -0.202    20.033    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.033    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                 13.004    

Slack (MET) :             13.346ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.019ns  (logic 0.737ns (24.416%)  route 2.282ns (75.584%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.966    22.540    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.154    22.694 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.633    23.328    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.497    36.583    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.376    36.959    
                         clock uncertainty           -0.035    36.923    
    SLICE_X67Y71         FDRE (Setup_fdre_C_D)       -0.250    36.673    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                         -23.328    
  -------------------------------------------------------------------
                         slack                                 13.346    

Slack (MET) :             14.154ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.538ns  (logic 0.707ns (27.856%)  route 1.831ns (72.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.149    22.723    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X66Y70         LUT3 (Prop_lut3_I1_O)        0.124    22.847 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.847    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X66Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.498    36.584    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.376    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X66Y70         FDRE (Setup_fdre_C_D)        0.077    37.001    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                         -22.847    
  -------------------------------------------------------------------
                         slack                                 14.154    

Slack (MET) :             14.169ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.564ns  (logic 0.733ns (28.588%)  route 1.831ns (71.412%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.149    22.723    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.150    22.873 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.873    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X66Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.498    36.584    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.376    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X66Y70         FDRE (Setup_fdre_C_D)        0.118    37.042    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.042    
                         arrival time                         -22.873    
  -------------------------------------------------------------------
                         slack                                 14.169    

Slack (MET) :             14.203ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.441ns  (logic 0.707ns (28.962%)  route 1.734ns (71.038%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.052    22.626    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y70         LUT6 (Prop_lut6_I4_O)        0.124    22.750 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.750    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.498    36.584    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.376    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)        0.029    36.953    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -22.750    
  -------------------------------------------------------------------
                         slack                                 14.203    

Slack (MET) :             14.373ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.273ns  (logic 0.707ns (31.103%)  route 1.566ns (68.897%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.884    22.458    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y70         LUT6 (Prop_lut6_I4_O)        0.124    22.582 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.582    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.498    36.584    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.376    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)        0.031    36.955    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -22.582    
  -------------------------------------------------------------------
                         slack                                 14.373    

Slack (MET) :             14.492ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.154ns  (logic 0.707ns (32.829%)  route 1.447ns (67.171%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.764    22.339    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y71         LUT4 (Prop_lut4_I2_O)        0.124    22.463 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.463    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.497    36.583    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.376    36.959    
                         clock uncertainty           -0.035    36.923    
    SLICE_X67Y71         FDRE (Setup_fdre_C_D)        0.031    36.954    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                         -22.463    
  -------------------------------------------------------------------
                         slack                                 14.492    

Slack (MET) :             14.541ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.149ns  (logic 0.702ns (32.673%)  route 1.447ns (67.327%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.764    22.339    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y71         LUT5 (Prop_lut5_I3_O)        0.119    22.458 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.458    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.497    36.583    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.376    36.959    
                         clock uncertainty           -0.035    36.923    
    SLICE_X67Y71         FDRE (Setup_fdre_C_D)        0.075    36.998    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                         -22.458    
  -------------------------------------------------------------------
                         slack                                 14.541    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.997ns  (logic 0.707ns (35.411%)  route 1.290ns (64.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 36.580 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.478    21.246    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.370 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.812    22.182    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X66Y76         LUT6 (Prop_lut6_I1_O)        0.124    22.306 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.306    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X66Y76         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494    36.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X66Y76         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.359    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    36.980    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -22.306    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.790ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.853ns  (logic 0.707ns (38.152%)  route 1.146ns (61.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 36.583 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.611    20.309    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X67Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.459    20.768 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.450    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.574 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.464    22.038    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y71         LUT2 (Prop_lut2_I0_O)        0.124    22.162 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.162    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.497    36.583    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.376    36.959    
                         clock uncertainty           -0.035    36.923    
    SLICE_X67Y71         FDRE (Setup_fdre_C_D)        0.029    36.952    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                         -22.162    
  -------------------------------------------------------------------
                         slack                                 14.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.355    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X71Y74         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.141     1.496 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.100     1.596    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X69Y74         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.748    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y74         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.380     1.368    
    SLICE_X69Y74         FDRE (Hold_fdre_C_D)         0.070     1.438    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.359    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.500 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.132     1.631    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X63Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.751    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y71         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.358     1.393    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.070     1.463    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
                            (rising edge-triggered cell SRL16E clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.552     1.354    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y73         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDPE (Prop_fdpe_C_Q)         0.128     1.482 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.598    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X60Y73         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.746    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y73         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
                         clock pessimism             -0.379     1.367    
    SLICE_X60Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.429    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.358    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X66Y77         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.164     1.522 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.071     1.593    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]
    SLICE_X67Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.638 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.638    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X67Y77         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.751    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X67Y77         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.380     1.371    
    SLICE_X67Y77         FDRE (Hold_fdre_C_D)         0.092     1.463    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
                            (rising edge-triggered cell SRL16E clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.552     1.354    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y73         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDPE (Prop_fdpe_C_Q)         0.128     1.482 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.119     1.601    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X60Y73         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.746    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y73         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
                         clock pessimism             -0.379     1.367    
    SLICE_X60Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.423    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.358    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y77         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.499 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/Q
                         net (fo=1, routed)           0.097     1.596    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]
    SLICE_X64Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.641 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.641    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X64Y77         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.751    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y77         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.380     1.371    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.091     1.462    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.361    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X68Y68         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y68         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.124     1.626    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X68Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.753    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y70         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.380     1.373    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.070     1.443    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.355    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141     1.496 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.109     1.605    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X65Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.650 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.650    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X65Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.748    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.380     1.368    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.091     1.459    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.367    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y51         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     1.531 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.113     1.644    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X61Y51         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.762    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y51         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.382     1.380    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.070     1.450    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.362    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y63         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.116     1.642    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X59Y63         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.756    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y63         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.381     1.375    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.070     1.445    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X67Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X62Y77   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X62Y77   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X63Y77   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X63Y77   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X63Y77   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X63Y77   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X64Y76   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X64Y76   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y71   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y70   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y70   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y69   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y69   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y69   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.850ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.544ns  (logic 0.831ns (18.288%)  route 3.713ns (81.712%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 36.547 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.175    24.818    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.499    36.547    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.362    36.909    
                         clock uncertainty           -0.035    36.873    
    SLICE_X61Y66         FDCE (Setup_fdce_C_CE)      -0.205    36.668    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.668    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                 11.850    

Slack (MET) :             11.997ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.396ns  (logic 0.831ns (18.902%)  route 3.565ns (81.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.028    24.670    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.498    36.546    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.362    36.908    
                         clock uncertainty           -0.035    36.872    
    SLICE_X59Y67         FDRE (Setup_fdre_C_CE)      -0.205    36.667    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.667    
                         arrival time                         -24.670    
  -------------------------------------------------------------------
                         slack                                 11.997    

Slack (MET) :             11.997ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.396ns  (logic 0.831ns (18.902%)  route 3.565ns (81.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.028    24.670    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.498    36.546    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.362    36.908    
                         clock uncertainty           -0.035    36.872    
    SLICE_X59Y67         FDRE (Setup_fdre_C_CE)      -0.205    36.667    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.667    
                         arrival time                         -24.670    
  -------------------------------------------------------------------
                         slack                                 11.997    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.174ns  (logic 0.831ns (19.909%)  route 3.343ns (80.091%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.141    23.756    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.880 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.568    24.448    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X64Y70         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.498    36.546    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y70         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.362    36.908    
                         clock uncertainty           -0.035    36.872    
    SLICE_X64Y70         FDCE (Setup_fdce_C_CE)      -0.205    36.667    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.667    
                         arrival time                         -24.448    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.174ns  (logic 0.831ns (19.909%)  route 3.343ns (80.091%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.141    23.756    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.880 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.568    24.448    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X64Y70         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.498    36.546    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y70         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.362    36.908    
                         clock uncertainty           -0.035    36.872    
    SLICE_X64Y70         FDCE (Setup_fdce_C_CE)      -0.205    36.667    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.667    
                         arrival time                         -24.448    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.225ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.171ns  (logic 0.831ns (19.925%)  route 3.340ns (80.075%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 36.548 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.802    24.445    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.500    36.548    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.362    36.910    
                         clock uncertainty           -0.035    36.874    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    36.669    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.669    
                         arrival time                         -24.445    
  -------------------------------------------------------------------
                         slack                                 12.225    

Slack (MET) :             12.225ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.171ns  (logic 0.831ns (19.925%)  route 3.340ns (80.075%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 36.548 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.802    24.445    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.500    36.548    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.362    36.910    
                         clock uncertainty           -0.035    36.874    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    36.669    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.669    
                         arrival time                         -24.445    
  -------------------------------------------------------------------
                         slack                                 12.225    

Slack (MET) :             12.225ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.171ns  (logic 0.831ns (19.925%)  route 3.340ns (80.075%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 36.548 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.802    24.445    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.500    36.548    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y67         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.362    36.910    
                         clock uncertainty           -0.035    36.874    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    36.669    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.669    
                         arrival time                         -24.445    
  -------------------------------------------------------------------
                         slack                                 12.225    

Slack (MET) :             12.371ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.022ns  (logic 0.831ns (20.663%)  route 3.191ns (79.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.653    24.296    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y68         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.498    36.546    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y68         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.362    36.908    
                         clock uncertainty           -0.035    36.872    
    SLICE_X63Y68         FDCE (Setup_fdce_C_CE)      -0.205    36.667    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.667    
                         arrival time                         -24.296    
  -------------------------------------------------------------------
                         slack                                 12.371    

Slack (MET) :             12.407ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.022ns  (logic 0.831ns (20.663%)  route 3.191ns (79.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 20.274 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.611    20.274    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.459    20.733 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.842    21.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y73         LUT3 (Prop_lut3_I1_O)        0.124    21.699 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.792    22.491    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.615 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.904    23.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.643 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.653    24.296    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y68         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.498    36.546    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y68         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.362    36.908    
                         clock uncertainty           -0.035    36.872    
    SLICE_X62Y68         FDCE (Setup_fdce_C_CE)      -0.169    36.703    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.703    
                         arrival time                         -24.296    
  -------------------------------------------------------------------
                         slack                                 12.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.281    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.164     1.445 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.620    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.665 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.665    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X70Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.672    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.391     1.281    
    SLICE_X70Y73         FDRE (Hold_fdre_C_D)         0.120     1.401    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.280    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.164     1.444 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.619    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X70Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.664 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.664    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X70Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.671    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.280    
    SLICE_X70Y74         FDRE (Hold_fdre_C_D)         0.120     1.400    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.280    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.164     1.444 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.676    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X70Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.721 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.721    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X70Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822     1.671    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.280    
    SLICE_X70Y74         FDRE (Hold_fdre_C_D)         0.121     1.401    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.539ns  (logic 0.191ns (35.465%)  route 0.348ns (64.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 18.338 - 16.667 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 17.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.946    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X68Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.146    18.092 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.144    18.237    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.045    18.282 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.203    18.485    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.338    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.982    
    SLICE_X69Y73         FDRE (Hold_fdre_C_CE)       -0.032    17.950    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.485    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.539ns  (logic 0.191ns (35.465%)  route 0.348ns (64.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 18.338 - 16.667 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 17.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.946    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X68Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.146    18.092 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.144    18.237    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.045    18.282 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.203    18.485    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.338    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.982    
    SLICE_X69Y73         FDRE (Hold_fdre_C_CE)       -0.032    17.950    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.485    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.539ns  (logic 0.191ns (35.465%)  route 0.348ns (64.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 18.338 - 16.667 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 17.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.946    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X68Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.146    18.092 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.144    18.237    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.045    18.282 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.203    18.485    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.338    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.982    
    SLICE_X69Y73         FDRE (Hold_fdre_C_CE)       -0.032    17.950    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.485    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.539ns  (logic 0.191ns (35.465%)  route 0.348ns (64.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 18.338 - 16.667 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 17.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.946    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X68Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.146    18.092 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.144    18.237    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.045    18.282 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.203    18.485    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.338    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.982    
    SLICE_X69Y73         FDRE (Hold_fdre_C_CE)       -0.032    17.950    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.485    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.628ns  (logic 0.191ns (30.399%)  route 0.437ns (69.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 18.338 - 16.667 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 17.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.946    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X68Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.146    18.092 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.144    18.237    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.045    18.282 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.293    18.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X68Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.338    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.982    
    SLICE_X68Y73         FDRE (Hold_fdre_C_CE)       -0.032    17.950    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.575    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.628ns  (logic 0.191ns (30.399%)  route 0.437ns (69.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 18.338 - 16.667 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 17.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.946    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X68Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.146    18.092 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.144    18.237    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.045    18.282 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.293    18.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X68Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.338    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.982    
    SLICE_X68Y73         FDRE (Hold_fdre_C_CE)       -0.032    17.950    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.575    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.628ns  (logic 0.191ns (30.399%)  route 0.437ns (69.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 18.338 - 16.667 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 17.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553    17.946    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X68Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.146    18.092 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.144    18.237    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X69Y75         LUT5 (Prop_lut5_I1_O)        0.045    18.282 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.293    18.575    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X68Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.338    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y73         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.982    
    SLICE_X68Y73         FDRE (Hold_fdre_C_CE)       -0.032    17.950    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.575    
  -------------------------------------------------------------------
                         slack                                  0.624    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X70Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X70Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X68Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X69Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X69Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X70Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X70Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X67Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X67Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y72   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X68Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X68Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X69Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X68Y75   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_design_clk_wiz_1_0
  To Clock:  clk_out1_mb_design_clk_wiz_1_0

Setup :          134  Failing Endpoints,  Worst Slack      -26.147ns,  Total Violation    -2994.510ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.147ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.666ns  (logic 22.111ns (61.994%)  route 13.555ns (38.006%))
  Logic Levels:           61  (CARRY4=44 LUT2=1 LUT3=11 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.708    -0.832    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y26          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     3.177 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[4]
                         net (fo=2, routed)           1.010     4.187    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2/P[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.311 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_98__3/O
                         net (fo=1, routed)           0.000     4.311    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2_n_7
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.843 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.843    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     4.957    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.270 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[3]
                         net (fo=9, routed)           0.377     5.647    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/O[0]
    SLICE_X60Y66         LUT6 (Prop_lut6_I2_O)        0.306     5.953 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_215__3/O
                         net (fo=9, routed)           0.318     6.271    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/Q_reg_2
    SLICE_X60Y66         LUT5 (Prop_lut5_I1_O)        0.124     6.395 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_208__3/O
                         net (fo=1, routed)           0.490     6.885    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_1[2]
    SLICE_X58Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.281 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.000     7.281    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.398    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.652 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.810     8.462    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X57Y67         LUT3 (Prop_lut3_I0_O)        0.367     8.829 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_196__3/O
                         net (fo=1, routed)           0.000     8.829    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_196__3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.379 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.379    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.493    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.650 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.664    10.314    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329    10.643 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__3/O
                         net (fo=1, routed)           0.000    10.643    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__3_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.176 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.176    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_164_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.293 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.293    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.450 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.585    12.035    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X56Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    12.838 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.838    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.955 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.955    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.112 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.500    13.612    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.332    13.944 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__4/O
                         net (fo=1, routed)           0.000    13.944    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.494 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.494    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.608 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.608    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.765 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.853    15.618    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X59Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.403 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.517    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.674 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.706    17.380    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.329    17.709 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_130__5/O
                         net (fo=1, routed)           0.000    17.709    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_130__5_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.242 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.242    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.399 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.709    19.108    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X59Y74         LUT3 (Prop_lut3_I0_O)        0.332    19.440 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_118__5/O
                         net (fo=1, routed)           0.000    19.440    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_118__5_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.990 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.009    19.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.156 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.710    20.866    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X57Y73         LUT3 (Prop_lut3_I0_O)        0.329    21.195 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_110__3/O
                         net (fo=1, routed)           0.000    21.195    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_110__3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.745 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.745    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.859 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.009    21.868    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.025 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.592    22.617    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X56Y73         LUT3 (Prop_lut3_I0_O)        0.329    22.946 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__4/O
                         net (fo=1, routed)           0.000    22.946    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__4_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.479 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.479    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.009    23.605    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.762 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.641    24.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X55Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.191 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.191    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.305 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.305    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.462 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.622    26.084    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.329    26.413 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_67__4/O
                         net (fo=1, routed)           0.000    26.413    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_67__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.789 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.789    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_50_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.906 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.906    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_47_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.063 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.640    27.703    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.332    28.035 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_57__3/O
                         net (fo=1, routed)           0.000    28.035    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_57__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.585 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.585    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.699 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.699    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.856 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.504    29.360    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X53Y78         LUT3 (Prop_lut3_I0_O)        0.329    29.689 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__4/O
                         net (fo=1, routed)           0.000    29.689    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__4_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.239 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.239    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.353 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.353    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.510 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.566    31.076    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.329    31.405 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_29__3/O
                         net (fo=1, routed)           0.000    31.405    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_29__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    32.048 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[3]
                         net (fo=3, routed)           0.762    32.810    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[2]
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.307    33.117 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14__3/O
                         net (fo=1, routed)           0.433    33.550    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X53Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.674 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__4/O
                         net (fo=3, routed)           0.621    34.295    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124    34.419 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_1__5/O
                         net (fo=2, routed)           0.416    34.834    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0[7]
    DSP48_X1Y32          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.585     8.564    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y32          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.559     9.124    
                         clock uncertainty           -0.074     9.049    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.687    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                         -34.834    
  -------------------------------------------------------------------
                         slack                                -26.147    

Slack (VIOLATED) :        -26.018ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.552ns  (logic 22.054ns (62.032%)  route 13.498ns (37.968%))
  Logic Levels:           60  (CARRY4=44 LUT2=2 LUT3=10 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 8.724 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.878    -0.662    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.347 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[1]
                         net (fo=2, routed)           0.816     4.163    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/P[1]
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.287 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_44/O
                         net (fo=1, routed)           0.000     4.287    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2_n_2
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.837 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.837    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.951    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     5.065    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.304 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[2]
                         net (fo=2, routed)           0.616     5.920    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/O[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.302     6.222 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_214_comp/O
                         net (fo=1, routed)           0.607     6.829    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/S[0]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.485 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.000     7.485    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.599    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.870 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.580     8.450    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.279 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.279    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.393    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.550 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.717    10.267    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179/O
                         net (fo=1, routed)           0.000    10.596    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.129 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.129    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.286 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.566    11.852    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.332    12.184 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171/O
                         net (fo=1, routed)           0.000    12.184    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.734 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.734    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.848    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.005 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.867    13.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.672 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.672    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.789    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.946 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.692    15.639    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    15.971 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147/O
                         net (fo=1, routed)           0.000    15.971    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.504 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.504    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.621 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.621    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.682    17.460    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X53Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.248 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.248    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.362    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.519 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.582    19.101    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.430 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121/O
                         net (fo=1, routed)           0.000    19.430    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.828 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.828    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.942    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.099 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.571    20.670    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.999 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110/O
                         net (fo=1, routed)           0.000    20.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.549 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.549    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.663 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.663    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.820 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.646    22.466    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.795 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0/O
                         net (fo=1, routed)           0.000    22.795    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.328 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.328    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.445 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.445    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.602 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.530    24.131    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    24.463 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0/O
                         net (fo=1, routed)           0.000    24.463    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.013 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.013    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.127    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.284 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.902    26.186    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.329    26.515 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60/O
                         net (fo=1, routed)           0.000    26.515    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.007 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.633    27.640    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.332    27.972 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57/O
                         net (fo=1, routed)           0.000    27.972    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.522 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.522    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.636 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.636    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.793 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.752    29.545    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.874 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0/O
                         net (fo=1, routed)           0.000    29.874    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.424 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.424    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.538 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.538    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.695 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.969    31.664    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.329    31.993 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29/O
                         net (fo=1, routed)           0.000    31.993    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.571 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[2]
                         net (fo=3, routed)           0.609    33.180    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I3_O)        0.301    33.481 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14/O
                         net (fo=3, routed)           0.324    33.805    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.124    33.929 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__0/O
                         net (fo=3, routed)           0.435    34.364    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.124    34.488 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_1__1/O
                         net (fo=2, routed)           0.403    34.890    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0[7]
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.745     8.724    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.585     9.309    
                         clock uncertainty           -0.074     9.234    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                         -34.890    
  -------------------------------------------------------------------
                         slack                                -26.018    

Slack (VIOLATED) :        -25.990ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.524ns  (logic 22.332ns (62.864%)  route 13.192ns (37.136%))
  Logic Levels:           62  (CARRY4=47 LUT2=1 LUT3=8 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.871    -0.669    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.340 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[0]
                         net (fo=2, routed)           0.930     4.270    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2/P[0]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.394 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_45__0/O
                         net (fo=1, routed)           0.000     4.394    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2_n_3
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.907 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.907    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_26_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     5.024    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     5.141    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.456 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[3]
                         net (fo=5, routed)           0.358     5.814    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/O[0]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.307     6.121 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_215__0/O
                         net (fo=13, routed)          0.309     6.430    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_189
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_207__0/O
                         net (fo=4, routed)           0.676     7.230    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/Q_reg_2
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.354 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_213__0/O
                         net (fo=1, routed)           0.000     7.354    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/S[1]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.887 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.009     7.896    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     8.013    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.267 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.819     9.086    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X59Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.909 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.909    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.009    10.032    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.189 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.583    10.772    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.329    11.101 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__0/O
                         net (fo=1, routed)           0.000    11.101    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.634 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_164/CO[3]
                         net (fo=1, routed)           0.009    11.643    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_164_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.760 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.760    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.917 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.747    12.664    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.467 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.009    13.476    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.593 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    13.593    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.750 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.769    14.520    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    14.852 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__1/O
                         net (fo=1, routed)           0.000    14.852    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.402 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.402    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.516 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.516    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.673 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.544    16.217    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.546 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_147__0/O
                         net (fo=1, routed)           0.000    16.546    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_147__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.079 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.079    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.196 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    17.196    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.353 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.585    17.938    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X57Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.726 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.726    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_115_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.840 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.840    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.997 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.544    19.541    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.329    19.870 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_122__0/O
                         net (fo=1, routed)           0.000    19.870    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_122__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.403 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_103_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.520 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.520    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.677 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.714    21.390    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.178 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.178    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.292 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.292    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.449 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.571    23.020    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.329    23.349 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__1/O
                         net (fo=1, routed)           0.000    23.349    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.882 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.882    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.999 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.156 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.535    24.692    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.480 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.480    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.594    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.751 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.540    26.290    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.619 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_69__0/O
                         net (fo=1, routed)           0.000    26.619    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_69__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.152 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.152    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_50_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.269    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.426 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.619    28.045    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.332    28.377 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_55__1/O
                         net (fo=1, routed)           0.000    28.377    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_55__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.778 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.778    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.892 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.892    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.049 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.585    29.635    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.329    29.964 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__1/O
                         net (fo=1, routed)           0.000    29.964    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.497 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.497    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.614 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.614    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.771 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.672    31.443    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.806    32.249 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[1]
                         net (fo=4, routed)           0.614    32.863    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[0]
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.303    33.166 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14__0/O
                         net (fo=3, routed)           0.630    33.796    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124    33.920 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__1/O
                         net (fo=3, routed)           0.294    34.214    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_1
    SLICE_X56Y35         LUT6 (Prop_lut6_I3_O)        0.124    34.338 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_1__2/O
                         net (fo=2, routed)           0.517    34.855    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/A[7]
    DSP48_X1Y14          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.755     8.734    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.568     9.302    
                         clock uncertainty           -0.074     9.227    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.865    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -34.855    
  -------------------------------------------------------------------
                         slack                                -25.990    

Slack (VIOLATED) :        -25.910ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.444ns  (logic 22.054ns (62.221%)  route 13.390ns (37.779%))
  Logic Levels:           60  (CARRY4=44 LUT2=2 LUT3=10 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 8.724 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.878    -0.662    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.347 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[1]
                         net (fo=2, routed)           0.816     4.163    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/P[1]
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.287 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_44/O
                         net (fo=1, routed)           0.000     4.287    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2_n_2
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.837 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.837    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.951    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     5.065    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.304 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[2]
                         net (fo=2, routed)           0.616     5.920    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/O[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.302     6.222 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_214_comp/O
                         net (fo=1, routed)           0.607     6.829    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/S[0]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.485 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.000     7.485    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.599    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.870 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.580     8.450    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.279 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.279    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.393    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.550 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.717    10.267    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179/O
                         net (fo=1, routed)           0.000    10.596    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.129 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.129    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.286 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.566    11.852    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.332    12.184 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171/O
                         net (fo=1, routed)           0.000    12.184    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.734 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.734    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.848    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.005 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.867    13.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.672 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.672    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.789    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.946 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.692    15.639    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    15.971 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147/O
                         net (fo=1, routed)           0.000    15.971    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.504 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.504    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.621 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.621    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.682    17.460    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X53Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.248 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.248    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.362    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.519 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.582    19.101    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.430 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121/O
                         net (fo=1, routed)           0.000    19.430    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.828 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.828    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.942    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.099 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.571    20.670    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.999 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110/O
                         net (fo=1, routed)           0.000    20.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.549 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.549    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.663 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.663    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.820 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.646    22.466    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.795 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0/O
                         net (fo=1, routed)           0.000    22.795    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.328 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.328    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.445 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.445    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.602 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.530    24.131    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    24.463 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0/O
                         net (fo=1, routed)           0.000    24.463    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.013 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.013    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.127    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.284 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.902    26.186    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.329    26.515 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60/O
                         net (fo=1, routed)           0.000    26.515    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.007 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.633    27.640    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.332    27.972 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57/O
                         net (fo=1, routed)           0.000    27.972    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.522 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.522    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.636 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.636    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.793 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.752    29.545    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.874 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0/O
                         net (fo=1, routed)           0.000    29.874    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.424 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.424    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.538 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.538    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.695 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.969    31.664    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.329    31.993 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29/O
                         net (fo=1, routed)           0.000    31.993    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.571 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[2]
                         net (fo=3, routed)           0.609    33.180    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I3_O)        0.301    33.481 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14/O
                         net (fo=3, routed)           0.324    33.805    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.124    33.929 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__0/O
                         net (fo=3, routed)           0.314    34.243    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    34.367 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_2__1/O
                         net (fo=2, routed)           0.415    34.782    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0[6]
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.745     8.724    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.585     9.309    
                         clock uncertainty           -0.074     9.234    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                         -34.782    
  -------------------------------------------------------------------
                         slack                                -25.910    

Slack (VIOLATED) :        -25.882ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.417ns  (logic 22.332ns (63.054%)  route 13.085ns (36.946%))
  Logic Levels:           62  (CARRY4=47 LUT2=1 LUT3=8 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.871    -0.669    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.340 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[0]
                         net (fo=2, routed)           0.930     4.270    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2/P[0]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.394 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_45__0/O
                         net (fo=1, routed)           0.000     4.394    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2_n_3
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.907 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.907    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_26_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     5.024    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     5.141    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.456 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[3]
                         net (fo=5, routed)           0.358     5.814    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/O[0]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.307     6.121 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_215__0/O
                         net (fo=13, routed)          0.309     6.430    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_189
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_207__0/O
                         net (fo=4, routed)           0.676     7.230    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/Q_reg_2
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.354 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_213__0/O
                         net (fo=1, routed)           0.000     7.354    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/S[1]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.887 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.009     7.896    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     8.013    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.267 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.819     9.086    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X59Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.909 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.909    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.009    10.032    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.189 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.583    10.772    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.329    11.101 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__0/O
                         net (fo=1, routed)           0.000    11.101    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.634 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_164/CO[3]
                         net (fo=1, routed)           0.009    11.643    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_164_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.760 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.760    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.917 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.747    12.664    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.467 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.009    13.476    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.593 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    13.593    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.750 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.769    14.520    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    14.852 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__1/O
                         net (fo=1, routed)           0.000    14.852    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.402 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.402    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.516 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.516    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.673 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.544    16.217    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.546 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_147__0/O
                         net (fo=1, routed)           0.000    16.546    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_147__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.079 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.079    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.196 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    17.196    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.353 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.585    17.938    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X57Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.726 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.726    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_115_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.840 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.840    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.997 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.544    19.541    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.329    19.870 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_122__0/O
                         net (fo=1, routed)           0.000    19.870    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_122__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.403 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_103_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.520 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.520    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.677 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.714    21.390    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.178 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.178    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.292 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.292    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.449 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.571    23.020    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.329    23.349 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__1/O
                         net (fo=1, routed)           0.000    23.349    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.882 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.882    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.999 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.156 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.535    24.692    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.480 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.480    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.594    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.751 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.540    26.290    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.619 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_69__0/O
                         net (fo=1, routed)           0.000    26.619    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_69__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.152 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.152    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_50_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.269    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.426 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.619    28.045    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.332    28.377 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_55__1/O
                         net (fo=1, routed)           0.000    28.377    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_55__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.778 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.778    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.892 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.892    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.049 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.585    29.635    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.329    29.964 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__1/O
                         net (fo=1, routed)           0.000    29.964    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.497 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.497    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.614 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.614    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.771 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.672    31.443    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.806    32.249 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[1]
                         net (fo=4, routed)           0.614    32.863    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[0]
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.303    33.166 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14__0/O
                         net (fo=3, routed)           0.630    33.796    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124    33.920 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__1/O
                         net (fo=3, routed)           0.326    34.246    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_1
    SLICE_X56Y36         LUT4 (Prop_lut4_I1_O)        0.124    34.370 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_3__2/O
                         net (fo=2, routed)           0.378    34.748    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/A[5]
    DSP48_X1Y14          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.755     8.734    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.568     9.302    
                         clock uncertainty           -0.074     9.227    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.865    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -34.748    
  -------------------------------------------------------------------
                         slack                                -25.882    

Slack (VIOLATED) :        -25.877ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.412ns  (logic 22.332ns (63.064%)  route 13.080ns (36.936%))
  Logic Levels:           62  (CARRY4=47 LUT2=1 LUT3=8 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.871    -0.669    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.340 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[0]
                         net (fo=2, routed)           0.930     4.270    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2/P[0]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.394 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_45__0/O
                         net (fo=1, routed)           0.000     4.394    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu2_n_3
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.907 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.907    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_26_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     5.024    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     5.141    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.456 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[3]
                         net (fo=5, routed)           0.358     5.814    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/O[0]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.307     6.121 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_215__0/O
                         net (fo=13, routed)          0.309     6.430    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_189
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_207__0/O
                         net (fo=4, routed)           0.676     7.230    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/Q_reg_2
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.354 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_213__0/O
                         net (fo=1, routed)           0.000     7.354    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/S[1]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.887 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.009     7.896    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     8.013    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.267 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.819     9.086    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X59Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.909 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.909    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.009    10.032    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.189 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.583    10.772    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.329    11.101 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__0/O
                         net (fo=1, routed)           0.000    11.101    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.634 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_164/CO[3]
                         net (fo=1, routed)           0.009    11.643    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_164_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.760 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.760    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.917 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.747    12.664    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.467 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.009    13.476    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.593 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    13.593    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.750 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.769    14.520    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    14.852 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__1/O
                         net (fo=1, routed)           0.000    14.852    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.402 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.402    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.516 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.516    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.673 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.544    16.217    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.546 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_147__0/O
                         net (fo=1, routed)           0.000    16.546    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_147__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.079 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.079    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.196 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    17.196    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.353 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.585    17.938    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X57Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.726 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.726    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_115_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.840 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.840    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.997 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.544    19.541    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.329    19.870 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_122__0/O
                         net (fo=1, routed)           0.000    19.870    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_122__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.403 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_103_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.520 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.000    20.520    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.677 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.714    21.390    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.178 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.178    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.292 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.292    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.449 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.571    23.020    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.329    23.349 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__1/O
                         net (fo=1, routed)           0.000    23.349    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.882 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.882    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.999 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.156 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.535    24.692    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.480 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.480    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.594    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.751 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.540    26.290    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.619 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_69__0/O
                         net (fo=1, routed)           0.000    26.619    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_69__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.152 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.152    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_50_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.269    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_47_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.426 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.619    28.045    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.332    28.377 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_55__1/O
                         net (fo=1, routed)           0.000    28.377    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_55__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.778 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.778    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.892 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.892    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.049 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.585    29.635    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.329    29.964 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__1/O
                         net (fo=1, routed)           0.000    29.964    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.497 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.497    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.614 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.614    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.771 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.672    31.443    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.806    32.249 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[1]
                         net (fo=4, routed)           0.614    32.863    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[0]
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.303    33.166 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14__0/O
                         net (fo=3, routed)           0.630    33.796    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124    33.920 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__1/O
                         net (fo=3, routed)           0.323    34.243    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I1_O)        0.124    34.367 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_2__2/O
                         net (fo=2, routed)           0.376    34.742    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/A[6]
    DSP48_X1Y14          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.755     8.734    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y14          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.568     9.302    
                         clock uncertainty           -0.074     9.227    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.865    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[5].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                         -34.742    
  -------------------------------------------------------------------
                         slack                                -25.877    

Slack (VIOLATED) :        -25.820ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.340ns  (logic 22.111ns (62.567%)  route 13.229ns (37.433%))
  Logic Levels:           61  (CARRY4=44 LUT2=1 LUT3=11 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.708    -0.832    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y26          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     3.177 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[4]
                         net (fo=2, routed)           1.010     4.187    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2/P[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.311 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_98__3/O
                         net (fo=1, routed)           0.000     4.311    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2_n_7
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.843 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.843    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     4.957    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.270 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[3]
                         net (fo=9, routed)           0.377     5.647    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/O[0]
    SLICE_X60Y66         LUT6 (Prop_lut6_I2_O)        0.306     5.953 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_215__3/O
                         net (fo=9, routed)           0.318     6.271    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/Q_reg_2
    SLICE_X60Y66         LUT5 (Prop_lut5_I1_O)        0.124     6.395 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_208__3/O
                         net (fo=1, routed)           0.490     6.885    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_1[2]
    SLICE_X58Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.281 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.000     7.281    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.398    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.652 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.810     8.462    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X57Y67         LUT3 (Prop_lut3_I0_O)        0.367     8.829 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_196__3/O
                         net (fo=1, routed)           0.000     8.829    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_196__3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.379 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.379    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.493    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.650 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.664    10.314    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329    10.643 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__3/O
                         net (fo=1, routed)           0.000    10.643    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__3_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.176 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.176    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_164_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.293 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.293    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.450 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.585    12.035    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X56Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    12.838 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.838    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.955 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.955    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.112 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.500    13.612    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.332    13.944 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__4/O
                         net (fo=1, routed)           0.000    13.944    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.494 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.494    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.608 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.608    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.765 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.853    15.618    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X59Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.403 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.517    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.674 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.706    17.380    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.329    17.709 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_130__5/O
                         net (fo=1, routed)           0.000    17.709    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_130__5_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.242 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.242    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.399 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.709    19.108    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X59Y74         LUT3 (Prop_lut3_I0_O)        0.332    19.440 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_118__5/O
                         net (fo=1, routed)           0.000    19.440    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_118__5_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.990 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.009    19.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.156 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.710    20.866    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X57Y73         LUT3 (Prop_lut3_I0_O)        0.329    21.195 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_110__3/O
                         net (fo=1, routed)           0.000    21.195    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_110__3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.745 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.745    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.859 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.009    21.868    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.025 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.592    22.617    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X56Y73         LUT3 (Prop_lut3_I0_O)        0.329    22.946 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__4/O
                         net (fo=1, routed)           0.000    22.946    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__4_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.479 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.479    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.009    23.605    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.762 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.641    24.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X55Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.191 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.191    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.305 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.305    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.462 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.622    26.084    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.329    26.413 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_67__4/O
                         net (fo=1, routed)           0.000    26.413    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_67__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.789 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.789    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_50_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.906 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.906    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_47_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.063 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.640    27.703    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.332    28.035 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_57__3/O
                         net (fo=1, routed)           0.000    28.035    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_57__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.585 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.585    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.699 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.699    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.856 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.504    29.360    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X53Y78         LUT3 (Prop_lut3_I0_O)        0.329    29.689 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__4/O
                         net (fo=1, routed)           0.000    29.689    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__4_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.239 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.239    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.353 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.353    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.510 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.566    31.076    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.329    31.405 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_29__3/O
                         net (fo=1, routed)           0.000    31.405    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_29__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    32.048 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[3]
                         net (fo=3, routed)           0.762    32.810    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[2]
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.307    33.117 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14__3/O
                         net (fo=1, routed)           0.433    33.550    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X53Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.674 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__4/O
                         net (fo=3, routed)           0.317    33.991    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.124    34.115 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_3__5/O
                         net (fo=2, routed)           0.393    34.507    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0[5]
    DSP48_X1Y32          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.585     8.564    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y32          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.559     9.124    
                         clock uncertainty           -0.074     9.049    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.687    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                         -34.508    
  -------------------------------------------------------------------
                         slack                                -25.820    

Slack (VIOLATED) :        -25.814ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.333ns  (logic 22.111ns (62.579%)  route 13.222ns (37.421%))
  Logic Levels:           61  (CARRY4=44 LUT2=1 LUT3=11 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.708    -0.832    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y26          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     3.177 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[4]
                         net (fo=2, routed)           1.010     4.187    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2/P[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.311 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_98__3/O
                         net (fo=1, routed)           0.000     4.311    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu2_n_7
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.843 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.843    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     4.957    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.270 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[3]
                         net (fo=9, routed)           0.377     5.647    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/O[0]
    SLICE_X60Y66         LUT6 (Prop_lut6_I2_O)        0.306     5.953 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_215__3/O
                         net (fo=9, routed)           0.318     6.271    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/Q_reg_2
    SLICE_X60Y66         LUT5 (Prop_lut5_I1_O)        0.124     6.395 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[3].FlipFlop/ALU_Result0_i_208__3/O
                         net (fo=1, routed)           0.490     6.885    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_1[2]
    SLICE_X58Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.281 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.000     7.281    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.398    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.652 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.810     8.462    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X57Y67         LUT3 (Prop_lut3_I0_O)        0.367     8.829 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_196__3/O
                         net (fo=1, routed)           0.000     8.829    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_196__3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.379 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.379    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.493    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.650 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.664    10.314    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.329    10.643 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__3/O
                         net (fo=1, routed)           0.000    10.643    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_184__3_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.176 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_164/CO[3]
                         net (fo=1, routed)           0.000    11.176    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_164_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.293 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.293    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.450 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.585    12.035    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X56Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    12.838 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.838    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.955 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.955    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.112 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.500    13.612    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.332    13.944 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__4/O
                         net (fo=1, routed)           0.000    13.944    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_159__4_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.494 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.494    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.608 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.608    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.765 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.853    15.618    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X59Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.403 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.517    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.674 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.706    17.380    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.329    17.709 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_130__5/O
                         net (fo=1, routed)           0.000    17.709    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_130__5_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.242 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.242    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.399 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.709    19.108    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X59Y74         LUT3 (Prop_lut3_I0_O)        0.332    19.440 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_118__5/O
                         net (fo=1, routed)           0.000    19.440    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_118__5_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.990 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.009    19.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.156 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.710    20.866    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X57Y73         LUT3 (Prop_lut3_I0_O)        0.329    21.195 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_110__3/O
                         net (fo=1, routed)           0.000    21.195    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_110__3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.745 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.745    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.859 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.009    21.868    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.025 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.592    22.617    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X56Y73         LUT3 (Prop_lut3_I0_O)        0.329    22.946 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__4/O
                         net (fo=1, routed)           0.000    22.946    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__4_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.479 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.479    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.009    23.605    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.762 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.641    24.403    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X55Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    25.191 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.191    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.305 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.305    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.462 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.622    26.084    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.329    26.413 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_67__4/O
                         net (fo=1, routed)           0.000    26.413    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_67__4_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.789 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.789    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_50_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.906 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.906    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_47_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.063 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.640    27.703    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.332    28.035 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_57__3/O
                         net (fo=1, routed)           0.000    28.035    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_57__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.585 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.585    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.699 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.699    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.856 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.504    29.360    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X53Y78         LUT3 (Prop_lut3_I0_O)        0.329    29.689 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__4/O
                         net (fo=1, routed)           0.000    29.689    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__4_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.239 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.239    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.353 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.353    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.510 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.566    31.076    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.329    31.405 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_29__3/O
                         net (fo=1, routed)           0.000    31.405    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_29__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    32.048 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[3]
                         net (fo=3, routed)           0.762    32.810    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[2]
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.307    33.117 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14__3/O
                         net (fo=1, routed)           0.433    33.550    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X53Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.674 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[6].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__4/O
                         net (fo=3, routed)           0.304    33.978    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.124    34.102 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[7].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_2__5/O
                         net (fo=2, routed)           0.399    34.501    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0[6]
    DSP48_X1Y32          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.585     8.564    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y32          DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.559     9.124    
                         clock uncertainty           -0.074     9.049    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.687    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[8].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                         -34.501    
  -------------------------------------------------------------------
                         slack                                -25.814    

Slack (VIOLATED) :        -25.755ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.290ns  (logic 22.054ns (62.494%)  route 13.236ns (37.506%))
  Logic Levels:           60  (CARRY4=44 LUT2=2 LUT3=10 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 8.724 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.878    -0.662    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.347 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[1]
                         net (fo=2, routed)           0.816     4.163    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/P[1]
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.287 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_44/O
                         net (fo=1, routed)           0.000     4.287    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2_n_2
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.837 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.837    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.951    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     5.065    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.304 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[2]
                         net (fo=2, routed)           0.616     5.920    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/O[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.302     6.222 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_214_comp/O
                         net (fo=1, routed)           0.607     6.829    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/S[0]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.485 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.000     7.485    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.599    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.870 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.580     8.450    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.279 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.279    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.393    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.550 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.717    10.267    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179/O
                         net (fo=1, routed)           0.000    10.596    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.129 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.129    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.286 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.566    11.852    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.332    12.184 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171/O
                         net (fo=1, routed)           0.000    12.184    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.734 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.734    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.848    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.005 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.867    13.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.672 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.672    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.789    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.946 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.692    15.639    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    15.971 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147/O
                         net (fo=1, routed)           0.000    15.971    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.504 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.504    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.621 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.621    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.682    17.460    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X53Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.248 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.248    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.362    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.519 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.582    19.101    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.430 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121/O
                         net (fo=1, routed)           0.000    19.430    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.828 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.828    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.942    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.099 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.571    20.670    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.999 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110/O
                         net (fo=1, routed)           0.000    20.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.549 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.549    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.663 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.663    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.820 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.646    22.466    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.795 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0/O
                         net (fo=1, routed)           0.000    22.795    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.328 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.328    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.445 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.445    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.602 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.530    24.131    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    24.463 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0/O
                         net (fo=1, routed)           0.000    24.463    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.013 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.013    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.127    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.284 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.902    26.186    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.329    26.515 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60/O
                         net (fo=1, routed)           0.000    26.515    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.007 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.633    27.640    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.332    27.972 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57/O
                         net (fo=1, routed)           0.000    27.972    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.522 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.522    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.636 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.636    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.793 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.752    29.545    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.874 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0/O
                         net (fo=1, routed)           0.000    29.874    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.424 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.424    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.538 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.538    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.695 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.969    31.664    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.329    31.993 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29/O
                         net (fo=1, routed)           0.000    31.993    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.571 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[2]
                         net (fo=3, routed)           0.609    33.180    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I3_O)        0.301    33.481 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14/O
                         net (fo=3, routed)           0.324    33.805    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/Q_reg_3
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.124    33.929 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_11__0/O
                         net (fo=3, routed)           0.173    34.102    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124    34.226 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_3__1/O
                         net (fo=2, routed)           0.402    34.627    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0[5]
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.745     8.724    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.585     9.309    
                         clock uncertainty           -0.074     9.234    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                         -34.627    
  -------------------------------------------------------------------
                         slack                                -25.755    

Slack (VIOLATED) :        -25.743ns  (required time - arrival time)
  Source:                 mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        35.277ns  (logic 21.930ns (62.165%)  route 13.347ns (37.835%))
  Logic Levels:           59  (CARRY4=44 LUT2=2 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 8.724 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.878    -0.662    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y7           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.347 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/P[1]
                         net (fo=2, routed)           0.816     4.163    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/P[1]
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.287 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2/ALU_Result0_i_44/O
                         net (fo=1, routed)           0.000     4.287    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu2_n_2
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.837 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.837    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_26_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79/CO[3]
                         net (fo=1, routed)           0.000     4.951    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_79_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132/CO[3]
                         net (fo=1, routed)           0.000     5.065    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_132_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.304 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_181/O[2]
                         net (fo=2, routed)           0.616     5.920    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/O[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.302     6.222 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[6].FlipFlop/ALU_Result0_i_214_comp/O
                         net (fo=1, routed)           0.607     6.829    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/S[0]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.485 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189/CO[3]
                         net (fo=1, routed)           0.000     7.485    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_189_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.599    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_186_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.870 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185/CO[0]
                         net (fo=11, routed)          0.580     8.450    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_185_n_3
    SLICE_X55Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.279 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.279    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_176_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.393    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_173_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.550 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172/CO[1]
                         net (fo=11, routed)          0.717    10.267    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_172_n_2
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179/O
                         net (fo=1, routed)           0.000    10.596    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_179_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.129 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161/CO[3]
                         net (fo=1, routed)           0.000    11.129    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_161_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.286 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160/CO[1]
                         net (fo=11, routed)          0.566    11.852    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_160_n_2
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.332    12.184 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171/O
                         net (fo=1, routed)           0.000    12.184    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_171_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.734 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.734    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_152_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.848    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_149_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.005 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148/CO[1]
                         net (fo=11, routed)          0.867    13.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_148_n_2
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.672 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140/CO[3]
                         net (fo=1, routed)           0.000    14.672    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_140_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.789 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.789    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_137_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.946 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136/CO[1]
                         net (fo=11, routed)          0.692    15.639    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_136_n_2
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.332    15.971 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147/O
                         net (fo=1, routed)           0.000    15.971    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_147_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.504 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.504    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_127_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.621 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.621    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_124_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.778 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123/CO[1]
                         net (fo=11, routed)          0.682    17.460    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_123_n_2
    SLICE_X53Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.248 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.248    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_115_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112/CO[3]
                         net (fo=1, routed)           0.000    18.362    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.519 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111/CO[1]
                         net (fo=11, routed)          0.582    19.101    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_111_n_2
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.430 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121/O
                         net (fo=1, routed)           0.000    19.430    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_121_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.828 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.828    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_103_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.942 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.942    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_100_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.099 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99/CO[1]
                         net (fo=11, routed)          0.571    20.670    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_99_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.999 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110/O
                         net (fo=1, routed)           0.000    20.999    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_110_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.549 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.549    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_87_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.663 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.663    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_84_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.820 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83/CO[1]
                         net (fo=11, routed)          0.646    22.466    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_83_n_2
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.795 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0/O
                         net (fo=1, routed)           0.000    22.795    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_94__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.328 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.328    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_74_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.445 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.445    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_71_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.602 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70/CO[1]
                         net (fo=11, routed)          0.530    24.131    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_70_n_2
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    24.463 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0/O
                         net (fo=1, routed)           0.000    24.463    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_82__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.013 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.013    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_62_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.127    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.284 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58/CO[1]
                         net (fo=11, routed)          0.902    26.186    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_58_n_2
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.329    26.515 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60/O
                         net (fo=1, routed)           0.000    26.515    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_60_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.007 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46/CO[1]
                         net (fo=11, routed)          0.633    27.640    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_46_n_2
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.332    27.972 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57/O
                         net (fo=1, routed)           0.000    27.972    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.522 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.522    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.636 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.636    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.793 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30/CO[1]
                         net (fo=11, routed)          0.752    29.545    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_30_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.874 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0/O
                         net (fo=1, routed)           0.000    29.874    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_41__0_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.424 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.424    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_21_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.538 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.538    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_18_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.695 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17/CO[1]
                         net (fo=11, routed)          0.969    31.664    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_17_n_2
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.329    31.993 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29/O
                         net (fo=1, routed)           0.000    31.993    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_29_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.571 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/ALU_Result0_i_16/O[2]
                         net (fo=3, routed)           0.609    33.180    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_4[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I3_O)        0.301    33.481 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[2].NORMAL_ITER.RegisterBank1/reg2/gen_reg[0].FlipFlop/ALU_Result0_i_14/O
                         net (fo=3, routed)           0.598    34.079    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_5
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124    34.203 r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[3].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_i_5__1/O
                         net (fo=2, routed)           0.412    34.615    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0_0[3]
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        1.745     8.724    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/s00_axi_aclk
    DSP48_X1Y9           DSP48E1                                      r  mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0/CLK
                         clock pessimism              0.585     9.309    
                         clock uncertainty           -0.074     9.234    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     8.872    mb_design_i/LNG_0/U0/LNG_v1_0_S00_AXI_inst/LNGMainBlock/gen_LNG_blocks[4].NORMAL_ITER.LNGBasic/alu1/ALU_Result0
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                         -34.615    
  -------------------------------------------------------------------
                         slack                                -25.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.925%)  route 0.179ns (49.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.656    -0.508    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X81Y49         FDRE                                         r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.179    -0.187    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X81Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_i_1/O
                         net (fo=1, routed)           0.000    -0.142    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_i_1_n_0
    SLICE_X81Y50         FDRE                                         r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.875    -0.798    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X81Y50         FDRE                                         r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                         clock pessimism              0.504    -0.294    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.092    -0.202    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.607    -0.557    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X85Y51         FDRE                                         r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.281    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X84Y52         SRL16E                                       r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.879    -0.794    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X84Y52         SRL16E                                       r  mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.253    -0.541    
    SLICE_X84Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.358    mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.616%)  route 0.205ns (52.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.656    -0.508    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X79Y49         FDRE                                         r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/Q
                         net (fo=5, routed)           0.205    -0.162    mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[26]
    SLICE_X79Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.117 r  mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[5].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000    -0.117    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I_0
    SLICE_X79Y50         FDRE                                         r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.873    -0.800    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X79Y50         FDRE                                         r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/C
                         clock pessimism              0.504    -0.296    
    SLICE_X79Y50         FDRE (Hold_fdre_C_D)         0.092    -0.204    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.709%)  route 0.321ns (63.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.601    -0.563    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X79Y50         FDRE                                         r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/Q
                         net (fo=2, routed)           0.321    -0.102    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_1[15]
    SLICE_X79Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.057 r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[26]
    SLICE_X79Y49         FDRE                                         r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.932    -0.741    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X79Y49         FDRE                                         r  mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                         clock pessimism              0.504    -0.237    
    SLICE_X79Y49         FDRE (Hold_fdre_C_D)         0.092    -0.145    mb_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.713%)  route 0.283ns (63.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.656    -0.508    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X78Y48         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=5, routed)           0.283    -0.061    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X78Y54         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.872    -0.801    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X78Y54         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.504    -0.297    
    SLICE_X78Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.151    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.896%)  route 0.315ns (60.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.568    -0.596    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE/Clk
    SLICE_X70Y54         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    -0.117    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/DI
    SLICE_X64Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.072 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/data_rd_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]_0[15]
    SLICE_X64Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.911    -0.762    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X64Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.091    -0.167    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.264%)  route 0.281ns (68.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.655    -0.509    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X73Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/Q
                         net (fo=5, routed)           0.281    -0.099    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/D
    SLICE_X78Y53         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.872    -0.801    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/WCLK
    SLICE_X78Y53         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/CLK
                         clock pessimism              0.504    -0.297    
    SLICE_X78Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.204    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.018%)  route 0.299ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.655    -0.509    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X73Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/Q
                         net (fo=14, routed)          0.299    -0.068    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/D
    SLICE_X80Y51         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.875    -0.798    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/WCLK
    SLICE_X80Y51         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP/CLK
                         clock pessimism              0.504    -0.294    
    SLICE_X80Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.180    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.602    -0.562    mb_design_i/axi_gpio_switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/Q
                         net (fo=2, routed)           0.066    -0.355    mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/Q[9]
    SLICE_X88Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.310 r  mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    mb_design_i/axi_gpio_switches/U0/gpio_core_1/gpio_data_in_xor[6]
    SLICE_X88Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.872    -0.801    mb_design_i/axi_gpio_switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.121    -0.428    mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.484%)  route 0.337ns (70.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.655    -0.509    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X73Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]/Q
                         net (fo=14, routed)          0.337    -0.030    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/D
    SLICE_X80Y51         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2640, routed)        0.875    -0.798    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/WCLK
    SLICE_X80Y51         RAMD32                                       r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP/CLK
                         clock pessimism              0.504    -0.294    
    SLICE_X80Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.150    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y55     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y53     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y51     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y51     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_design_clk_wiz_1_0
  To Clock:  clkfbout_mb_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mb_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



