{
    "DESIGN_NAME": "wishbone_sram",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wishbone_sram.v",
        "dir::../../ip/EFSRAM_01024x032_008_18/hdl/ram_controller.v",
        "dir::../../ip/EFSRAM_01024x032_008_18/hdl/SRAM_1024x32.v",
        "dir::../../ip/EFSRAM_01024x032_008_18/hdl/EFSRAM_1024x32_wrapper.v"
    ],
    "VERILOG_DEFINES": ["USE_PG_PIN", "PnR"],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0.000 0.000 380 435",
    "CORE_AREA": "5.000 5.000 375 430",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    
    "PNR_SDC_FILE": "dir::base.sdc",
    "SIGNOFF_SDC_FILE": "dir::base.sdc",
    "RUN_IRDROP_REPORT": false,
    "ERROR_ON_LINTER_ERRORS": false,
    "QUIT_ON_LINTER_ERRORS": false,
    "PL_TARGET_DENSITY_PCT": 15,
    "PL_TIME_DRIVEN": false,
    "PL_ROUTABILITY_DRIVEN": true,
    "GRT_ALLOW_CONGESTION": true,
    "GRT_ADJUSTMENT": 0,
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "RUN_POST_GRT_RESIZER_TIMING": true,
    "RUN_ANTENNA_REPAIR": false,
    "MAGIC_DRC_USE_GDS": true,
    "QUIT_ON_MAGIC_DRC": false,
    "QUIT_ON_KLAYOUT_DRC": false,
    "MAGIC_EXT_USE_GDS": true,
    "QUIT_ON_LVS_ERROR": false,
    "QUIT_ON_TR_DRC": false,

    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../ip/EFSRAM_01024x032_008_18/hdl/EFSRAM_01024x032_008_18_stub.v"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../ip/EFSRAM_01024x032_008_18/gds/EFSRAM_1024x32_wrapper.gds"
    ],
    "EXTRA_LEFS": [
        "dir::../../ip/EFSRAM_01024x032_008_18/lef/EFSRAM_1024x32_wrapper.lef"
    ],
    "EXTRA_LIBS": [
        "dir::../../ip/EFSRAM_01024x032_008_18/lib/EFSRAM_1024x32_wrapper_tt_180V_25C.lib"
    ],

    "FP_PDN_CFG": "dir::pdn.tcl",
    "FP_PDN_MULTILAYER": true,
    "FP_PDN_CORE_RING": false,
    "FP_PDN_HORIZONTAL_LAYER": "met3",
    "FP_PDN_VERTICAL_LAYER": "met2",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 1.76,
    "FP_PDN_HWIDTH": 1.76,
    "FP_PDN_VSPACING": 10,
    "FP_PDN_HSPACING": 10,
    "FP_PDN_VPITCH": 50,
    "FP_PDN_HPITCH": 50,
    "PDN_MACRO_CONNECTIONS": [
        "my_4k_sram vpwra vgnd  VPWR VGND",
        "my_4k_sram vpb   vnb   VPWR VGND",
        "my_4k_sram vpwrp vgnd  VPWR VGND",
        "my_4k_sram vpwrm vgnd  VPWR VGND"
    ],
    "QUIT_ON_PDN_VIOLATIONS": false,
    "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
    "ROUTING_OBSTRUCTIONS": [
        "met1 0 40 314 435",
        "met2 0 40 314 435",
        "met3 0 40 314 435",
        "met4 0 40 314 435",
        "met5 0 40 314 435"
    ]
}
