
*** Running vivado
    with args -log i2s_playback.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2s_playback.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source i2s_playback.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/utils_1/imports/synth_1/i2s_playback.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/utils_1/imports/synth_1/i2s_playback.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top i2s_playback -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.2) has a newer major version in the IP Catalog. * IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.2) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'digilentinc.com:basys3:part0:1.2' and the board 'unset' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 787737
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.012 ; gain = 402.746 ; free physical = 1029 ; free virtual = 5329
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2s_playback' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_playback.vhd:40]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/linus/FPGA_Vocoder/FPGA_Vocoder.runs/synth_1/.Xil/Vivado-787709-linus-systemproductname/realtime/clk_wiz_0_stub.v:6' bound to instance 'i2s_clock' of component 'clk_wiz_0' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_playback.vhd:100]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.runs/synth_1/.Xil/Vivado-787709-linus-systemproductname/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/linus/FPGA_Vocoder/FPGA_Vocoder.runs/synth_1/.Xil/Vivado-787709-linus-systemproductname/realtime/clk_wiz_0_stub.v:6]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_ws_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_transceiver' declared at '/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_transceiver.vhd:26' bound to instance 'i2s_transceiver_0' of component 'i2s_transceiver' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_playback.vhd:103]
INFO: [Synth 8-638] synthesizing module 'i2s_transceiver' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_transceiver.vhd:44]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_ws_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_transceiver' (0#1) [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_transceiver.vhd:44]
	Parameter d_width bound to: 24 - type: integer 
	Parameter mclk_ws_ratio bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MovingAverageFilter' declared at '/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/new/filter.vhd:26' bound to instance 'buffer_left' of component 'MovingAverageFilter' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_playback.vhd:108]
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/new/filter.vhd:41]
	Parameter d_width bound to: 24 - type: integer 
WARNING: [Synth 8-3819] Generic 'mclk_ws_ratio' not present in instantiated entity will be ignored [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_playback.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (0#1) [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/new/filter.vhd:41]
	Parameter d_width bound to: 24 - type: integer 
	Parameter mclk_ws_ratio bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MovingAverageFilter' declared at '/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/new/filter.vhd:26' bound to instance 'buffer_right' of component 'MovingAverageFilter' [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_playback.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'i2s_playback' (0#1) [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/sources_1/imports/vivado_libs/i2s_playback.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.949 ; gain = 480.684 ; free physical = 955 ; free virtual = 5256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2121.793 ; gain = 495.527 ; free physical = 942 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2121.793 ; gain = 495.527 ; free physical = 942 ; free virtual = 5243
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2121.793 ; gain = 0.000 ; free physical = 942 ; free virtual = 5243
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/linus/FPGA_Vocoder/FPGA_Vocoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i2s_clock'
Finished Parsing XDC File [/home/linus/FPGA_Vocoder/FPGA_Vocoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i2s_clock'
Parsing XDC File [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/constrs_1/imports/new/i2s_playback.xdc]
Finished Parsing XDC File [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/constrs_1/imports/new/i2s_playback.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/linus/FPGA_Vocoder/FPGA_Vocoder.srcs/constrs_1/imports/new/i2s_playback.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2s_playback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2s_playback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/linus/FPGA_Vocoder/FPGA_Vocoder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/linus/FPGA_Vocoder/FPGA_Vocoder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.543 ; gain = 0.000 ; free physical = 858 ; free virtual = 5159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.578 ; gain = 0.000 ; free physical = 857 ; free virtual = 5157
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 844 ; free virtual = 5145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 844 ; free virtual = 5145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  /home/linus/FPGA_Vocoder/FPGA_Vocoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  /home/linus/FPGA_Vocoder/FPGA_Vocoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for i2s_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 844 ; free virtual = 5145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 842 ; free virtual = 5144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 48    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 4     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 832 ; free virtual = 5145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 834 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 834 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|i2s_playback | buffer_left/shiftRegister_reg[19][23]  | 20     | 24    | YES          | NO                 | YES               | 0      | 24      | 
|i2s_playback | buffer_right/shiftRegister_reg[19][23] | 20     | 24    | YES          | NO                 | YES               | 0      | 24      | 
+-------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |   178|
|3     |LUT1    |    18|
|4     |LUT2    |   487|
|5     |LUT3    |   140|
|6     |LUT4    |    89|
|7     |LUT5    |   126|
|8     |LUT6    |   170|
|9     |SRLC32E |    48|
|10    |FDCE    |   409|
|11    |FDRE    |    88|
|12    |IBUF    |     3|
|13    |OBUF    |     7|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 835 ; free virtual = 5148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2268.578 ; gain = 495.527 ; free physical = 834 ; free virtual = 5148
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2268.578 ; gain = 642.312 ; free physical = 834 ; free virtual = 5148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2268.578 ; gain = 0.000 ; free physical = 1123 ; free virtual = 5436
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.578 ; gain = 0.000 ; free physical = 1118 ; free virtual = 5431
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c8945555
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2268.578 ; gain = 943.445 ; free physical = 1117 ; free virtual = 5430
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1994.373; main = 1652.046; forked = 431.618
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3229.238; main = 2268.547; forked = 992.707
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.555 ; gain = 0.000 ; free physical = 1116 ; free virtual = 5430
INFO: [Common 17-1381] The checkpoint '/home/linus/FPGA_Vocoder/FPGA_Vocoder.runs/synth_1/i2s_playback.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2s_playback_utilization_synth.rpt -pb i2s_playback_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 15:55:17 2023...
