

================================================================
== Vitis HLS Report for 'ediv_Pipeline_ediv'
================================================================
* Date:           Fri Jan  9 14:30:39 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.898 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ediv    |        ?|        ?|        60|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|       46|       83|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       80|     -|
|Register             |        -|      -|     1127|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1173|      163|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |ddiv_64ns_64ns_64_58_no_dsp_1_U566  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_58_no_dsp_1_U567  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_58_no_dsp_1_U568  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_58_no_dsp_1_U569  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_58_no_dsp_1_U570  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_58_no_dsp_1_U571  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_58_no_dsp_1_U572  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_58_no_dsp_1_U573  |ddiv_64ns_64ns_64_58_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                               |                               |        0|   0|  0|   0|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+----+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+----+----+------------+------------+
    |add_ln416_fu_149_p2                            |         +|   0|   0|  31|          31|           1|
    |ap_frp_data_req_colScale_fifo_ub               |         -|   0|  23|  15|           6|           1|
    |ap_frp_data_req_primalInfeasBound_edotfifo_ub  |         -|   0|  23|  15|           6|           1|
    |ap_condition_frp_pvb_pf_start                  |       and|   0|   0|   2|           1|           1|
    |pf_all_done                                    |       and|   0|   0|   2|           1|           0|
    |icmp_ln416_fu_159_p2                           |      icmp|   0|   0|  16|          32|          32|
    |ap_enable_pp0                                  |       xor|   0|   0|   2|           1|           2|
    +-----------------------------------------------+----------+----+----+----+------------+------------+
    |Total                                          |          |   0|  46|  83|          78|          38|
    +-----------------------------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_frp_data_req_colScale_fifo_ub               |   8|          2|    6|         12|
    |ap_frp_data_req_primalInfeasBound_edotfifo_ub  |   8|          2|    6|         12|
    |ap_sig_allocacmp_i_load                        |  32|          2|   31|         62|
    |i_fu_68                                        |  32|          2|   31|         62|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  80|          8|   74|        148|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_frp_data_req_colScale_fifo_ub               |   6|   0|    6|          0|
    |ap_frp_data_req_primalInfeasBound_edotfifo_ub  |   6|   0|    6|          0|
    |ap_loop_exit_ready_pp0_iter10_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg               |   1|   0|    1|          0|
    |i_fu_68                                        |  31|   0|   31|          0|
    |pf_all_done                                    |   1|   0|    1|          0|
    |trunc_ln418_1_reg_548                          |  64|   0|   64|          0|
    |trunc_ln418_2_reg_553                          |  64|   0|   64|          0|
    |trunc_ln418_3_reg_558                          |  64|   0|   64|          0|
    |trunc_ln418_4_reg_563                          |  64|   0|   64|          0|
    |trunc_ln418_8_reg_533                          |  64|   0|   64|          0|
    |trunc_ln418_9_reg_538                          |  64|   0|   64|          0|
    |trunc_ln418_reg_528                            |  64|   0|   64|          0|
    |trunc_ln418_s_reg_543                          |  64|   0|   64|          0|
    |trunc_ln419_1_reg_588                          |  64|   0|   64|          0|
    |trunc_ln419_2_reg_593                          |  64|   0|   64|          0|
    |trunc_ln419_3_reg_598                          |  64|   0|   64|          0|
    |trunc_ln419_4_reg_603                          |  64|   0|   64|          0|
    |trunc_ln419_8_reg_573                          |  64|   0|   64|          0|
    |trunc_ln419_9_reg_578                          |  64|   0|   64|          0|
    |trunc_ln419_reg_568                            |  64|   0|   64|          0|
    |trunc_ln419_s_reg_583                          |  64|   0|   64|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1127|   0| 1127|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|             ediv_Pipeline_ediv|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|             ediv_Pipeline_ediv|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|             ediv_Pipeline_ediv|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|             ediv_Pipeline_ediv|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|             ediv_Pipeline_ediv|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|             ediv_Pipeline_ediv|  return value|
|primalInfeasBound_edotfifo_ub_dout            |   in|  512|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_empty_n         |   in|    1|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_read            |  out|    1|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|colScale_fifo_ub_dout                         |   in|  512|     ap_fifo|               colScale_fifo_ub|       pointer|
|colScale_fifo_ub_num_data_valid               |   in|    3|     ap_fifo|               colScale_fifo_ub|       pointer|
|colScale_fifo_ub_fifo_cap                     |   in|    3|     ap_fifo|               colScale_fifo_ub|       pointer|
|colScale_fifo_ub_empty_n                      |   in|    1|     ap_fifo|               colScale_fifo_ub|       pointer|
|colScale_fifo_ub_read                         |  out|    1|     ap_fifo|               colScale_fifo_ub|       pointer|
|temp_ub_din                                   |  out|  512|     ap_fifo|                        temp_ub|       pointer|
|temp_ub_num_data_valid                        |   in|    3|     ap_fifo|                        temp_ub|       pointer|
|temp_ub_fifo_cap                              |   in|    3|     ap_fifo|                        temp_ub|       pointer|
|temp_ub_full_n                                |   in|    1|     ap_fifo|                        temp_ub|       pointer|
|temp_ub_write                                 |  out|    1|     ap_fifo|                        temp_ub|       pointer|
|n_7                                           |   in|   32|     ap_none|                            n_7|        scalar|
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+

