Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jun 15 12:51:58 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flySimulator_timing_summary_routed.rpt -pb flySimulator_timing_summary_routed.pb -rpx flySimulator_timing_summary_routed.rpx -warn_on_violation
| Design       : flySimulator
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (3230)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clockDivider0/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3230)
---------------------------------
 There are 3230 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.321        0.000                      0                 9221        0.005        0.000                      0                 9221        2.633        0.000                       0                  3243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    FeedbackClkOut      {0.000 12.500}       25.000          40.000          
      CLKFBIN           {0.000 12.500}       25.000          40.000          
    PixelClkInX5        {0.000 2.500}        5.000           200.000         
      PixelClkIO        {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    FeedbackClkOut_1    {0.000 12.500}       25.000          40.000          
      CLKFBIN_1         {0.000 12.500}       25.000          40.000          
    PixelClkInX5_1      {0.000 2.500}        5.000           200.000         
      PixelClkIO_1      {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.321        0.000                      0                 9178        0.178        0.000                      0                 9178        7.500        0.000                       0                  3217  
    FeedbackClkOut                                                                                                                                                       21.826        0.000                       0                     2  
      CLKFBIN                                                                                                                                                            23.751        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                          3.333        0.000                       0                    11  
      PixelClkIO                                                                                                                                                         23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.327        0.000                      0                 9178        0.178        0.000                      0                 9178        7.500        0.000                       0                  3217  
    FeedbackClkOut_1                                                                                                                                                     21.826        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                          23.751        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                        3.333        0.000                       0                    11  
      PixelClkIO_1                                                                                                                                                       23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.321        0.000                      0                 9178        0.005        0.000                      0                 9178  
clk_out1_clk_wiz_0    PixelClkIO                 18.441        0.000                      0                   38        0.143        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 18.441        0.000                      0                   38        0.143        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.321        0.000                      0                 9178        0.005        0.000                      0                 9178  
clk_out1_clk_wiz_0    PixelClkIO_1               18.441        0.000                      0                   38        0.143        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               18.441        0.000                      0                   38        0.143        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.301        0.000                      0                    5        0.384        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.301        0.000                      0                    5        0.211        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.301        0.000                      0                    5        0.211        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.307        0.000                      0                    5        0.384        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[681]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.544ns  (logic 7.130ns (29.049%)  route 17.414ns (70.951%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.826    11.209    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y107        LUT6 (Prop_lut6_I5_O)        0.301    11.510 r  si_ad_change_buffer[384]_i_360/O
                         net (fo=128, routed)         1.060    12.569    si_ad_change_buffer[384]_i_360_n_0
    SLICE_X90Y110        LUT5 (Prop_lut5_I1_O)        0.149    12.718 r  si_ad_change_buffer[782]_i_32/O
                         net (fo=4, routed)           2.505    15.223    si_ad_change_buffer[782]_i_32_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I3_O)        0.355    15.578 r  si_ad_change_buffer[718]_i_31/O
                         net (fo=4, routed)           1.413    16.992    si_ad_change_buffer[718]_i_31_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I1_O)        0.124    17.116 r  si_ad_change_buffer[686]_i_27/O
                         net (fo=4, routed)           1.028    18.143    si_ad_change_buffer[686]_i_27_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I3_O)        0.124    18.267 r  si_ad_change_buffer[682]_i_20/O
                         net (fo=4, routed)           0.892    19.160    si_ad_change_buffer[682]_i_20_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I3_O)        0.124    19.284 r  si_ad_change_buffer[681]_i_13/O
                         net (fo=1, routed)           0.810    20.093    ROTATE_LEFT06_in[681]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.154    20.247 r  si_ad_change_buffer[681]_i_7/O
                         net (fo=1, routed)           1.051    21.299    ROTATE_LEFT7_out[681]
    SLICE_X63Y134        LUT6 (Prop_lut6_I5_O)        0.327    21.626 r  si_ad_change_buffer[681]_i_2/O
                         net (fo=1, routed)           0.000    21.626    si_ad_change_buffer[681]_i_2_n_0
    SLICE_X63Y134        MUXF7 (Prop_muxf7_I0_O)      0.238    21.864 r  si_ad_change_buffer_reg[681]_i_1/O
                         net (fo=1, routed)           0.000    21.864    si_ad_change_buffer_reg[681]_i_1_n_0
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.173    22.120    
    SLICE_X63Y134        FDRE (Setup_fdre_C_D)        0.064    22.184    si_ad_change_buffer_reg[681]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[673]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.579ns  (logic 6.644ns (27.032%)  route 17.935ns (72.968%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=4 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 22.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.320    18.461    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y131        LUT6 (Prop_lut6_I3_O)        0.124    18.585 r  si_ad_change_buffer[674]_i_20/O
                         net (fo=4, routed)           0.901    19.487    si_ad_change_buffer[674]_i_20_n_0
    SLICE_X79Y134        LUT6 (Prop_lut6_I3_O)        0.124    19.611 r  si_ad_change_buffer[673]_i_13/O
                         net (fo=1, routed)           0.801    20.411    ROTATE_LEFT06_in[673]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.124    20.535 r  si_ad_change_buffer[673]_i_7/O
                         net (fo=1, routed)           0.998    21.533    ROTATE_LEFT7_out[673]
    SLICE_X64Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.657 r  si_ad_change_buffer[673]_i_2/O
                         net (fo=1, routed)           0.000    21.657    si_ad_change_buffer[673]_i_2_n_0
    SLICE_X64Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.898 r  si_ad_change_buffer_reg[673]_i_1/O
                         net (fo=1, routed)           0.000    21.898    si_ad_change_buffer_reg[673]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.536    22.726    clk_out1
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/C
                         clock pessimism             -0.435    22.290    
                         clock uncertainty           -0.173    22.117    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.113    22.230    si_ad_change_buffer_reg[673]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                         -21.898    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[520]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.457ns  (logic 6.615ns (27.048%)  route 17.842ns (72.952%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.400    20.557    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y131       LUT6 (Prop_lut6_I1_O)        0.124    20.681 r  si_ad_change_buffer[520]_i_6/O
                         net (fo=1, routed)           0.759    21.440    ROTATE_RIGHT02_in[520]
    SLICE_X119Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.564 r  si_ad_change_buffer[520]_i_2/O
                         net (fo=1, routed)           0.000    21.564    si_ad_change_buffer[520]_i_2_n_0
    SLICE_X119Y133       MUXF7 (Prop_muxf7_I0_O)      0.212    21.776 r  si_ad_change_buffer_reg[520]_i_1/O
                         net (fo=1, routed)           0.000    21.776    si_ad_change_buffer_reg[520]_i_1_n_0
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.560    22.750    clk_out1
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.173    22.069    
    SLICE_X119Y133       FDRE (Setup_fdre_C_D)        0.064    22.133    si_ad_change_buffer_reg[520]
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[522]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.390ns  (logic 6.641ns (27.228%)  route 17.749ns (72.772%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.220    20.377    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y132       LUT6 (Prop_lut6_I0_O)        0.124    20.501 r  si_ad_change_buffer[522]_i_6/O
                         net (fo=1, routed)           0.847    21.347    ROTATE_RIGHT02_in[522]
    SLICE_X121Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.471 r  si_ad_change_buffer[522]_i_2/O
                         net (fo=1, routed)           0.000    21.471    si_ad_change_buffer[522]_i_2_n_0
    SLICE_X121Y133       MUXF7 (Prop_muxf7_I0_O)      0.238    21.709 r  si_ad_change_buffer_reg[522]_i_1/O
                         net (fo=1, routed)           0.000    21.709    si_ad_change_buffer_reg[522]_i_1_n_0
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.173    22.070    
    SLICE_X121Y133       FDRE (Setup_fdre_C_D)        0.064    22.134    si_ad_change_buffer_reg[522]
  -------------------------------------------------------------------
                         required time                         22.134    
                         arrival time                         -21.709    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.342ns  (logic 6.615ns (27.175%)  route 17.727ns (72.825%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.248ns = ( 22.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.422    20.788    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X117Y134       LUT6 (Prop_lut6_I1_O)        0.124    20.912 r  si_ad_change_buffer[529]_i_6/O
                         net (fo=1, routed)           0.414    21.326    ROTATE_RIGHT02_in[529]
    SLICE_X118Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.450 r  si_ad_change_buffer[529]_i_2/O
                         net (fo=1, routed)           0.000    21.450    si_ad_change_buffer[529]_i_2_n_0
    SLICE_X118Y135       MUXF7 (Prop_muxf7_I0_O)      0.212    21.662 r  si_ad_change_buffer_reg[529]_i_1/O
                         net (fo=1, routed)           0.000    21.662    si_ad_change_buffer_reg[529]_i_1_n_0
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.562    22.752    clk_out1
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.507    22.244    
                         clock uncertainty           -0.173    22.071    
    SLICE_X118Y135       FDRE (Setup_fdre_C_D)        0.064    22.135    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -21.662    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[668]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.395ns  (logic 6.644ns (27.235%)  route 17.751ns (72.765%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 22.725 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.343    18.484    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  si_ad_change_buffer[670]_i_24/O
                         net (fo=4, routed)           1.073    19.681    si_ad_change_buffer[670]_i_24_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I1_O)        0.124    19.805 r  si_ad_change_buffer[668]_i_14/O
                         net (fo=1, routed)           0.908    20.712    ROTATE_LEFT06_in[668]
    SLICE_X71Y134        LUT4 (Prop_lut4_I3_O)        0.124    20.836 r  si_ad_change_buffer[668]_i_7/O
                         net (fo=1, routed)           0.513    21.349    ROTATE_LEFT7_out[668]
    SLICE_X66Y134        LUT6 (Prop_lut6_I5_O)        0.124    21.473 r  si_ad_change_buffer[668]_i_2/O
                         net (fo=1, routed)           0.000    21.473    si_ad_change_buffer[668]_i_2_n_0
    SLICE_X66Y134        MUXF7 (Prop_muxf7_I0_O)      0.241    21.714 r  si_ad_change_buffer_reg[668]_i_1/O
                         net (fo=1, routed)           0.000    21.714    si_ad_change_buffer_reg[668]_i_1_n_0
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.535    22.725    clk_out1
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/C
                         clock pessimism             -0.435    22.289    
                         clock uncertainty           -0.173    22.116    
    SLICE_X66Y134        FDRE (Setup_fdre_C_D)        0.113    22.229    si_ad_change_buffer_reg[668]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                         -21.714    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[531]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 6.644ns (27.309%)  route 17.685ns (72.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.350    20.715    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X111Y135       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  si_ad_change_buffer[531]_i_6/O
                         net (fo=1, routed)           0.444    21.283    ROTATE_RIGHT02_in[531]
    SLICE_X112Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  si_ad_change_buffer[531]_i_2/O
                         net (fo=1, routed)           0.000    21.407    si_ad_change_buffer[531]_i_2_n_0
    SLICE_X112Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    21.648 r  si_ad_change_buffer_reg[531]_i_1/O
                         net (fo=1, routed)           0.000    21.648    si_ad_change_buffer_reg[531]_i_1_n_0
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.173    22.070    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.113    22.183    si_ad_change_buffer_reg[531]
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[764]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.301ns  (logic 6.848ns (28.180%)  route 17.453ns (71.820%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.080    11.463    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X83Y106        LUT6 (Prop_lut6_I5_O)        0.301    11.764 r  si_ad_change_buffer[384]_i_368/O
                         net (fo=128, routed)         2.162    13.925    si_ad_change_buffer[384]_i_368_n_0
    SLICE_X92Y132        LUT5 (Prop_lut5_I3_O)        0.124    14.049 r  si_ad_change_buffer[799]_i_912/O
                         net (fo=3, routed)           1.011    15.061    si_ad_change_buffer[799]_i_912_n_0
    SLICE_X92Y133        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  si_ad_change_buffer[765]_i_36/O
                         net (fo=4, routed)           1.236    16.421    si_ad_change_buffer[765]_i_36_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.545 r  si_ad_change_buffer[765]_i_31/O
                         net (fo=4, routed)           1.695    18.240    si_ad_change_buffer[765]_i_31_n_0
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.124    18.364 r  si_ad_change_buffer[765]_i_22/O
                         net (fo=4, routed)           1.030    19.394    si_ad_change_buffer[765]_i_22_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I3_O)        0.124    19.518 r  si_ad_change_buffer[764]_i_13/O
                         net (fo=1, routed)           0.953    20.470    ROTATE_LEFT06_in[764]
    SLICE_X55Y120        LUT2 (Prop_lut2_I0_O)        0.149    20.619 r  si_ad_change_buffer[764]_i_7/O
                         net (fo=1, routed)           0.457    21.076    ROTATE_LEFT7_out[764]
    SLICE_X51Y119        LUT6 (Prop_lut6_I5_O)        0.332    21.408 r  si_ad_change_buffer[764]_i_2/O
                         net (fo=1, routed)           0.000    21.408    si_ad_change_buffer[764]_i_2_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    21.620 r  si_ad_change_buffer_reg[764]_i_1/O
                         net (fo=1, routed)           0.000    21.620    si_ad_change_buffer_reg[764]_i_1_n_0
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.173    22.120    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.064    22.184    si_ad_change_buffer_reg[764]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.231ns  (logic 6.615ns (27.299%)  route 17.616ns (72.701%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 22.748 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.771    11.154    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.301    11.455 r  si_ad_change_buffer[384]_i_364/O
                         net (fo=128, routed)         2.339    13.794    si_ad_change_buffer[384]_i_364_n_0
    SLICE_X59Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  si_ad_change_buffer[726]_i_33/O
                         net (fo=4, routed)           1.917    15.835    si_ad_change_buffer[726]_i_33_n_0
    SLICE_X95Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.959 r  si_ad_change_buffer[534]_i_29/O
                         net (fo=4, routed)           1.875    17.834    si_ad_change_buffer[534]_i_29_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  si_ad_change_buffer[502]_i_26/O
                         net (fo=4, routed)           0.982    18.941    si_ad_change_buffer[502]_i_26_n_0
    SLICE_X116Y127       LUT6 (Prop_lut6_I0_O)        0.124    19.065 r  si_ad_change_buffer[502]_i_20/O
                         net (fo=4, routed)           1.012    20.077    si_ad_change_buffer[502]_i_20_n_0
    SLICE_X123Y128       LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  si_ad_change_buffer[501]_i_13/O
                         net (fo=1, routed)           0.462    20.662    ROTATE_LEFT06_in[501]
    SLICE_X123Y129       LUT4 (Prop_lut4_I3_O)        0.124    20.786 r  si_ad_change_buffer[501]_i_7/O
                         net (fo=1, routed)           0.428    21.214    ROTATE_LEFT7_out[501]
    SLICE_X126Y129       LUT6 (Prop_lut6_I5_O)        0.124    21.338 r  si_ad_change_buffer[501]_i_2/O
                         net (fo=1, routed)           0.000    21.338    si_ad_change_buffer[501]_i_2_n_0
    SLICE_X126Y129       MUXF7 (Prop_muxf7_I0_O)      0.212    21.550 r  si_ad_change_buffer_reg[501]_i_1/O
                         net (fo=1, routed)           0.000    21.550    si_ad_change_buffer_reg[501]_i_1_n_0
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.558    22.748    clk_out1
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/C
                         clock pessimism             -0.507    22.240    
                         clock uncertainty           -0.173    22.067    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)        0.064    22.131    si_ad_change_buffer_reg[501]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -21.550    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.320ns  (logic 6.644ns (27.319%)  route 17.676ns (72.681%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 22.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.732    14.031    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X91Y109        LUT4 (Prop_lut4_I3_O)        0.124    14.155 r  si_ad_change_buffer[652]_i_37/O
                         net (fo=4, routed)           1.429    15.584    si_ad_change_buffer[652]_i_37_n_0
    SLICE_X74Y111        LUT6 (Prop_lut6_I0_O)        0.124    15.708 r  si_ad_change_buffer[652]_i_36/O
                         net (fo=4, routed)           1.075    16.783    si_ad_change_buffer[652]_i_36_n_0
    SLICE_X75Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.907 r  si_ad_change_buffer[652]_i_28/O
                         net (fo=4, routed)           1.278    18.185    si_ad_change_buffer[652]_i_28_n_0
    SLICE_X77Y131        LUT6 (Prop_lut6_I0_O)        0.124    18.309 r  si_ad_change_buffer[652]_i_21/O
                         net (fo=4, routed)           1.193    19.502    si_ad_change_buffer[652]_i_21_n_0
    SLICE_X82Y133        LUT6 (Prop_lut6_I0_O)        0.124    19.626 r  si_ad_change_buffer[652]_i_14/O
                         net (fo=1, routed)           0.626    20.252    ROTATE_LEFT06_in[652]
    SLICE_X82Y133        LUT4 (Prop_lut4_I3_O)        0.124    20.376 r  si_ad_change_buffer[652]_i_7/O
                         net (fo=1, routed)           0.898    21.274    ROTATE_LEFT7_out[652]
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.398 r  si_ad_change_buffer[652]_i_2/O
                         net (fo=1, routed)           0.000    21.398    si_ad_change_buffer[652]_i_2_n_0
    SLICE_X70Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.639 r  si_ad_change_buffer_reg[652]_i_1/O
                         net (fo=1, routed)           0.000    21.639    si_ad_change_buffer_reg[652]_i_1_n_0
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.530    22.720    clk_out1
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.435    22.284    
                         clock uncertainty           -0.173    22.111    
    SLICE_X70Y132        FDRE (Setup_fdre_C_D)        0.113    22.224    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X94Y73         FDRE                                         r  si_ad_change_buffer_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[206]/Q
                         net (fo=1, routed)           0.099    -0.350    si_ad_change_buffer_reg_n_0_[206]
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.907    -0.386    clk_out1
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/C
                         clock pessimism             -0.212    -0.598    
    SLICE_X93Y72         FDRE (Hold_fdre_C_D)         0.070    -0.528    mem_dina_reg[206]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  rxByteUart0/si_uart_byte_reg[6]/Q
                         net (fo=10, routed)          0.112    -0.384    rxByteUart0/si_uart_byte_reg_n_0_[6]
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/C
                         clock pessimism             -0.209    -0.645    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.070    -0.575    rxByteUart0/uart_integer_pwm_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X92Y73         FDRE                                         r  si_ad_change_buffer_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[205]/Q
                         net (fo=1, routed)           0.113    -0.336    si_ad_change_buffer_reg_n_0_[205]
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.905    -0.388    clk_out1
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X93Y73         FDRE (Hold_fdre_C_D)         0.070    -0.530    mem_dina_reg[205]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.639    -0.608    clk_out1
    SLICE_X96Y69         FDRE                                         r  si_ad_change_buffer_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  si_ad_change_buffer_reg[214]/Q
                         net (fo=1, routed)           0.110    -0.334    si_ad_change_buffer_reg_n_0_[214]
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.913    -0.380    clk_out1
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/C
                         clock pessimism             -0.213    -0.593    
    SLICE_X96Y68         FDRE (Hold_fdre_C_D)         0.059    -0.534    mem_dina_reg[214]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.580    -0.668    clk_out1
    SLICE_X42Y165        FDRE                                         r  uart_byte_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  uart_byte_in_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.394    uart0/reg_snd_reg[8]_0[5]
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.849    -0.443    uart0/clk_out1
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/C
                         clock pessimism             -0.210    -0.653    
    SLICE_X42Y164        FDRE (Hold_fdre_C_D)         0.059    -0.594    uart0/reg_snd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.378%)  route 0.170ns (54.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.583    -0.665    clk_out1
    SLICE_X53Y158        FDRE                                         r  si_ad_value_vector_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  si_ad_value_vector_reg[9]/Q
                         net (fo=1, routed)           0.170    -0.354    si_ad_value_vector[9]
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.852    -0.440    clk_out1
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/C
                         clock pessimism             -0.189    -0.629    
    SLICE_X54Y158        FDRE (Hold_fdre_C_D)         0.072    -0.557    si_ad_value_bit_reg[9]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.810%)  route 0.130ns (44.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/byte_rcv_reg[5]/Q
                         net (fo=1, routed)           0.130    -0.367    rxByteUart0/Q[5]
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/C
                         clock pessimism             -0.189    -0.625    
    SLICE_X46Y148        FDRE (Hold_fdre_C_D)         0.052    -0.573    rxByteUart0/si_uart_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y149        FDRE                                         r  uart0/reg_rcv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/reg_rcv_reg[8]/Q
                         net (fo=2, routed)           0.121    -0.376    uart0/p_1_in[7]
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.858    -0.435    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/C
                         clock pessimism             -0.210    -0.645    
    SLICE_X44Y148        FDRE (Hold_fdre_C_D)         0.063    -0.582    uart0/byte_rcv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.553%)  route 0.109ns (30.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.595    -0.653    vga0/clk_out1
    SLICE_X138Y144       FDSE                                         r  vga0/vid_screen_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  vga0/vid_screen_v_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.402    vga0/vid_screen_v[6]
    SLICE_X136Y143       LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  vga0/mem_addrb[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.357    vga0/mem_addrb[6]_i_2_n_0
    SLICE_X136Y143       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.293 r  vga0/mem_addrb_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.293    vga0_n_36
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.866    -0.427    clk_out1
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/C
                         clock pessimism             -0.210    -0.637    
    SLICE_X136Y143       FDRE (Hold_fdre_C_D)         0.134    -0.503    mem_addrb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.579    -0.669    clk_out1
    SLICE_X47Y166        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.153    -0.375    uart_value_ad__0[11]
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.846    -0.446    clk_out1
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.655    
    SLICE_X49Y166        FDRE (Hold_fdre_C_D)         0.070    -0.585    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y125    si_ad_change_buffer_reg[724]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y125    si_ad_change_buffer_reg[736]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y124    si_ad_change_buffer_reg[737]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y124    si_ad_change_buffer_reg[738]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y124    si_ad_change_buffer_reg[739]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y124    si_ad_change_buffer_reg[740]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y124    si_ad_change_buffer_reg[741]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X127Y75    integer_rotate_speed_reg[0]_rep__11/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y168    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y168    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y129    si_ad_change_buffer_reg[712]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[681]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.544ns  (logic 7.130ns (29.049%)  route 17.414ns (70.951%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.826    11.209    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y107        LUT6 (Prop_lut6_I5_O)        0.301    11.510 r  si_ad_change_buffer[384]_i_360/O
                         net (fo=128, routed)         1.060    12.569    si_ad_change_buffer[384]_i_360_n_0
    SLICE_X90Y110        LUT5 (Prop_lut5_I1_O)        0.149    12.718 r  si_ad_change_buffer[782]_i_32/O
                         net (fo=4, routed)           2.505    15.223    si_ad_change_buffer[782]_i_32_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I3_O)        0.355    15.578 r  si_ad_change_buffer[718]_i_31/O
                         net (fo=4, routed)           1.413    16.992    si_ad_change_buffer[718]_i_31_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I1_O)        0.124    17.116 r  si_ad_change_buffer[686]_i_27/O
                         net (fo=4, routed)           1.028    18.143    si_ad_change_buffer[686]_i_27_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I3_O)        0.124    18.267 r  si_ad_change_buffer[682]_i_20/O
                         net (fo=4, routed)           0.892    19.160    si_ad_change_buffer[682]_i_20_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I3_O)        0.124    19.284 r  si_ad_change_buffer[681]_i_13/O
                         net (fo=1, routed)           0.810    20.093    ROTATE_LEFT06_in[681]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.154    20.247 r  si_ad_change_buffer[681]_i_7/O
                         net (fo=1, routed)           1.051    21.299    ROTATE_LEFT7_out[681]
    SLICE_X63Y134        LUT6 (Prop_lut6_I5_O)        0.327    21.626 r  si_ad_change_buffer[681]_i_2/O
                         net (fo=1, routed)           0.000    21.626    si_ad_change_buffer[681]_i_2_n_0
    SLICE_X63Y134        MUXF7 (Prop_muxf7_I0_O)      0.238    21.864 r  si_ad_change_buffer_reg[681]_i_1/O
                         net (fo=1, routed)           0.000    21.864    si_ad_change_buffer_reg[681]_i_1_n_0
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.167    22.126    
    SLICE_X63Y134        FDRE (Setup_fdre_C_D)        0.064    22.190    si_ad_change_buffer_reg[681]
  -------------------------------------------------------------------
                         required time                         22.190    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[673]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.579ns  (logic 6.644ns (27.032%)  route 17.935ns (72.968%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=4 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 22.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.320    18.461    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y131        LUT6 (Prop_lut6_I3_O)        0.124    18.585 r  si_ad_change_buffer[674]_i_20/O
                         net (fo=4, routed)           0.901    19.487    si_ad_change_buffer[674]_i_20_n_0
    SLICE_X79Y134        LUT6 (Prop_lut6_I3_O)        0.124    19.611 r  si_ad_change_buffer[673]_i_13/O
                         net (fo=1, routed)           0.801    20.411    ROTATE_LEFT06_in[673]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.124    20.535 r  si_ad_change_buffer[673]_i_7/O
                         net (fo=1, routed)           0.998    21.533    ROTATE_LEFT7_out[673]
    SLICE_X64Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.657 r  si_ad_change_buffer[673]_i_2/O
                         net (fo=1, routed)           0.000    21.657    si_ad_change_buffer[673]_i_2_n_0
    SLICE_X64Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.898 r  si_ad_change_buffer_reg[673]_i_1/O
                         net (fo=1, routed)           0.000    21.898    si_ad_change_buffer_reg[673]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.536    22.726    clk_out1
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/C
                         clock pessimism             -0.435    22.290    
                         clock uncertainty           -0.167    22.123    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.113    22.236    si_ad_change_buffer_reg[673]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -21.898    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[520]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.457ns  (logic 6.615ns (27.048%)  route 17.842ns (72.952%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.400    20.557    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y131       LUT6 (Prop_lut6_I1_O)        0.124    20.681 r  si_ad_change_buffer[520]_i_6/O
                         net (fo=1, routed)           0.759    21.440    ROTATE_RIGHT02_in[520]
    SLICE_X119Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.564 r  si_ad_change_buffer[520]_i_2/O
                         net (fo=1, routed)           0.000    21.564    si_ad_change_buffer[520]_i_2_n_0
    SLICE_X119Y133       MUXF7 (Prop_muxf7_I0_O)      0.212    21.776 r  si_ad_change_buffer_reg[520]_i_1/O
                         net (fo=1, routed)           0.000    21.776    si_ad_change_buffer_reg[520]_i_1_n_0
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.560    22.750    clk_out1
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.167    22.075    
    SLICE_X119Y133       FDRE (Setup_fdre_C_D)        0.064    22.139    si_ad_change_buffer_reg[520]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[522]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.390ns  (logic 6.641ns (27.228%)  route 17.749ns (72.772%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.220    20.377    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y132       LUT6 (Prop_lut6_I0_O)        0.124    20.501 r  si_ad_change_buffer[522]_i_6/O
                         net (fo=1, routed)           0.847    21.347    ROTATE_RIGHT02_in[522]
    SLICE_X121Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.471 r  si_ad_change_buffer[522]_i_2/O
                         net (fo=1, routed)           0.000    21.471    si_ad_change_buffer[522]_i_2_n_0
    SLICE_X121Y133       MUXF7 (Prop_muxf7_I0_O)      0.238    21.709 r  si_ad_change_buffer_reg[522]_i_1/O
                         net (fo=1, routed)           0.000    21.709    si_ad_change_buffer_reg[522]_i_1_n_0
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.167    22.076    
    SLICE_X121Y133       FDRE (Setup_fdre_C_D)        0.064    22.140    si_ad_change_buffer_reg[522]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -21.709    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.342ns  (logic 6.615ns (27.175%)  route 17.727ns (72.825%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.248ns = ( 22.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.422    20.788    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X117Y134       LUT6 (Prop_lut6_I1_O)        0.124    20.912 r  si_ad_change_buffer[529]_i_6/O
                         net (fo=1, routed)           0.414    21.326    ROTATE_RIGHT02_in[529]
    SLICE_X118Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.450 r  si_ad_change_buffer[529]_i_2/O
                         net (fo=1, routed)           0.000    21.450    si_ad_change_buffer[529]_i_2_n_0
    SLICE_X118Y135       MUXF7 (Prop_muxf7_I0_O)      0.212    21.662 r  si_ad_change_buffer_reg[529]_i_1/O
                         net (fo=1, routed)           0.000    21.662    si_ad_change_buffer_reg[529]_i_1_n_0
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.562    22.752    clk_out1
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.507    22.244    
                         clock uncertainty           -0.167    22.077    
    SLICE_X118Y135       FDRE (Setup_fdre_C_D)        0.064    22.141    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.141    
                         arrival time                         -21.662    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[668]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.395ns  (logic 6.644ns (27.235%)  route 17.751ns (72.765%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 22.725 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.343    18.484    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  si_ad_change_buffer[670]_i_24/O
                         net (fo=4, routed)           1.073    19.681    si_ad_change_buffer[670]_i_24_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I1_O)        0.124    19.805 r  si_ad_change_buffer[668]_i_14/O
                         net (fo=1, routed)           0.908    20.712    ROTATE_LEFT06_in[668]
    SLICE_X71Y134        LUT4 (Prop_lut4_I3_O)        0.124    20.836 r  si_ad_change_buffer[668]_i_7/O
                         net (fo=1, routed)           0.513    21.349    ROTATE_LEFT7_out[668]
    SLICE_X66Y134        LUT6 (Prop_lut6_I5_O)        0.124    21.473 r  si_ad_change_buffer[668]_i_2/O
                         net (fo=1, routed)           0.000    21.473    si_ad_change_buffer[668]_i_2_n_0
    SLICE_X66Y134        MUXF7 (Prop_muxf7_I0_O)      0.241    21.714 r  si_ad_change_buffer_reg[668]_i_1/O
                         net (fo=1, routed)           0.000    21.714    si_ad_change_buffer_reg[668]_i_1_n_0
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.535    22.725    clk_out1
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/C
                         clock pessimism             -0.435    22.289    
                         clock uncertainty           -0.167    22.122    
    SLICE_X66Y134        FDRE (Setup_fdre_C_D)        0.113    22.235    si_ad_change_buffer_reg[668]
  -------------------------------------------------------------------
                         required time                         22.235    
                         arrival time                         -21.714    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[531]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 6.644ns (27.309%)  route 17.685ns (72.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.350    20.715    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X111Y135       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  si_ad_change_buffer[531]_i_6/O
                         net (fo=1, routed)           0.444    21.283    ROTATE_RIGHT02_in[531]
    SLICE_X112Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  si_ad_change_buffer[531]_i_2/O
                         net (fo=1, routed)           0.000    21.407    si_ad_change_buffer[531]_i_2_n_0
    SLICE_X112Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    21.648 r  si_ad_change_buffer_reg[531]_i_1/O
                         net (fo=1, routed)           0.000    21.648    si_ad_change_buffer_reg[531]_i_1_n_0
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.167    22.076    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.113    22.189    si_ad_change_buffer_reg[531]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[764]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.301ns  (logic 6.848ns (28.180%)  route 17.453ns (71.820%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.080    11.463    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X83Y106        LUT6 (Prop_lut6_I5_O)        0.301    11.764 r  si_ad_change_buffer[384]_i_368/O
                         net (fo=128, routed)         2.162    13.925    si_ad_change_buffer[384]_i_368_n_0
    SLICE_X92Y132        LUT5 (Prop_lut5_I3_O)        0.124    14.049 r  si_ad_change_buffer[799]_i_912/O
                         net (fo=3, routed)           1.011    15.061    si_ad_change_buffer[799]_i_912_n_0
    SLICE_X92Y133        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  si_ad_change_buffer[765]_i_36/O
                         net (fo=4, routed)           1.236    16.421    si_ad_change_buffer[765]_i_36_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.545 r  si_ad_change_buffer[765]_i_31/O
                         net (fo=4, routed)           1.695    18.240    si_ad_change_buffer[765]_i_31_n_0
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.124    18.364 r  si_ad_change_buffer[765]_i_22/O
                         net (fo=4, routed)           1.030    19.394    si_ad_change_buffer[765]_i_22_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I3_O)        0.124    19.518 r  si_ad_change_buffer[764]_i_13/O
                         net (fo=1, routed)           0.953    20.470    ROTATE_LEFT06_in[764]
    SLICE_X55Y120        LUT2 (Prop_lut2_I0_O)        0.149    20.619 r  si_ad_change_buffer[764]_i_7/O
                         net (fo=1, routed)           0.457    21.076    ROTATE_LEFT7_out[764]
    SLICE_X51Y119        LUT6 (Prop_lut6_I5_O)        0.332    21.408 r  si_ad_change_buffer[764]_i_2/O
                         net (fo=1, routed)           0.000    21.408    si_ad_change_buffer[764]_i_2_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    21.620 r  si_ad_change_buffer_reg[764]_i_1/O
                         net (fo=1, routed)           0.000    21.620    si_ad_change_buffer_reg[764]_i_1_n_0
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.167    22.126    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.064    22.190    si_ad_change_buffer_reg[764]
  -------------------------------------------------------------------
                         required time                         22.190    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.231ns  (logic 6.615ns (27.299%)  route 17.616ns (72.701%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 22.748 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.771    11.154    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.301    11.455 r  si_ad_change_buffer[384]_i_364/O
                         net (fo=128, routed)         2.339    13.794    si_ad_change_buffer[384]_i_364_n_0
    SLICE_X59Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  si_ad_change_buffer[726]_i_33/O
                         net (fo=4, routed)           1.917    15.835    si_ad_change_buffer[726]_i_33_n_0
    SLICE_X95Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.959 r  si_ad_change_buffer[534]_i_29/O
                         net (fo=4, routed)           1.875    17.834    si_ad_change_buffer[534]_i_29_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  si_ad_change_buffer[502]_i_26/O
                         net (fo=4, routed)           0.982    18.941    si_ad_change_buffer[502]_i_26_n_0
    SLICE_X116Y127       LUT6 (Prop_lut6_I0_O)        0.124    19.065 r  si_ad_change_buffer[502]_i_20/O
                         net (fo=4, routed)           1.012    20.077    si_ad_change_buffer[502]_i_20_n_0
    SLICE_X123Y128       LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  si_ad_change_buffer[501]_i_13/O
                         net (fo=1, routed)           0.462    20.662    ROTATE_LEFT06_in[501]
    SLICE_X123Y129       LUT4 (Prop_lut4_I3_O)        0.124    20.786 r  si_ad_change_buffer[501]_i_7/O
                         net (fo=1, routed)           0.428    21.214    ROTATE_LEFT7_out[501]
    SLICE_X126Y129       LUT6 (Prop_lut6_I5_O)        0.124    21.338 r  si_ad_change_buffer[501]_i_2/O
                         net (fo=1, routed)           0.000    21.338    si_ad_change_buffer[501]_i_2_n_0
    SLICE_X126Y129       MUXF7 (Prop_muxf7_I0_O)      0.212    21.550 r  si_ad_change_buffer_reg[501]_i_1/O
                         net (fo=1, routed)           0.000    21.550    si_ad_change_buffer_reg[501]_i_1_n_0
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.558    22.748    clk_out1
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/C
                         clock pessimism             -0.507    22.240    
                         clock uncertainty           -0.167    22.073    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)        0.064    22.137    si_ad_change_buffer_reg[501]
  -------------------------------------------------------------------
                         required time                         22.137    
                         arrival time                         -21.550    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.320ns  (logic 6.644ns (27.319%)  route 17.676ns (72.681%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 22.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.732    14.031    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X91Y109        LUT4 (Prop_lut4_I3_O)        0.124    14.155 r  si_ad_change_buffer[652]_i_37/O
                         net (fo=4, routed)           1.429    15.584    si_ad_change_buffer[652]_i_37_n_0
    SLICE_X74Y111        LUT6 (Prop_lut6_I0_O)        0.124    15.708 r  si_ad_change_buffer[652]_i_36/O
                         net (fo=4, routed)           1.075    16.783    si_ad_change_buffer[652]_i_36_n_0
    SLICE_X75Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.907 r  si_ad_change_buffer[652]_i_28/O
                         net (fo=4, routed)           1.278    18.185    si_ad_change_buffer[652]_i_28_n_0
    SLICE_X77Y131        LUT6 (Prop_lut6_I0_O)        0.124    18.309 r  si_ad_change_buffer[652]_i_21/O
                         net (fo=4, routed)           1.193    19.502    si_ad_change_buffer[652]_i_21_n_0
    SLICE_X82Y133        LUT6 (Prop_lut6_I0_O)        0.124    19.626 r  si_ad_change_buffer[652]_i_14/O
                         net (fo=1, routed)           0.626    20.252    ROTATE_LEFT06_in[652]
    SLICE_X82Y133        LUT4 (Prop_lut4_I3_O)        0.124    20.376 r  si_ad_change_buffer[652]_i_7/O
                         net (fo=1, routed)           0.898    21.274    ROTATE_LEFT7_out[652]
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.398 r  si_ad_change_buffer[652]_i_2/O
                         net (fo=1, routed)           0.000    21.398    si_ad_change_buffer[652]_i_2_n_0
    SLICE_X70Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.639 r  si_ad_change_buffer_reg[652]_i_1/O
                         net (fo=1, routed)           0.000    21.639    si_ad_change_buffer_reg[652]_i_1_n_0
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.530    22.720    clk_out1
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.435    22.284    
                         clock uncertainty           -0.167    22.117    
    SLICE_X70Y132        FDRE (Setup_fdre_C_D)        0.113    22.230    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                  0.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X94Y73         FDRE                                         r  si_ad_change_buffer_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[206]/Q
                         net (fo=1, routed)           0.099    -0.350    si_ad_change_buffer_reg_n_0_[206]
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.907    -0.386    clk_out1
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/C
                         clock pessimism             -0.212    -0.598    
    SLICE_X93Y72         FDRE (Hold_fdre_C_D)         0.070    -0.528    mem_dina_reg[206]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  rxByteUart0/si_uart_byte_reg[6]/Q
                         net (fo=10, routed)          0.112    -0.384    rxByteUart0/si_uart_byte_reg_n_0_[6]
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/C
                         clock pessimism             -0.209    -0.645    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.070    -0.575    rxByteUart0/uart_integer_pwm_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X92Y73         FDRE                                         r  si_ad_change_buffer_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[205]/Q
                         net (fo=1, routed)           0.113    -0.336    si_ad_change_buffer_reg_n_0_[205]
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.905    -0.388    clk_out1
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X93Y73         FDRE (Hold_fdre_C_D)         0.070    -0.530    mem_dina_reg[205]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.639    -0.608    clk_out1
    SLICE_X96Y69         FDRE                                         r  si_ad_change_buffer_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  si_ad_change_buffer_reg[214]/Q
                         net (fo=1, routed)           0.110    -0.334    si_ad_change_buffer_reg_n_0_[214]
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.913    -0.380    clk_out1
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/C
                         clock pessimism             -0.213    -0.593    
    SLICE_X96Y68         FDRE (Hold_fdre_C_D)         0.059    -0.534    mem_dina_reg[214]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.580    -0.668    clk_out1
    SLICE_X42Y165        FDRE                                         r  uart_byte_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  uart_byte_in_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.394    uart0/reg_snd_reg[8]_0[5]
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.849    -0.443    uart0/clk_out1
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/C
                         clock pessimism             -0.210    -0.653    
    SLICE_X42Y164        FDRE (Hold_fdre_C_D)         0.059    -0.594    uart0/reg_snd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.378%)  route 0.170ns (54.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.583    -0.665    clk_out1
    SLICE_X53Y158        FDRE                                         r  si_ad_value_vector_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  si_ad_value_vector_reg[9]/Q
                         net (fo=1, routed)           0.170    -0.354    si_ad_value_vector[9]
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.852    -0.440    clk_out1
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/C
                         clock pessimism             -0.189    -0.629    
    SLICE_X54Y158        FDRE (Hold_fdre_C_D)         0.072    -0.557    si_ad_value_bit_reg[9]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.810%)  route 0.130ns (44.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/byte_rcv_reg[5]/Q
                         net (fo=1, routed)           0.130    -0.367    rxByteUart0/Q[5]
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/C
                         clock pessimism             -0.189    -0.625    
    SLICE_X46Y148        FDRE (Hold_fdre_C_D)         0.052    -0.573    rxByteUart0/si_uart_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y149        FDRE                                         r  uart0/reg_rcv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/reg_rcv_reg[8]/Q
                         net (fo=2, routed)           0.121    -0.376    uart0/p_1_in[7]
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.858    -0.435    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/C
                         clock pessimism             -0.210    -0.645    
    SLICE_X44Y148        FDRE (Hold_fdre_C_D)         0.063    -0.582    uart0/byte_rcv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.553%)  route 0.109ns (30.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.595    -0.653    vga0/clk_out1
    SLICE_X138Y144       FDSE                                         r  vga0/vid_screen_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  vga0/vid_screen_v_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.402    vga0/vid_screen_v[6]
    SLICE_X136Y143       LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  vga0/mem_addrb[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.357    vga0/mem_addrb[6]_i_2_n_0
    SLICE_X136Y143       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.293 r  vga0/mem_addrb_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.293    vga0_n_36
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.866    -0.427    clk_out1
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/C
                         clock pessimism             -0.210    -0.637    
    SLICE_X136Y143       FDRE (Hold_fdre_C_D)         0.134    -0.503    mem_addrb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.579    -0.669    clk_out1
    SLICE_X47Y166        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.153    -0.375    uart_value_ad__0[11]
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.846    -0.446    clk_out1
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.655    
    SLICE_X49Y166        FDRE (Hold_fdre_C_D)         0.070    -0.585    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y125    si_ad_change_buffer_reg[724]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y125    si_ad_change_buffer_reg[736]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y124    si_ad_change_buffer_reg[737]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y124    si_ad_change_buffer_reg[738]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y124    si_ad_change_buffer_reg[739]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y124    si_ad_change_buffer_reg[740]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y124    si_ad_change_buffer_reg[741]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X127Y75    integer_rotate_speed_reg[0]_rep__11/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y168    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y168    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X144Y141   FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y129    si_ad_change_buffer_reg[712]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[681]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.544ns  (logic 7.130ns (29.049%)  route 17.414ns (70.951%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.826    11.209    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y107        LUT6 (Prop_lut6_I5_O)        0.301    11.510 r  si_ad_change_buffer[384]_i_360/O
                         net (fo=128, routed)         1.060    12.569    si_ad_change_buffer[384]_i_360_n_0
    SLICE_X90Y110        LUT5 (Prop_lut5_I1_O)        0.149    12.718 r  si_ad_change_buffer[782]_i_32/O
                         net (fo=4, routed)           2.505    15.223    si_ad_change_buffer[782]_i_32_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I3_O)        0.355    15.578 r  si_ad_change_buffer[718]_i_31/O
                         net (fo=4, routed)           1.413    16.992    si_ad_change_buffer[718]_i_31_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I1_O)        0.124    17.116 r  si_ad_change_buffer[686]_i_27/O
                         net (fo=4, routed)           1.028    18.143    si_ad_change_buffer[686]_i_27_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I3_O)        0.124    18.267 r  si_ad_change_buffer[682]_i_20/O
                         net (fo=4, routed)           0.892    19.160    si_ad_change_buffer[682]_i_20_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I3_O)        0.124    19.284 r  si_ad_change_buffer[681]_i_13/O
                         net (fo=1, routed)           0.810    20.093    ROTATE_LEFT06_in[681]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.154    20.247 r  si_ad_change_buffer[681]_i_7/O
                         net (fo=1, routed)           1.051    21.299    ROTATE_LEFT7_out[681]
    SLICE_X63Y134        LUT6 (Prop_lut6_I5_O)        0.327    21.626 r  si_ad_change_buffer[681]_i_2/O
                         net (fo=1, routed)           0.000    21.626    si_ad_change_buffer[681]_i_2_n_0
    SLICE_X63Y134        MUXF7 (Prop_muxf7_I0_O)      0.238    21.864 r  si_ad_change_buffer_reg[681]_i_1/O
                         net (fo=1, routed)           0.000    21.864    si_ad_change_buffer_reg[681]_i_1_n_0
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.173    22.120    
    SLICE_X63Y134        FDRE (Setup_fdre_C_D)        0.064    22.184    si_ad_change_buffer_reg[681]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[673]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.579ns  (logic 6.644ns (27.032%)  route 17.935ns (72.968%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=4 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 22.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.320    18.461    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y131        LUT6 (Prop_lut6_I3_O)        0.124    18.585 r  si_ad_change_buffer[674]_i_20/O
                         net (fo=4, routed)           0.901    19.487    si_ad_change_buffer[674]_i_20_n_0
    SLICE_X79Y134        LUT6 (Prop_lut6_I3_O)        0.124    19.611 r  si_ad_change_buffer[673]_i_13/O
                         net (fo=1, routed)           0.801    20.411    ROTATE_LEFT06_in[673]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.124    20.535 r  si_ad_change_buffer[673]_i_7/O
                         net (fo=1, routed)           0.998    21.533    ROTATE_LEFT7_out[673]
    SLICE_X64Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.657 r  si_ad_change_buffer[673]_i_2/O
                         net (fo=1, routed)           0.000    21.657    si_ad_change_buffer[673]_i_2_n_0
    SLICE_X64Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.898 r  si_ad_change_buffer_reg[673]_i_1/O
                         net (fo=1, routed)           0.000    21.898    si_ad_change_buffer_reg[673]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.536    22.726    clk_out1
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/C
                         clock pessimism             -0.435    22.290    
                         clock uncertainty           -0.173    22.117    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.113    22.230    si_ad_change_buffer_reg[673]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                         -21.898    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[520]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.457ns  (logic 6.615ns (27.048%)  route 17.842ns (72.952%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.400    20.557    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y131       LUT6 (Prop_lut6_I1_O)        0.124    20.681 r  si_ad_change_buffer[520]_i_6/O
                         net (fo=1, routed)           0.759    21.440    ROTATE_RIGHT02_in[520]
    SLICE_X119Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.564 r  si_ad_change_buffer[520]_i_2/O
                         net (fo=1, routed)           0.000    21.564    si_ad_change_buffer[520]_i_2_n_0
    SLICE_X119Y133       MUXF7 (Prop_muxf7_I0_O)      0.212    21.776 r  si_ad_change_buffer_reg[520]_i_1/O
                         net (fo=1, routed)           0.000    21.776    si_ad_change_buffer_reg[520]_i_1_n_0
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.560    22.750    clk_out1
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.173    22.069    
    SLICE_X119Y133       FDRE (Setup_fdre_C_D)        0.064    22.133    si_ad_change_buffer_reg[520]
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[522]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.390ns  (logic 6.641ns (27.228%)  route 17.749ns (72.772%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.220    20.377    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y132       LUT6 (Prop_lut6_I0_O)        0.124    20.501 r  si_ad_change_buffer[522]_i_6/O
                         net (fo=1, routed)           0.847    21.347    ROTATE_RIGHT02_in[522]
    SLICE_X121Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.471 r  si_ad_change_buffer[522]_i_2/O
                         net (fo=1, routed)           0.000    21.471    si_ad_change_buffer[522]_i_2_n_0
    SLICE_X121Y133       MUXF7 (Prop_muxf7_I0_O)      0.238    21.709 r  si_ad_change_buffer_reg[522]_i_1/O
                         net (fo=1, routed)           0.000    21.709    si_ad_change_buffer_reg[522]_i_1_n_0
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.173    22.070    
    SLICE_X121Y133       FDRE (Setup_fdre_C_D)        0.064    22.134    si_ad_change_buffer_reg[522]
  -------------------------------------------------------------------
                         required time                         22.134    
                         arrival time                         -21.709    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.342ns  (logic 6.615ns (27.175%)  route 17.727ns (72.825%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.248ns = ( 22.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.422    20.788    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X117Y134       LUT6 (Prop_lut6_I1_O)        0.124    20.912 r  si_ad_change_buffer[529]_i_6/O
                         net (fo=1, routed)           0.414    21.326    ROTATE_RIGHT02_in[529]
    SLICE_X118Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.450 r  si_ad_change_buffer[529]_i_2/O
                         net (fo=1, routed)           0.000    21.450    si_ad_change_buffer[529]_i_2_n_0
    SLICE_X118Y135       MUXF7 (Prop_muxf7_I0_O)      0.212    21.662 r  si_ad_change_buffer_reg[529]_i_1/O
                         net (fo=1, routed)           0.000    21.662    si_ad_change_buffer_reg[529]_i_1_n_0
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.562    22.752    clk_out1
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.507    22.244    
                         clock uncertainty           -0.173    22.071    
    SLICE_X118Y135       FDRE (Setup_fdre_C_D)        0.064    22.135    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -21.662    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[668]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.395ns  (logic 6.644ns (27.235%)  route 17.751ns (72.765%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 22.725 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.343    18.484    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  si_ad_change_buffer[670]_i_24/O
                         net (fo=4, routed)           1.073    19.681    si_ad_change_buffer[670]_i_24_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I1_O)        0.124    19.805 r  si_ad_change_buffer[668]_i_14/O
                         net (fo=1, routed)           0.908    20.712    ROTATE_LEFT06_in[668]
    SLICE_X71Y134        LUT4 (Prop_lut4_I3_O)        0.124    20.836 r  si_ad_change_buffer[668]_i_7/O
                         net (fo=1, routed)           0.513    21.349    ROTATE_LEFT7_out[668]
    SLICE_X66Y134        LUT6 (Prop_lut6_I5_O)        0.124    21.473 r  si_ad_change_buffer[668]_i_2/O
                         net (fo=1, routed)           0.000    21.473    si_ad_change_buffer[668]_i_2_n_0
    SLICE_X66Y134        MUXF7 (Prop_muxf7_I0_O)      0.241    21.714 r  si_ad_change_buffer_reg[668]_i_1/O
                         net (fo=1, routed)           0.000    21.714    si_ad_change_buffer_reg[668]_i_1_n_0
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.535    22.725    clk_out1
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/C
                         clock pessimism             -0.435    22.289    
                         clock uncertainty           -0.173    22.116    
    SLICE_X66Y134        FDRE (Setup_fdre_C_D)        0.113    22.229    si_ad_change_buffer_reg[668]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                         -21.714    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[531]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 6.644ns (27.309%)  route 17.685ns (72.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.350    20.715    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X111Y135       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  si_ad_change_buffer[531]_i_6/O
                         net (fo=1, routed)           0.444    21.283    ROTATE_RIGHT02_in[531]
    SLICE_X112Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  si_ad_change_buffer[531]_i_2/O
                         net (fo=1, routed)           0.000    21.407    si_ad_change_buffer[531]_i_2_n_0
    SLICE_X112Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    21.648 r  si_ad_change_buffer_reg[531]_i_1/O
                         net (fo=1, routed)           0.000    21.648    si_ad_change_buffer_reg[531]_i_1_n_0
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.173    22.070    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.113    22.183    si_ad_change_buffer_reg[531]
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[764]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.301ns  (logic 6.848ns (28.180%)  route 17.453ns (71.820%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.080    11.463    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X83Y106        LUT6 (Prop_lut6_I5_O)        0.301    11.764 r  si_ad_change_buffer[384]_i_368/O
                         net (fo=128, routed)         2.162    13.925    si_ad_change_buffer[384]_i_368_n_0
    SLICE_X92Y132        LUT5 (Prop_lut5_I3_O)        0.124    14.049 r  si_ad_change_buffer[799]_i_912/O
                         net (fo=3, routed)           1.011    15.061    si_ad_change_buffer[799]_i_912_n_0
    SLICE_X92Y133        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  si_ad_change_buffer[765]_i_36/O
                         net (fo=4, routed)           1.236    16.421    si_ad_change_buffer[765]_i_36_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.545 r  si_ad_change_buffer[765]_i_31/O
                         net (fo=4, routed)           1.695    18.240    si_ad_change_buffer[765]_i_31_n_0
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.124    18.364 r  si_ad_change_buffer[765]_i_22/O
                         net (fo=4, routed)           1.030    19.394    si_ad_change_buffer[765]_i_22_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I3_O)        0.124    19.518 r  si_ad_change_buffer[764]_i_13/O
                         net (fo=1, routed)           0.953    20.470    ROTATE_LEFT06_in[764]
    SLICE_X55Y120        LUT2 (Prop_lut2_I0_O)        0.149    20.619 r  si_ad_change_buffer[764]_i_7/O
                         net (fo=1, routed)           0.457    21.076    ROTATE_LEFT7_out[764]
    SLICE_X51Y119        LUT6 (Prop_lut6_I5_O)        0.332    21.408 r  si_ad_change_buffer[764]_i_2/O
                         net (fo=1, routed)           0.000    21.408    si_ad_change_buffer[764]_i_2_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    21.620 r  si_ad_change_buffer_reg[764]_i_1/O
                         net (fo=1, routed)           0.000    21.620    si_ad_change_buffer_reg[764]_i_1_n_0
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.173    22.120    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.064    22.184    si_ad_change_buffer_reg[764]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.231ns  (logic 6.615ns (27.299%)  route 17.616ns (72.701%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 22.748 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.771    11.154    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.301    11.455 r  si_ad_change_buffer[384]_i_364/O
                         net (fo=128, routed)         2.339    13.794    si_ad_change_buffer[384]_i_364_n_0
    SLICE_X59Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  si_ad_change_buffer[726]_i_33/O
                         net (fo=4, routed)           1.917    15.835    si_ad_change_buffer[726]_i_33_n_0
    SLICE_X95Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.959 r  si_ad_change_buffer[534]_i_29/O
                         net (fo=4, routed)           1.875    17.834    si_ad_change_buffer[534]_i_29_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  si_ad_change_buffer[502]_i_26/O
                         net (fo=4, routed)           0.982    18.941    si_ad_change_buffer[502]_i_26_n_0
    SLICE_X116Y127       LUT6 (Prop_lut6_I0_O)        0.124    19.065 r  si_ad_change_buffer[502]_i_20/O
                         net (fo=4, routed)           1.012    20.077    si_ad_change_buffer[502]_i_20_n_0
    SLICE_X123Y128       LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  si_ad_change_buffer[501]_i_13/O
                         net (fo=1, routed)           0.462    20.662    ROTATE_LEFT06_in[501]
    SLICE_X123Y129       LUT4 (Prop_lut4_I3_O)        0.124    20.786 r  si_ad_change_buffer[501]_i_7/O
                         net (fo=1, routed)           0.428    21.214    ROTATE_LEFT7_out[501]
    SLICE_X126Y129       LUT6 (Prop_lut6_I5_O)        0.124    21.338 r  si_ad_change_buffer[501]_i_2/O
                         net (fo=1, routed)           0.000    21.338    si_ad_change_buffer[501]_i_2_n_0
    SLICE_X126Y129       MUXF7 (Prop_muxf7_I0_O)      0.212    21.550 r  si_ad_change_buffer_reg[501]_i_1/O
                         net (fo=1, routed)           0.000    21.550    si_ad_change_buffer_reg[501]_i_1_n_0
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.558    22.748    clk_out1
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/C
                         clock pessimism             -0.507    22.240    
                         clock uncertainty           -0.173    22.067    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)        0.064    22.131    si_ad_change_buffer_reg[501]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -21.550    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.320ns  (logic 6.644ns (27.319%)  route 17.676ns (72.681%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 22.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.732    14.031    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X91Y109        LUT4 (Prop_lut4_I3_O)        0.124    14.155 r  si_ad_change_buffer[652]_i_37/O
                         net (fo=4, routed)           1.429    15.584    si_ad_change_buffer[652]_i_37_n_0
    SLICE_X74Y111        LUT6 (Prop_lut6_I0_O)        0.124    15.708 r  si_ad_change_buffer[652]_i_36/O
                         net (fo=4, routed)           1.075    16.783    si_ad_change_buffer[652]_i_36_n_0
    SLICE_X75Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.907 r  si_ad_change_buffer[652]_i_28/O
                         net (fo=4, routed)           1.278    18.185    si_ad_change_buffer[652]_i_28_n_0
    SLICE_X77Y131        LUT6 (Prop_lut6_I0_O)        0.124    18.309 r  si_ad_change_buffer[652]_i_21/O
                         net (fo=4, routed)           1.193    19.502    si_ad_change_buffer[652]_i_21_n_0
    SLICE_X82Y133        LUT6 (Prop_lut6_I0_O)        0.124    19.626 r  si_ad_change_buffer[652]_i_14/O
                         net (fo=1, routed)           0.626    20.252    ROTATE_LEFT06_in[652]
    SLICE_X82Y133        LUT4 (Prop_lut4_I3_O)        0.124    20.376 r  si_ad_change_buffer[652]_i_7/O
                         net (fo=1, routed)           0.898    21.274    ROTATE_LEFT7_out[652]
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.398 r  si_ad_change_buffer[652]_i_2/O
                         net (fo=1, routed)           0.000    21.398    si_ad_change_buffer[652]_i_2_n_0
    SLICE_X70Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.639 r  si_ad_change_buffer_reg[652]_i_1/O
                         net (fo=1, routed)           0.000    21.639    si_ad_change_buffer_reg[652]_i_1_n_0
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.530    22.720    clk_out1
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.435    22.284    
                         clock uncertainty           -0.173    22.111    
    SLICE_X70Y132        FDRE (Setup_fdre_C_D)        0.113    22.224    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X94Y73         FDRE                                         r  si_ad_change_buffer_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[206]/Q
                         net (fo=1, routed)           0.099    -0.350    si_ad_change_buffer_reg_n_0_[206]
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.907    -0.386    clk_out1
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/C
                         clock pessimism             -0.212    -0.598    
                         clock uncertainty            0.173    -0.425    
    SLICE_X93Y72         FDRE (Hold_fdre_C_D)         0.070    -0.355    mem_dina_reg[206]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  rxByteUart0/si_uart_byte_reg[6]/Q
                         net (fo=10, routed)          0.112    -0.384    rxByteUart0/si_uart_byte_reg_n_0_[6]
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/C
                         clock pessimism             -0.209    -0.645    
                         clock uncertainty            0.173    -0.472    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.070    -0.402    rxByteUart0/uart_integer_pwm_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X92Y73         FDRE                                         r  si_ad_change_buffer_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[205]/Q
                         net (fo=1, routed)           0.113    -0.336    si_ad_change_buffer_reg_n_0_[205]
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.905    -0.388    clk_out1
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X93Y73         FDRE (Hold_fdre_C_D)         0.070    -0.357    mem_dina_reg[205]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.639    -0.608    clk_out1
    SLICE_X96Y69         FDRE                                         r  si_ad_change_buffer_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  si_ad_change_buffer_reg[214]/Q
                         net (fo=1, routed)           0.110    -0.334    si_ad_change_buffer_reg_n_0_[214]
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.913    -0.380    clk_out1
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/C
                         clock pessimism             -0.213    -0.593    
                         clock uncertainty            0.173    -0.420    
    SLICE_X96Y68         FDRE (Hold_fdre_C_D)         0.059    -0.361    mem_dina_reg[214]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.580    -0.668    clk_out1
    SLICE_X42Y165        FDRE                                         r  uart_byte_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  uart_byte_in_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.394    uart0/reg_snd_reg[8]_0[5]
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.849    -0.443    uart0/clk_out1
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/C
                         clock pessimism             -0.210    -0.653    
                         clock uncertainty            0.173    -0.480    
    SLICE_X42Y164        FDRE (Hold_fdre_C_D)         0.059    -0.421    uart0/reg_snd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.378%)  route 0.170ns (54.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.583    -0.665    clk_out1
    SLICE_X53Y158        FDRE                                         r  si_ad_value_vector_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  si_ad_value_vector_reg[9]/Q
                         net (fo=1, routed)           0.170    -0.354    si_ad_value_vector[9]
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.852    -0.440    clk_out1
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/C
                         clock pessimism             -0.189    -0.629    
                         clock uncertainty            0.173    -0.456    
    SLICE_X54Y158        FDRE (Hold_fdre_C_D)         0.072    -0.384    si_ad_value_bit_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.810%)  route 0.130ns (44.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/byte_rcv_reg[5]/Q
                         net (fo=1, routed)           0.130    -0.367    rxByteUart0/Q[5]
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/C
                         clock pessimism             -0.189    -0.625    
                         clock uncertainty            0.173    -0.452    
    SLICE_X46Y148        FDRE (Hold_fdre_C_D)         0.052    -0.400    rxByteUart0/si_uart_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y149        FDRE                                         r  uart0/reg_rcv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/reg_rcv_reg[8]/Q
                         net (fo=2, routed)           0.121    -0.376    uart0/p_1_in[7]
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.858    -0.435    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/C
                         clock pessimism             -0.210    -0.645    
                         clock uncertainty            0.173    -0.472    
    SLICE_X44Y148        FDRE (Hold_fdre_C_D)         0.063    -0.409    uart0/byte_rcv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.553%)  route 0.109ns (30.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.595    -0.653    vga0/clk_out1
    SLICE_X138Y144       FDSE                                         r  vga0/vid_screen_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  vga0/vid_screen_v_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.402    vga0/vid_screen_v[6]
    SLICE_X136Y143       LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  vga0/mem_addrb[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.357    vga0/mem_addrb[6]_i_2_n_0
    SLICE_X136Y143       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.293 r  vga0/mem_addrb_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.293    vga0_n_36
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.866    -0.427    clk_out1
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/C
                         clock pessimism             -0.210    -0.637    
                         clock uncertainty            0.173    -0.464    
    SLICE_X136Y143       FDRE (Hold_fdre_C_D)         0.134    -0.330    mem_addrb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.579    -0.669    clk_out1
    SLICE_X47Y166        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.153    -0.375    uart_value_ad__0[11]
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.846    -0.446    clk_out1
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.655    
                         clock uncertainty            0.173    -0.482    
    SLICE_X49Y166        FDRE (Hold_fdre_C_D)         0.070    -0.412    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.778ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.778    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.365ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.365    

Slack (MET) :             19.654ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.654    

Slack (MET) :             19.910ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.910    

Slack (MET) :             21.130ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.518ns (19.181%)  route 2.183ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.183     0.205    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                 21.130    

Slack (MET) :             21.135ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.518ns (19.217%)  route 2.178ns (80.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.178     0.197    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                 21.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.148ns (16.556%)  route 0.746ns (83.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.746     0.289    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.702%)  route 0.818ns (85.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.818     0.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.844%)  route 0.810ns (83.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.810     0.369    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.955%)  route 0.780ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X158Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.780     0.323    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.956%)  route 0.780ns (84.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.780     0.324    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.141ns (14.303%)  route 0.845ns (85.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.845     0.385    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.164ns (16.616%)  route 0.823ns (83.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.383    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.273%)  route 0.847ns (85.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.847     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.779ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.779    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.366ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.366    

Slack (MET) :             19.655ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.655    

Slack (MET) :             19.911ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.911    

Slack (MET) :             21.131ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.518ns (19.181%)  route 2.183ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.183     0.205    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                 21.131    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.518ns (19.217%)  route 2.178ns (80.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.178     0.197    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                 21.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.148ns (16.556%)  route 0.746ns (83.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.746     0.289    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.702%)  route 0.818ns (85.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.818     0.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.844%)  route 0.810ns (83.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.810     0.369    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.955%)  route 0.780ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X158Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.780     0.323    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.956%)  route 0.780ns (84.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.780     0.324    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.141ns (14.303%)  route 0.845ns (85.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.845     0.385    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.164ns (16.616%)  route 0.823ns (83.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.383    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.273%)  route 0.847ns (85.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.847     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[681]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.544ns  (logic 7.130ns (29.049%)  route 17.414ns (70.951%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.826    11.209    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y107        LUT6 (Prop_lut6_I5_O)        0.301    11.510 r  si_ad_change_buffer[384]_i_360/O
                         net (fo=128, routed)         1.060    12.569    si_ad_change_buffer[384]_i_360_n_0
    SLICE_X90Y110        LUT5 (Prop_lut5_I1_O)        0.149    12.718 r  si_ad_change_buffer[782]_i_32/O
                         net (fo=4, routed)           2.505    15.223    si_ad_change_buffer[782]_i_32_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I3_O)        0.355    15.578 r  si_ad_change_buffer[718]_i_31/O
                         net (fo=4, routed)           1.413    16.992    si_ad_change_buffer[718]_i_31_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I1_O)        0.124    17.116 r  si_ad_change_buffer[686]_i_27/O
                         net (fo=4, routed)           1.028    18.143    si_ad_change_buffer[686]_i_27_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I3_O)        0.124    18.267 r  si_ad_change_buffer[682]_i_20/O
                         net (fo=4, routed)           0.892    19.160    si_ad_change_buffer[682]_i_20_n_0
    SLICE_X79Y133        LUT6 (Prop_lut6_I3_O)        0.124    19.284 r  si_ad_change_buffer[681]_i_13/O
                         net (fo=1, routed)           0.810    20.093    ROTATE_LEFT06_in[681]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.154    20.247 r  si_ad_change_buffer[681]_i_7/O
                         net (fo=1, routed)           1.051    21.299    ROTATE_LEFT7_out[681]
    SLICE_X63Y134        LUT6 (Prop_lut6_I5_O)        0.327    21.626 r  si_ad_change_buffer[681]_i_2/O
                         net (fo=1, routed)           0.000    21.626    si_ad_change_buffer[681]_i_2_n_0
    SLICE_X63Y134        MUXF7 (Prop_muxf7_I0_O)      0.238    21.864 r  si_ad_change_buffer_reg[681]_i_1/O
                         net (fo=1, routed)           0.000    21.864    si_ad_change_buffer_reg[681]_i_1_n_0
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X63Y134        FDRE                                         r  si_ad_change_buffer_reg[681]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.173    22.120    
    SLICE_X63Y134        FDRE (Setup_fdre_C_D)        0.064    22.184    si_ad_change_buffer_reg[681]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[673]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.579ns  (logic 6.644ns (27.032%)  route 17.935ns (72.968%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=4 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 22.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.320    18.461    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y131        LUT6 (Prop_lut6_I3_O)        0.124    18.585 r  si_ad_change_buffer[674]_i_20/O
                         net (fo=4, routed)           0.901    19.487    si_ad_change_buffer[674]_i_20_n_0
    SLICE_X79Y134        LUT6 (Prop_lut6_I3_O)        0.124    19.611 r  si_ad_change_buffer[673]_i_13/O
                         net (fo=1, routed)           0.801    20.411    ROTATE_LEFT06_in[673]
    SLICE_X78Y134        LUT2 (Prop_lut2_I0_O)        0.124    20.535 r  si_ad_change_buffer[673]_i_7/O
                         net (fo=1, routed)           0.998    21.533    ROTATE_LEFT7_out[673]
    SLICE_X64Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.657 r  si_ad_change_buffer[673]_i_2/O
                         net (fo=1, routed)           0.000    21.657    si_ad_change_buffer[673]_i_2_n_0
    SLICE_X64Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.898 r  si_ad_change_buffer_reg[673]_i_1/O
                         net (fo=1, routed)           0.000    21.898    si_ad_change_buffer_reg[673]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.536    22.726    clk_out1
    SLICE_X64Y132        FDRE                                         r  si_ad_change_buffer_reg[673]/C
                         clock pessimism             -0.435    22.290    
                         clock uncertainty           -0.173    22.117    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.113    22.230    si_ad_change_buffer_reg[673]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                         -21.898    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[520]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.457ns  (logic 6.615ns (27.048%)  route 17.842ns (72.952%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.400    20.557    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y131       LUT6 (Prop_lut6_I1_O)        0.124    20.681 r  si_ad_change_buffer[520]_i_6/O
                         net (fo=1, routed)           0.759    21.440    ROTATE_RIGHT02_in[520]
    SLICE_X119Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.564 r  si_ad_change_buffer[520]_i_2/O
                         net (fo=1, routed)           0.000    21.564    si_ad_change_buffer[520]_i_2_n_0
    SLICE_X119Y133       MUXF7 (Prop_muxf7_I0_O)      0.212    21.776 r  si_ad_change_buffer_reg[520]_i_1/O
                         net (fo=1, routed)           0.000    21.776    si_ad_change_buffer_reg[520]_i_1_n_0
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.560    22.750    clk_out1
    SLICE_X119Y133       FDRE                                         r  si_ad_change_buffer_reg[520]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.173    22.069    
    SLICE_X119Y133       FDRE (Setup_fdre_C_D)        0.064    22.133    si_ad_change_buffer_reg[520]
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[522]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.390ns  (logic 6.641ns (27.228%)  route 17.749ns (72.772%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         1.553    13.059    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.183 f  si_ad_change_buffer[128]_i_78/O
                         net (fo=127, routed)         1.317    14.500    si_ad_change_buffer[128]_i_78_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124    14.624 r  si_ad_change_buffer[670]_i_39/O
                         net (fo=4, routed)           0.834    15.458    si_ad_change_buffer[670]_i_39_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.582 r  si_ad_change_buffer[542]_i_23/O
                         net (fo=4, routed)           1.850    17.432    si_ad_change_buffer[542]_i_23_n_0
    SLICE_X97Y111        LUT6 (Prop_lut6_I3_O)        0.124    17.556 r  si_ad_change_buffer[526]_i_17/O
                         net (fo=4, routed)           1.477    19.033    si_ad_change_buffer[526]_i_17_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.157 r  si_ad_change_buffer[522]_i_11/O
                         net (fo=4, routed)           1.220    20.377    si_ad_change_buffer[522]_i_11_n_0
    SLICE_X112Y132       LUT6 (Prop_lut6_I0_O)        0.124    20.501 r  si_ad_change_buffer[522]_i_6/O
                         net (fo=1, routed)           0.847    21.347    ROTATE_RIGHT02_in[522]
    SLICE_X121Y133       LUT6 (Prop_lut6_I3_O)        0.124    21.471 r  si_ad_change_buffer[522]_i_2/O
                         net (fo=1, routed)           0.000    21.471    si_ad_change_buffer[522]_i_2_n_0
    SLICE_X121Y133       MUXF7 (Prop_muxf7_I0_O)      0.238    21.709 r  si_ad_change_buffer_reg[522]_i_1/O
                         net (fo=1, routed)           0.000    21.709    si_ad_change_buffer_reg[522]_i_1_n_0
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X121Y133       FDRE                                         r  si_ad_change_buffer_reg[522]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.173    22.070    
    SLICE_X121Y133       FDRE (Setup_fdre_C_D)        0.064    22.134    si_ad_change_buffer_reg[522]
  -------------------------------------------------------------------
                         required time                         22.134    
                         arrival time                         -21.709    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.342ns  (logic 6.615ns (27.175%)  route 17.727ns (72.825%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.248ns = ( 22.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.422    20.788    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X117Y134       LUT6 (Prop_lut6_I1_O)        0.124    20.912 r  si_ad_change_buffer[529]_i_6/O
                         net (fo=1, routed)           0.414    21.326    ROTATE_RIGHT02_in[529]
    SLICE_X118Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.450 r  si_ad_change_buffer[529]_i_2/O
                         net (fo=1, routed)           0.000    21.450    si_ad_change_buffer[529]_i_2_n_0
    SLICE_X118Y135       MUXF7 (Prop_muxf7_I0_O)      0.212    21.662 r  si_ad_change_buffer_reg[529]_i_1/O
                         net (fo=1, routed)           0.000    21.662    si_ad_change_buffer_reg[529]_i_1_n_0
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.562    22.752    clk_out1
    SLICE_X118Y135       FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.507    22.244    
                         clock uncertainty           -0.173    22.071    
    SLICE_X118Y135       FDRE (Setup_fdre_C_D)        0.064    22.135    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -21.662    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[668]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.395ns  (logic 6.644ns (27.235%)  route 17.751ns (72.765%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 22.725 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.835    14.134    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X90Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.258 r  si_ad_change_buffer[678]_i_33/O
                         net (fo=4, routed)           1.567    15.825    si_ad_change_buffer[678]_i_33_n_0
    SLICE_X71Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  si_ad_change_buffer[678]_i_31/O
                         net (fo=4, routed)           1.068    17.017    si_ad_change_buffer[678]_i_31_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  si_ad_change_buffer[678]_i_26/O
                         net (fo=4, routed)           1.343    18.484    si_ad_change_buffer[678]_i_26_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  si_ad_change_buffer[670]_i_24/O
                         net (fo=4, routed)           1.073    19.681    si_ad_change_buffer[670]_i_24_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I1_O)        0.124    19.805 r  si_ad_change_buffer[668]_i_14/O
                         net (fo=1, routed)           0.908    20.712    ROTATE_LEFT06_in[668]
    SLICE_X71Y134        LUT4 (Prop_lut4_I3_O)        0.124    20.836 r  si_ad_change_buffer[668]_i_7/O
                         net (fo=1, routed)           0.513    21.349    ROTATE_LEFT7_out[668]
    SLICE_X66Y134        LUT6 (Prop_lut6_I5_O)        0.124    21.473 r  si_ad_change_buffer[668]_i_2/O
                         net (fo=1, routed)           0.000    21.473    si_ad_change_buffer[668]_i_2_n_0
    SLICE_X66Y134        MUXF7 (Prop_muxf7_I0_O)      0.241    21.714 r  si_ad_change_buffer_reg[668]_i_1/O
                         net (fo=1, routed)           0.000    21.714    si_ad_change_buffer_reg[668]_i_1_n_0
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.535    22.725    clk_out1
    SLICE_X66Y134        FDRE                                         r  si_ad_change_buffer_reg[668]/C
                         clock pessimism             -0.435    22.289    
                         clock uncertainty           -0.173    22.116    
    SLICE_X66Y134        FDRE (Setup_fdre_C_D)        0.113    22.229    si_ad_change_buffer_reg[668]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                         -21.714    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[531]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 6.644ns (27.309%)  route 17.685ns (72.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=4 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.249ns = ( 22.751 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.822    11.205    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.301    11.506 r  si_ad_change_buffer[0]_i_145/O
                         net (fo=108, routed)         0.780    12.286    si_ad_change_buffer[0]_i_145_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.410 f  si_ad_change_buffer[7]_i_21/O
                         net (fo=127, routed)         1.978    14.388    si_ad_change_buffer[7]_i_21_n_0
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.124    14.512 r  si_ad_change_buffer[723]_i_30/O
                         net (fo=4, routed)           1.379    15.892    si_ad_change_buffer[723]_i_30_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.016 r  si_ad_change_buffer[531]_i_23/O
                         net (fo=4, routed)           1.780    17.796    si_ad_change_buffer[531]_i_23_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    17.920 r  si_ad_change_buffer[531]_i_17/O
                         net (fo=4, routed)           1.321    19.241    si_ad_change_buffer[531]_i_17_n_0
    SLICE_X104Y125       LUT6 (Prop_lut6_I0_O)        0.124    19.365 r  si_ad_change_buffer[531]_i_11/O
                         net (fo=4, routed)           1.350    20.715    si_ad_change_buffer[531]_i_11_n_0
    SLICE_X111Y135       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  si_ad_change_buffer[531]_i_6/O
                         net (fo=1, routed)           0.444    21.283    ROTATE_RIGHT02_in[531]
    SLICE_X112Y135       LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  si_ad_change_buffer[531]_i_2/O
                         net (fo=1, routed)           0.000    21.407    si_ad_change_buffer[531]_i_2_n_0
    SLICE_X112Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    21.648 r  si_ad_change_buffer_reg[531]_i_1/O
                         net (fo=1, routed)           0.000    21.648    si_ad_change_buffer_reg[531]_i_1_n_0
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.561    22.751    clk_out1
    SLICE_X112Y135       FDRE                                         r  si_ad_change_buffer_reg[531]/C
                         clock pessimism             -0.507    22.243    
                         clock uncertainty           -0.173    22.070    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.113    22.183    si_ad_change_buffer_reg[531]
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[764]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.301ns  (logic 6.848ns (28.180%)  route 17.453ns (71.820%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.271ns = ( 22.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.080    11.463    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X83Y106        LUT6 (Prop_lut6_I5_O)        0.301    11.764 r  si_ad_change_buffer[384]_i_368/O
                         net (fo=128, routed)         2.162    13.925    si_ad_change_buffer[384]_i_368_n_0
    SLICE_X92Y132        LUT5 (Prop_lut5_I3_O)        0.124    14.049 r  si_ad_change_buffer[799]_i_912/O
                         net (fo=3, routed)           1.011    15.061    si_ad_change_buffer[799]_i_912_n_0
    SLICE_X92Y133        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  si_ad_change_buffer[765]_i_36/O
                         net (fo=4, routed)           1.236    16.421    si_ad_change_buffer[765]_i_36_n_0
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.545 r  si_ad_change_buffer[765]_i_31/O
                         net (fo=4, routed)           1.695    18.240    si_ad_change_buffer[765]_i_31_n_0
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.124    18.364 r  si_ad_change_buffer[765]_i_22/O
                         net (fo=4, routed)           1.030    19.394    si_ad_change_buffer[765]_i_22_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I3_O)        0.124    19.518 r  si_ad_change_buffer[764]_i_13/O
                         net (fo=1, routed)           0.953    20.470    ROTATE_LEFT06_in[764]
    SLICE_X55Y120        LUT2 (Prop_lut2_I0_O)        0.149    20.619 r  si_ad_change_buffer[764]_i_7/O
                         net (fo=1, routed)           0.457    21.076    ROTATE_LEFT7_out[764]
    SLICE_X51Y119        LUT6 (Prop_lut6_I5_O)        0.332    21.408 r  si_ad_change_buffer[764]_i_2/O
                         net (fo=1, routed)           0.000    21.408    si_ad_change_buffer[764]_i_2_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    21.620 r  si_ad_change_buffer_reg[764]_i_1/O
                         net (fo=1, routed)           0.000    21.620    si_ad_change_buffer_reg[764]_i_1_n_0
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.539    22.729    clk_out1
    SLICE_X51Y119        FDRE                                         r  si_ad_change_buffer_reg[764]/C
                         clock pessimism             -0.435    22.293    
                         clock uncertainty           -0.173    22.120    
    SLICE_X51Y119        FDRE (Setup_fdre_C_D)        0.064    22.184    si_ad_change_buffer_reg[764]
  -------------------------------------------------------------------
                         required time                         22.184    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.231ns  (logic 6.615ns (27.299%)  route 17.616ns (72.701%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.252ns = ( 22.748 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 r  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          0.771    11.154    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.301    11.455 r  si_ad_change_buffer[384]_i_364/O
                         net (fo=128, routed)         2.339    13.794    si_ad_change_buffer[384]_i_364_n_0
    SLICE_X59Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.918 r  si_ad_change_buffer[726]_i_33/O
                         net (fo=4, routed)           1.917    15.835    si_ad_change_buffer[726]_i_33_n_0
    SLICE_X95Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.959 r  si_ad_change_buffer[534]_i_29/O
                         net (fo=4, routed)           1.875    17.834    si_ad_change_buffer[534]_i_29_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  si_ad_change_buffer[502]_i_26/O
                         net (fo=4, routed)           0.982    18.941    si_ad_change_buffer[502]_i_26_n_0
    SLICE_X116Y127       LUT6 (Prop_lut6_I0_O)        0.124    19.065 r  si_ad_change_buffer[502]_i_20/O
                         net (fo=4, routed)           1.012    20.077    si_ad_change_buffer[502]_i_20_n_0
    SLICE_X123Y128       LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  si_ad_change_buffer[501]_i_13/O
                         net (fo=1, routed)           0.462    20.662    ROTATE_LEFT06_in[501]
    SLICE_X123Y129       LUT4 (Prop_lut4_I3_O)        0.124    20.786 r  si_ad_change_buffer[501]_i_7/O
                         net (fo=1, routed)           0.428    21.214    ROTATE_LEFT7_out[501]
    SLICE_X126Y129       LUT6 (Prop_lut6_I5_O)        0.124    21.338 r  si_ad_change_buffer[501]_i_2/O
                         net (fo=1, routed)           0.000    21.338    si_ad_change_buffer[501]_i_2_n_0
    SLICE_X126Y129       MUXF7 (Prop_muxf7_I0_O)      0.212    21.550 r  si_ad_change_buffer_reg[501]_i_1/O
                         net (fo=1, routed)           0.000    21.550    si_ad_change_buffer_reg[501]_i_1_n_0
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.558    22.748    clk_out1
    SLICE_X126Y129       FDRE                                         r  si_ad_change_buffer_reg[501]/C
                         clock pessimism             -0.507    22.240    
                         clock uncertainty           -0.173    22.067    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)        0.064    22.131    si_ad_change_buffer_reg[501]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -21.550    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.320ns  (logic 6.644ns (27.319%)  route 17.676ns (72.681%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 22.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.645    -2.681    clk_out1
    SLICE_X80Y100        FDRE                                         r  si_ad_value_picture_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.163 r  si_ad_value_picture_reg[1]/Q
                         net (fo=22, routed)          1.050    -1.113    si_ad_value_picture_reg_n_0_[1]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.124    -0.989 r  si_ad_change_buffer[799]_i_381/O
                         net (fo=2, routed)           0.814    -0.175    si_ad_change_buffer[799]_i_381_n_0
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.051 r  si_ad_change_buffer[799]_i_385/O
                         net (fo=1, routed)           0.000    -0.051    si_ad_change_buffer[799]_i_385_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.462 r  si_ad_change_buffer_reg[799]_i_199/CO[3]
                         net (fo=1, routed)           0.000     0.462    si_ad_change_buffer_reg[799]_i_199_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.681 r  si_ad_change_buffer_reg[799]_i_373/O[0]
                         net (fo=3, routed)           0.738     1.419    si_ad_change_buffer_reg[799]_i_373_n_7
    SLICE_X85Y101        LUT4 (Prop_lut4_I2_O)        0.295     1.714 r  si_ad_change_buffer[799]_i_374/O
                         net (fo=2, routed)           0.537     2.251    si_ad_change_buffer[799]_i_374_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.375 r  si_ad_change_buffer[799]_i_192/O
                         net (fo=2, routed)           0.405     2.780    si_ad_change_buffer[799]_i_192_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I0_O)        0.124     2.904 r  si_ad_change_buffer[799]_i_196/O
                         net (fo=1, routed)           0.000     2.904    si_ad_change_buffer[799]_i_196_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.131 r  si_ad_change_buffer_reg[799]_i_62/O[1]
                         net (fo=13, routed)          1.181     4.312    COUNT[8]
    SLICE_X90Y102        LUT4 (Prop_lut4_I1_O)        0.303     4.615 r  si_ad_change_buffer[799]_i_1092/O
                         net (fo=3, routed)           0.625     5.241    si_ad_change_buffer[799]_i_1092_n_0
    SLICE_X90Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.365 r  si_ad_change_buffer[799]_i_1060/O
                         net (fo=2, routed)           0.721     6.085    si_ad_change_buffer[799]_i_1060_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  si_ad_change_buffer[799]_i_1064/O
                         net (fo=1, routed)           0.000     6.209    si_ad_change_buffer[799]_i_1064_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.759 r  si_ad_change_buffer_reg[799]_i_774/CO[3]
                         net (fo=1, routed)           0.000     6.759    si_ad_change_buffer_reg[799]_i_774_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  si_ad_change_buffer_reg[799]_i_386/CO[3]
                         net (fo=1, routed)           0.000     6.873    si_ad_change_buffer_reg[799]_i_386_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  si_ad_change_buffer_reg[799]_i_204/O[1]
                         net (fo=5, routed)           1.254     8.461    si_ad_change_buffer_reg[799]_i_204_n_6
    SLICE_X90Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.764 r  si_ad_change_buffer[799]_i_1050/O
                         net (fo=1, routed)           0.000     8.764    si_ad_change_buffer[799]_i_1050_n_0
    SLICE_X90Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.994 r  si_ad_change_buffer_reg[799]_i_755/O[1]
                         net (fo=1, routed)           0.505     9.499    si_ad_change_buffer_reg[799]_i_755_n_6
    SLICE_X88Y104        LUT2 (Prop_lut2_I1_O)        0.306     9.805 r  si_ad_change_buffer[799]_i_368/O
                         net (fo=1, routed)           0.000     9.805    si_ad_change_buffer[799]_i_368_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.383 f  si_ad_change_buffer_reg[799]_i_189/O[2]
                         net (fo=94, routed)          1.615    11.998    si_ad_change_buffer_reg[799]_i_189_n_5
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.301    12.299 f  si_ad_change_buffer[384]_i_365/O
                         net (fo=128, routed)         1.732    14.031    si_ad_change_buffer[384]_i_365_n_0
    SLICE_X91Y109        LUT4 (Prop_lut4_I3_O)        0.124    14.155 r  si_ad_change_buffer[652]_i_37/O
                         net (fo=4, routed)           1.429    15.584    si_ad_change_buffer[652]_i_37_n_0
    SLICE_X74Y111        LUT6 (Prop_lut6_I0_O)        0.124    15.708 r  si_ad_change_buffer[652]_i_36/O
                         net (fo=4, routed)           1.075    16.783    si_ad_change_buffer[652]_i_36_n_0
    SLICE_X75Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.907 r  si_ad_change_buffer[652]_i_28/O
                         net (fo=4, routed)           1.278    18.185    si_ad_change_buffer[652]_i_28_n_0
    SLICE_X77Y131        LUT6 (Prop_lut6_I0_O)        0.124    18.309 r  si_ad_change_buffer[652]_i_21/O
                         net (fo=4, routed)           1.193    19.502    si_ad_change_buffer[652]_i_21_n_0
    SLICE_X82Y133        LUT6 (Prop_lut6_I0_O)        0.124    19.626 r  si_ad_change_buffer[652]_i_14/O
                         net (fo=1, routed)           0.626    20.252    ROTATE_LEFT06_in[652]
    SLICE_X82Y133        LUT4 (Prop_lut4_I3_O)        0.124    20.376 r  si_ad_change_buffer[652]_i_7/O
                         net (fo=1, routed)           0.898    21.274    ROTATE_LEFT7_out[652]
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.398 r  si_ad_change_buffer[652]_i_2/O
                         net (fo=1, routed)           0.000    21.398    si_ad_change_buffer[652]_i_2_n_0
    SLICE_X70Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    21.639 r  si_ad_change_buffer_reg[652]_i_1/O
                         net (fo=1, routed)           0.000    21.639    si_ad_change_buffer_reg[652]_i_1_n_0
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.530    22.720    clk_out1
    SLICE_X70Y132        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.435    22.284    
                         clock uncertainty           -0.173    22.111    
    SLICE_X70Y132        FDRE (Setup_fdre_C_D)        0.113    22.224    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X94Y73         FDRE                                         r  si_ad_change_buffer_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[206]/Q
                         net (fo=1, routed)           0.099    -0.350    si_ad_change_buffer_reg_n_0_[206]
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.907    -0.386    clk_out1
    SLICE_X93Y72         FDRE                                         r  mem_dina_reg[206]/C
                         clock pessimism             -0.212    -0.598    
                         clock uncertainty            0.173    -0.425    
    SLICE_X93Y72         FDRE (Hold_fdre_C_D)         0.070    -0.355    mem_dina_reg[206]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  rxByteUart0/si_uart_byte_reg[6]/Q
                         net (fo=10, routed)          0.112    -0.384    rxByteUart0/si_uart_byte_reg_n_0_[6]
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X49Y149        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[6]/C
                         clock pessimism             -0.209    -0.645    
                         clock uncertainty            0.173    -0.472    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.070    -0.402    rxByteUart0/uart_integer_pwm_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.634    -0.613    clk_out1
    SLICE_X92Y73         FDRE                                         r  si_ad_change_buffer_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  si_ad_change_buffer_reg[205]/Q
                         net (fo=1, routed)           0.113    -0.336    si_ad_change_buffer_reg_n_0_[205]
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.905    -0.388    clk_out1
    SLICE_X93Y73         FDRE                                         r  mem_dina_reg[205]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X93Y73         FDRE (Hold_fdre_C_D)         0.070    -0.357    mem_dina_reg[205]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.639    -0.608    clk_out1
    SLICE_X96Y69         FDRE                                         r  si_ad_change_buffer_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  si_ad_change_buffer_reg[214]/Q
                         net (fo=1, routed)           0.110    -0.334    si_ad_change_buffer_reg_n_0_[214]
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.913    -0.380    clk_out1
    SLICE_X96Y68         FDRE                                         r  mem_dina_reg[214]/C
                         clock pessimism             -0.213    -0.593    
                         clock uncertainty            0.173    -0.420    
    SLICE_X96Y68         FDRE (Hold_fdre_C_D)         0.059    -0.361    mem_dina_reg[214]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.580    -0.668    clk_out1
    SLICE_X42Y165        FDRE                                         r  uart_byte_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.164    -0.504 r  uart_byte_in_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.394    uart0/reg_snd_reg[8]_0[5]
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.849    -0.443    uart0/clk_out1
    SLICE_X42Y164        FDRE                                         r  uart0/reg_snd_reg[6]/C
                         clock pessimism             -0.210    -0.653    
                         clock uncertainty            0.173    -0.480    
    SLICE_X42Y164        FDRE (Hold_fdre_C_D)         0.059    -0.421    uart0/reg_snd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.378%)  route 0.170ns (54.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.583    -0.665    clk_out1
    SLICE_X53Y158        FDRE                                         r  si_ad_value_vector_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  si_ad_value_vector_reg[9]/Q
                         net (fo=1, routed)           0.170    -0.354    si_ad_value_vector[9]
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.852    -0.440    clk_out1
    SLICE_X54Y158        FDRE                                         r  si_ad_value_bit_reg[9]/C
                         clock pessimism             -0.189    -0.629    
                         clock uncertainty            0.173    -0.456    
    SLICE_X54Y158        FDRE (Hold_fdre_C_D)         0.072    -0.384    si_ad_value_bit_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.810%)  route 0.130ns (44.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/byte_rcv_reg[5]/Q
                         net (fo=1, routed)           0.130    -0.367    rxByteUart0/Q[5]
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.857    -0.436    rxByteUart0/clk_out1
    SLICE_X46Y148        FDRE                                         r  rxByteUart0/si_uart_byte_reg[5]/C
                         clock pessimism             -0.189    -0.625    
                         clock uncertainty            0.173    -0.452    
    SLICE_X46Y148        FDRE (Hold_fdre_C_D)         0.052    -0.400    rxByteUart0/si_uart_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.587    -0.661    uart0/clk_out1
    SLICE_X44Y149        FDRE                                         r  uart0/reg_rcv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart0/reg_rcv_reg[8]/Q
                         net (fo=2, routed)           0.121    -0.376    uart0/p_1_in[7]
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.858    -0.435    uart0/clk_out1
    SLICE_X44Y148        FDRE                                         r  uart0/byte_rcv_reg[7]/C
                         clock pessimism             -0.210    -0.645    
                         clock uncertainty            0.173    -0.472    
    SLICE_X44Y148        FDRE (Hold_fdre_C_D)         0.063    -0.409    uart0/byte_rcv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.553%)  route 0.109ns (30.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.595    -0.653    vga0/clk_out1
    SLICE_X138Y144       FDSE                                         r  vga0/vid_screen_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y144       FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  vga0/vid_screen_v_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.402    vga0/vid_screen_v[6]
    SLICE_X136Y143       LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  vga0/mem_addrb[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.357    vga0/mem_addrb[6]_i_2_n_0
    SLICE_X136Y143       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.293 r  vga0/mem_addrb_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.293    vga0_n_36
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.866    -0.427    clk_out1
    SLICE_X136Y143       FDRE                                         r  mem_addrb_reg[6]/C
                         clock pessimism             -0.210    -0.637    
                         clock uncertainty            0.173    -0.464    
    SLICE_X136Y143       FDRE (Hold_fdre_C_D)         0.134    -0.330    mem_addrb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.579    -0.669    clk_out1
    SLICE_X47Y166        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.153    -0.375    uart_value_ad__0[11]
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.846    -0.446    clk_out1
    SLICE_X49Y166        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.655    
                         clock uncertainty            0.173    -0.482    
    SLICE_X49Y166        FDRE (Hold_fdre_C_D)         0.070    -0.412    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.778ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.778    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.365ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.365    

Slack (MET) :             19.654ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.654    

Slack (MET) :             19.910ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.910    

Slack (MET) :             21.130ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.518ns (19.181%)  route 2.183ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.183     0.205    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                 21.130    

Slack (MET) :             21.135ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.518ns (19.217%)  route 2.178ns (80.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.178     0.197    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                 21.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.148ns (16.556%)  route 0.746ns (83.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.746     0.289    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.702%)  route 0.818ns (85.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.818     0.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.844%)  route 0.810ns (83.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.810     0.369    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.955%)  route 0.780ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X158Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.780     0.323    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.956%)  route 0.780ns (84.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.780     0.324    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.141ns (14.303%)  route 0.845ns (85.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.845     0.385    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.164ns (16.616%)  route 0.823ns (83.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.383    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.273%)  route 0.847ns (85.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.847     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.779ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.779    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.366ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.366    

Slack (MET) :             19.655ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.655    

Slack (MET) :             19.911ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.911    

Slack (MET) :             21.131ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.518ns (19.181%)  route 2.183ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.183     0.205    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                 21.131    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.518ns (19.217%)  route 2.178ns (80.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.178     0.197    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                 21.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.148ns (16.556%)  route 0.746ns (83.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.746     0.289    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.702%)  route 0.818ns (85.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.818     0.357    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.844%)  route 0.810ns (83.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.810     0.369    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.955%)  route 0.780ns (84.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X158Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.780     0.323    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.148ns (15.956%)  route 0.780ns (84.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.780     0.324    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.141ns (14.303%)  route 0.845ns (85.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.845     0.385    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.164ns (16.616%)  route 0.823ns (83.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.383    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.273%)  route 0.847ns (85.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.847     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.301ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.301    

Slack (MET) :             23.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.807    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.343    

Slack (MET) :             23.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.807    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.343    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y119       FDPE (Recov_fdpe_C_PRE)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.439    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y119       FDCE (Recov_fdce_C_CLR)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.594    
    SLICE_X162Y119       FDCE (Remov_fdce_C_CLR)     -0.120    -0.714    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.594    
    SLICE_X162Y119       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.718    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.595    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.595    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.595    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.301ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.301    

Slack (MET) :             23.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.807    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.343    

Slack (MET) :             23.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.807    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.343    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y119       FDPE (Recov_fdpe_C_PRE)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.439    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y119       FDCE (Recov_fdce_C_CLR)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.594    
                         clock uncertainty            0.173    -0.421    
    SLICE_X162Y119       FDCE (Remov_fdce_C_CLR)     -0.120    -0.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.594    
                         clock uncertainty            0.173    -0.421    
    SLICE_X162Y119       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.595    
                         clock uncertainty            0.173    -0.422    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.595    
                         clock uncertainty            0.173    -0.422    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.595    
                         clock uncertainty            0.173    -0.422    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.301ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.301    

Slack (MET) :             23.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.807    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.343    

Slack (MET) :             23.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.807    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.343    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y119       FDPE (Recov_fdpe_C_PRE)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.439    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X162Y119       FDCE (Recov_fdce_C_CLR)     -0.532    21.765    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.594    
                         clock uncertainty            0.173    -0.421    
    SLICE_X162Y119       FDCE (Remov_fdce_C_CLR)     -0.120    -0.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.594    
                         clock uncertainty            0.173    -0.421    
    SLICE_X162Y119       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.595    
                         clock uncertainty            0.173    -0.422    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.595    
                         clock uncertainty            0.173    -0.422    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.595    
                         clock uncertainty            0.173    -0.422    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.307ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.532    21.771    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.771    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.307    

Slack (MET) :             23.349ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.813    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.349    

Slack (MET) :             23.349ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.315%)  route 0.491ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.491    -1.536    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X162Y120       FDCE (Recov_fdce_C_CLR)     -0.490    21.813    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 23.349    

Slack (MET) :             23.445ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X162Y119       FDPE (Recov_fdpe_C_PRE)     -0.532    21.771    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.771    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.445    

Slack (MET) :             23.445ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.478ns (57.530%)  route 0.353ns (42.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns = ( 22.892 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.821    -2.505    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478    -2.027 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.353    -1.674    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        1.702    22.892    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X162Y119       FDCE (Recov_fdce_C_CLR)     -0.532    21.771    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.771    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 23.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.594    
    SLICE_X162Y119       FDCE (Remov_fdce_C_CLR)     -0.120    -0.714    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.330    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y119       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.911    -0.382    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y119       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.594    
    SLICE_X162Y119       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.718    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.595    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.595    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.641    -0.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y118       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.148    -0.459 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.182    -0.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y120       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3215, routed)        0.910    -0.383    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y120       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.595    
    SLICE_X162Y120       FDCE (Remov_fdce_C_CLR)     -0.120    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.438    





