Source Block: hdl/library/util_do_ram/util_do_ram.v@191:204@HdlStmProcess
    rd_req_cnt <= rd_req_cnt - 2'b1;
end

assign rd_request_ready = ~rd_req_cnt[1];

always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)
    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];
end

assign rd_last_beat = (rd_addr == rd_length) & rd_enable;
assign rd_response_eot = m_axis_last & m_axis_valid & m_axis_ready;

// Read logic

Diff Content:
- 196 always @(posedge m_axis_aclk) begin
- 197   if (rd_request_valid & rd_request_ready)
- 198     rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];
- 199 end

Clone Blocks:
Clone Blocks 1:
hdl/library/util_do_ram/util_do_ram.v@196:206
always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)
    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];
end

assign rd_last_beat = (rd_addr == rd_length) & rd_enable;
assign rd_response_eot = m_axis_last & m_axis_valid & m_axis_ready;

// Read logic
always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)

Clone Blocks 2:
hdl/library/util_do_ram/util_do_ram.v@189:199
    rd_req_cnt <= rd_req_cnt + 2'b1;
  else if (rd_response_eot)
    rd_req_cnt <= rd_req_cnt - 2'b1;
end

assign rd_request_ready = ~rd_req_cnt[1];

always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)
    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];
end

Clone Blocks 3:
hdl/library/util_do_ram/util_do_ram.v@197:207
  if (rd_request_valid & rd_request_ready)
    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];
end

assign rd_last_beat = (rd_addr == rd_length) & rd_enable;
assign rd_response_eot = m_axis_last & m_axis_valid & m_axis_ready;

// Read logic
always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)
    rd_active <= 1'b1;

