0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
,,,,,,top_tb,,,,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sim_1/new/uart_rx_tb.v,1710577859,verilog,,,,uart_rx_tb,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/alu.sv,1710592880,systemVerilog,,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/ascii_to_action.sv,,alu,,xil_defaultlib,../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/ascii_to_action.sv,1710584475,systemVerilog,,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/calculator.sv,,ascii_to_action,,xil_defaultlib,../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/calculator.sv,1710598343,systemVerilog,,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/stack.sv,,calculator,,xil_defaultlib,../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/defines.vh,1710593553,verilog,,,,,,,,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/stack.sv,1710598373,systemVerilog,,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/top.sv,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/defines.vh,stack,,xil_defaultlib,../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/top.sv,1710597947,systemVerilog,,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/uart_rx.sv,,top,,xil_defaultlib,../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/uart_rx.sv,1710584613,systemVerilog,,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/uart_tx.sv,,uart_rx,,xil_defaultlib,../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
,,,,C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sim_1/new/top_tb.sv,,uart_tx,,,,,,,,
