#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Aug 16 19:28:55 2024
# Process ID: 8952
# Current directory: F:/Xilinx/ZynqProjects/SpaceWire_light_OC/SpaceWire_light_OC.runs/synth_1
# Command line: vivado.exe -log SpwStream.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SpwStream.tcl
# Log file: F:/Xilinx/ZynqProjects/SpaceWire_light_OC/SpaceWire_light_OC.runs/synth_1/SpwStream.vds
# Journal file: F:/Xilinx/ZynqProjects/SpaceWire_light_OC/SpaceWire_light_OC.runs/synth_1\vivado.jou
# Running On        :DESKTOP-MEH5DGT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17100 MB
# Swap memory       :3758 MB
# Total Virtual     :20858 MB
# Available Virtual :6798 MB
#-----------------------------------------------------------
source SpwStream.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 577.828 ; gain = 238.195
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/ZynqProjects/ip_repo/SpaceWire_Light_AXI4_0_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top SpwStream__SpwStream_rtl -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 8676
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.980 ; gain = 451.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SpwStream' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:152]
	Parameter RESET_TIME bound to: 160 - type: integer 
INFO: [Synth 8-3491] module 'SpwLink' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwLink.vhd:78' bound to instance 'LINK_INST' of component 'SpwLink' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:341]
INFO: [Synth 8-638] synthesizing module 'SpwLink' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwLink.vhd:98]
	Parameter RESET_TIME bound to: 160 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwLink' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwLink.vhd:98]
	Parameter DISCONNECT_TIME bound to: 20 - type: integer 
	Parameter RXCHUNK bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SpwRecv' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecv.vhd:85' bound to instance 'RECV_INST' of component 'SpwRecv' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:345]
INFO: [Synth 8-638] synthesizing module 'SpwRecv' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecv.vhd:105]
	Parameter DISCONNECT_TIME bound to: 20 - type: integer 
	Parameter RXCHUNK bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwRecv' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecv.vhd:105]
INFO: [Synth 8-3491] module 'SpwXmit_fast' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:217' bound to instance 'XMIT_FAST_INST' of component 'SpwXmit_fast' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:349]
INFO: [Synth 8-638] synthesizing module 'SpwXmit_fast' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:250]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXSYSFLIP0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:307]
INFO: [Synth 8-638] synthesizing module 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'SyncDff' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:89]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXSYSFLIP1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:310]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXTXEN' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:313]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXTXDIVSAFE' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:316]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSTXFLIP0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:319]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSTXFLIP1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:322]
INFO: [Synth 8-256] done synthesizing module 'SpwXmit_fast' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:250]
INFO: [Synth 8-3491] module 'SpwRecovClk' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecovClk.vhd:65' bound to instance 'RECOV_CLK_INST' of component 'SpwRecovClk' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:352]
INFO: [Synth 8-638] synthesizing module 'SpwRecovClk' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecovClk.vhd:77]
INFO: [Synth 8-3491] module 'CLKDriver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:99' bound to instance 'RXCLKBUF' of component 'CLKDriver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecovClk.vhd:85]
INFO: [Synth 8-638] synthesizing module 'CLKDriver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'CLKDriver' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'SpwRecovClk' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecovClk.vhd:77]
	Parameter ABITS bound to: 6 - type: integer 
	Parameter DBITS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SpwRam' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRam.vhd:69' bound to instance 'RXMEM' of component 'SpwRam' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:355]
INFO: [Synth 8-638] synthesizing module 'SpwRam' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRam.vhd:92]
	Parameter ABITS bound to: 6 - type: integer 
	Parameter DBITS bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwRam' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRam.vhd:92]
	Parameter ABITS bound to: 6 - type: integer 
	Parameter DBITS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SpwRam' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRam.vhd:69' bound to instance 'TXMEM' of component 'SpwRam' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:360]
	Parameter RXCHUNK bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SpwRecvFront' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:92' bound to instance 'RECVFRONT_INST' of component 'SpwRecvFront' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:365]
INFO: [Synth 8-638] synthesizing module 'SpwRecvFront' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:117]
	Parameter RXCHUNK bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'Driver' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:135]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:239]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:242]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR2' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:245]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:248]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:251]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT2' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:254]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT3' of component 'SyncDff' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:257]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwReset.vhd:61' bound to instance 'RXRSTLOGIC' of component 'SpwReset' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:260]
INFO: [Synth 8-638] synthesizing module 'SpwReset' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwReset.vhd:76]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-11358] null range expression ignored [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwReset.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'SpwReset' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwReset.vhd:76]
	Parameter ABITS bound to: 3 - type: integer 
	Parameter DBITS bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SpwRam' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRam.vhd:69' bound to instance 'FIFOMEM' of component 'SpwRam' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'SpwRam__parameterized2' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRam.vhd:92]
	Parameter ABITS bound to: 3 - type: integer 
	Parameter DBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwRam__parameterized2' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRam.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'SpwRecvFront' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:117]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwReset.vhd:61' bound to instance 'TXRSTLOGIC' of component 'SpwReset' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:370]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwReset.vhd:61' bound to instance 'SYSRSTLOGIC' of component 'SpwReset' [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'SpwStream' (0#1) [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwStream.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[splitbit] was removed.  [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[splitinx] was removed.  [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[splitvalid] was removed.  [F:/Xilinx/ZynqProjects/External_IPs/spacewire-light-bciwf/SPWIPLogic/src/SPWIPLogic/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:471]
WARNING: [Synth 8-7129] Port RCLK in module SpwRam__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRST_N in module SpwRam__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPW_SI in module SpwRecvFront is either unconnected or has no load
WARNING: [Synth 8-7129] Port RCLK in module SpwRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRST_N in module SpwRam is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.859 ; gain = 601.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.859 ; gain = 601.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.859 ; gain = 601.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_seq_reg[state]' in module 'SpwLink'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            s_errorreset |                           000001 |                              000
             s_errorwait |                           100000 |                              001
                 s_ready |                           010000 |                              010
               s_started |                           001000 |                              011
            s_connecting |                           000100 |                              100
                   s_run |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_seq_reg[state]' using encoding 'one-hot' in module 'SpwLink'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.227 ; gain = 611.734
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 132   
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 111   
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 42    
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 10    
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 443   
	   6 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SPW_SI in module SpwRecvFront is either unconnected or has no load
WARNING: [Synth 8-7129] Port RCLK in module SpwRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRST_N in module SpwRam is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |    99|
|5     |LUT3   |   116|
|6     |LUT4   |   119|
|7     |LUT5   |   252|
|8     |LUT6   |   448|
|9     |MUXF7  |   144|
|10    |MUXF8  |    72|
|11    |FDCE   |  1581|
|12    |FDPE   |    25|
|13    |FDRE   |     6|
|14    |IBUF   |    37|
|15    |OBUF   |    67|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------------+------+
|      |Instance            |Module                 |Cells |
+------+--------------------+-----------------------+------+
|1     |top                 |                       |  2989|
|2     |  LINK_INST         |SpwLink                |   147|
|3     |  RECVFRONT_INST    |SpwRecvFront           |   173|
|4     |    FIFOMEM         |SpwRam__parameterized2 |    74|
|5     |    RXRSTLOGIC      |SpwReset_7             |     2|
|6     |    SYNCSYSBITCNT0  |SyncDff_8              |     6|
|7     |    SYNCSYSBITCNT1  |SyncDff_9              |     3|
|8     |    SYNCSYSBITCNT2  |SyncDff_10             |     3|
|9     |    SYNCSYSBITCNT3  |SyncDff_11             |     3|
|10    |    SYNCSYSHEADPTR0 |SyncDff_12             |     9|
|11    |    SYNCSYSHEADPTR1 |SyncDff_13             |     2|
|12    |    SYNCSYSHEADPTR2 |SyncDff_14             |     2|
|13    |  RECV_INST         |SpwRecv                |   363|
|14    |  RXMEM             |SpwRam                 |   844|
|15    |  SYSRSTLOGIC       |SpwReset               |     2|
|16    |  TXMEM             |SpwRam_0               |   905|
|17    |  TXRSTLOGIC        |SpwReset_1             |     3|
|18    |  XMIT_FAST_INST    |SpwXmit_fast           |   279|
|19    |    SYNCSYSTXFLIP0  |SyncDff                |     5|
|20    |    SYNCSYSTXFLIP1  |SyncDff_2              |     9|
|21    |    SYNCTXSYSFLIP0  |SyncDff_3              |     6|
|22    |    SYNCTXSYSFLIP1  |SyncDff_4              |     3|
|23    |    SYNCTXTXDIVSAFE |SyncDff_5              |     2|
|24    |    SYNCTXTXEN      |SyncDff_6              |    30|
+------+--------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.527 ; gain = 845.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1433.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 96a06eb2
INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1490.113 ; gain = 909.285
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1490.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/ZynqProjects/SpaceWire_light_OC/SpaceWire_light_OC.runs/synth_1/SpwStream.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SpwStream_utilization_synth.rpt -pb SpwStream_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 19:29:36 2024...
