@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: FA239 :"c:\users\gabriela\desktop\practicasg\rom00\rom00.vhdl":42:20:42:25|ROM prom\.outwordrom_2[6:0] mapped in logic.
@N: FA239 :"c:\users\gabriela\desktop\practicasg\rom00\rom00.vhdl":42:20:42:25|ROM prom\.outwordrom_2[6:0] mapped in logic.
@N: MO106 :"c:\users\gabriela\desktop\practicasg\rom00\rom00.vhdl":42:20:42:25|Found ROM, 'prom\.outwordrom_2[6:0]', 16 words by 7 bits 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
