#BLIF generated by VPR  from post-place-and-route implementation
.model bit8_ring_counter
.inputs clock0 reset lr 
.outputs out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0] 

#IO assignments
.names out[7]_input_0_0 out[7]
1 1
.names out[6]_input_0_0 out[6]
1 1
.names out[5]_input_0_0 out[5]
1 1
.names out[4]_input_0_0 out[4]
1 1
.names out[3]_input_0_0 out[3]
1 1
.names out[2]_input_0_0 out[2]
1 1
.names out[1]_input_0_0 out[1]
1 1
.names out[0]_input_0_0 out[0]
1 1
.names clock0 clock0_output_0_0
1 1
.names reset reset_output_0_0
1 1
.names lr lr_output_0_0
1 1

#Interconnect
.names clock0_output_0_0 sdffre_out[6]_clock_0_0
1 1
.names clock0_output_0_0 sdffre__32__clock_0_0
1 1
.names clock0_output_0_0 sdffre_out[0]_clock_0_0
1 1
.names clock0_output_0_0 sdffre_out[1]_clock_0_0
1 1
.names clock0_output_0_0 sdffre_out[2]_clock_0_0
1 1
.names clock0_output_0_0 sdffre_out[3]_clock_0_0
1 1
.names clock0_output_0_0 sdffre_out[4]_clock_0_0
1 1
.names clock0_output_0_0 sdffre_out[5]_clock_0_0
1 1
.names reset_output_0_0 sdffre_out[6]_input_1_0
1 1
.names reset_output_0_0 sdffre__32__input_1_0
1 1
.names reset_output_0_0 sdffre_out[0]_input_1_0
1 1
.names reset_output_0_0 sdffre_out[1]_input_1_0
1 1
.names reset_output_0_0 sdffre_out[2]_input_1_0
1 1
.names reset_output_0_0 sdffre_out[3]_input_1_0
1 1
.names reset_output_0_0 sdffre_out[4]_input_1_0
1 1
.names reset_output_0_0 sdffre_out[5]_input_1_0
1 1
.names lr_output_0_0 lut__25__input_0_2
1 1
.names lr_output_0_0 lut__28__input_0_3
1 1
.names lr_output_0_0 lut__29__input_0_0
1 1
.names lr_output_0_0 lut__30__input_0_0
1 1
.names lr_output_0_0 lut__31__input_0_3
1 1
.names lr_output_0_0 lut__24__input_0_2
1 1
.names lr_output_0_0 lut__26__input_0_3
1 1
.names lr_output_0_0 lut__27__input_0_3
1 1
.names lut_out[7]_output_0_0 out[7]_input_0_0
1 1
.names sdffre_out[6]_output_0_0 lut__29__input_0_3
1 1
.names sdffre_out[6]_output_0_0 lut__31__input_0_4
1 1
.names sdffre_out[6]_output_0_0 out[6]_input_0_0
1 1
.names sdffre_out[5]_output_0_0 lut__28__input_0_1
1 1
.names sdffre_out[5]_output_0_0 lut__30__input_0_1
1 1
.names sdffre_out[5]_output_0_0 out[5]_input_0_0
1 1
.names sdffre_out[4]_output_0_0 lut__29__input_0_1
1 1
.names sdffre_out[4]_output_0_0 lut__27__input_0_2
1 1
.names sdffre_out[4]_output_0_0 out[4]_input_0_0
1 1
.names sdffre_out[3]_output_0_0 lut__28__input_0_0
1 1
.names sdffre_out[3]_output_0_0 lut__26__input_0_0
1 1
.names sdffre_out[3]_output_0_0 out[3]_input_0_0
1 1
.names sdffre_out[2]_output_0_0 lut__25__input_0_1
1 1
.names sdffre_out[2]_output_0_0 lut__27__input_0_1
1 1
.names sdffre_out[2]_output_0_0 out[2]_input_0_0
1 1
.names sdffre_out[1]_output_0_0 lut__24__input_0_4
1 1
.names sdffre_out[1]_output_0_0 lut__26__input_0_4
1 1
.names sdffre_out[1]_output_0_0 out[1]_input_0_0
1 1
.names sdffre_out[0]_output_0_0 lut__25__input_0_3
1 1
.names sdffre_out[0]_output_0_0 lut__31__input_0_0
1 1
.names sdffre_out[0]_output_0_0 out[0]_input_0_0
1 1
.names lut_$true_output_0_0 sdffre_out[6]_input_2_0
1 1
.names lut_$true_output_0_0 sdffre__32__input_2_0
1 1
.names lut_$true_output_0_0 sdffre_out[0]_input_2_0
1 1
.names lut_$true_output_0_0 sdffre_out[1]_input_2_0
1 1
.names lut_$true_output_0_0 sdffre_out[2]_input_2_0
1 1
.names lut_$true_output_0_0 sdffre_out[3]_input_2_0
1 1
.names lut_$true_output_0_0 sdffre_out[4]_input_2_0
1 1
.names lut_$true_output_0_0 sdffre_out[5]_input_2_0
1 1
.names sdffre__32__output_0_0 lut__30__input_0_3
1 1
.names sdffre__32__output_0_0 lut_out[7]_input_0_3
1 1
.names sdffre__32__output_0_0 lut__24__input_0_0
1 1
.names lut__24__output_0_0 sdffre_out[0]_input_0_0
1 1
.names lut__28__output_0_0 sdffre_out[4]_input_0_0
1 1
.names lut__25__output_0_0 sdffre_out[1]_input_0_0
1 1
.names lut__26__output_0_0 sdffre_out[2]_input_0_0
1 1
.names lut__30__output_0_0 sdffre_out[6]_input_0_0
1 1
.names lut__29__output_0_0 sdffre_out[5]_input_0_0
1 1
.names lut__27__output_0_0 sdffre_out[3]_input_0_0
1 1
.names lut__31__output_0_0 sdffre__32__input_0_0
1 1

#Cell instances
.names __vpr__unconn0 lut__25__input_0_1 lut__25__input_0_2 lut__25__input_0_3 __vpr__unconn1 lut__25__output_0_0 
01000 1
01010 1
00110 1
01110 1

.names lut__28__input_0_0 lut__28__input_0_1 __vpr__unconn2 lut__28__input_0_3 __vpr__unconn3 lut__28__output_0_0 
01000 1
11000 1
10010 1
11010 1

.names lut__29__input_0_0 lut__29__input_0_1 __vpr__unconn4 lut__29__input_0_3 __vpr__unconn5 lut__29__output_0_0 
11000 1
00010 1
01010 1
11010 1

.names lut__30__input_0_0 lut__30__input_0_1 __vpr__unconn6 lut__30__input_0_3 __vpr__unconn7 lut__30__output_0_0 
00000 1
01000 1
11000 1
11010 1

.names lut__31__input_0_0 __vpr__unconn8 __vpr__unconn9 lut__31__input_0_3 lut__31__input_0_4 lut__31__output_0_0 
00000 1
00010 1
10010 1
00001 1

.names __vpr__unconn10 __vpr__unconn11 __vpr__unconn12 lut_out[7]_input_0_3 __vpr__unconn13 lut_out[7]_output_0_0 
00000 1

.names lut__24__input_0_0 __vpr__unconn14 lut__24__input_0_2 __vpr__unconn15 lut__24__input_0_4 lut__24__output_0_0 
00100 1
00001 1
10001 1
00101 1

.names __vpr__unconn16 __vpr__unconn17 __vpr__unconn18 __vpr__unconn19 __vpr__unconn20 lut_$true_output_0_0 
00000 1

.names lut__26__input_0_0 __vpr__unconn21 __vpr__unconn22 lut__26__input_0_3 lut__26__input_0_4 lut__26__output_0_0 
10000 1
10001 1
00011 1
10011 1

.names __vpr__unconn23 lut__27__input_0_1 lut__27__input_0_2 lut__27__input_0_3 __vpr__unconn24 lut__27__output_0_0 
00100 1
01100 1
01010 1
01110 1

.subckt sdffre \
    C=sdffre_out[6]_clock_0_0 \
    D=sdffre_out[6]_input_0_0 \
    E=sdffre_out[6]_input_2_0 \
    R=sdffre_out[6]_input_1_0 \
    Q=sdffre_out[6]_output_0_0

.subckt sdffre \
    C=sdffre__32__clock_0_0 \
    D=sdffre__32__input_0_0 \
    E=sdffre__32__input_2_0 \
    R=sdffre__32__input_1_0 \
    Q=sdffre__32__output_0_0
.param INIT_VALUE 1

.subckt sdffre \
    C=sdffre_out[0]_clock_0_0 \
    D=sdffre_out[0]_input_0_0 \
    E=sdffre_out[0]_input_2_0 \
    R=sdffre_out[0]_input_1_0 \
    Q=sdffre_out[0]_output_0_0

.subckt sdffre \
    C=sdffre_out[1]_clock_0_0 \
    D=sdffre_out[1]_input_0_0 \
    E=sdffre_out[1]_input_2_0 \
    R=sdffre_out[1]_input_1_0 \
    Q=sdffre_out[1]_output_0_0

.subckt sdffre \
    C=sdffre_out[2]_clock_0_0 \
    D=sdffre_out[2]_input_0_0 \
    E=sdffre_out[2]_input_2_0 \
    R=sdffre_out[2]_input_1_0 \
    Q=sdffre_out[2]_output_0_0

.subckt sdffre \
    C=sdffre_out[3]_clock_0_0 \
    D=sdffre_out[3]_input_0_0 \
    E=sdffre_out[3]_input_2_0 \
    R=sdffre_out[3]_input_1_0 \
    Q=sdffre_out[3]_output_0_0

.subckt sdffre \
    C=sdffre_out[4]_clock_0_0 \
    D=sdffre_out[4]_input_0_0 \
    E=sdffre_out[4]_input_2_0 \
    R=sdffre_out[4]_input_1_0 \
    Q=sdffre_out[4]_output_0_0

.subckt sdffre \
    C=sdffre_out[5]_clock_0_0 \
    D=sdffre_out[5]_input_0_0 \
    E=sdffre_out[5]_input_2_0 \
    R=sdffre_out[5]_input_1_0 \
    Q=sdffre_out[5]_output_0_0


.end
