<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3196" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3196{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3196{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3196{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3196{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3196{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t6_3196{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3196{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t8_3196{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t9_3196{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3196{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_3196{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tc_3196{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_3196{left:69px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3196{left:69px;bottom:904px;letter-spacing:-0.12px;word-spacing:-1.13px;}
#tf_3196{left:249px;bottom:911px;}
#tg_3196{left:264px;bottom:904px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#th_3196{left:69px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_3196{left:69px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_3196{left:69px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3196{left:69px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_3196{left:69px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3196{left:69px;bottom:796px;letter-spacing:-0.14px;}
#tn_3196{left:69px;bottom:728px;letter-spacing:0.13px;}
#to_3196{left:150px;bottom:728px;letter-spacing:0.2px;word-spacing:0.07px;}
#tp_3196{left:69px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3196{left:69px;bottom:676px;}
#tr_3196{left:95px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3196{left:69px;bottom:653px;}
#tt_3196{left:95px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tu_3196{left:95px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_3196{left:69px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_3196{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3196{left:69px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3196{left:69px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3196{left:69px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3196{left:69px;bottom:524px;letter-spacing:-0.37px;}
#t11_3196{left:69px;bottom:499px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t12_3196{left:69px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_3196{left:69px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_3196{left:69px;bottom:407px;letter-spacing:0.12px;}
#t15_3196{left:151px;bottom:407px;letter-spacing:0.15px;word-spacing:0.01px;}
#t16_3196{left:69px;bottom:383px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t17_3196{left:69px;bottom:367px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#t18_3196{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t19_3196{left:69px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3196{left:69px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_3196{left:69px;bottom:292px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t1c_3196{left:69px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3196{left:69px;bottom:258px;letter-spacing:-0.2px;}
#t1e_3196{left:69px;bottom:190px;letter-spacing:0.14px;}
#t1f_3196{left:150px;bottom:190px;letter-spacing:0.21px;}
#t1g_3196{left:69px;bottom:165px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t1h_3196{left:69px;bottom:148px;letter-spacing:-0.17px;word-spacing:-0.44px;}

.s1_3196{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3196{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3196{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3196{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3196{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3196{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3196{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3196" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3196Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3196" style="-webkit-user-select: none;"><object width="935" height="1210" data="3196/3196.svg" type="image/svg+xml" id="pdf3196" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3196" class="t s1_3196">6-6 </span><span id="t2_3196" class="t s1_3196">Vol. 3A </span>
<span id="t3_3196" class="t s2_3196">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3196" class="t s3_3196">The abort-class exceptions do not support reliable restarting of the program or task. Abort handlers are designed </span>
<span id="t5_3196" class="t s3_3196">to collect diagnostic information about the state of the processor when the abort exception occurred and then shut </span>
<span id="t6_3196" class="t s3_3196">down the application and system as gracefully as possible. </span>
<span id="t7_3196" class="t s3_3196">Interrupts rigorously support restarting of interrupted programs and tasks without loss of continuity. The return </span>
<span id="t8_3196" class="t s3_3196">instruction pointer saved for an interrupt points to the next instruction to be executed at the instruction boundary </span>
<span id="t9_3196" class="t s3_3196">where the processor took the interrupt. If the instruction just executed has a repeat prefix, the interrupt is taken </span>
<span id="ta_3196" class="t s3_3196">at the end of the current iteration with the registers set to execute the next iteration. </span>
<span id="tb_3196" class="t s3_3196">The ability of a P6 family processor to speculatively execute instructions does not affect the taking of interrupts by </span>
<span id="tc_3196" class="t s3_3196">the processor. Interrupts are taken at instruction boundaries located during the retirement phase of instruction </span>
<span id="td_3196" class="t s3_3196">execution; so they are always taken in the “in-order” instruction stream. See Chapter 2, “Intel® 64 and IA-32 </span>
<span id="te_3196" class="t s3_3196">Architectures,” in the Intel </span>
<span id="tf_3196" class="t s4_3196">® </span>
<span id="tg_3196" class="t s3_3196">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for more informa- </span>
<span id="th_3196" class="t s3_3196">tion about the P6 family processors’ microarchitecture and its support for out-of-order instruction execution. </span>
<span id="ti_3196" class="t s3_3196">Note that the Pentium processor and earlier IA-32 processors also perform varying amounts of prefetching and </span>
<span id="tj_3196" class="t s3_3196">preliminary decoding. With these processors as well, exceptions and interrupts are not signaled until actual “in- </span>
<span id="tk_3196" class="t s3_3196">order” execution of the instructions. For a given code sample, the signaling of exceptions occurs uniformly when </span>
<span id="tl_3196" class="t s3_3196">the code is executed on any family of IA-32 processors (except where new exceptions or new opcodes have been </span>
<span id="tm_3196" class="t s3_3196">defined). </span>
<span id="tn_3196" class="t s5_3196">6.7 </span><span id="to_3196" class="t s5_3196">NONMASKABLE INTERRUPT (NMI) </span>
<span id="tp_3196" class="t s3_3196">The nonmaskable interrupt (NMI) can be generated in either of two ways: </span>
<span id="tq_3196" class="t s6_3196">• </span><span id="tr_3196" class="t s3_3196">External hardware asserts the NMI pin. </span>
<span id="ts_3196" class="t s6_3196">• </span><span id="tt_3196" class="t s3_3196">The processor receives a message on the system bus (Pentium 4, Intel Core Duo, Intel Core 2, Intel Atom, and </span>
<span id="tu_3196" class="t s3_3196">Intel Xeon processors) or the APIC serial bus (P6 family and Pentium processors) with a delivery mode NMI. </span>
<span id="tv_3196" class="t s3_3196">When the processor receives a NMI from either of these sources, the processor handles it immediately by calling </span>
<span id="tw_3196" class="t s3_3196">the NMI handler pointed to by interrupt vector number 2. The processor also invokes certain hardware conditions </span>
<span id="tx_3196" class="t s3_3196">to ensure that no other interrupts, including NMI interrupts, are received until the NMI handler has completed </span>
<span id="ty_3196" class="t s3_3196">executing (see Section 1.7.1, “Handling Multiple NMIs”). </span>
<span id="tz_3196" class="t s3_3196">Also, when an NMI is received from either of the above sources, it cannot be masked by the IF flag in the EFLAGS </span>
<span id="t10_3196" class="t s3_3196">register. </span>
<span id="t11_3196" class="t s3_3196">It is possible to issue a maskable hardware interrupt (through the INTR pin) to vector 2 to invoke the NMI interrupt </span>
<span id="t12_3196" class="t s3_3196">handler; however, this interrupt will not truly be an NMI interrupt. A true NMI interrupt that activates the </span>
<span id="t13_3196" class="t s3_3196">processor’s NMI-handling hardware can only be delivered through one of the mechanisms listed above. </span>
<span id="t14_3196" class="t s7_3196">6.7.1 </span><span id="t15_3196" class="t s7_3196">Handling Multiple NMIs </span>
<span id="t16_3196" class="t s3_3196">While an NMI interrupt handler is executing, the processor blocks delivery of subsequent NMIs until the next execu- </span>
<span id="t17_3196" class="t s3_3196">tion of the IRET instruction. This blocking of NMIs prevents nested execution of the NMI handler. It is recommended </span>
<span id="t18_3196" class="t s3_3196">that the NMI interrupt handler be accessed through an interrupt gate to disable maskable hardware interrupts (see </span>
<span id="t19_3196" class="t s3_3196">Section 1.8.1, “Masking Maskable Hardware Interrupts”). </span>
<span id="t1a_3196" class="t s3_3196">An execution of the IRET instruction unblocks NMIs even if the instruction causes a fault. For example, if the IRET </span>
<span id="t1b_3196" class="t s3_3196">instruction executes with EFLAGS.VM = 1 and IOPL of less than 3, a general-protection exception is generated (see </span>
<span id="t1c_3196" class="t s3_3196">Section 21.2.7, “Sensitive Instructions”). In such a case, NMIs are unmasked before the exception handler is </span>
<span id="t1d_3196" class="t s3_3196">invoked. </span>
<span id="t1e_3196" class="t s5_3196">6.8 </span><span id="t1f_3196" class="t s5_3196">ENABLING AND DISABLING INTERRUPTS </span>
<span id="t1g_3196" class="t s3_3196">The processor inhibits the generation of some interrupts, depending on the state of the processor and of the IF and </span>
<span id="t1h_3196" class="t s3_3196">RF flags in the EFLAGS register, as described in the following sections. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
