Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 23 14:32:18 2024
| Host         : Spicetop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sprinkler_timing_summary_routed.rpt -pb sprinkler_timing_summary_routed.pb -rpx sprinkler_timing_summary_routed.rpx -warn_on_violation
| Design       : sprinkler
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 center
                            (input port)
  Destination:            combo1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 5.115ns (55.794%)  route 4.053ns (44.206%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  center (IN)
                         net (fo=0)                   0.000     0.000    center
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  center_IBUF_inst/O
                         net (fo=8, routed)           1.419     2.880    center_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.004 r  combo1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.634     5.638    combo1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.168 r  combo1_OBUF_inst/O
                         net (fo=0)                   0.000     9.168    combo1
    E19                                                               r  combo1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            combo6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 5.327ns (60.152%)  route 3.529ns (39.848%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  left_IBUF_inst/O
                         net (fo=8, routed)           1.453     2.917    left_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.154     3.071 r  combo6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.075     5.147    combo6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.709     8.856 r  combo6_OBUF_inst/O
                         net (fo=0)                   0.000     8.856    combo6
    U14                                                               r  combo6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 center
                            (input port)
  Destination:            combo0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 5.326ns (60.816%)  route 3.432ns (39.184%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  center (IN)
                         net (fo=0)                   0.000     0.000    center
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  center_IBUF_inst/O
                         net (fo=8, routed)           1.411     2.873    center_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.152     3.025 r  combo0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.020     5.045    combo0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.713     8.758 r  combo0_OBUF_inst/O
                         net (fo=0)                   0.000     8.758    combo0
    U16                                                               r  combo0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            combo7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 5.322ns (61.215%)  route 3.372ns (38.785%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  left_IBUF_inst/O
                         net (fo=8, routed)           1.448     2.912    left_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.150     3.062 r  combo7_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.924     4.986    combo7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.709     8.695 r  combo7_OBUF_inst/O
                         net (fo=0)                   0.000     8.695    combo7
    V14                                                               r  combo7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 center
                            (input port)
  Destination:            combo3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 5.324ns (61.413%)  route 3.345ns (38.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  center (IN)
                         net (fo=0)                   0.000     0.000    center
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  center_IBUF_inst/O
                         net (fo=8, routed)           1.419     2.880    center_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.152     3.032 r  combo3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.927     4.959    combo3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.711     8.670 r  combo3_OBUF_inst/O
                         net (fo=0)                   0.000     8.670    combo3
    V19                                                               r  combo3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            combo4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 5.096ns (59.533%)  route 3.464ns (40.467%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  left_IBUF_inst/O
                         net (fo=8, routed)           1.453     2.917    left_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.124     3.041 r  combo4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.011     5.052    combo4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.561 r  combo4_OBUF_inst/O
                         net (fo=0)                   0.000     8.561    combo4
    W18                                                               r  combo4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 center
                            (input port)
  Destination:            combo2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.557ns  (logic 5.086ns (59.441%)  route 3.471ns (40.559%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  center (IN)
                         net (fo=0)                   0.000     0.000    center
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  center_IBUF_inst/O
                         net (fo=8, routed)           1.411     2.873    center_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     2.997 r  combo2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.059     5.056    combo2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.557 r  combo2_OBUF_inst/O
                         net (fo=0)                   0.000     8.557    combo2
    U19                                                               r  combo2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            combo5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 5.102ns (60.557%)  route 3.323ns (39.443%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  left_IBUF_inst/O
                         net (fo=8, routed)           1.448     2.912    left_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.124     3.036 r  combo5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.875     4.911    combo5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.426 r  combo5_OBUF_inst/O
                         net (fo=0)                   0.000     8.426    combo5
    U15                                                               r  combo5 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            combo5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.481ns (62.646%)  route 0.883ns (37.354%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  up_IBUF_inst/O
                         net (fo=8, routed)           0.458     0.679    up_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.724 r  combo5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.425     1.149    combo5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.365 r  combo5_OBUF_inst/O
                         net (fo=0)                   0.000     2.365    combo5
    U15                                                               r  combo5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            combo2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.464ns (61.504%)  route 0.916ns (38.496%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  right (IN)
                         net (fo=0)                   0.000     0.000    right
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  right_IBUF_inst/O
                         net (fo=8, routed)           0.419     0.636    right_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     0.681 r  combo2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.497     1.178    combo2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.380 r  combo2_OBUF_inst/O
                         net (fo=0)                   0.000     2.380    combo2
    U19                                                               r  combo2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            combo3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.537ns (64.124%)  route 0.860ns (35.876%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  right_IBUF_inst/O
                         net (fo=8, routed)           0.418     0.635    right_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.048     0.683 r  combo3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.442     1.124    combo3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.397 r  combo3_OBUF_inst/O
                         net (fo=0)                   0.000     2.397    combo3
    V19                                                               r  combo3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            combo4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.476ns (61.078%)  route 0.940ns (38.922%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  up_IBUF_inst/O
                         net (fo=8, routed)           0.465     0.685    up_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.730 r  combo4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.476     1.206    combo4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.416 r  combo4_OBUF_inst/O
                         net (fo=0)                   0.000     2.416    combo4
    W18                                                               r  combo4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            combo0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.539ns (63.555%)  route 0.882ns (36.445%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  right (IN)
                         net (fo=0)                   0.000     0.000    right
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  right_IBUF_inst/O
                         net (fo=8, routed)           0.419     0.636    right_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.049     0.685 r  combo0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.463     1.148    combo0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.421 r  combo0_OBUF_inst/O
                         net (fo=0)                   0.000     2.421    combo0
    U16                                                               r  combo0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            combo7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.534ns (62.807%)  route 0.908ns (37.193%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  up_IBUF_inst/O
                         net (fo=8, routed)           0.458     0.679    up_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.044     0.723 r  combo7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.450     1.173    combo7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.269     2.442 r  combo7_OBUF_inst/O
                         net (fo=0)                   0.000     2.442    combo7
    V14                                                               r  combo7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            combo6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.538ns (61.550%)  route 0.961ns (38.450%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  up_IBUF_inst/O
                         net (fo=8, routed)           0.465     0.685    up_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.730 r  combo6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.496     1.227    combo6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.272     2.499 r  combo6_OBUF_inst/O
                         net (fo=0)                   0.000     2.499    combo6
    U14                                                               r  combo6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            combo1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.492ns (56.691%)  route 1.140ns (43.309%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  right_IBUF_inst/O
                         net (fo=8, routed)           0.418     0.635    right_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     0.680 r  combo1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.722     1.402    combo1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.632 r  combo1_OBUF_inst/O
                         net (fo=0)                   0.000     2.632    combo1
    E19                                                               r  combo1 (OUT)
  -------------------------------------------------------------------    -------------------





