<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>r500_reg.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/r500_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/r500_reg.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='r500_reg.h.html'>r500_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: r500_reg.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2008 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2008 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2009 Jerome Glisse.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="9">9</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="10">10</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="11">11</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="12">12</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="16">16</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="20">20</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="23">23</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="24">24</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="27">27</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="28">28</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/__R500_REG_H__">__R500_REG_H__</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/__R500_REG_H__" data-ref="_M/__R500_REG_H__">__R500_REG_H__</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* pipe config regs */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/R300_GA_POLY_MODE" data-ref="_M/R300_GA_POLY_MODE">R300_GA_POLY_MODE</dfn>				0x4288</u></td></tr>
<tr><th id="35">35</th><td><u>#       define <dfn class="macro" id="_M/R300_FRONT_PTYPE_POINT" data-ref="_M/R300_FRONT_PTYPE_POINT">R300_FRONT_PTYPE_POINT</dfn>                   (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="36">36</th><td><u>#       define <dfn class="macro" id="_M/R300_FRONT_PTYPE_LINE" data-ref="_M/R300_FRONT_PTYPE_LINE">R300_FRONT_PTYPE_LINE</dfn>                    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="37">37</th><td><u>#       define <dfn class="macro" id="_M/R300_FRONT_PTYPE_TRIANGE" data-ref="_M/R300_FRONT_PTYPE_TRIANGE">R300_FRONT_PTYPE_TRIANGE</dfn>                 (2 &lt;&lt; 4)</u></td></tr>
<tr><th id="38">38</th><td><u>#       define <dfn class="macro" id="_M/R300_BACK_PTYPE_POINT" data-ref="_M/R300_BACK_PTYPE_POINT">R300_BACK_PTYPE_POINT</dfn>                    (0 &lt;&lt; 7)</u></td></tr>
<tr><th id="39">39</th><td><u>#       define <dfn class="macro" id="_M/R300_BACK_PTYPE_LINE" data-ref="_M/R300_BACK_PTYPE_LINE">R300_BACK_PTYPE_LINE</dfn>                     (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="40">40</th><td><u>#       define <dfn class="macro" id="_M/R300_BACK_PTYPE_TRIANGE" data-ref="_M/R300_BACK_PTYPE_TRIANGE">R300_BACK_PTYPE_TRIANGE</dfn>                  (2 &lt;&lt; 7)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/R300_GA_ROUND_MODE" data-ref="_M/R300_GA_ROUND_MODE">R300_GA_ROUND_MODE</dfn>				0x428c</u></td></tr>
<tr><th id="42">42</th><td><u>#       define <dfn class="macro" id="_M/R300_GEOMETRY_ROUND_TRUNC" data-ref="_M/R300_GEOMETRY_ROUND_TRUNC">R300_GEOMETRY_ROUND_TRUNC</dfn>                (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="43">43</th><td><u>#       define <dfn class="macro" id="_M/R300_GEOMETRY_ROUND_NEAREST" data-ref="_M/R300_GEOMETRY_ROUND_NEAREST">R300_GEOMETRY_ROUND_NEAREST</dfn>              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="44">44</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_ROUND_TRUNC" data-ref="_M/R300_COLOR_ROUND_TRUNC">R300_COLOR_ROUND_TRUNC</dfn>                   (0 &lt;&lt; 2)</u></td></tr>
<tr><th id="45">45</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_ROUND_NEAREST" data-ref="_M/R300_COLOR_ROUND_NEAREST">R300_COLOR_ROUND_NEAREST</dfn>                 (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/R300_GB_MSPOS0" data-ref="_M/R300_GB_MSPOS0">R300_GB_MSPOS0</dfn>				        0x4010</u></td></tr>
<tr><th id="47">47</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_X0_SHIFT" data-ref="_M/R300_MS_X0_SHIFT">R300_MS_X0_SHIFT</dfn>                         0</u></td></tr>
<tr><th id="48">48</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_Y0_SHIFT" data-ref="_M/R300_MS_Y0_SHIFT">R300_MS_Y0_SHIFT</dfn>                         4</u></td></tr>
<tr><th id="49">49</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_X1_SHIFT" data-ref="_M/R300_MS_X1_SHIFT">R300_MS_X1_SHIFT</dfn>                         8</u></td></tr>
<tr><th id="50">50</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_Y1_SHIFT" data-ref="_M/R300_MS_Y1_SHIFT">R300_MS_Y1_SHIFT</dfn>                         12</u></td></tr>
<tr><th id="51">51</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_X2_SHIFT" data-ref="_M/R300_MS_X2_SHIFT">R300_MS_X2_SHIFT</dfn>                         16</u></td></tr>
<tr><th id="52">52</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_Y2_SHIFT" data-ref="_M/R300_MS_Y2_SHIFT">R300_MS_Y2_SHIFT</dfn>                         20</u></td></tr>
<tr><th id="53">53</th><td><u>#       define <dfn class="macro" id="_M/R300_MSBD0_Y_SHIFT" data-ref="_M/R300_MSBD0_Y_SHIFT">R300_MSBD0_Y_SHIFT</dfn>                       24</u></td></tr>
<tr><th id="54">54</th><td><u>#       define <dfn class="macro" id="_M/R300_MSBD0_X_SHIFT" data-ref="_M/R300_MSBD0_X_SHIFT">R300_MSBD0_X_SHIFT</dfn>                       28</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/R300_GB_MSPOS1" data-ref="_M/R300_GB_MSPOS1">R300_GB_MSPOS1</dfn>				        0x4014</u></td></tr>
<tr><th id="56">56</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_X3_SHIFT" data-ref="_M/R300_MS_X3_SHIFT">R300_MS_X3_SHIFT</dfn>                         0</u></td></tr>
<tr><th id="57">57</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_Y3_SHIFT" data-ref="_M/R300_MS_Y3_SHIFT">R300_MS_Y3_SHIFT</dfn>                         4</u></td></tr>
<tr><th id="58">58</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_X4_SHIFT" data-ref="_M/R300_MS_X4_SHIFT">R300_MS_X4_SHIFT</dfn>                         8</u></td></tr>
<tr><th id="59">59</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_Y4_SHIFT" data-ref="_M/R300_MS_Y4_SHIFT">R300_MS_Y4_SHIFT</dfn>                         12</u></td></tr>
<tr><th id="60">60</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_X5_SHIFT" data-ref="_M/R300_MS_X5_SHIFT">R300_MS_X5_SHIFT</dfn>                         16</u></td></tr>
<tr><th id="61">61</th><td><u>#       define <dfn class="macro" id="_M/R300_MS_Y5_SHIFT" data-ref="_M/R300_MS_Y5_SHIFT">R300_MS_Y5_SHIFT</dfn>                         20</u></td></tr>
<tr><th id="62">62</th><td><u>#       define <dfn class="macro" id="_M/R300_MSBD1_SHIFT" data-ref="_M/R300_MSBD1_SHIFT">R300_MSBD1_SHIFT</dfn>                         24</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/R300_GA_ENHANCE" data-ref="_M/R300_GA_ENHANCE">R300_GA_ENHANCE</dfn>				        0x4274</u></td></tr>
<tr><th id="65">65</th><td><u>#       define <dfn class="macro" id="_M/R300_GA_DEADLOCK_CNTL" data-ref="_M/R300_GA_DEADLOCK_CNTL">R300_GA_DEADLOCK_CNTL</dfn>                    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="66">66</th><td><u>#       define <dfn class="macro" id="_M/R300_GA_FASTSYNC_CNTL" data-ref="_M/R300_GA_FASTSYNC_CNTL">R300_GA_FASTSYNC_CNTL</dfn>                    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_DSTCACHE_CTLSTAT" data-ref="_M/R300_RB3D_DSTCACHE_CTLSTAT">R300_RB3D_DSTCACHE_CTLSTAT</dfn>              0x4e4c</u></td></tr>
<tr><th id="68">68</th><td><u>#	define <dfn class="macro" id="_M/R300_RB3D_DC_FLUSH" data-ref="_M/R300_RB3D_DC_FLUSH">R300_RB3D_DC_FLUSH</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="69">69</th><td><u>#	define <dfn class="macro" id="_M/R300_RB3D_DC_FREE" data-ref="_M/R300_RB3D_DC_FREE">R300_RB3D_DC_FREE</dfn>		(2 &lt;&lt; 2)</u></td></tr>
<tr><th id="70">70</th><td><u>#	define <dfn class="macro" id="_M/R300_RB3D_DC_FINISH" data-ref="_M/R300_RB3D_DC_FINISH">R300_RB3D_DC_FINISH</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_ZCACHE_CTLSTAT" data-ref="_M/R300_RB3D_ZCACHE_CTLSTAT">R300_RB3D_ZCACHE_CTLSTAT</dfn>			0x4f18</u></td></tr>
<tr><th id="72">72</th><td><u>#       define <dfn class="macro" id="_M/R300_ZC_FLUSH" data-ref="_M/R300_ZC_FLUSH">R300_ZC_FLUSH</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="73">73</th><td><u>#       define <dfn class="macro" id="_M/R300_ZC_FREE" data-ref="_M/R300_ZC_FREE">R300_ZC_FREE</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="74">74</th><td><u>#       define <dfn class="macro" id="_M/R300_ZC_FLUSH_ALL" data-ref="_M/R300_ZC_FLUSH_ALL">R300_ZC_FLUSH_ALL</dfn>                        0x3</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/R400_GB_PIPE_SELECT" data-ref="_M/R400_GB_PIPE_SELECT">R400_GB_PIPE_SELECT</dfn>             0x402c</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/R500_DYN_SCLK_PWMEM_PIPE" data-ref="_M/R500_DYN_SCLK_PWMEM_PIPE">R500_DYN_SCLK_PWMEM_PIPE</dfn>        0x000d /* PLL */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/R500_SU_REG_DEST" data-ref="_M/R500_SU_REG_DEST">R500_SU_REG_DEST</dfn>                0x42c8</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/R300_GB_TILE_CONFIG" data-ref="_M/R300_GB_TILE_CONFIG">R300_GB_TILE_CONFIG</dfn>             0x4018</u></td></tr>
<tr><th id="79">79</th><td><u>#       define <dfn class="macro" id="_M/R300_ENABLE_TILING" data-ref="_M/R300_ENABLE_TILING">R300_ENABLE_TILING</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="80">80</th><td><u>#       define <dfn class="macro" id="_M/R300_PIPE_COUNT_RV350" data-ref="_M/R300_PIPE_COUNT_RV350">R300_PIPE_COUNT_RV350</dfn>    (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="81">81</th><td><u>#       define <dfn class="macro" id="_M/R300_PIPE_COUNT_R300" data-ref="_M/R300_PIPE_COUNT_R300">R300_PIPE_COUNT_R300</dfn>     (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="82">82</th><td><u>#       define <dfn class="macro" id="_M/R300_PIPE_COUNT_R420_3P" data-ref="_M/R300_PIPE_COUNT_R420_3P">R300_PIPE_COUNT_R420_3P</dfn>  (6 &lt;&lt; 1)</u></td></tr>
<tr><th id="83">83</th><td><u>#       define <dfn class="macro" id="_M/R300_PIPE_COUNT_R420" data-ref="_M/R300_PIPE_COUNT_R420">R300_PIPE_COUNT_R420</dfn>     (7 &lt;&lt; 1)</u></td></tr>
<tr><th id="84">84</th><td><u>#       define <dfn class="macro" id="_M/R300_TILE_SIZE_8" data-ref="_M/R300_TILE_SIZE_8">R300_TILE_SIZE_8</dfn>         (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="85">85</th><td><u>#       define <dfn class="macro" id="_M/R300_TILE_SIZE_16" data-ref="_M/R300_TILE_SIZE_16">R300_TILE_SIZE_16</dfn>        (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="86">86</th><td><u>#       define <dfn class="macro" id="_M/R300_TILE_SIZE_32" data-ref="_M/R300_TILE_SIZE_32">R300_TILE_SIZE_32</dfn>        (2 &lt;&lt; 4)</u></td></tr>
<tr><th id="87">87</th><td><u>#       define <dfn class="macro" id="_M/R300_SUBPIXEL_1_12" data-ref="_M/R300_SUBPIXEL_1_12">R300_SUBPIXEL_1_12</dfn>       (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="88">88</th><td><u>#       define <dfn class="macro" id="_M/R300_SUBPIXEL_1_16" data-ref="_M/R300_SUBPIXEL_1_16">R300_SUBPIXEL_1_16</dfn>       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/R300_DST_PIPE_CONFIG" data-ref="_M/R300_DST_PIPE_CONFIG">R300_DST_PIPE_CONFIG</dfn>            0x170c</u></td></tr>
<tr><th id="90">90</th><td><u>#       define <dfn class="macro" id="_M/R300_PIPE_AUTO_CONFIG" data-ref="_M/R300_PIPE_AUTO_CONFIG">R300_PIPE_AUTO_CONFIG</dfn>    (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/R300_RB2D_DSTCACHE_MODE" data-ref="_M/R300_RB2D_DSTCACHE_MODE">R300_RB2D_DSTCACHE_MODE</dfn>         0x3428</u></td></tr>
<tr><th id="92">92</th><td><u>#       define <dfn class="macro" id="_M/R300_DC_AUTOFLUSH_ENABLE" data-ref="_M/R300_DC_AUTOFLUSH_ENABLE">R300_DC_AUTOFLUSH_ENABLE</dfn> (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="93">93</th><td><u>#       define <dfn class="macro" id="_M/R300_DC_DC_DISABLE_IGNORE_PE" data-ref="_M/R300_DC_DC_DISABLE_IGNORE_PE">R300_DC_DC_DISABLE_IGNORE_PE</dfn> (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_STAT" data-ref="_M/RADEON_CP_STAT">RADEON_CP_STAT</dfn>		0x7C0</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RADEON_RBBM_CMDFIFO_ADDR" data-ref="_M/RADEON_RBBM_CMDFIFO_ADDR">RADEON_RBBM_CMDFIFO_ADDR</dfn>	0xE70</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/RADEON_RBBM_CMDFIFO_DATA" data-ref="_M/RADEON_RBBM_CMDFIFO_DATA">RADEON_RBBM_CMDFIFO_DATA</dfn>	0xE74</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/RADEON_ISYNC_CNTL" data-ref="_M/RADEON_ISYNC_CNTL">RADEON_ISYNC_CNTL</dfn>		0x1724</u></td></tr>
<tr><th id="99">99</th><td><u>#	define <dfn class="macro" id="_M/RADEON_ISYNC_ANY2D_IDLE3D" data-ref="_M/RADEON_ISYNC_ANY2D_IDLE3D">RADEON_ISYNC_ANY2D_IDLE3D</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="100">100</th><td><u>#	define <dfn class="macro" id="_M/RADEON_ISYNC_ANY3D_IDLE2D" data-ref="_M/RADEON_ISYNC_ANY3D_IDLE2D">RADEON_ISYNC_ANY3D_IDLE2D</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="101">101</th><td><u>#	define <dfn class="macro" id="_M/RADEON_ISYNC_TRIG2D_IDLE3D" data-ref="_M/RADEON_ISYNC_TRIG2D_IDLE3D">RADEON_ISYNC_TRIG2D_IDLE3D</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="102">102</th><td><u>#	define <dfn class="macro" id="_M/RADEON_ISYNC_TRIG3D_IDLE2D" data-ref="_M/RADEON_ISYNC_TRIG3D_IDLE2D">RADEON_ISYNC_TRIG3D_IDLE2D</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="103">103</th><td><u>#	define <dfn class="macro" id="_M/RADEON_ISYNC_WAIT_IDLEGUI" data-ref="_M/RADEON_ISYNC_WAIT_IDLEGUI">RADEON_ISYNC_WAIT_IDLEGUI</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="104">104</th><td><u>#	define <dfn class="macro" id="_M/RADEON_ISYNC_CPSCRATCH_IDLEGUI" data-ref="_M/RADEON_ISYNC_CPSCRATCH_IDLEGUI">RADEON_ISYNC_CPSCRATCH_IDLEGUI</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/RS480_NB_MC_INDEX" data-ref="_M/RS480_NB_MC_INDEX">RS480_NB_MC_INDEX</dfn>               0x168</u></td></tr>
<tr><th id="107">107</th><td><u>#	define <dfn class="macro" id="_M/RS480_NB_MC_IND_WR_EN" data-ref="_M/RS480_NB_MC_IND_WR_EN">RS480_NB_MC_IND_WR_EN</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/RS480_NB_MC_DATA" data-ref="_M/RS480_NB_MC_DATA">RS480_NB_MC_DATA</dfn>                0x16c</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/*</i></td></tr>
<tr><th id="111">111</th><td><i> * RS690</i></td></tr>
<tr><th id="112">112</th><td><i> */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/RS690_MCCFG_FB_LOCATION" data-ref="_M/RS690_MCCFG_FB_LOCATION">RS690_MCCFG_FB_LOCATION</dfn>		0x100</u></td></tr>
<tr><th id="114">114</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_FB_START_MASK" data-ref="_M/RS690_MC_FB_START_MASK">RS690_MC_FB_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="115">115</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_FB_START_SHIFT" data-ref="_M/RS690_MC_FB_START_SHIFT">RS690_MC_FB_START_SHIFT</dfn>		0</u></td></tr>
<tr><th id="116">116</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_FB_TOP_MASK" data-ref="_M/RS690_MC_FB_TOP_MASK">RS690_MC_FB_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="117">117</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_FB_TOP_SHIFT" data-ref="_M/RS690_MC_FB_TOP_SHIFT">RS690_MC_FB_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/RS690_MCCFG_AGP_LOCATION" data-ref="_M/RS690_MCCFG_AGP_LOCATION">RS690_MCCFG_AGP_LOCATION</dfn>	0x101</u></td></tr>
<tr><th id="119">119</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_AGP_START_MASK" data-ref="_M/RS690_MC_AGP_START_MASK">RS690_MC_AGP_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="120">120</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_AGP_START_SHIFT" data-ref="_M/RS690_MC_AGP_START_SHIFT">RS690_MC_AGP_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_AGP_TOP_MASK" data-ref="_M/RS690_MC_AGP_TOP_MASK">RS690_MC_AGP_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="122">122</th><td><u>#define		<dfn class="macro" id="_M/RS690_MC_AGP_TOP_SHIFT" data-ref="_M/RS690_MC_AGP_TOP_SHIFT">RS690_MC_AGP_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/RS690_MCCFG_AGP_BASE" data-ref="_M/RS690_MCCFG_AGP_BASE">RS690_MCCFG_AGP_BASE</dfn>		0x102</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/RS690_MCCFG_AGP_BASE_2" data-ref="_M/RS690_MCCFG_AGP_BASE_2">RS690_MCCFG_AGP_BASE_2</dfn>		0x103</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/RS690_MC_INIT_MISC_LAT_TIMER" data-ref="_M/RS690_MC_INIT_MISC_LAT_TIMER">RS690_MC_INIT_MISC_LAT_TIMER</dfn>            0x104</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/RS690_HDP_FB_LOCATION" data-ref="_M/RS690_HDP_FB_LOCATION">RS690_HDP_FB_LOCATION</dfn>		0x0134</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/RS690_MC_INDEX" data-ref="_M/RS690_MC_INDEX">RS690_MC_INDEX</dfn>				0x78</u></td></tr>
<tr><th id="128">128</th><td><u>#	define <dfn class="macro" id="_M/RS690_MC_INDEX_MASK" data-ref="_M/RS690_MC_INDEX_MASK">RS690_MC_INDEX_MASK</dfn>		0x1ff</u></td></tr>
<tr><th id="129">129</th><td><u>#	define <dfn class="macro" id="_M/RS690_MC_INDEX_WR_EN" data-ref="_M/RS690_MC_INDEX_WR_EN">RS690_MC_INDEX_WR_EN</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="130">130</th><td><u>#	define <dfn class="macro" id="_M/RS690_MC_INDEX_WR_ACK" data-ref="_M/RS690_MC_INDEX_WR_ACK">RS690_MC_INDEX_WR_ACK</dfn>		0x7f</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/RS690_MC_DATA" data-ref="_M/RS690_MC_DATA">RS690_MC_DATA</dfn>				0x7c</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/RS690_MC_STATUS" data-ref="_M/RS690_MC_STATUS">RS690_MC_STATUS</dfn>                         0x90</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/RS690_MC_STATUS_IDLE" data-ref="_M/RS690_MC_STATUS_IDLE">RS690_MC_STATUS_IDLE</dfn>                    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/RS480_AGP_BASE_2" data-ref="_M/RS480_AGP_BASE_2">RS480_AGP_BASE_2</dfn>		0x0164</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/RS480_MC_MISC_CNTL" data-ref="_M/RS480_MC_MISC_CNTL">RS480_MC_MISC_CNTL</dfn>              0x18</u></td></tr>
<tr><th id="136">136</th><td><u>#	define <dfn class="macro" id="_M/RS480_DISABLE_GTW" data-ref="_M/RS480_DISABLE_GTW">RS480_DISABLE_GTW</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="137">137</th><td><u>#	define <dfn class="macro" id="_M/RS480_GART_INDEX_REG_EN" data-ref="_M/RS480_GART_INDEX_REG_EN">RS480_GART_INDEX_REG_EN</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="138">138</th><td><u>#	define <dfn class="macro" id="_M/RS690_BLOCK_GFX_D3_EN" data-ref="_M/RS690_BLOCK_GFX_D3_EN">RS690_BLOCK_GFX_D3_EN</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/RS480_GART_FEATURE_ID" data-ref="_M/RS480_GART_FEATURE_ID">RS480_GART_FEATURE_ID</dfn>           0x2b</u></td></tr>
<tr><th id="140">140</th><td><u>#	define <dfn class="macro" id="_M/RS480_HANG_EN" data-ref="_M/RS480_HANG_EN">RS480_HANG_EN</dfn>	        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="141">141</th><td><u>#	define <dfn class="macro" id="_M/RS480_TLB_ENABLE" data-ref="_M/RS480_TLB_ENABLE">RS480_TLB_ENABLE</dfn>	        (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="142">142</th><td><u>#	define <dfn class="macro" id="_M/RS480_P2P_ENABLE" data-ref="_M/RS480_P2P_ENABLE">RS480_P2P_ENABLE</dfn>	        (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="143">143</th><td><u>#	define <dfn class="macro" id="_M/RS480_GTW_LAC_EN" data-ref="_M/RS480_GTW_LAC_EN">RS480_GTW_LAC_EN</dfn>	        (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="144">144</th><td><u>#	define <dfn class="macro" id="_M/RS480_2LEVEL_GART" data-ref="_M/RS480_2LEVEL_GART">RS480_2LEVEL_GART</dfn>	(0 &lt;&lt; 30)</u></td></tr>
<tr><th id="145">145</th><td><u>#	define <dfn class="macro" id="_M/RS480_1LEVEL_GART" data-ref="_M/RS480_1LEVEL_GART">RS480_1LEVEL_GART</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="146">146</th><td><u>#	define <dfn class="macro" id="_M/RS480_PDC_EN" data-ref="_M/RS480_PDC_EN">RS480_PDC_EN</dfn>	        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/RS480_GART_BASE" data-ref="_M/RS480_GART_BASE">RS480_GART_BASE</dfn>                 0x2c</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RS480_GART_CACHE_CNTRL" data-ref="_M/RS480_GART_CACHE_CNTRL">RS480_GART_CACHE_CNTRL</dfn>          0x2e</u></td></tr>
<tr><th id="149">149</th><td><u>#	define <dfn class="macro" id="_M/RS480_GART_CACHE_INVALIDATE" data-ref="_M/RS480_GART_CACHE_INVALIDATE">RS480_GART_CACHE_INVALIDATE</dfn> (1 &lt;&lt; 0) /* wait for it to clear */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/RS480_AGP_ADDRESS_SPACE_SIZE" data-ref="_M/RS480_AGP_ADDRESS_SPACE_SIZE">RS480_AGP_ADDRESS_SPACE_SIZE</dfn>    0x38</u></td></tr>
<tr><th id="151">151</th><td><u>#	define <dfn class="macro" id="_M/RS480_GART_EN" data-ref="_M/RS480_GART_EN">RS480_GART_EN</dfn>	        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="152">152</th><td><u>#	define <dfn class="macro" id="_M/RS480_VA_SIZE_32MB" data-ref="_M/RS480_VA_SIZE_32MB">RS480_VA_SIZE_32MB</dfn>	(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="153">153</th><td><u>#	define <dfn class="macro" id="_M/RS480_VA_SIZE_64MB" data-ref="_M/RS480_VA_SIZE_64MB">RS480_VA_SIZE_64MB</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="154">154</th><td><u>#	define <dfn class="macro" id="_M/RS480_VA_SIZE_128MB" data-ref="_M/RS480_VA_SIZE_128MB">RS480_VA_SIZE_128MB</dfn>	(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="155">155</th><td><u>#	define <dfn class="macro" id="_M/RS480_VA_SIZE_256MB" data-ref="_M/RS480_VA_SIZE_256MB">RS480_VA_SIZE_256MB</dfn>	(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="156">156</th><td><u>#	define <dfn class="macro" id="_M/RS480_VA_SIZE_512MB" data-ref="_M/RS480_VA_SIZE_512MB">RS480_VA_SIZE_512MB</dfn>	(4 &lt;&lt; 1)</u></td></tr>
<tr><th id="157">157</th><td><u>#	define <dfn class="macro" id="_M/RS480_VA_SIZE_1GB" data-ref="_M/RS480_VA_SIZE_1GB">RS480_VA_SIZE_1GB</dfn>	(5 &lt;&lt; 1)</u></td></tr>
<tr><th id="158">158</th><td><u>#	define <dfn class="macro" id="_M/RS480_VA_SIZE_2GB" data-ref="_M/RS480_VA_SIZE_2GB">RS480_VA_SIZE_2GB</dfn>	(6 &lt;&lt; 1)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RS480_AGP_MODE_CNTL" data-ref="_M/RS480_AGP_MODE_CNTL">RS480_AGP_MODE_CNTL</dfn>             0x39</u></td></tr>
<tr><th id="160">160</th><td><u>#	define <dfn class="macro" id="_M/RS480_POST_GART_Q_SIZE" data-ref="_M/RS480_POST_GART_Q_SIZE">RS480_POST_GART_Q_SIZE</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="161">161</th><td><u>#	define <dfn class="macro" id="_M/RS480_NONGART_SNOOP" data-ref="_M/RS480_NONGART_SNOOP">RS480_NONGART_SNOOP</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="162">162</th><td><u>#	define <dfn class="macro" id="_M/RS480_AGP_RD_BUF_SIZE" data-ref="_M/RS480_AGP_RD_BUF_SIZE">RS480_AGP_RD_BUF_SIZE</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="163">163</th><td><u>#	define <dfn class="macro" id="_M/RS480_REQ_TYPE_SNOOP_SHIFT" data-ref="_M/RS480_REQ_TYPE_SNOOP_SHIFT">RS480_REQ_TYPE_SNOOP_SHIFT</dfn> 22</u></td></tr>
<tr><th id="164">164</th><td><u>#	define <dfn class="macro" id="_M/RS480_REQ_TYPE_SNOOP_MASK" data-ref="_M/RS480_REQ_TYPE_SNOOP_MASK">RS480_REQ_TYPE_SNOOP_MASK</dfn>  0x3</u></td></tr>
<tr><th id="165">165</th><td><u>#	define <dfn class="macro" id="_M/RS480_REQ_TYPE_SNOOP_DIS" data-ref="_M/RS480_REQ_TYPE_SNOOP_DIS">RS480_REQ_TYPE_SNOOP_DIS</dfn>	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RS690_AIC_CTRL_SCRATCH" data-ref="_M/RS690_AIC_CTRL_SCRATCH">RS690_AIC_CTRL_SCRATCH</dfn>		0x3A</u></td></tr>
<tr><th id="168">168</th><td><u>#	define <dfn class="macro" id="_M/RS690_DIS_OUT_OF_PCI_GART_ACCESS" data-ref="_M/RS690_DIS_OUT_OF_PCI_GART_ACCESS">RS690_DIS_OUT_OF_PCI_GART_ACCESS</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/*</i></td></tr>
<tr><th id="171">171</th><td><i> * RS600</i></td></tr>
<tr><th id="172">172</th><td><i> */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_STATUS" data-ref="_M/RS600_MC_STATUS">RS600_MC_STATUS</dfn>                         0x0</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_STATUS_IDLE" data-ref="_M/RS600_MC_STATUS_IDLE">RS600_MC_STATUS_IDLE</dfn>                    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_INDEX" data-ref="_M/RS600_MC_INDEX">RS600_MC_INDEX</dfn>                          0x70</u></td></tr>
<tr><th id="176">176</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_ADDR_MASK" data-ref="_M/RS600_MC_ADDR_MASK">RS600_MC_ADDR_MASK</dfn>               0xffff</u></td></tr>
<tr><th id="177">177</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_SEQ_RBS_0" data-ref="_M/RS600_MC_IND_SEQ_RBS_0">RS600_MC_IND_SEQ_RBS_0</dfn>           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="178">178</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_SEQ_RBS_1" data-ref="_M/RS600_MC_IND_SEQ_RBS_1">RS600_MC_IND_SEQ_RBS_1</dfn>           (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="179">179</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_SEQ_RBS_2" data-ref="_M/RS600_MC_IND_SEQ_RBS_2">RS600_MC_IND_SEQ_RBS_2</dfn>           (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="180">180</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_SEQ_RBS_3" data-ref="_M/RS600_MC_IND_SEQ_RBS_3">RS600_MC_IND_SEQ_RBS_3</dfn>           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="181">181</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_AIC_RBS" data-ref="_M/RS600_MC_IND_AIC_RBS">RS600_MC_IND_AIC_RBS</dfn>             (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="182">182</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_CITF_ARB0" data-ref="_M/RS600_MC_IND_CITF_ARB0">RS600_MC_IND_CITF_ARB0</dfn>           (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="183">183</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_CITF_ARB1" data-ref="_M/RS600_MC_IND_CITF_ARB1">RS600_MC_IND_CITF_ARB1</dfn>           (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="184">184</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IND_WR_EN" data-ref="_M/RS600_MC_IND_WR_EN">RS600_MC_IND_WR_EN</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_DATA" data-ref="_M/RS600_MC_DATA">RS600_MC_DATA</dfn>                           0x74</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_STATUS" data-ref="_M/RS600_MC_STATUS">RS600_MC_STATUS</dfn>                         0x0</u></td></tr>
<tr><th id="187">187</th><td><u>#       define <dfn class="macro" id="_M/RS600_MC_IDLE" data-ref="_M/RS600_MC_IDLE">RS600_MC_IDLE</dfn>                    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_FB_LOCATION" data-ref="_M/RS600_MC_FB_LOCATION">RS600_MC_FB_LOCATION</dfn>                    0x4</u></td></tr>
<tr><th id="189">189</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_FB_START_MASK" data-ref="_M/RS600_MC_FB_START_MASK">RS600_MC_FB_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="190">190</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_FB_START_SHIFT" data-ref="_M/RS600_MC_FB_START_SHIFT">RS600_MC_FB_START_SHIFT</dfn>		0</u></td></tr>
<tr><th id="191">191</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_FB_TOP_MASK" data-ref="_M/RS600_MC_FB_TOP_MASK">RS600_MC_FB_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="192">192</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_FB_TOP_SHIFT" data-ref="_M/RS600_MC_FB_TOP_SHIFT">RS600_MC_FB_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_AGP_LOCATION" data-ref="_M/RS600_MC_AGP_LOCATION">RS600_MC_AGP_LOCATION</dfn>                   0x5</u></td></tr>
<tr><th id="194">194</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_AGP_START_MASK" data-ref="_M/RS600_MC_AGP_START_MASK">RS600_MC_AGP_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="195">195</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_AGP_START_SHIFT" data-ref="_M/RS600_MC_AGP_START_SHIFT">RS600_MC_AGP_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="196">196</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_AGP_TOP_MASK" data-ref="_M/RS600_MC_AGP_TOP_MASK">RS600_MC_AGP_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="197">197</th><td><u>#define		<dfn class="macro" id="_M/RS600_MC_AGP_TOP_SHIFT" data-ref="_M/RS600_MC_AGP_TOP_SHIFT">RS600_MC_AGP_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_AGP_BASE" data-ref="_M/RS600_MC_AGP_BASE">RS600_MC_AGP_BASE</dfn>                          0x6</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_AGP_BASE_2" data-ref="_M/RS600_MC_AGP_BASE_2">RS600_MC_AGP_BASE_2</dfn>                        0x7</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_CNTL1" data-ref="_M/RS600_MC_CNTL1">RS600_MC_CNTL1</dfn>                          0x9</u></td></tr>
<tr><th id="201">201</th><td><u>#       define <dfn class="macro" id="_M/RS600_ENABLE_PAGE_TABLES" data-ref="_M/RS600_ENABLE_PAGE_TABLES">RS600_ENABLE_PAGE_TABLES</dfn>         (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_CNTL" data-ref="_M/RS600_MC_PT0_CNTL">RS600_MC_PT0_CNTL</dfn>                       0x100</u></td></tr>
<tr><th id="203">203</th><td><u>#       define <dfn class="macro" id="_M/RS600_ENABLE_PT" data-ref="_M/RS600_ENABLE_PT">RS600_ENABLE_PT</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="204">204</th><td><u>#       define <dfn class="macro" id="_M/RS600_EFFECTIVE_L2_CACHE_SIZE" data-ref="_M/RS600_EFFECTIVE_L2_CACHE_SIZE">RS600_EFFECTIVE_L2_CACHE_SIZE</dfn>(x) ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="205">205</th><td><u>#       define <dfn class="macro" id="_M/RS600_EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/RS600_EFFECTIVE_L2_QUEUE_SIZE">RS600_EFFECTIVE_L2_QUEUE_SIZE</dfn>(x) ((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="206">206</th><td><u>#       define <dfn class="macro" id="_M/RS600_INVALIDATE_ALL_L1_TLBS" data-ref="_M/RS600_INVALIDATE_ALL_L1_TLBS">RS600_INVALIDATE_ALL_L1_TLBS</dfn>     (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="207">207</th><td><u>#       define <dfn class="macro" id="_M/RS600_INVALIDATE_L2_CACHE" data-ref="_M/RS600_INVALIDATE_L2_CACHE">RS600_INVALIDATE_L2_CACHE</dfn>        (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_CONTEXT0_CNTL" data-ref="_M/RS600_MC_PT0_CONTEXT0_CNTL">RS600_MC_PT0_CONTEXT0_CNTL</dfn>              0x102</u></td></tr>
<tr><th id="209">209</th><td><u>#       define <dfn class="macro" id="_M/RS600_ENABLE_PAGE_TABLE" data-ref="_M/RS600_ENABLE_PAGE_TABLE">RS600_ENABLE_PAGE_TABLE</dfn>          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="210">210</th><td><u>#       define <dfn class="macro" id="_M/RS600_PAGE_TABLE_TYPE_FLAT" data-ref="_M/RS600_PAGE_TABLE_TYPE_FLAT">RS600_PAGE_TABLE_TYPE_FLAT</dfn>       (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR">RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR</dfn>   0x112</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR">RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR</dfn>  0x114</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR" data-ref="_M/RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR">RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR</dfn> 0x11c</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR" data-ref="_M/RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR">RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR</dfn>    0x12c</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR" data-ref="_M/RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR">RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR</dfn>   0x13c</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR" data-ref="_M/RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR">RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR</dfn>     0x14c</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/RS600_MC_PT0_CLIENT0_CNTL" data-ref="_M/RS600_MC_PT0_CLIENT0_CNTL">RS600_MC_PT0_CLIENT0_CNTL</dfn>               0x16c</u></td></tr>
<tr><th id="218">218</th><td><u>#       define <dfn class="macro" id="_M/RS600_ENABLE_TRANSLATION_MODE_OVERRIDE" data-ref="_M/RS600_ENABLE_TRANSLATION_MODE_OVERRIDE">RS600_ENABLE_TRANSLATION_MODE_OVERRIDE</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="219">219</th><td><u>#       define <dfn class="macro" id="_M/RS600_TRANSLATION_MODE_OVERRIDE" data-ref="_M/RS600_TRANSLATION_MODE_OVERRIDE">RS600_TRANSLATION_MODE_OVERRIDE</dfn>              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="220">220</th><td><u>#       define <dfn class="macro" id="_M/RS600_SYSTEM_ACCESS_MODE_MASK" data-ref="_M/RS600_SYSTEM_ACCESS_MODE_MASK">RS600_SYSTEM_ACCESS_MODE_MASK</dfn>                (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="221">221</th><td><u>#       define <dfn class="macro" id="_M/RS600_SYSTEM_ACCESS_MODE_PA_ONLY" data-ref="_M/RS600_SYSTEM_ACCESS_MODE_PA_ONLY">RS600_SYSTEM_ACCESS_MODE_PA_ONLY</dfn>             (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="222">222</th><td><u>#       define <dfn class="macro" id="_M/RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP" data-ref="_M/RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP">RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP</dfn>         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="223">223</th><td><u>#       define <dfn class="macro" id="_M/RS600_SYSTEM_ACCESS_MODE_IN_SYS" data-ref="_M/RS600_SYSTEM_ACCESS_MODE_IN_SYS">RS600_SYSTEM_ACCESS_MODE_IN_SYS</dfn>              (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="224">224</th><td><u>#       define <dfn class="macro" id="_M/RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS" data-ref="_M/RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS">RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS</dfn>          (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="225">225</th><td><u>#       define <dfn class="macro" id="_M/RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH" data-ref="_M/RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH">RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH</dfn>        (0 &lt;&lt; 10)</u></td></tr>
<tr><th id="226">226</th><td><u>#       define <dfn class="macro" id="_M/RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE" data-ref="_M/RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE">RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE</dfn>       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="227">227</th><td><u>#       define <dfn class="macro" id="_M/RS600_EFFECTIVE_L1_CACHE_SIZE" data-ref="_M/RS600_EFFECTIVE_L1_CACHE_SIZE">RS600_EFFECTIVE_L1_CACHE_SIZE</dfn>(x) ((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="228">228</th><td><u>#       define <dfn class="macro" id="_M/RS600_ENABLE_FRAGMENT_PROCESSING" data-ref="_M/RS600_ENABLE_FRAGMENT_PROCESSING">RS600_ENABLE_FRAGMENT_PROCESSING</dfn> (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="229">229</th><td><u>#       define <dfn class="macro" id="_M/RS600_EFFECTIVE_L1_QUEUE_SIZE" data-ref="_M/RS600_EFFECTIVE_L1_QUEUE_SIZE">RS600_EFFECTIVE_L1_QUEUE_SIZE</dfn>(x) ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="230">230</th><td><u>#       define <dfn class="macro" id="_M/RS600_INVALIDATE_L1_TLB" data-ref="_M/RS600_INVALIDATE_L1_TLB">RS600_INVALIDATE_L1_TLB</dfn>          (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="231">231</th><td><i>/* rs600/rs690/rs740 */</i></td></tr>
<tr><th id="232">232</th><td><u>#	define <dfn class="macro" id="_M/RS600_BUS_MASTER_DIS" data-ref="_M/RS600_BUS_MASTER_DIS">RS600_BUS_MASTER_DIS</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="233">233</th><td><u>#	define <dfn class="macro" id="_M/RS600_MSI_REARM" data-ref="_M/RS600_MSI_REARM">RS600_MSI_REARM</dfn>		        (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="234">234</th><td><i>/* see RS400_MSI_REARM in AIC_CNTL for rs480 */</i></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_FB_LOCATION" data-ref="_M/RV515_MC_FB_LOCATION">RV515_MC_FB_LOCATION</dfn>		0x01</u></td></tr>
<tr><th id="239">239</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_FB_START_MASK" data-ref="_M/RV515_MC_FB_START_MASK">RV515_MC_FB_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="240">240</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_FB_START_SHIFT" data-ref="_M/RV515_MC_FB_START_SHIFT">RV515_MC_FB_START_SHIFT</dfn>		0</u></td></tr>
<tr><th id="241">241</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_FB_TOP_MASK" data-ref="_M/RV515_MC_FB_TOP_MASK">RV515_MC_FB_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="242">242</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_FB_TOP_SHIFT" data-ref="_M/RV515_MC_FB_TOP_SHIFT">RV515_MC_FB_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_AGP_LOCATION" data-ref="_M/RV515_MC_AGP_LOCATION">RV515_MC_AGP_LOCATION</dfn>		0x02</u></td></tr>
<tr><th id="244">244</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_AGP_START_MASK" data-ref="_M/RV515_MC_AGP_START_MASK">RV515_MC_AGP_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="245">245</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_AGP_START_SHIFT" data-ref="_M/RV515_MC_AGP_START_SHIFT">RV515_MC_AGP_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="246">246</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_AGP_TOP_MASK" data-ref="_M/RV515_MC_AGP_TOP_MASK">RV515_MC_AGP_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="247">247</th><td><u>#define		<dfn class="macro" id="_M/RV515_MC_AGP_TOP_SHIFT" data-ref="_M/RV515_MC_AGP_TOP_SHIFT">RV515_MC_AGP_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_AGP_BASE" data-ref="_M/RV515_MC_AGP_BASE">RV515_MC_AGP_BASE</dfn>		0x03</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_AGP_BASE_2" data-ref="_M/RV515_MC_AGP_BASE_2">RV515_MC_AGP_BASE_2</dfn>		0x04</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/R520_MC_FB_LOCATION" data-ref="_M/R520_MC_FB_LOCATION">R520_MC_FB_LOCATION</dfn>		0x04</u></td></tr>
<tr><th id="252">252</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_FB_START_MASK" data-ref="_M/R520_MC_FB_START_MASK">R520_MC_FB_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="253">253</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_FB_START_SHIFT" data-ref="_M/R520_MC_FB_START_SHIFT">R520_MC_FB_START_SHIFT</dfn>		0</u></td></tr>
<tr><th id="254">254</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_FB_TOP_MASK" data-ref="_M/R520_MC_FB_TOP_MASK">R520_MC_FB_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="255">255</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_FB_TOP_SHIFT" data-ref="_M/R520_MC_FB_TOP_SHIFT">R520_MC_FB_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/R520_MC_AGP_LOCATION" data-ref="_M/R520_MC_AGP_LOCATION">R520_MC_AGP_LOCATION</dfn>		0x05</u></td></tr>
<tr><th id="257">257</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_AGP_START_MASK" data-ref="_M/R520_MC_AGP_START_MASK">R520_MC_AGP_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="258">258</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_AGP_START_SHIFT" data-ref="_M/R520_MC_AGP_START_SHIFT">R520_MC_AGP_START_SHIFT</dfn>		0</u></td></tr>
<tr><th id="259">259</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_AGP_TOP_MASK" data-ref="_M/R520_MC_AGP_TOP_MASK">R520_MC_AGP_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="260">260</th><td><u>#define		<dfn class="macro" id="_M/R520_MC_AGP_TOP_SHIFT" data-ref="_M/R520_MC_AGP_TOP_SHIFT">R520_MC_AGP_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/R520_MC_AGP_BASE" data-ref="_M/R520_MC_AGP_BASE">R520_MC_AGP_BASE</dfn>		0x06</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/R520_MC_AGP_BASE_2" data-ref="_M/R520_MC_AGP_BASE_2">R520_MC_AGP_BASE_2</dfn>		0x07</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AVIVO_MC_INDEX" data-ref="_M/AVIVO_MC_INDEX">AVIVO_MC_INDEX</dfn>						0x0070</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/R520_MC_STATUS" data-ref="_M/R520_MC_STATUS">R520_MC_STATUS</dfn> 0x00</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/R520_MC_STATUS_IDLE" data-ref="_M/R520_MC_STATUS_IDLE">R520_MC_STATUS_IDLE</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_STATUS" data-ref="_M/RV515_MC_STATUS">RV515_MC_STATUS</dfn> 0x08</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_STATUS_IDLE" data-ref="_M/RV515_MC_STATUS_IDLE">RV515_MC_STATUS_IDLE</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_INIT_MISC_LAT_TIMER" data-ref="_M/RV515_MC_INIT_MISC_LAT_TIMER">RV515_MC_INIT_MISC_LAT_TIMER</dfn>            0x09</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AVIVO_MC_DATA" data-ref="_M/AVIVO_MC_DATA">AVIVO_MC_DATA</dfn>						0x0074</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/R520_MC_IND_INDEX" data-ref="_M/R520_MC_IND_INDEX">R520_MC_IND_INDEX</dfn> 0x70</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/R520_MC_IND_WR_EN" data-ref="_M/R520_MC_IND_WR_EN">R520_MC_IND_WR_EN</dfn> (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/R520_MC_IND_DATA" data-ref="_M/R520_MC_IND_DATA">R520_MC_IND_DATA</dfn>  0x74</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/RV515_MC_CNTL" data-ref="_M/RV515_MC_CNTL">RV515_MC_CNTL</dfn>          0x5</u></td></tr>
<tr><th id="278">278</th><td><u>#	define <dfn class="macro" id="_M/RV515_MEM_NUM_CHANNELS_MASK" data-ref="_M/RV515_MEM_NUM_CHANNELS_MASK">RV515_MEM_NUM_CHANNELS_MASK</dfn>  0x3</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/R520_MC_CNTL0" data-ref="_M/R520_MC_CNTL0">R520_MC_CNTL0</dfn>          0x8</u></td></tr>
<tr><th id="280">280</th><td><u>#	define <dfn class="macro" id="_M/R520_MEM_NUM_CHANNELS_MASK" data-ref="_M/R520_MEM_NUM_CHANNELS_MASK">R520_MEM_NUM_CHANNELS_MASK</dfn>  (0x3 &lt;&lt; 24)</u></td></tr>
<tr><th id="281">281</th><td><u>#	define <dfn class="macro" id="_M/R520_MEM_NUM_CHANNELS_SHIFT" data-ref="_M/R520_MEM_NUM_CHANNELS_SHIFT">R520_MEM_NUM_CHANNELS_SHIFT</dfn>  24</u></td></tr>
<tr><th id="282">282</th><td><u>#	define <dfn class="macro" id="_M/R520_MC_CHANNEL_SIZE" data-ref="_M/R520_MC_CHANNEL_SIZE">R520_MC_CHANNEL_SIZE</dfn>  (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/AVIVO_CP_DYN_CNTL" data-ref="_M/AVIVO_CP_DYN_CNTL">AVIVO_CP_DYN_CNTL</dfn>                              0x000f /* PLL */</u></td></tr>
<tr><th id="285">285</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_CP_FORCEON" data-ref="_M/AVIVO_CP_FORCEON">AVIVO_CP_FORCEON</dfn>                        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/AVIVO_E2_DYN_CNTL" data-ref="_M/AVIVO_E2_DYN_CNTL">AVIVO_E2_DYN_CNTL</dfn>                              0x0011 /* PLL */</u></td></tr>
<tr><th id="287">287</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_E2_FORCEON" data-ref="_M/AVIVO_E2_FORCEON">AVIVO_E2_FORCEON</dfn>                        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AVIVO_IDCT_DYN_CNTL" data-ref="_M/AVIVO_IDCT_DYN_CNTL">AVIVO_IDCT_DYN_CNTL</dfn>                            0x0013 /* PLL */</u></td></tr>
<tr><th id="289">289</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_IDCT_FORCEON" data-ref="_M/AVIVO_IDCT_FORCEON">AVIVO_IDCT_FORCEON</dfn>                      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/AVIVO_HDP_FB_LOCATION" data-ref="_M/AVIVO_HDP_FB_LOCATION">AVIVO_HDP_FB_LOCATION</dfn> 0x134</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AVIVO_VGA_RENDER_CONTROL" data-ref="_M/AVIVO_VGA_RENDER_CONTROL">AVIVO_VGA_RENDER_CONTROL</dfn>				0x0300</u></td></tr>
<tr><th id="294">294</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_VGA_VSTATUS_CNTL_MASK" data-ref="_M/AVIVO_VGA_VSTATUS_CNTL_MASK">AVIVO_VGA_VSTATUS_CNTL_MASK</dfn>                      (3 &lt;&lt; 16)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1VGA_CONTROL" data-ref="_M/AVIVO_D1VGA_CONTROL">AVIVO_D1VGA_CONTROL</dfn>					0x0330</u></td></tr>
<tr><th id="296">296</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DVGA_CONTROL_MODE_ENABLE" data-ref="_M/AVIVO_DVGA_CONTROL_MODE_ENABLE">AVIVO_DVGA_CONTROL_MODE_ENABLE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="297">297</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DVGA_CONTROL_TIMING_SELECT" data-ref="_M/AVIVO_DVGA_CONTROL_TIMING_SELECT">AVIVO_DVGA_CONTROL_TIMING_SELECT</dfn> (1&lt;&lt;8)</u></td></tr>
<tr><th id="298">298</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DVGA_CONTROL_SYNC_POLARITY_SELECT" data-ref="_M/AVIVO_DVGA_CONTROL_SYNC_POLARITY_SELECT">AVIVO_DVGA_CONTROL_SYNC_POLARITY_SELECT</dfn> (1&lt;&lt;9)</u></td></tr>
<tr><th id="299">299</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DVGA_CONTROL_OVERSCAN_TIMING_SELECT" data-ref="_M/AVIVO_DVGA_CONTROL_OVERSCAN_TIMING_SELECT">AVIVO_DVGA_CONTROL_OVERSCAN_TIMING_SELECT</dfn> (1&lt;&lt;10)</u></td></tr>
<tr><th id="300">300</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DVGA_CONTROL_OVERSCAN_COLOR_EN" data-ref="_M/AVIVO_DVGA_CONTROL_OVERSCAN_COLOR_EN">AVIVO_DVGA_CONTROL_OVERSCAN_COLOR_EN</dfn> (1&lt;&lt;16)</u></td></tr>
<tr><th id="301">301</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DVGA_CONTROL_ROTATE" data-ref="_M/AVIVO_DVGA_CONTROL_ROTATE">AVIVO_DVGA_CONTROL_ROTATE</dfn> (1&lt;&lt;24)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2VGA_CONTROL" data-ref="_M/AVIVO_D2VGA_CONTROL">AVIVO_D2VGA_CONTROL</dfn>					0x0338</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_REF_DIV_SRC" data-ref="_M/AVIVO_EXT1_PPLL_REF_DIV_SRC">AVIVO_EXT1_PPLL_REF_DIV_SRC</dfn>                             0x400</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_REF_DIV" data-ref="_M/AVIVO_EXT1_PPLL_REF_DIV">AVIVO_EXT1_PPLL_REF_DIV</dfn>                                 0x404</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_UPDATE_LOCK" data-ref="_M/AVIVO_EXT1_PPLL_UPDATE_LOCK">AVIVO_EXT1_PPLL_UPDATE_LOCK</dfn>                             0x408</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_UPDATE_CNTL" data-ref="_M/AVIVO_EXT1_PPLL_UPDATE_CNTL">AVIVO_EXT1_PPLL_UPDATE_CNTL</dfn>                             0x40c</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_REF_DIV_SRC" data-ref="_M/AVIVO_EXT2_PPLL_REF_DIV_SRC">AVIVO_EXT2_PPLL_REF_DIV_SRC</dfn>                             0x410</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_REF_DIV" data-ref="_M/AVIVO_EXT2_PPLL_REF_DIV">AVIVO_EXT2_PPLL_REF_DIV</dfn>                                 0x414</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_UPDATE_LOCK" data-ref="_M/AVIVO_EXT2_PPLL_UPDATE_LOCK">AVIVO_EXT2_PPLL_UPDATE_LOCK</dfn>                             0x418</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_UPDATE_CNTL" data-ref="_M/AVIVO_EXT2_PPLL_UPDATE_CNTL">AVIVO_EXT2_PPLL_UPDATE_CNTL</dfn>                             0x41c</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_FB_DIV" data-ref="_M/AVIVO_EXT1_PPLL_FB_DIV">AVIVO_EXT1_PPLL_FB_DIV</dfn>                                   0x430</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_FB_DIV" data-ref="_M/AVIVO_EXT2_PPLL_FB_DIV">AVIVO_EXT2_PPLL_FB_DIV</dfn>                                   0x434</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_POST_DIV_SRC" data-ref="_M/AVIVO_EXT1_PPLL_POST_DIV_SRC">AVIVO_EXT1_PPLL_POST_DIV_SRC</dfn>                                 0x438</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_POST_DIV" data-ref="_M/AVIVO_EXT1_PPLL_POST_DIV">AVIVO_EXT1_PPLL_POST_DIV</dfn>                                     0x43c</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_POST_DIV_SRC" data-ref="_M/AVIVO_EXT2_PPLL_POST_DIV_SRC">AVIVO_EXT2_PPLL_POST_DIV_SRC</dfn>                                 0x440</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_POST_DIV" data-ref="_M/AVIVO_EXT2_PPLL_POST_DIV">AVIVO_EXT2_PPLL_POST_DIV</dfn>                                     0x444</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT1_PPLL_CNTL" data-ref="_M/AVIVO_EXT1_PPLL_CNTL">AVIVO_EXT1_PPLL_CNTL</dfn>                                    0x448</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/AVIVO_EXT2_PPLL_CNTL" data-ref="_M/AVIVO_EXT2_PPLL_CNTL">AVIVO_EXT2_PPLL_CNTL</dfn>                                    0x44c</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/AVIVO_P1PLL_CNTL" data-ref="_M/AVIVO_P1PLL_CNTL">AVIVO_P1PLL_CNTL</dfn>                                        0x450</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/AVIVO_P2PLL_CNTL" data-ref="_M/AVIVO_P2PLL_CNTL">AVIVO_P2PLL_CNTL</dfn>                                        0x454</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AVIVO_P1PLL_INT_SS_CNTL" data-ref="_M/AVIVO_P1PLL_INT_SS_CNTL">AVIVO_P1PLL_INT_SS_CNTL</dfn>                                 0x458</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/AVIVO_P2PLL_INT_SS_CNTL" data-ref="_M/AVIVO_P2PLL_INT_SS_CNTL">AVIVO_P2PLL_INT_SS_CNTL</dfn>                                 0x45c</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AVIVO_P1PLL_TMDSA_CNTL" data-ref="_M/AVIVO_P1PLL_TMDSA_CNTL">AVIVO_P1PLL_TMDSA_CNTL</dfn>                                  0x460</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/AVIVO_P2PLL_LVTMA_CNTL" data-ref="_M/AVIVO_P2PLL_LVTMA_CNTL">AVIVO_P2PLL_LVTMA_CNTL</dfn>                                  0x464</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/AVIVO_PCLK_CRTC1_CNTL" data-ref="_M/AVIVO_PCLK_CRTC1_CNTL">AVIVO_PCLK_CRTC1_CNTL</dfn>                                   0x480</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/AVIVO_PCLK_CRTC2_CNTL" data-ref="_M/AVIVO_PCLK_CRTC2_CNTL">AVIVO_PCLK_CRTC2_CNTL</dfn>                                   0x484</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_H_TOTAL" data-ref="_M/AVIVO_D1CRTC_H_TOTAL">AVIVO_D1CRTC_H_TOTAL</dfn>					0x6000</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_H_BLANK_START_END" data-ref="_M/AVIVO_D1CRTC_H_BLANK_START_END">AVIVO_D1CRTC_H_BLANK_START_END</dfn>                          0x6004</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_H_SYNC_A" data-ref="_M/AVIVO_D1CRTC_H_SYNC_A">AVIVO_D1CRTC_H_SYNC_A</dfn>                                   0x6008</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_H_SYNC_A_CNTL" data-ref="_M/AVIVO_D1CRTC_H_SYNC_A_CNTL">AVIVO_D1CRTC_H_SYNC_A_CNTL</dfn>                              0x600c</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_H_SYNC_B" data-ref="_M/AVIVO_D1CRTC_H_SYNC_B">AVIVO_D1CRTC_H_SYNC_B</dfn>                                   0x6010</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_H_SYNC_B_CNTL" data-ref="_M/AVIVO_D1CRTC_H_SYNC_B_CNTL">AVIVO_D1CRTC_H_SYNC_B_CNTL</dfn>                              0x6014</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_V_TOTAL" data-ref="_M/AVIVO_D1CRTC_V_TOTAL">AVIVO_D1CRTC_V_TOTAL</dfn>					0x6020</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_V_BLANK_START_END" data-ref="_M/AVIVO_D1CRTC_V_BLANK_START_END">AVIVO_D1CRTC_V_BLANK_START_END</dfn>                          0x6024</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_V_SYNC_A" data-ref="_M/AVIVO_D1CRTC_V_SYNC_A">AVIVO_D1CRTC_V_SYNC_A</dfn>                                   0x6028</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_V_SYNC_A_CNTL" data-ref="_M/AVIVO_D1CRTC_V_SYNC_A_CNTL">AVIVO_D1CRTC_V_SYNC_A_CNTL</dfn>                              0x602c</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_V_SYNC_B" data-ref="_M/AVIVO_D1CRTC_V_SYNC_B">AVIVO_D1CRTC_V_SYNC_B</dfn>                                   0x6030</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_V_SYNC_B_CNTL" data-ref="_M/AVIVO_D1CRTC_V_SYNC_B_CNTL">AVIVO_D1CRTC_V_SYNC_B_CNTL</dfn>                              0x6034</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_CONTROL" data-ref="_M/AVIVO_D1CRTC_CONTROL">AVIVO_D1CRTC_CONTROL</dfn>                                    0x6080</u></td></tr>
<tr><th id="351">351</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_CRTC_EN" data-ref="_M/AVIVO_CRTC_EN">AVIVO_CRTC_EN</dfn>                                    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="352">352</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_CRTC_DISP_READ_REQUEST_DISABLE" data-ref="_M/AVIVO_CRTC_DISP_READ_REQUEST_DISABLE">AVIVO_CRTC_DISP_READ_REQUEST_DISABLE</dfn>             (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_BLANK_CONTROL" data-ref="_M/AVIVO_D1CRTC_BLANK_CONTROL">AVIVO_D1CRTC_BLANK_CONTROL</dfn>                              0x6084</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_INTERLACE_CONTROL" data-ref="_M/AVIVO_D1CRTC_INTERLACE_CONTROL">AVIVO_D1CRTC_INTERLACE_CONTROL</dfn>                          0x6088</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_INTERLACE_STATUS" data-ref="_M/AVIVO_D1CRTC_INTERLACE_STATUS">AVIVO_D1CRTC_INTERLACE_STATUS</dfn>                           0x608c</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_STATUS" data-ref="_M/AVIVO_D1CRTC_STATUS">AVIVO_D1CRTC_STATUS</dfn>                                     0x609c</u></td></tr>
<tr><th id="357">357</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1CRTC_V_BLANK" data-ref="_M/AVIVO_D1CRTC_V_BLANK">AVIVO_D1CRTC_V_BLANK</dfn>                             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_STATUS_POSITION" data-ref="_M/AVIVO_D1CRTC_STATUS_POSITION">AVIVO_D1CRTC_STATUS_POSITION</dfn>                            0x60a0</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_FRAME_COUNT" data-ref="_M/AVIVO_D1CRTC_FRAME_COUNT">AVIVO_D1CRTC_FRAME_COUNT</dfn>                                0x60a4</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_STATUS_HV_COUNT" data-ref="_M/AVIVO_D1CRTC_STATUS_HV_COUNT">AVIVO_D1CRTC_STATUS_HV_COUNT</dfn>                            0x60ac</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_STEREO_CONTROL" data-ref="_M/AVIVO_D1CRTC_STEREO_CONTROL">AVIVO_D1CRTC_STEREO_CONTROL</dfn>                             0x60c4</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_MASTER_UPDATE_LOCK" data-ref="_M/AVIVO_D1MODE_MASTER_UPDATE_LOCK">AVIVO_D1MODE_MASTER_UPDATE_LOCK</dfn>                         0x60e0</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_MASTER_UPDATE_MODE" data-ref="_M/AVIVO_D1MODE_MASTER_UPDATE_MODE">AVIVO_D1MODE_MASTER_UPDATE_MODE</dfn>                         0x60e4</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CRTC_UPDATE_LOCK" data-ref="_M/AVIVO_D1CRTC_UPDATE_LOCK">AVIVO_D1CRTC_UPDATE_LOCK</dfn>                                0x60e8</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i>/* master controls */</i></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_CRTC_MASTER_EN" data-ref="_M/AVIVO_DC_CRTC_MASTER_EN">AVIVO_DC_CRTC_MASTER_EN</dfn>                                 0x60f8</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_CRTC_TV_CONTROL" data-ref="_M/AVIVO_DC_CRTC_TV_CONTROL">AVIVO_DC_CRTC_TV_CONTROL</dfn>                                0x60fc</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_ENABLE" data-ref="_M/AVIVO_D1GRPH_ENABLE">AVIVO_D1GRPH_ENABLE</dfn>                                     0x6100</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL" data-ref="_M/AVIVO_D1GRPH_CONTROL">AVIVO_D1GRPH_CONTROL</dfn>                                    0x6104</u></td></tr>
<tr><th id="373">373</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_DEPTH_8BPP" data-ref="_M/AVIVO_D1GRPH_CONTROL_DEPTH_8BPP">AVIVO_D1GRPH_CONTROL_DEPTH_8BPP</dfn>                  (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="374">374</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_DEPTH_16BPP" data-ref="_M/AVIVO_D1GRPH_CONTROL_DEPTH_16BPP">AVIVO_D1GRPH_CONTROL_DEPTH_16BPP</dfn>                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="375">375</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_DEPTH_32BPP" data-ref="_M/AVIVO_D1GRPH_CONTROL_DEPTH_32BPP">AVIVO_D1GRPH_CONTROL_DEPTH_32BPP</dfn>                 (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="376">376</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_DEPTH_64BPP" data-ref="_M/AVIVO_D1GRPH_CONTROL_DEPTH_64BPP">AVIVO_D1GRPH_CONTROL_DEPTH_64BPP</dfn>                 (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_8BPP_INDEXED" data-ref="_M/AVIVO_D1GRPH_CONTROL_8BPP_INDEXED">AVIVO_D1GRPH_CONTROL_8BPP_INDEXED</dfn>                (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555" data-ref="_M/AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555">AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555</dfn>              (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="381">381</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_16BPP_RGB565" data-ref="_M/AVIVO_D1GRPH_CONTROL_16BPP_RGB565">AVIVO_D1GRPH_CONTROL_16BPP_RGB565</dfn>                (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="382">382</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444" data-ref="_M/AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444">AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444</dfn>              (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="383">383</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_16BPP_AI88" data-ref="_M/AVIVO_D1GRPH_CONTROL_16BPP_AI88">AVIVO_D1GRPH_CONTROL_16BPP_AI88</dfn>                  (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="384">384</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_16BPP_MONO16" data-ref="_M/AVIVO_D1GRPH_CONTROL_16BPP_MONO16">AVIVO_D1GRPH_CONTROL_16BPP_MONO16</dfn>                (4 &lt;&lt; 8)</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888" data-ref="_M/AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888">AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888</dfn>              (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="387">387</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010" data-ref="_M/AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010">AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010</dfn>           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="388">388</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_32BPP_DIGITAL" data-ref="_M/AVIVO_D1GRPH_CONTROL_32BPP_DIGITAL">AVIVO_D1GRPH_CONTROL_32BPP_DIGITAL</dfn>               (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="389">389</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_32BPP_8B_ARGB2101010" data-ref="_M/AVIVO_D1GRPH_CONTROL_32BPP_8B_ARGB2101010">AVIVO_D1GRPH_CONTROL_32BPP_8B_ARGB2101010</dfn>        (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_CONTROL_64BPP_ARGB16161616" data-ref="_M/AVIVO_D1GRPH_CONTROL_64BPP_ARGB16161616">AVIVO_D1GRPH_CONTROL_64BPP_ARGB16161616</dfn>          (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_SWAP_RB" data-ref="_M/AVIVO_D1GRPH_SWAP_RB">AVIVO_D1GRPH_SWAP_RB</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="395">395</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_TILED" data-ref="_M/AVIVO_D1GRPH_TILED">AVIVO_D1GRPH_TILED</dfn>                               (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="396">396</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_MACRO_ADDRESS_MODE" data-ref="_M/AVIVO_D1GRPH_MACRO_ADDRESS_MODE">AVIVO_D1GRPH_MACRO_ADDRESS_MODE</dfn>                  (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_ARRAY_MODE_LINEAR_GENERAL" data-ref="_M/R600_D1GRPH_ARRAY_MODE_LINEAR_GENERAL">R600_D1GRPH_ARRAY_MODE_LINEAR_GENERAL</dfn>            (0 &lt;&lt; 20)</u></td></tr>
<tr><th id="399">399</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_ARRAY_MODE_LINEAR_ALIGNED" data-ref="_M/R600_D1GRPH_ARRAY_MODE_LINEAR_ALIGNED">R600_D1GRPH_ARRAY_MODE_LINEAR_ALIGNED</dfn>            (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="400">400</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1" data-ref="_M/R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1">R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1</dfn>            (2 &lt;&lt; 20)</u></td></tr>
<tr><th id="401">401</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1" data-ref="_M/R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1">R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1</dfn>            (4 &lt;&lt; 20)</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><i>/* The R7xx *_HIGH surface regs are backwards; the D1 regs are in the D2</i></td></tr>
<tr><th id="404">404</th><td><i> * block and vice versa.  This applies to GRPH, CUR, etc.</i></td></tr>
<tr><th id="405">405</th><td><i> */</i></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_LUT_SEL" data-ref="_M/AVIVO_D1GRPH_LUT_SEL">AVIVO_D1GRPH_LUT_SEL</dfn>                                    0x6108</u></td></tr>
<tr><th id="407">407</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LUT_10BIT_BYPASS_EN" data-ref="_M/AVIVO_LUT_10BIT_BYPASS_EN">AVIVO_LUT_10BIT_BYPASS_EN</dfn>                        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS">AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS</dfn>                    0x6110</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH" data-ref="_M/R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH">R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</dfn>                0x6914</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH" data-ref="_M/R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH">R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</dfn>                0x6114</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS">AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS</dfn>                  0x6118</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH" data-ref="_M/R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH">R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</dfn>              0x691c</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH" data-ref="_M/R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH">R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</dfn>              0x611c</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_PITCH" data-ref="_M/AVIVO_D1GRPH_PITCH">AVIVO_D1GRPH_PITCH</dfn>                                      0x6120</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_SURFACE_OFFSET_X" data-ref="_M/AVIVO_D1GRPH_SURFACE_OFFSET_X">AVIVO_D1GRPH_SURFACE_OFFSET_X</dfn>                           0x6124</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_SURFACE_OFFSET_Y" data-ref="_M/AVIVO_D1GRPH_SURFACE_OFFSET_Y">AVIVO_D1GRPH_SURFACE_OFFSET_Y</dfn>                           0x6128</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_X_START" data-ref="_M/AVIVO_D1GRPH_X_START">AVIVO_D1GRPH_X_START</dfn>                                    0x612c</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_Y_START" data-ref="_M/AVIVO_D1GRPH_Y_START">AVIVO_D1GRPH_Y_START</dfn>                                    0x6130</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_X_END" data-ref="_M/AVIVO_D1GRPH_X_END">AVIVO_D1GRPH_X_END</dfn>                                      0x6134</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_Y_END" data-ref="_M/AVIVO_D1GRPH_Y_END">AVIVO_D1GRPH_Y_END</dfn>                                      0x6138</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_UPDATE" data-ref="_M/AVIVO_D1GRPH_UPDATE">AVIVO_D1GRPH_UPDATE</dfn>                                     0x6144</u></td></tr>
<tr><th id="422">422</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_SURFACE_UPDATE_PENDING" data-ref="_M/AVIVO_D1GRPH_SURFACE_UPDATE_PENDING">AVIVO_D1GRPH_SURFACE_UPDATE_PENDING</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="423">423</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_UPDATE_LOCK" data-ref="_M/AVIVO_D1GRPH_UPDATE_LOCK">AVIVO_D1GRPH_UPDATE_LOCK</dfn>                         (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1GRPH_FLIP_CONTROL" data-ref="_M/AVIVO_D1GRPH_FLIP_CONTROL">AVIVO_D1GRPH_FLIP_CONTROL</dfn>                               0x6148</u></td></tr>
<tr><th id="425">425</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN" data-ref="_M/AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN">AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN</dfn>         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CUR_CONTROL" data-ref="_M/AVIVO_D1CUR_CONTROL">AVIVO_D1CUR_CONTROL</dfn>                     0x6400</u></td></tr>
<tr><th id="428">428</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1CURSOR_EN" data-ref="_M/AVIVO_D1CURSOR_EN">AVIVO_D1CURSOR_EN</dfn>                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="429">429</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1CURSOR_MODE_SHIFT" data-ref="_M/AVIVO_D1CURSOR_MODE_SHIFT">AVIVO_D1CURSOR_MODE_SHIFT</dfn>        8</u></td></tr>
<tr><th id="430">430</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1CURSOR_MODE_MASK" data-ref="_M/AVIVO_D1CURSOR_MODE_MASK">AVIVO_D1CURSOR_MODE_MASK</dfn>         (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="431">431</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1CURSOR_MODE_24BPP" data-ref="_M/AVIVO_D1CURSOR_MODE_24BPP">AVIVO_D1CURSOR_MODE_24BPP</dfn>        2</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CUR_SURFACE_ADDRESS" data-ref="_M/AVIVO_D1CUR_SURFACE_ADDRESS">AVIVO_D1CUR_SURFACE_ADDRESS</dfn>             0x6408</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/R700_D1CUR_SURFACE_ADDRESS_HIGH" data-ref="_M/R700_D1CUR_SURFACE_ADDRESS_HIGH">R700_D1CUR_SURFACE_ADDRESS_HIGH</dfn>         0x6c0c</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/R700_D2CUR_SURFACE_ADDRESS_HIGH" data-ref="_M/R700_D2CUR_SURFACE_ADDRESS_HIGH">R700_D2CUR_SURFACE_ADDRESS_HIGH</dfn>         0x640c</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CUR_SIZE" data-ref="_M/AVIVO_D1CUR_SIZE">AVIVO_D1CUR_SIZE</dfn>                        0x6410</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CUR_POSITION" data-ref="_M/AVIVO_D1CUR_POSITION">AVIVO_D1CUR_POSITION</dfn>                    0x6414</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CUR_HOT_SPOT" data-ref="_M/AVIVO_D1CUR_HOT_SPOT">AVIVO_D1CUR_HOT_SPOT</dfn>                    0x6418</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1CUR_UPDATE" data-ref="_M/AVIVO_D1CUR_UPDATE">AVIVO_D1CUR_UPDATE</dfn>                      0x6424</u></td></tr>
<tr><th id="439">439</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1CURSOR_UPDATE_LOCK" data-ref="_M/AVIVO_D1CURSOR_UPDATE_LOCK">AVIVO_D1CURSOR_UPDATE_LOCK</dfn>       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_RW_SELECT" data-ref="_M/AVIVO_DC_LUT_RW_SELECT">AVIVO_DC_LUT_RW_SELECT</dfn>                  0x6480</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_RW_MODE" data-ref="_M/AVIVO_DC_LUT_RW_MODE">AVIVO_DC_LUT_RW_MODE</dfn>                    0x6484</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_RW_INDEX" data-ref="_M/AVIVO_DC_LUT_RW_INDEX">AVIVO_DC_LUT_RW_INDEX</dfn>                   0x6488</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_SEQ_COLOR" data-ref="_M/AVIVO_DC_LUT_SEQ_COLOR">AVIVO_DC_LUT_SEQ_COLOR</dfn>                  0x648c</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_PWL_DATA" data-ref="_M/AVIVO_DC_LUT_PWL_DATA">AVIVO_DC_LUT_PWL_DATA</dfn>                   0x6490</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_30_COLOR" data-ref="_M/AVIVO_DC_LUT_30_COLOR">AVIVO_DC_LUT_30_COLOR</dfn>                   0x6494</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_READ_PIPE_SELECT" data-ref="_M/AVIVO_DC_LUT_READ_PIPE_SELECT">AVIVO_DC_LUT_READ_PIPE_SELECT</dfn>           0x6498</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_WRITE_EN_MASK" data-ref="_M/AVIVO_DC_LUT_WRITE_EN_MASK">AVIVO_DC_LUT_WRITE_EN_MASK</dfn>              0x649c</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUT_AUTOFILL" data-ref="_M/AVIVO_DC_LUT_AUTOFILL">AVIVO_DC_LUT_AUTOFILL</dfn>                   0x64a0</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUTA_CONTROL" data-ref="_M/AVIVO_DC_LUTA_CONTROL">AVIVO_DC_LUTA_CONTROL</dfn>                   0x64c0</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUTA_BLACK_OFFSET_BLUE" data-ref="_M/AVIVO_DC_LUTA_BLACK_OFFSET_BLUE">AVIVO_DC_LUTA_BLACK_OFFSET_BLUE</dfn>         0x64c4</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUTA_BLACK_OFFSET_GREEN" data-ref="_M/AVIVO_DC_LUTA_BLACK_OFFSET_GREEN">AVIVO_DC_LUTA_BLACK_OFFSET_GREEN</dfn>        0x64c8</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUTA_BLACK_OFFSET_RED" data-ref="_M/AVIVO_DC_LUTA_BLACK_OFFSET_RED">AVIVO_DC_LUTA_BLACK_OFFSET_RED</dfn>          0x64cc</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUTA_WHITE_OFFSET_BLUE" data-ref="_M/AVIVO_DC_LUTA_WHITE_OFFSET_BLUE">AVIVO_DC_LUTA_WHITE_OFFSET_BLUE</dfn>         0x64d0</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUTA_WHITE_OFFSET_GREEN" data-ref="_M/AVIVO_DC_LUTA_WHITE_OFFSET_GREEN">AVIVO_DC_LUTA_WHITE_OFFSET_GREEN</dfn>        0x64d4</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LUTA_WHITE_OFFSET_RED" data-ref="_M/AVIVO_DC_LUTA_WHITE_OFFSET_RED">AVIVO_DC_LUTA_WHITE_OFFSET_RED</dfn>          0x64d8</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT">AVIVO_DC_LB_MEMORY_SPLIT</dfn>                0x6520</u></td></tr>
<tr><th id="460">460</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT_MASK" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT_MASK">AVIVO_DC_LB_MEMORY_SPLIT_MASK</dfn>    0x3</u></td></tr>
<tr><th id="461">461</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT_SHIFT" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT_SHIFT">AVIVO_DC_LB_MEMORY_SPLIT_SHIFT</dfn>   0</u></td></tr>
<tr><th id="462">462</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF">AVIVO_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF</dfn>  0</u></td></tr>
<tr><th id="463">463</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q">AVIVO_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q</dfn>    1</u></td></tr>
<tr><th id="464">464</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1_ONLY" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1_ONLY">AVIVO_DC_LB_MEMORY_SPLIT_D1_ONLY</dfn>        2</u></td></tr>
<tr><th id="465">465</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q">AVIVO_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q</dfn>    3</u></td></tr>
<tr><th id="466">466</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_MEMORY_SPLIT_SHIFT_MODE" data-ref="_M/AVIVO_DC_LB_MEMORY_SPLIT_SHIFT_MODE">AVIVO_DC_LB_MEMORY_SPLIT_SHIFT_MODE</dfn> (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="467">467</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_DISP1_END_ADR_SHIFT" data-ref="_M/AVIVO_DC_LB_DISP1_END_ADR_SHIFT">AVIVO_DC_LB_DISP1_END_ADR_SHIFT</dfn>  4</u></td></tr>
<tr><th id="468">468</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DC_LB_DISP1_END_ADR_MASK" data-ref="_M/AVIVO_DC_LB_DISP1_END_ADR_MASK">AVIVO_DC_LB_DISP1_END_ADR_MASK</dfn>   0x7ff</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_DATA_FORMAT" data-ref="_M/AVIVO_D1MODE_DATA_FORMAT">AVIVO_D1MODE_DATA_FORMAT</dfn>                0x6528</u></td></tr>
<tr><th id="471">471</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1MODE_INTERLEAVE_EN" data-ref="_M/AVIVO_D1MODE_INTERLEAVE_EN">AVIVO_D1MODE_INTERLEAVE_EN</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_DESKTOP_HEIGHT" data-ref="_M/AVIVO_D1MODE_DESKTOP_HEIGHT">AVIVO_D1MODE_DESKTOP_HEIGHT</dfn>             0x652C</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_VBLANK_STATUS" data-ref="_M/AVIVO_D1MODE_VBLANK_STATUS">AVIVO_D1MODE_VBLANK_STATUS</dfn>              0x6534</u></td></tr>
<tr><th id="474">474</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_VBLANK_ACK" data-ref="_M/AVIVO_VBLANK_ACK">AVIVO_VBLANK_ACK</dfn>                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_VLINE_START_END" data-ref="_M/AVIVO_D1MODE_VLINE_START_END">AVIVO_D1MODE_VLINE_START_END</dfn>            0x6538</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_VLINE_STATUS" data-ref="_M/AVIVO_D1MODE_VLINE_STATUS">AVIVO_D1MODE_VLINE_STATUS</dfn>               0x653c</u></td></tr>
<tr><th id="477">477</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1MODE_VLINE_STAT" data-ref="_M/AVIVO_D1MODE_VLINE_STAT">AVIVO_D1MODE_VLINE_STAT</dfn>          (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DxMODE_INT_MASK" data-ref="_M/AVIVO_DxMODE_INT_MASK">AVIVO_DxMODE_INT_MASK</dfn>                   0x6540</u></td></tr>
<tr><th id="479">479</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1MODE_INT_MASK" data-ref="_M/AVIVO_D1MODE_INT_MASK">AVIVO_D1MODE_INT_MASK</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="480">480</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D2MODE_INT_MASK" data-ref="_M/AVIVO_D2MODE_INT_MASK">AVIVO_D2MODE_INT_MASK</dfn>            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_VIEWPORT_START" data-ref="_M/AVIVO_D1MODE_VIEWPORT_START">AVIVO_D1MODE_VIEWPORT_START</dfn>             0x6580</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_VIEWPORT_SIZE" data-ref="_M/AVIVO_D1MODE_VIEWPORT_SIZE">AVIVO_D1MODE_VIEWPORT_SIZE</dfn>              0x6584</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_EXT_OVERSCAN_LEFT_RIGHT" data-ref="_M/AVIVO_D1MODE_EXT_OVERSCAN_LEFT_RIGHT">AVIVO_D1MODE_EXT_OVERSCAN_LEFT_RIGHT</dfn>    0x6588</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1MODE_EXT_OVERSCAN_TOP_BOTTOM" data-ref="_M/AVIVO_D1MODE_EXT_OVERSCAN_TOP_BOTTOM">AVIVO_D1MODE_EXT_OVERSCAN_TOP_BOTTOM</dfn>    0x658c</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1SCL_SCALER_ENABLE" data-ref="_M/AVIVO_D1SCL_SCALER_ENABLE">AVIVO_D1SCL_SCALER_ENABLE</dfn>               0x6590</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1SCL_SCALER_TAP_CONTROL" data-ref="_M/AVIVO_D1SCL_SCALER_TAP_CONTROL">AVIVO_D1SCL_SCALER_TAP_CONTROL</dfn>		0x6594</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D1SCL_UPDATE" data-ref="_M/AVIVO_D1SCL_UPDATE">AVIVO_D1SCL_UPDATE</dfn>                      0x65cc</u></td></tr>
<tr><th id="489">489</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1SCL_UPDATE_LOCK" data-ref="_M/AVIVO_D1SCL_UPDATE_LOCK">AVIVO_D1SCL_UPDATE_LOCK</dfn>          (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* second crtc */</i></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_H_TOTAL" data-ref="_M/AVIVO_D2CRTC_H_TOTAL">AVIVO_D2CRTC_H_TOTAL</dfn>					0x6800</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_H_BLANK_START_END" data-ref="_M/AVIVO_D2CRTC_H_BLANK_START_END">AVIVO_D2CRTC_H_BLANK_START_END</dfn>                          0x6804</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_H_SYNC_A" data-ref="_M/AVIVO_D2CRTC_H_SYNC_A">AVIVO_D2CRTC_H_SYNC_A</dfn>                                   0x6808</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_H_SYNC_A_CNTL" data-ref="_M/AVIVO_D2CRTC_H_SYNC_A_CNTL">AVIVO_D2CRTC_H_SYNC_A_CNTL</dfn>                              0x680c</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_H_SYNC_B" data-ref="_M/AVIVO_D2CRTC_H_SYNC_B">AVIVO_D2CRTC_H_SYNC_B</dfn>                                   0x6810</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_H_SYNC_B_CNTL" data-ref="_M/AVIVO_D2CRTC_H_SYNC_B_CNTL">AVIVO_D2CRTC_H_SYNC_B_CNTL</dfn>                              0x6814</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_V_TOTAL" data-ref="_M/AVIVO_D2CRTC_V_TOTAL">AVIVO_D2CRTC_V_TOTAL</dfn>					0x6820</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_V_BLANK_START_END" data-ref="_M/AVIVO_D2CRTC_V_BLANK_START_END">AVIVO_D2CRTC_V_BLANK_START_END</dfn>                          0x6824</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_V_SYNC_A" data-ref="_M/AVIVO_D2CRTC_V_SYNC_A">AVIVO_D2CRTC_V_SYNC_A</dfn>                                   0x6828</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_V_SYNC_A_CNTL" data-ref="_M/AVIVO_D2CRTC_V_SYNC_A_CNTL">AVIVO_D2CRTC_V_SYNC_A_CNTL</dfn>                              0x682c</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_V_SYNC_B" data-ref="_M/AVIVO_D2CRTC_V_SYNC_B">AVIVO_D2CRTC_V_SYNC_B</dfn>                                   0x6830</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_V_SYNC_B_CNTL" data-ref="_M/AVIVO_D2CRTC_V_SYNC_B_CNTL">AVIVO_D2CRTC_V_SYNC_B_CNTL</dfn>                              0x6834</u></td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_CONTROL" data-ref="_M/AVIVO_D2CRTC_CONTROL">AVIVO_D2CRTC_CONTROL</dfn>                                    0x6880</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_BLANK_CONTROL" data-ref="_M/AVIVO_D2CRTC_BLANK_CONTROL">AVIVO_D2CRTC_BLANK_CONTROL</dfn>                              0x6884</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_INTERLACE_CONTROL" data-ref="_M/AVIVO_D2CRTC_INTERLACE_CONTROL">AVIVO_D2CRTC_INTERLACE_CONTROL</dfn>                          0x6888</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_INTERLACE_STATUS" data-ref="_M/AVIVO_D2CRTC_INTERLACE_STATUS">AVIVO_D2CRTC_INTERLACE_STATUS</dfn>                           0x688c</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_STATUS_POSITION" data-ref="_M/AVIVO_D2CRTC_STATUS_POSITION">AVIVO_D2CRTC_STATUS_POSITION</dfn>                            0x68a0</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_FRAME_COUNT" data-ref="_M/AVIVO_D2CRTC_FRAME_COUNT">AVIVO_D2CRTC_FRAME_COUNT</dfn>                                0x68a4</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CRTC_STEREO_CONTROL" data-ref="_M/AVIVO_D2CRTC_STEREO_CONTROL">AVIVO_D2CRTC_STEREO_CONTROL</dfn>                             0x68c4</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_ENABLE" data-ref="_M/AVIVO_D2GRPH_ENABLE">AVIVO_D2GRPH_ENABLE</dfn>                                     0x6900</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_CONTROL" data-ref="_M/AVIVO_D2GRPH_CONTROL">AVIVO_D2GRPH_CONTROL</dfn>                                    0x6904</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_LUT_SEL" data-ref="_M/AVIVO_D2GRPH_LUT_SEL">AVIVO_D2GRPH_LUT_SEL</dfn>                                    0x6908</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/AVIVO_D2GRPH_PRIMARY_SURFACE_ADDRESS">AVIVO_D2GRPH_PRIMARY_SURFACE_ADDRESS</dfn>                    0x6910</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/AVIVO_D2GRPH_SECONDARY_SURFACE_ADDRESS">AVIVO_D2GRPH_SECONDARY_SURFACE_ADDRESS</dfn>                  0x6918</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_PITCH" data-ref="_M/AVIVO_D2GRPH_PITCH">AVIVO_D2GRPH_PITCH</dfn>                                      0x6920</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_SURFACE_OFFSET_X" data-ref="_M/AVIVO_D2GRPH_SURFACE_OFFSET_X">AVIVO_D2GRPH_SURFACE_OFFSET_X</dfn>                           0x6924</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_SURFACE_OFFSET_Y" data-ref="_M/AVIVO_D2GRPH_SURFACE_OFFSET_Y">AVIVO_D2GRPH_SURFACE_OFFSET_Y</dfn>                           0x6928</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_X_START" data-ref="_M/AVIVO_D2GRPH_X_START">AVIVO_D2GRPH_X_START</dfn>                                    0x692c</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_Y_START" data-ref="_M/AVIVO_D2GRPH_Y_START">AVIVO_D2GRPH_Y_START</dfn>                                    0x6930</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_X_END" data-ref="_M/AVIVO_D2GRPH_X_END">AVIVO_D2GRPH_X_END</dfn>                                      0x6934</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_Y_END" data-ref="_M/AVIVO_D2GRPH_Y_END">AVIVO_D2GRPH_Y_END</dfn>                                      0x6938</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_UPDATE" data-ref="_M/AVIVO_D2GRPH_UPDATE">AVIVO_D2GRPH_UPDATE</dfn>                                     0x6944</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2GRPH_FLIP_CONTROL" data-ref="_M/AVIVO_D2GRPH_FLIP_CONTROL">AVIVO_D2GRPH_FLIP_CONTROL</dfn>                               0x6948</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CUR_CONTROL" data-ref="_M/AVIVO_D2CUR_CONTROL">AVIVO_D2CUR_CONTROL</dfn>                     0x6c00</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CUR_SURFACE_ADDRESS" data-ref="_M/AVIVO_D2CUR_SURFACE_ADDRESS">AVIVO_D2CUR_SURFACE_ADDRESS</dfn>             0x6c08</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CUR_SIZE" data-ref="_M/AVIVO_D2CUR_SIZE">AVIVO_D2CUR_SIZE</dfn>                        0x6c10</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2CUR_POSITION" data-ref="_M/AVIVO_D2CUR_POSITION">AVIVO_D2CUR_POSITION</dfn>                    0x6c14</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2MODE_VBLANK_STATUS" data-ref="_M/AVIVO_D2MODE_VBLANK_STATUS">AVIVO_D2MODE_VBLANK_STATUS</dfn>              0x6d34</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2MODE_VLINE_START_END" data-ref="_M/AVIVO_D2MODE_VLINE_START_END">AVIVO_D2MODE_VLINE_START_END</dfn>            0x6d38</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2MODE_VLINE_STATUS" data-ref="_M/AVIVO_D2MODE_VLINE_STATUS">AVIVO_D2MODE_VLINE_STATUS</dfn>               0x6d3c</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2MODE_VIEWPORT_START" data-ref="_M/AVIVO_D2MODE_VIEWPORT_START">AVIVO_D2MODE_VIEWPORT_START</dfn>             0x6d80</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2MODE_VIEWPORT_SIZE" data-ref="_M/AVIVO_D2MODE_VIEWPORT_SIZE">AVIVO_D2MODE_VIEWPORT_SIZE</dfn>              0x6d84</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2MODE_EXT_OVERSCAN_LEFT_RIGHT" data-ref="_M/AVIVO_D2MODE_EXT_OVERSCAN_LEFT_RIGHT">AVIVO_D2MODE_EXT_OVERSCAN_LEFT_RIGHT</dfn>    0x6d88</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2MODE_EXT_OVERSCAN_TOP_BOTTOM" data-ref="_M/AVIVO_D2MODE_EXT_OVERSCAN_TOP_BOTTOM">AVIVO_D2MODE_EXT_OVERSCAN_TOP_BOTTOM</dfn>    0x6d8c</u></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2SCL_SCALER_ENABLE" data-ref="_M/AVIVO_D2SCL_SCALER_ENABLE">AVIVO_D2SCL_SCALER_ENABLE</dfn>               0x6d90</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/AVIVO_D2SCL_SCALER_TAP_CONTROL" data-ref="_M/AVIVO_D2SCL_SCALER_TAP_CONTROL">AVIVO_D2SCL_SCALER_TAP_CONTROL</dfn>		0x6d94</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DDIA_BIT_DEPTH_CONTROL" data-ref="_M/AVIVO_DDIA_BIT_DEPTH_CONTROL">AVIVO_DDIA_BIT_DEPTH_CONTROL</dfn>				0x7214</u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACA_ENABLE" data-ref="_M/AVIVO_DACA_ENABLE">AVIVO_DACA_ENABLE</dfn>					0x7800</u></td></tr>
<tr><th id="548">548</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DAC_ENABLE" data-ref="_M/AVIVO_DAC_ENABLE">AVIVO_DAC_ENABLE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACA_SOURCE_SELECT" data-ref="_M/AVIVO_DACA_SOURCE_SELECT">AVIVO_DACA_SOURCE_SELECT</dfn>				0x7804</u></td></tr>
<tr><th id="550">550</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DAC_SOURCE_CRTC1" data-ref="_M/AVIVO_DAC_SOURCE_CRTC1">AVIVO_DAC_SOURCE_CRTC1</dfn>                   (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="551">551</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DAC_SOURCE_CRTC2" data-ref="_M/AVIVO_DAC_SOURCE_CRTC2">AVIVO_DAC_SOURCE_CRTC2</dfn>                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="552">552</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_DAC_SOURCE_TV" data-ref="_M/AVIVO_DAC_SOURCE_TV">AVIVO_DAC_SOURCE_TV</dfn>                      (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL" data-ref="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL">AVIVO_DACA_FORCE_OUTPUT_CNTL</dfn>				0x783c</u></td></tr>
<tr><th id="555">555</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_FORCE_DATA_EN" data-ref="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_FORCE_DATA_EN">AVIVO_DACA_FORCE_OUTPUT_CNTL_FORCE_DATA_EN</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="556">556</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT" data-ref="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT">AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT</dfn>            (8)</u></td></tr>
<tr><th id="557">557</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE" data-ref="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE">AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="558">558</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN" data-ref="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN">AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN</dfn>            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="559">559</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_RED" data-ref="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_RED">AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_RED</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="560">560</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY" data-ref="_M/AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY">AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY</dfn>       (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACA_POWERDOWN" data-ref="_M/AVIVO_DACA_POWERDOWN">AVIVO_DACA_POWERDOWN</dfn>					0x7850</u></td></tr>
<tr><th id="562">562</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_POWERDOWN_POWERDOWN" data-ref="_M/AVIVO_DACA_POWERDOWN_POWERDOWN">AVIVO_DACA_POWERDOWN_POWERDOWN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="563">563</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_POWERDOWN_BLUE" data-ref="_M/AVIVO_DACA_POWERDOWN_BLUE">AVIVO_DACA_POWERDOWN_BLUE</dfn>                              (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="564">564</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_POWERDOWN_GREEN" data-ref="_M/AVIVO_DACA_POWERDOWN_GREEN">AVIVO_DACA_POWERDOWN_GREEN</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="565">565</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACA_POWERDOWN_RED" data-ref="_M/AVIVO_DACA_POWERDOWN_RED">AVIVO_DACA_POWERDOWN_RED</dfn>                               (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACB_ENABLE" data-ref="_M/AVIVO_DACB_ENABLE">AVIVO_DACB_ENABLE</dfn>					0x7a00</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACB_SOURCE_SELECT" data-ref="_M/AVIVO_DACB_SOURCE_SELECT">AVIVO_DACB_SOURCE_SELECT</dfn>				0x7a04</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL" data-ref="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL">AVIVO_DACB_FORCE_OUTPUT_CNTL</dfn>				0x7a3c</u></td></tr>
<tr><th id="570">570</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_FORCE_DATA_EN" data-ref="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_FORCE_DATA_EN">AVIVO_DACB_FORCE_OUTPUT_CNTL_FORCE_DATA_EN</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="571">571</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT" data-ref="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT">AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT</dfn>            (8)</u></td></tr>
<tr><th id="572">572</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE" data-ref="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE">AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE</dfn>             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="573">573</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN" data-ref="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN">AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN</dfn>            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="574">574</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_RED" data-ref="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_RED">AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_RED</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="575">575</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY" data-ref="_M/AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY">AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY</dfn>       (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DACB_POWERDOWN" data-ref="_M/AVIVO_DACB_POWERDOWN">AVIVO_DACB_POWERDOWN</dfn>					0x7a50</u></td></tr>
<tr><th id="577">577</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_POWERDOWN_POWERDOWN" data-ref="_M/AVIVO_DACB_POWERDOWN_POWERDOWN">AVIVO_DACB_POWERDOWN_POWERDOWN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="578">578</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_POWERDOWN_BLUE" data-ref="_M/AVIVO_DACB_POWERDOWN_BLUE">AVIVO_DACB_POWERDOWN_BLUE</dfn>                              (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="579">579</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_POWERDOWN_GREEN" data-ref="_M/AVIVO_DACB_POWERDOWN_GREEN">AVIVO_DACB_POWERDOWN_GREEN</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="580">580</th><td><u># define <dfn class="macro" id="_M/AVIVO_DACB_POWERDOWN_RED" data-ref="_M/AVIVO_DACB_POWERDOWN_RED">AVIVO_DACB_POWERDOWN_RED</dfn></u></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL" data-ref="_M/AVIVO_TMDSA_CNTL">AVIVO_TMDSA_CNTL</dfn>                    0x7880</u></td></tr>
<tr><th id="583">583</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_ENABLE" data-ref="_M/AVIVO_TMDSA_CNTL_ENABLE">AVIVO_TMDSA_CNTL_ENABLE</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="584">584</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_HDMI_EN" data-ref="_M/AVIVO_TMDSA_CNTL_HDMI_EN">AVIVO_TMDSA_CNTL_HDMI_EN</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="585">585</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_HPD_MASK" data-ref="_M/AVIVO_TMDSA_CNTL_HPD_MASK">AVIVO_TMDSA_CNTL_HPD_MASK</dfn>             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="586">586</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_HPD_SELECT" data-ref="_M/AVIVO_TMDSA_CNTL_HPD_SELECT">AVIVO_TMDSA_CNTL_HPD_SELECT</dfn>           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="587">587</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_SYNC_PHASE" data-ref="_M/AVIVO_TMDSA_CNTL_SYNC_PHASE">AVIVO_TMDSA_CNTL_SYNC_PHASE</dfn>           (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="588">588</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_PIXEL_ENCODING" data-ref="_M/AVIVO_TMDSA_CNTL_PIXEL_ENCODING">AVIVO_TMDSA_CNTL_PIXEL_ENCODING</dfn>       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="589">589</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_DUAL_LINK_ENABLE" data-ref="_M/AVIVO_TMDSA_CNTL_DUAL_LINK_ENABLE">AVIVO_TMDSA_CNTL_DUAL_LINK_ENABLE</dfn>     (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="590">590</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_CNTL_SWAP" data-ref="_M/AVIVO_TMDSA_CNTL_SWAP">AVIVO_TMDSA_CNTL_SWAP</dfn>                 (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_SOURCE_SELECT" data-ref="_M/AVIVO_TMDSA_SOURCE_SELECT">AVIVO_TMDSA_SOURCE_SELECT</dfn>				0x7884</u></td></tr>
<tr><th id="592">592</th><td><i>/* 78a8 appears to be some kind of (reasonably tolerant) clock?</i></td></tr>
<tr><th id="593">593</th><td><i> * 78d0 definitely hits the transmitter, definitely clock. */</i></td></tr>
<tr><th id="594">594</th><td><i>/* MYSTERY1 This appears to control dithering? */</i></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_BIT_DEPTH_CONTROL" data-ref="_M/AVIVO_TMDSA_BIT_DEPTH_CONTROL">AVIVO_TMDSA_BIT_DEPTH_CONTROL</dfn>		0x7894</u></td></tr>
<tr><th id="596">596</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN">AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="597">597</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH">AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH</dfn>        (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="598">598</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN">AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN</dfn>     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="599">599</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH">AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH</dfn>  (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="600">600</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN">AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN</dfn>    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="601">601</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH">AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH</dfn> (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="602">602</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL">AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL</dfn>        (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="603">603</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET" data-ref="_M/AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET">AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET</dfn> (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_DCBALANCER_CONTROL" data-ref="_M/AVIVO_TMDSA_DCBALANCER_CONTROL">AVIVO_TMDSA_DCBALANCER_CONTROL</dfn>                  0x78d0</u></td></tr>
<tr><th id="605">605</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_EN" data-ref="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_EN">AVIVO_TMDSA_DCBALANCER_CONTROL_EN</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="606">606</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_EN" data-ref="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_EN">AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_EN</dfn>             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="607">607</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_IN_SHIFT" data-ref="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_IN_SHIFT">AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_IN_SHIFT</dfn>       (16)</u></td></tr>
<tr><th id="608">608</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_FORCE" data-ref="_M/AVIVO_TMDSA_DCBALANCER_CONTROL_FORCE">AVIVO_TMDSA_DCBALANCER_CONTROL_FORCE</dfn>               (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_DATA_SYNCHRONIZATION" data-ref="_M/AVIVO_TMDSA_DATA_SYNCHRONIZATION">AVIVO_TMDSA_DATA_SYNCHRONIZATION</dfn>                0x78d8</u></td></tr>
<tr><th id="610">610</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_DATA_SYNCHRONIZATION_DSYNSEL" data-ref="_M/AVIVO_TMDSA_DATA_SYNCHRONIZATION_DSYNSEL">AVIVO_TMDSA_DATA_SYNCHRONIZATION_DSYNSEL</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="611">611</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_DATA_SYNCHRONIZATION_PFREQCHG" data-ref="_M/AVIVO_TMDSA_DATA_SYNCHRONIZATION_PFREQCHG">AVIVO_TMDSA_DATA_SYNCHRONIZATION_PFREQCHG</dfn>          (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_CLOCK_ENABLE" data-ref="_M/AVIVO_TMDSA_CLOCK_ENABLE">AVIVO_TMDSA_CLOCK_ENABLE</dfn>            0x7900</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE">AVIVO_TMDSA_TRANSMITTER_ENABLE</dfn>              0x7904</u></td></tr>
<tr><th id="614">614</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_TX0_ENABLE" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_TX0_ENABLE">AVIVO_TMDSA_TRANSMITTER_ENABLE_TX0_ENABLE</dfn>          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="615">615</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKC0EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKC0EN">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKC0EN</dfn>             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="616">616</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD00EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD00EN">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD00EN</dfn>            (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="617">617</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD01EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD01EN">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD01EN</dfn>            (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="618">618</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD02EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD02EN">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD02EN</dfn>            (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="619">619</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_TX1_ENABLE" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_TX1_ENABLE">AVIVO_TMDSA_TRANSMITTER_ENABLE_TX1_ENABLE</dfn>          (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="620">620</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD10EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD10EN">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD10EN</dfn>            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="621">621</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD11EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD11EN">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD11EN</dfn>            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="622">622</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD12EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD12EN">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD12EN</dfn>            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="623">623</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_TX_ENABLE_HPD_MASK" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_TX_ENABLE_HPD_MASK">AVIVO_TMDSA_TRANSMITTER_ENABLE_TX_ENABLE_HPD_MASK</dfn>  (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="624">624</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK</dfn>     (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="625">625</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK">AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK</dfn>     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL">AVIVO_TMDSA_TRANSMITTER_CONTROL</dfn>				0x7910</u></td></tr>
<tr><th id="628">628</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_ENABLE" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_ENABLE">AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_ENABLE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="629">629</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_RESET" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_RESET">AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_RESET</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="630">630</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT">AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT</dfn>	(2)</u></td></tr>
<tr><th id="631">631</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_IDSCKSEL" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_IDSCKSEL">AVIVO_TMDSA_TRANSMITTER_CONTROL_IDSCKSEL</dfn>	        (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="632">632</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_BGSLEEP" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_BGSLEEP">AVIVO_TMDSA_TRANSMITTER_CONTROL_BGSLEEP</dfn>          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="633">633</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN">AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="634">634</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK">AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK</dfn>	        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="635">635</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS">AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="636">636</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK">AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK</dfn>	        (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="637">637</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS">AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="638">638</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT">AVIVO_TMDSA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT</dfn> (16)</u></td></tr>
<tr><th id="639">639</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_BYPASS_PLL" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_BYPASS_PLL">AVIVO_TMDSA_TRANSMITTER_CONTROL_BYPASS_PLL</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="640">640</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_USE_CLK_DATA" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_USE_CLK_DATA">AVIVO_TMDSA_TRANSMITTER_CONTROL_USE_CLK_DATA</dfn>     (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="641">641</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL" data-ref="_M/AVIVO_TMDSA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL">AVIVO_TMDSA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL" data-ref="_M/AVIVO_LVTMA_CNTL">AVIVO_LVTMA_CNTL</dfn>					0x7a80</u></td></tr>
<tr><th id="644">644</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_ENABLE" data-ref="_M/AVIVO_LVTMA_CNTL_ENABLE">AVIVO_LVTMA_CNTL_ENABLE</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="645">645</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_HDMI_EN" data-ref="_M/AVIVO_LVTMA_CNTL_HDMI_EN">AVIVO_LVTMA_CNTL_HDMI_EN</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="646">646</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_HPD_MASK" data-ref="_M/AVIVO_LVTMA_CNTL_HPD_MASK">AVIVO_LVTMA_CNTL_HPD_MASK</dfn>             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="647">647</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_HPD_SELECT" data-ref="_M/AVIVO_LVTMA_CNTL_HPD_SELECT">AVIVO_LVTMA_CNTL_HPD_SELECT</dfn>           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="648">648</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_SYNC_PHASE" data-ref="_M/AVIVO_LVTMA_CNTL_SYNC_PHASE">AVIVO_LVTMA_CNTL_SYNC_PHASE</dfn>           (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="649">649</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_PIXEL_ENCODING" data-ref="_M/AVIVO_LVTMA_CNTL_PIXEL_ENCODING">AVIVO_LVTMA_CNTL_PIXEL_ENCODING</dfn>       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="650">650</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_DUAL_LINK_ENABLE" data-ref="_M/AVIVO_LVTMA_CNTL_DUAL_LINK_ENABLE">AVIVO_LVTMA_CNTL_DUAL_LINK_ENABLE</dfn>     (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="651">651</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_CNTL_SWAP" data-ref="_M/AVIVO_LVTMA_CNTL_SWAP">AVIVO_LVTMA_CNTL_SWAP</dfn>                 (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/AVIVO_LVTMA_SOURCE_SELECT" data-ref="_M/AVIVO_LVTMA_SOURCE_SELECT">AVIVO_LVTMA_SOURCE_SELECT</dfn>                               0x7a84</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/AVIVO_LVTMA_COLOR_FORMAT" data-ref="_M/AVIVO_LVTMA_COLOR_FORMAT">AVIVO_LVTMA_COLOR_FORMAT</dfn>                                0x7a88</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL">AVIVO_LVTMA_BIT_DEPTH_CONTROL</dfn>                           0x7a94</u></td></tr>
<tr><th id="655">655</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN">AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="656">656</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH">AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH</dfn>        (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="657">657</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN">AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN</dfn>     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="658">658</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH">AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH</dfn>  (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="659">659</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN">AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN</dfn>    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="660">660</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH">AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH</dfn> (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="661">661</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL">AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL</dfn>        (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="662">662</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET" data-ref="_M/AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET">AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET</dfn> (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/AVIVO_LVTMA_DCBALANCER_CONTROL" data-ref="_M/AVIVO_LVTMA_DCBALANCER_CONTROL">AVIVO_LVTMA_DCBALANCER_CONTROL</dfn>                  0x7ad0</u></td></tr>
<tr><th id="667">667</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_EN" data-ref="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_EN">AVIVO_LVTMA_DCBALANCER_CONTROL_EN</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="668">668</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_EN" data-ref="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_EN">AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_EN</dfn>             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="669">669</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_IN_SHIFT" data-ref="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_IN_SHIFT">AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_IN_SHIFT</dfn>       (16)</u></td></tr>
<tr><th id="670">670</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_FORCE" data-ref="_M/AVIVO_LVTMA_DCBALANCER_CONTROL_FORCE">AVIVO_LVTMA_DCBALANCER_CONTROL_FORCE</dfn>               (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/AVIVO_LVTMA_DATA_SYNCHRONIZATION" data-ref="_M/AVIVO_LVTMA_DATA_SYNCHRONIZATION">AVIVO_LVTMA_DATA_SYNCHRONIZATION</dfn>                0x78d8</u></td></tr>
<tr><th id="673">673</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_DATA_SYNCHRONIZATION_DSYNSEL" data-ref="_M/AVIVO_LVTMA_DATA_SYNCHRONIZATION_DSYNSEL">AVIVO_LVTMA_DATA_SYNCHRONIZATION_DSYNSEL</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="674">674</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_DATA_SYNCHRONIZATION_PFREQCHG" data-ref="_M/AVIVO_LVTMA_DATA_SYNCHRONIZATION_PFREQCHG">AVIVO_LVTMA_DATA_SYNCHRONIZATION_PFREQCHG</dfn>          (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/R500_LVTMA_CLOCK_ENABLE" data-ref="_M/R500_LVTMA_CLOCK_ENABLE">R500_LVTMA_CLOCK_ENABLE</dfn>			0x7b00</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/R600_LVTMA_CLOCK_ENABLE" data-ref="_M/R600_LVTMA_CLOCK_ENABLE">R600_LVTMA_CLOCK_ENABLE</dfn>			0x7b04</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/R500_LVTMA_TRANSMITTER_ENABLE" data-ref="_M/R500_LVTMA_TRANSMITTER_ENABLE">R500_LVTMA_TRANSMITTER_ENABLE</dfn>              0x7b04</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/R600_LVTMA_TRANSMITTER_ENABLE" data-ref="_M/R600_LVTMA_TRANSMITTER_ENABLE">R600_LVTMA_TRANSMITTER_ENABLE</dfn>              0x7b08</u></td></tr>
<tr><th id="680">680</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC0EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC0EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC0EN</dfn>             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="681">681</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD00EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD00EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD00EN</dfn>            (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="682">682</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD01EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD01EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD01EN</dfn>            (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="683">683</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD02EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD02EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD02EN</dfn>            (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="684">684</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD03EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD03EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD03EN</dfn>            (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="685">685</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC1EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC1EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC1EN</dfn>             (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="686">686</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD10EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD10EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD10EN</dfn>            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="687">687</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD11EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD11EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD11EN</dfn>            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="688">688</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD12EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD12EN">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD12EN</dfn>            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="689">689</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK</dfn>     (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="690">690</th><td><u>#   define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK">AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK</dfn>     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/R500_LVTMA_TRANSMITTER_CONTROL" data-ref="_M/R500_LVTMA_TRANSMITTER_CONTROL">R500_LVTMA_TRANSMITTER_CONTROL</dfn>			        0x7b10</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/R600_LVTMA_TRANSMITTER_CONTROL" data-ref="_M/R600_LVTMA_TRANSMITTER_CONTROL">R600_LVTMA_TRANSMITTER_CONTROL</dfn>			        0x7b14</u></td></tr>
<tr><th id="694">694</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_ENABLE" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_ENABLE">AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_ENABLE</dfn>	  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="695">695</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_RESET" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_RESET">AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_RESET</dfn>	  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="696">696</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT">AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT</dfn> (2)</u></td></tr>
<tr><th id="697">697</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_IDSCKSEL" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_IDSCKSEL">AVIVO_LVTMA_TRANSMITTER_CONTROL_IDSCKSEL</dfn>	          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="698">698</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_BGSLEEP" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_BGSLEEP">AVIVO_LVTMA_TRANSMITTER_CONTROL_BGSLEEP</dfn>            (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="699">699</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN">AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN</dfn>	  (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="700">700</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK">AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK</dfn>	          (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="701">701</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS">AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS</dfn>	  (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="702">702</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK">AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK</dfn>	          (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="703">703</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS">AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS</dfn>	  (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="704">704</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT">AVIVO_LVTMA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT</dfn>  (16)</u></td></tr>
<tr><th id="705">705</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_BYPASS_PLL" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_BYPASS_PLL">AVIVO_LVTMA_TRANSMITTER_CONTROL_BYPASS_PLL</dfn>	  (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="706">706</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_USE_CLK_DATA" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_USE_CLK_DATA">AVIVO_LVTMA_TRANSMITTER_CONTROL_USE_CLK_DATA</dfn>       (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="707">707</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL" data-ref="_M/AVIVO_LVTMA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL">AVIVO_LVTMA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL</dfn> (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/R500_LVTMA_PWRSEQ_CNTL" data-ref="_M/R500_LVTMA_PWRSEQ_CNTL">R500_LVTMA_PWRSEQ_CNTL</dfn>						0x7af0</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/R600_LVTMA_PWRSEQ_CNTL" data-ref="_M/R600_LVTMA_PWRSEQ_CNTL">R600_LVTMA_PWRSEQ_CNTL</dfn>						0x7af4</u></td></tr>
<tr><th id="711">711</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_EN" data-ref="_M/AVIVO_LVTMA_PWRSEQ_EN">AVIVO_LVTMA_PWRSEQ_EN</dfn>					    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="712">712</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_PLL_ENABLE_MASK" data-ref="_M/AVIVO_LVTMA_PWRSEQ_PLL_ENABLE_MASK">AVIVO_LVTMA_PWRSEQ_PLL_ENABLE_MASK</dfn>			    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="713">713</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_PLL_RESET_MASK" data-ref="_M/AVIVO_LVTMA_PWRSEQ_PLL_RESET_MASK">AVIVO_LVTMA_PWRSEQ_PLL_RESET_MASK</dfn>			    (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="714">714</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_TARGET_STATE" data-ref="_M/AVIVO_LVTMA_PWRSEQ_TARGET_STATE">AVIVO_LVTMA_PWRSEQ_TARGET_STATE</dfn>				    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="715">715</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_SYNCEN" data-ref="_M/AVIVO_LVTMA_SYNCEN">AVIVO_LVTMA_SYNCEN</dfn>					    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="716">716</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_SYNCEN_OVRD" data-ref="_M/AVIVO_LVTMA_SYNCEN_OVRD">AVIVO_LVTMA_SYNCEN_OVRD</dfn>					    (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="717">717</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_SYNCEN_POL" data-ref="_M/AVIVO_LVTMA_SYNCEN_POL">AVIVO_LVTMA_SYNCEN_POL</dfn>					    (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="718">718</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_DIGON" data-ref="_M/AVIVO_LVTMA_DIGON">AVIVO_LVTMA_DIGON</dfn>					    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="719">719</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_DIGON_OVRD" data-ref="_M/AVIVO_LVTMA_DIGON_OVRD">AVIVO_LVTMA_DIGON_OVRD</dfn>					    (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="720">720</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_DIGON_POL" data-ref="_M/AVIVO_LVTMA_DIGON_POL">AVIVO_LVTMA_DIGON_POL</dfn>					    (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="721">721</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_BLON" data-ref="_M/AVIVO_LVTMA_BLON">AVIVO_LVTMA_BLON</dfn>						    (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="722">722</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_BLON_OVRD" data-ref="_M/AVIVO_LVTMA_BLON_OVRD">AVIVO_LVTMA_BLON_OVRD</dfn>					    (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="723">723</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVTMA_BLON_POL" data-ref="_M/AVIVO_LVTMA_BLON_POL">AVIVO_LVTMA_BLON_POL</dfn>					    (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/R500_LVTMA_PWRSEQ_STATE" data-ref="_M/R500_LVTMA_PWRSEQ_STATE">R500_LVTMA_PWRSEQ_STATE</dfn>                        0x7af4</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/R600_LVTMA_PWRSEQ_STATE" data-ref="_M/R600_LVTMA_PWRSEQ_STATE">R600_LVTMA_PWRSEQ_STATE</dfn>                        0x7af8</u></td></tr>
<tr><th id="727">727</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_STATE_TARGET_STATE_R" data-ref="_M/AVIVO_LVTMA_PWRSEQ_STATE_TARGET_STATE_R">AVIVO_LVTMA_PWRSEQ_STATE_TARGET_STATE_R</dfn>          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="728">728</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_STATE_DIGON" data-ref="_M/AVIVO_LVTMA_PWRSEQ_STATE_DIGON">AVIVO_LVTMA_PWRSEQ_STATE_DIGON</dfn>                   (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="729">729</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_STATE_SYNCEN" data-ref="_M/AVIVO_LVTMA_PWRSEQ_STATE_SYNCEN">AVIVO_LVTMA_PWRSEQ_STATE_SYNCEN</dfn>                  (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="730">730</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_STATE_BLON" data-ref="_M/AVIVO_LVTMA_PWRSEQ_STATE_BLON">AVIVO_LVTMA_PWRSEQ_STATE_BLON</dfn>                    (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="731">731</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_STATE_DONE" data-ref="_M/AVIVO_LVTMA_PWRSEQ_STATE_DONE">AVIVO_LVTMA_PWRSEQ_STATE_DONE</dfn>                    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="732">732</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_LVTMA_PWRSEQ_STATE_STATUS_SHIFT" data-ref="_M/AVIVO_LVTMA_PWRSEQ_STATE_STATUS_SHIFT">AVIVO_LVTMA_PWRSEQ_STATE_STATUS_SHIFT</dfn>            (8)</u></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/AVIVO_LVDS_BACKLIGHT_CNTL" data-ref="_M/AVIVO_LVDS_BACKLIGHT_CNTL">AVIVO_LVDS_BACKLIGHT_CNTL</dfn>			0x7af8</u></td></tr>
<tr><th id="735">735</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVDS_BACKLIGHT_CNTL_EN" data-ref="_M/AVIVO_LVDS_BACKLIGHT_CNTL_EN">AVIVO_LVDS_BACKLIGHT_CNTL_EN</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="736">736</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVDS_BACKLIGHT_LEVEL_MASK" data-ref="_M/AVIVO_LVDS_BACKLIGHT_LEVEL_MASK">AVIVO_LVDS_BACKLIGHT_LEVEL_MASK</dfn>		0x0000ff00</u></td></tr>
<tr><th id="737">737</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_LVDS_BACKLIGHT_LEVEL_SHIFT" data-ref="_M/AVIVO_LVDS_BACKLIGHT_LEVEL_SHIFT">AVIVO_LVDS_BACKLIGHT_LEVEL_SHIFT</dfn>		8</u></td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DVOA_BIT_DEPTH_CONTROL" data-ref="_M/AVIVO_DVOA_BIT_DEPTH_CONTROL">AVIVO_DVOA_BIT_DEPTH_CONTROL</dfn>			0x7988</u></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_HPD_A" data-ref="_M/AVIVO_DC_GPIO_HPD_A">AVIVO_DC_GPIO_HPD_A</dfn>                 0x7e94</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_HPD_Y" data-ref="_M/AVIVO_DC_GPIO_HPD_Y">AVIVO_DC_GPIO_HPD_Y</dfn>                 0x7e9c</u></td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_STATUS1" data-ref="_M/AVIVO_DC_I2C_STATUS1">AVIVO_DC_I2C_STATUS1</dfn>				0x7d30</u></td></tr>
<tr><th id="745">745</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_DONE" data-ref="_M/AVIVO_DC_I2C_DONE">AVIVO_DC_I2C_DONE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="746">746</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_NACK" data-ref="_M/AVIVO_DC_I2C_NACK">AVIVO_DC_I2C_NACK</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="747">747</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_HALT" data-ref="_M/AVIVO_DC_I2C_HALT">AVIVO_DC_I2C_HALT</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="748">748</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_GO" data-ref="_M/AVIVO_DC_I2C_GO">AVIVO_DC_I2C_GO</dfn>			        (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_RESET" data-ref="_M/AVIVO_DC_I2C_RESET">AVIVO_DC_I2C_RESET</dfn> 				0x7d34</u></td></tr>
<tr><th id="750">750</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_SOFT_RESET" data-ref="_M/AVIVO_DC_I2C_SOFT_RESET">AVIVO_DC_I2C_SOFT_RESET</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="751">751</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_ABORT" data-ref="_M/AVIVO_DC_I2C_ABORT">AVIVO_DC_I2C_ABORT</dfn>			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_CONTROL1" data-ref="_M/AVIVO_DC_I2C_CONTROL1">AVIVO_DC_I2C_CONTROL1</dfn> 				0x7d38</u></td></tr>
<tr><th id="753">753</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_START" data-ref="_M/AVIVO_DC_I2C_START">AVIVO_DC_I2C_START</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="754">754</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_STOP" data-ref="_M/AVIVO_DC_I2C_STOP">AVIVO_DC_I2C_STOP</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="755">755</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_RECEIVE" data-ref="_M/AVIVO_DC_I2C_RECEIVE">AVIVO_DC_I2C_RECEIVE</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="756">756</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_EN" data-ref="_M/AVIVO_DC_I2C_EN">AVIVO_DC_I2C_EN</dfn>			        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="757">757</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_PIN_SELECT" data-ref="_M/AVIVO_DC_I2C_PIN_SELECT">AVIVO_DC_I2C_PIN_SELECT</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="758">758</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_SEL_DDC1" data-ref="_M/AVIVO_SEL_DDC1">AVIVO_SEL_DDC1</dfn>			        0</u></td></tr>
<tr><th id="759">759</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_SEL_DDC2" data-ref="_M/AVIVO_SEL_DDC2">AVIVO_SEL_DDC2</dfn>			        1</u></td></tr>
<tr><th id="760">760</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_SEL_DDC3" data-ref="_M/AVIVO_SEL_DDC3">AVIVO_SEL_DDC3</dfn>			        2</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_CONTROL2" data-ref="_M/AVIVO_DC_I2C_CONTROL2">AVIVO_DC_I2C_CONTROL2</dfn> 				0x7d3c</u></td></tr>
<tr><th id="762">762</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_ADDR_COUNT" data-ref="_M/AVIVO_DC_I2C_ADDR_COUNT">AVIVO_DC_I2C_ADDR_COUNT</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="763">763</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_DATA_COUNT" data-ref="_M/AVIVO_DC_I2C_DATA_COUNT">AVIVO_DC_I2C_DATA_COUNT</dfn>(x)		((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_CONTROL3" data-ref="_M/AVIVO_DC_I2C_CONTROL3">AVIVO_DC_I2C_CONTROL3</dfn> 				0x7d40</u></td></tr>
<tr><th id="765">765</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_DATA_DRIVE_EN" data-ref="_M/AVIVO_DC_I2C_DATA_DRIVE_EN">AVIVO_DC_I2C_DATA_DRIVE_EN</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="766">766</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_DATA_DRIVE_SEL" data-ref="_M/AVIVO_DC_I2C_DATA_DRIVE_SEL">AVIVO_DC_I2C_DATA_DRIVE_SEL</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="767">767</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_CLK_DRIVE_EN" data-ref="_M/AVIVO_DC_I2C_CLK_DRIVE_EN">AVIVO_DC_I2C_CLK_DRIVE_EN</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="768">768</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_RD_INTRA_BYTE_DELAY" data-ref="_M/AVIVO_DC_I2C_RD_INTRA_BYTE_DELAY">AVIVO_DC_I2C_RD_INTRA_BYTE_DELAY</dfn>(x)      ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="769">769</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_WR_INTRA_BYTE_DELAY" data-ref="_M/AVIVO_DC_I2C_WR_INTRA_BYTE_DELAY">AVIVO_DC_I2C_WR_INTRA_BYTE_DELAY</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="770">770</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_TIME_LIMIT" data-ref="_M/AVIVO_DC_I2C_TIME_LIMIT">AVIVO_DC_I2C_TIME_LIMIT</dfn>(x)		((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_DATA" data-ref="_M/AVIVO_DC_I2C_DATA">AVIVO_DC_I2C_DATA</dfn> 				0x7d44</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_INTERRUPT_CONTROL" data-ref="_M/AVIVO_DC_I2C_INTERRUPT_CONTROL">AVIVO_DC_I2C_INTERRUPT_CONTROL</dfn> 			0x7d48</u></td></tr>
<tr><th id="773">773</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_INTERRUPT_STATUS" data-ref="_M/AVIVO_DC_I2C_INTERRUPT_STATUS">AVIVO_DC_I2C_INTERRUPT_STATUS</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="774">774</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_INTERRUPT_AK" data-ref="_M/AVIVO_DC_I2C_INTERRUPT_AK">AVIVO_DC_I2C_INTERRUPT_AK</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="775">775</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_INTERRUPT_ENABLE" data-ref="_M/AVIVO_DC_I2C_INTERRUPT_ENABLE">AVIVO_DC_I2C_INTERRUPT_ENABLE</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_I2C_ARBITRATION" data-ref="_M/AVIVO_DC_I2C_ARBITRATION">AVIVO_DC_I2C_ARBITRATION</dfn> 			0x7d50</u></td></tr>
<tr><th id="777">777</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_SW_WANTS_TO_USE_I2C" data-ref="_M/AVIVO_DC_I2C_SW_WANTS_TO_USE_I2C">AVIVO_DC_I2C_SW_WANTS_TO_USE_I2C</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="778">778</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_SW_CAN_USE_I2C" data-ref="_M/AVIVO_DC_I2C_SW_CAN_USE_I2C">AVIVO_DC_I2C_SW_CAN_USE_I2C</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="779">779</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_SW_DONE_USING_I2C" data-ref="_M/AVIVO_DC_I2C_SW_DONE_USING_I2C">AVIVO_DC_I2C_SW_DONE_USING_I2C</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="780">780</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_HW_NEEDS_I2C" data-ref="_M/AVIVO_DC_I2C_HW_NEEDS_I2C">AVIVO_DC_I2C_HW_NEEDS_I2C</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="781">781</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_ABORT_HDCP_I2C" data-ref="_M/AVIVO_DC_I2C_ABORT_HDCP_I2C">AVIVO_DC_I2C_ABORT_HDCP_I2C</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="782">782</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DC_I2C_HW_USING_I2C" data-ref="_M/AVIVO_DC_I2C_HW_USING_I2C">AVIVO_DC_I2C_HW_USING_I2C</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC1_MASK" data-ref="_M/AVIVO_DC_GPIO_DDC1_MASK">AVIVO_DC_GPIO_DDC1_MASK</dfn> 		        0x7e40</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC1_A" data-ref="_M/AVIVO_DC_GPIO_DDC1_A">AVIVO_DC_GPIO_DDC1_A</dfn> 		                0x7e44</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC1_EN" data-ref="_M/AVIVO_DC_GPIO_DDC1_EN">AVIVO_DC_GPIO_DDC1_EN</dfn> 		                0x7e48</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC1_Y" data-ref="_M/AVIVO_DC_GPIO_DDC1_Y">AVIVO_DC_GPIO_DDC1_Y</dfn> 		                0x7e4c</u></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC2_MASK" data-ref="_M/AVIVO_DC_GPIO_DDC2_MASK">AVIVO_DC_GPIO_DDC2_MASK</dfn> 		        0x7e50</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC2_A" data-ref="_M/AVIVO_DC_GPIO_DDC2_A">AVIVO_DC_GPIO_DDC2_A</dfn> 		                0x7e54</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC2_EN" data-ref="_M/AVIVO_DC_GPIO_DDC2_EN">AVIVO_DC_GPIO_DDC2_EN</dfn> 		                0x7e58</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC2_Y" data-ref="_M/AVIVO_DC_GPIO_DDC2_Y">AVIVO_DC_GPIO_DDC2_Y</dfn> 		                0x7e5c</u></td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC3_MASK" data-ref="_M/AVIVO_DC_GPIO_DDC3_MASK">AVIVO_DC_GPIO_DDC3_MASK</dfn> 		        0x7e60</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC3_A" data-ref="_M/AVIVO_DC_GPIO_DDC3_A">AVIVO_DC_GPIO_DDC3_A</dfn> 		                0x7e64</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC3_EN" data-ref="_M/AVIVO_DC_GPIO_DDC3_EN">AVIVO_DC_GPIO_DDC3_EN</dfn> 		                0x7e68</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DC_GPIO_DDC3_Y" data-ref="_M/AVIVO_DC_GPIO_DDC3_Y">AVIVO_DC_GPIO_DDC3_Y</dfn> 		                0x7e6c</u></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/AVIVO_DISP_INTERRUPT_STATUS" data-ref="_M/AVIVO_DISP_INTERRUPT_STATUS">AVIVO_DISP_INTERRUPT_STATUS</dfn>                             0x7edc</u></td></tr>
<tr><th id="800">800</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D1_VBLANK_INTERRUPT" data-ref="_M/AVIVO_D1_VBLANK_INTERRUPT">AVIVO_D1_VBLANK_INTERRUPT</dfn>                        (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="801">801</th><td><u>#       define <dfn class="macro" id="_M/AVIVO_D2_VBLANK_INTERRUPT" data-ref="_M/AVIVO_D2_VBLANK_INTERRUPT">AVIVO_D2_VBLANK_INTERRUPT</dfn>                        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><u>#<span data-ppcond="30">endif</span></u></td></tr>
<tr><th id="804">804</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_agp.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_agp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
