m255
K3
13
cModel Technology
Z0 dD:\Git Repos\HDLBits\hdlbits-verilog-progress\verification-writing-testbenches
vclock
!i10b 1
!s100 gH0^7aX[OPR2JZJ=Td:Cg2
Ia;40`=UG]gicmoHbMFo`a2
V83C@5l>;<z@WAQC40]z<_2
Z1 dD:\Git Repos\HDLBits\hdlbits-verilog-progress\verification-writing-testbenches
w1756684059
8D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches/clock.v
FD:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches/clock.v
L0 5
Z2 OV;L;10.1d;51
r1
!s85 0
31
!s108 1756684076.245000
!s107 D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches/clock.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches|D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches/clock.v|
!s101 -O0
Z3 o-vlog01compat -work work -O0
!s92 -vlog01compat -work work {+incdir+D:/Git Repos/HDLBits/hdlbits-verilog-progress/project-folder/../verification-writing-testbenches} -O0
vdut
I]eX@QU0;=4D0JTlIJ9f6A2
VVVAAhl7RBi2D@=Y=FolM13
R1
w1756684052
8D:/Git Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches/dut.v
FD:/Git Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches/dut.v
L0 1
R2
r1
31
R3
!i10b 1
!s100 je950?XHLjAb9ic>If91E1
!s85 0
!s108 1756684076.127000
!s107 D:/Git Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches/dut.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Git Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches|D:/Git Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches/dut.v|
!s101 -O0
!s92 -vlog01compat -work work {+incdir+D:/Git Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches} -O0
