INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alexis Arndt/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alexis Arndt/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alexis Arndt/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
