// Seed: 352380685
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    inout logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7
);
  logic id_8;
  logic id_9;
  assign id_5 = 1;
  type_18 id_10 (
      1,
      id_2
  );
endmodule
