[General]
%FF%A0%8D%E2%8D%80%1A%81%B2%20F%FF%F7%E9%FE%03%E7%40%E0%A0%8D%E1%8D%40%1A%1F%FA%80%F8%E0%8D%C0%B3%B8%F1%00%0F5%D0%00%BF%00%BF%21h%0C1Q%E8%00%1F%21%F4%90p%21h%0C1A%E8%00%02%00%2A%F3%D1%00%BF%00%BF%00%BF%21h%141Q%E8%00%1F%21%F0%01%00%21h%141A%E8%00%02%00%2A%F3%D1%00%BF%20%20%84%F8%3E%00%00%20%20c%00%BF%00%BF%21h%0C1Q%E8%00%1F%21%F0%10%00%21h%0C1A%E8%00%02%00%2A%F3%D1%00%BFAF%20F%FF%F7%A7%FE%C1%E6%05%F0%80%000%B1%06%F0%80%00%18%B1%20F%00%F0%8D%FE%B7%E6%05%F0%40%000%B1%06%F0%40%00%18%B1%20F%00%F0%CE%FC%AD%E6%00%BF%AB%E6%D5C%00%08%10%B5%04F%0C%B9%01%20%10%BD%A0i%00%B1%00%E0%00%BF%94%F8="@String(\0(\xb9\0 \x84\xf8<\0 F\0\xf0(\xf8$ \x84\xf8=\0 h\xc0h \xf4\0P!h\xc8` F\0\xf0J\xfd h\0i \xf4\x90@!h\ba h@i \xf0*\0!hHa h\xc0h@\xf4\0P!h\xc8`\0  d  \x84\xf8=\0\x84\xf8>\0\0 \xca\xe7\0\0\x10\xb5\x86\xb0\x4\x46\x14!\x1\xa8\xfc\xf7\x37\xfcoI h\x88\x42x\xd1\0\xbf\0 \0\x90lH\0h@\xf0\x10\0jI\b`\bF\0h\0\xf0\x10\0\0\x90\0\xbf\0\xbf\0\xbf\0 \0\x90\x64H\x14\x38\0h@\xf0\x2\0\x62I\x14\x39\b`\bF\0h\0\xf0\x2\0\0\x90\0\xbf\0\xbf\0\xbf\0 \0\x90\bF\0h@\xf0\x1\0\b`\bF\0h\0\xf0\x1\0\0\x90\0\xbf\0\xbf\x80 \x1\x90\x2 \x2\x90\0 \x3\x90\x3 \x4\x90\a \x5\x90\x1\xa9QH\xff\xf7\x86\xf8O\xf4\0p\x1\x90\x2 \x2\x90\0 \x3\x90\x3 \x4\x90\a \x5\x90\x1\xa9JH\xff\xf7w\xf8JHJI\b`O\xf0\0`H`@!GH\x81`\0!\xc1`O\xf4\x80\x61\x1\x61\0!Aa\x81\x61\xc1\x61O\xf4@1\x1\x62\0!Ab\xfe\xf7\x8a\xff\b\xb1\xfe\xf7\xd9\xf8\0\xbf<H`c\x84\x63\0\xbf\0\x11\x46% \xff\xf7\xdb\xf9% \xff\xf7\xc8\xf9_\xe0\xff\xe7\x36I h\x88\x42Z\xd1\0\xbf\0 \0\x90.H\0\x1f\0h@\xf4\x80 +I\t\x1f\b`\bF\0h\0\xf4\x80 \0\x90\0\xbf\0\xbf\0\xbf\0 \0\x90%H\x14\x38\0h@\xf0\x4\0I\x14\x39\b`\bF\0h\0\xf0\x4\0\0\x90\0\xbf\0\xbfO\xf4@`\x1\x90\x2 \x2\x90\0 \x3\x90\x3 \x4\x90\a \x5\x90\x1\xa9\x1dH\xff\xf7\x15\xf8\x1dH\x1dI\b`O\xf0\0`H`\0!\x1aH\x81`\xc1`O\xf4\x80\x61\x1\x61\0!Aa\x81\x61\xc1\x61O\xf4@1\x1\x62\0!Ab\xfe\xf7)\xff\b\xb1\xfe\xf7x\xf8\0\xbf\x10H\xa0\x63\x84\x63\0\xbf\0\x11\x46' \xff\xf7z\xf9' \xff\xf7g\xf9\x6\xb0\x10\xbd\0\0\0\x10\x1@D8\x2@\0\x4\x2@\0\0\x2@\xb8\x64\x2@,\x4\0 \0H\0@\0\b\x2@(`\x2@\x8c\x4\0 pG\0\0\xf7\xb5\x4\x46\x15\x46\x94\xf8=\0 (F\xd1\x1\x98\0\xb1\r\xb9\x1 \xfe\xbd\0\xbf\x94\xf8<\0\x1(\x1\xd1\x2 \xf7\xe7\x1 \x84\xf8<\0\0\xbf\x1\x98 b\xa5\x84\xe5\x84\0  d! \x84\xf8=\0\x17Hak\xc8\x63\x17Hak\bd\x16Hak\xc8\x64\0 ak\be\x1\xae#h\x1a\x1d\x31h+F`k\xfe\xf7\x42\xffo\xf0@\0!h\b`\0\xbf\0 \x84\xf8<\0\0\xbf\0\xbf\0\xbf!h\x14\x31Q\xe8\0\x1f\x41\xf0\x80\0!h\x14\x31\x41\xe8\0\x2\0*\xf3\xd1\0\xbf\0 \xbc\xe7\x2 \xba\xe7\x39\x44\0\b\x91\x44\0\b\xe9\x43\0\bpGpG\0\xbf\xfe\xe7\x10\xb5\xeH\xeI\b`\x3 H`\0!\fH\x81`\xc1`O\xf4\x10!\x1\x61O\xf4\0\x11\x41\x61\0!\x1vAv\x81v\xc1v\x1wAw\xfe\xf7\x32\xfb\b\xb1\xfd\xf7\xdc\xff\x10\xbd\0\0\0\x64\0@T\x3\0 \x10\xb5\xeH\xeI\b`\x3 H`\0!\fH\x81`\xc1`O\xf4\x10!\x1\x61O\xf4\0\x11\x41\x61\0!\x1vAv\x81v\xc1v\x1wAw\xfe\xf7\x10\xfb\b\xb1\xfd\xf7\xba\xff\x10\xbd\0\0\0h\0@|\x3\0 \b\xb5\0\xbf\0 \0\x90\x16H\0h@\xf4\x80\0\x14I\b`\bF\0h\0\xf4\x80\0\0\x90\0\xbf\0\xbf\0\xbf\0 \0\x90\bF\0h@\xf4\0\x10\b`\bF\0h\0\xf4\0\x10\0\x90\0\xbf\0\xbf\0\x11\x46\f \xff\xf7\x9b\xf8\f \xff\xf7\x88\xf8\0\x11\x46\x46 \xff\xf7\x93\xf8\x46 \xff\xf7\x80\xf8\b\xbd\0\0\x30\x38\x2@\0\xb5\x87\xb0\x14!\x2\xa8\xfc\xf7j\xfa\0\xbf\0 \x1\x90.H\0h@\xf0\x2\0,I\b`\bF\0h\0\xf0\x2\0\x1\x90\0\xbf\0\xbf\0\xbf\0 \x1\x90\bF\0h@\xf0\x1\0\b`\bF\0h\0\xf0\x1\0\x1\x90\0\xbf\0\xbf\0\xbf\0 \x1\x90\bF\0h@\xf0\b\0\b`\bF\0h\0\xf0\b\0\x1\x90\0\xbf\0\xbf\0\xbf\0 \x1\x90\bF\0h@\xf0\x4\0\b`\bF\0h\0\xf0\x4\0\x1\x90\0\xbf\0\xbf\0\xbf\0 \x1\x90\bF\0h@\xf0\x80\0\b`\bF\0h\0\xf0\x80\0\x1\x90\0\xbf\0\xbf\0O\xf4\xe0Q\tH\xfe\xf7\xa4\xffO\xf4\xe0P\x2\x90\x1 \x3\x90\x4\x90\x5\x90\x2\xa9\x3H\xfe\xf7\x9f\xfe\a\xb0\0\xbd\0\0\x30\x38\x2@\0\x1c\x2@\x10\xb5\vH\vI\b`O\xf4\xe1\x30H`\0!\bH\x81`\xc1`\x1\x61\f!Aa\0!\x81\x61\xc1\x61\xff\xf7{\xfd\b\xb1\xfd\xf7\0\xff\x10\xbd\0\0\0\x10\x1@\xa4\x3\0 \x10\xb5)"
%EB%00%1A%04%20ah%A0%FB%01Q%0BF%19%20%A9%FB%00q%2AF8F%FB%F7%99%FD%83F%04%20ah%A0%FB%01P%03F%19%20%A9%FB%00p%01F%2AF8F%FB%F7%8B%FDd%21%B0%FB%F1%F0%00%EB%C0%01%01%EB%00%10%AB%EB%80%002%21%01%EB%00%10d%21%B0%FB%F1%F0%00%F0%0F%00PD%21h%88%60%BD%E8%F8%8F%00%00%00%10%01%40%00%14%01%40%01F%91%F8=@String(\0!((\xd1\x88h\xb0\xf5\x80_\v\xd1\biH\xb9)
HAL_UART_RxCpltCallback%00%01%E0="@String(\0\b\xe2=\0\b`\x6\0\0ihuart\0\x10\xb2M\0\0u\x6\0\0\0\0\0\0\0\0\x1c\x1\0\0\x3\0\0\0\0\0\x4\x5../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0\x94\x38\0\b\x96\x38\0\b8\xe\0\0?\x9d\x2\x1\x99\x15)"
%13HAL_UART_Transmit_DMA%00%01%10%CC%27%00%00%E4=@String(\0\b\x84>\0\b\xc4\x6\0\0ihuart\0\x10\xb2M\0\0>\a\0\0hpData\0\x10\xbeM\0\0\x2\x91\x64iSize\0\x10\x45\x1\0\0 \a\0\0___result\0\x10\xcc'\0\0)
%06%19%06%13%03%09%067%06%13%068%06%13%03%06%06=\x6\x13\x5\x5\x3\t\x6\x37\x6\x13\x5)\x6\x1f\x6\x13\x5\a\x6!\x6\x13\x3
%00%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00%08%00%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%04%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%04%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%04%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%04%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%04%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%04%00%7D%00%96%96%02%00%00%00%04%00%00%00%02%00%7D%08%04%00%00%00%C8%01%00%00%02%00%7D%20%C8%01%00%00%CA%01%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%08%00%00%00%01%00P%08%00%00%00%CA%01%00%00%01%00T%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00%2C%00%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00.%00%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00b%00%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00%04%00%00%00%02%00%7D%04%04%00%00%00R%00%00%00%02%00%7D0R%00%00%00T%00%00%00%02%00%7D%04%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%04%00%7D%00%96%96%02%00%00%00%04%00%00%00%02%00%7D%08%04%00%00%006%01%00%00%02%00%7D%206%01%00%008%01%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%08%00%00%00%01%00P%08%00%00%008%01%00%00%01%00T%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00%3A%00%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00%3A%00%00%00%02%00%7D%08%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00%04%00%00%00%02%00%7D%04%04%00%00%00%C8%00%00%00%02%00%7D%20%C8%00%00%00%CA%00%00%00%02%00%7D%04%00%00%00%00%00%00%00%00%00%00%00%00%04%00%00%00%05%00%7D%00%96%96%96%04%00%00%00%06%00%00%00%02%00%7D%10%06%00%00%00%AE%01%00%00%03%00%7D%B8%01%00%00%00%00%00%00%00%00r%01%00%00%AA%01%00%00%06%00%90%88%02%9D%20%20%00%00%00%00%00%00%00%00%3C%01%00%00%AA%01%00%00%06%00%90%88%02%9D%20%00%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%05%00%7D%00%96%96%96%02%00%00%00%04%00%00%00%02%00%7D%04%04%00%00%00%A8%00%00%00%03%00%7D%D0%00%A8%00%00%00%AA%00%00%00%02%00%7D%04%00%00%00%00%00%00%00%00%00%00%00%00%06%00%00%00%02%00%7D%00%00%00%00%00%00%00%00%00%00%00%00%00%02%00%00%00%02%00%7D%00%02%00%00%00%04%00%00%00%02%00%7D%10%04%00%00%00.%00%00%00%02%00%7D%18.%00%00%002%00%00%00%02%00%7D%14%00%00%00%00%00%00%00%00%03%00%01%03%01%02%04%01%02LimitMax%28input%2Cmax%29%20%7B%20if%20%28input%20%3E%20max%29%20%7B%20input=max
__ARMCLIB_VERSION%205060019%00%01%10__STDARG_DECLS%20%00%02%12__CLIBNS%00%01%19__CLIBNS%20%00%01Cva_start%28ap%2CparmN%29%20__va_start%28ap%2C%20parmN%29%00%01Qva_arg%28ap%2Ctype%29%20__va_arg%28ap%2C%20type%29%00%01e__va_copy%28dest%2Csrc%29%20%28%28void%29%28%28dest%29=@String((src)))\0\x1kva_copy(dest), "@String(src) ((void)((dest) = (src)))\0\x1uva_end(ap) __va_end(ap)\0\x4\0\0\0\x3\0\x1\x1\x2PID_H \0\x3\x3\x2\x4\x4\0\0\0\x3\0\x1\x1\x2RC_H \0\x3\x3\x2\x4\x1\x1dSBUS_RX_BUF_NUM 36u\0\x1\x1fRC_FRAME_LENGTH 18u\0\x1!RC_CH_VALUE_MIN ((uint16_t)364)\0\x1RC_CH_VALUE_OFFSET ((uint16_t)1024)\0\x1#RC_CH_VALUE_MAX ((uint16_t)1684)\0\x1&RC_SW_UP ((uint16_t)1)\0\x1'RC_SW_MID ((uint16_t)3)\0\x1(RC_SW_DOWN ((uint16_t)2)\0\x1)switch_is_down(s) (s == RC_SW_DOWN)\0\x1*switch_is_mid(s) (s == RC_SW_MID)\0\x1+switch_is_up(s) (s == RC_SW_UP)\0\x1-KEY_PRESSED_OFFSET_W ((uint16_t)1 << 0)\0\x1.KEY_PRESSED_OFFSET_S ((uint16_t)1 << 1)\0\x1/KEY_PRESSED_OFFSET_A ((uint16_t)1 << 2)\0\x1\x30KEY_PRESSED_OFFSET_D ((uint16_t)1 << 3)\0\x1\x31KEY_PRESSED_OFFSET_SHIFT ((uint16_t)1 << 4)\0\x1\x32KEY_PRESSED_OFFSET_CTRL ((uint16_t)1 << 5)\0\x1\x33KEY_PRESSED_OFFSET_Q ((uint16_t)1 << 6)\0\x1\x34KEY_PRESSED_OFFSET_E ((uint16_t)1 << 7)\0\x1\x35KEY_PRESSED_OFFSET_R ((uint16_t)1 << 8)\0\x1\x36KEY_PRESSED_OFFSET_F ((uint16_t)1 << 9)\0\x1\x37KEY_PRESSED_OFFSET_G ((uint16_t)1 << 10)\0\x1\x38KEY_PRESSED_OFFSET_Z ((uint16_t)1 << 11)\0\x1\x39KEY_PRESSED_OFFSET_X ((uint16_t)1 << 12)\0\x1:KEY_PRESSED_OFFSET_C ((uint16_t)1 << 13)\0\x1;KEY_PRESSED_OFFSET_V ((uint16_t)1 << 14)\0\x1<KEY_PRESSED_OFFSET_B ((uint16_t)1 << 15)\0\x4\0\0\x3\0\x1\x1\x15MOTOR_H \0\x3\x17\x2\x4\x1\x19\x43HASSIS_CAN hcan1\0\x1\x1aGIMBAL_CAN hcan2\0\x4\0\0\x3\0\x1\x1\x15__STM32F4xx_HAL_UART_H \0\x3\x1c\x2\x4\x1\xf3\x1HAL_UART_ERROR_NONE 0x00000000U\0\x1\xf4\x1HAL_UART_ERROR_PE 0x00000001U\0\x1\xf5\x1HAL_UART_ERROR_NE 0x00000002U\0\x1\xf6\x1HAL_UART_ERROR_FE 0x00000004U\0\x1\xf7\x1HAL_UART_ERROR_ORE 0x00000008U\0\x1\xf8\x1HAL_UART_ERROR_DMA 0x00000010U\0\x1\x83\x2UART_WORDLENGTH_8B 0x00000000U\0\x1\x84\x2UART_WORDLENGTH_9B ((uint32_t)USART_CR1_M)\0\x1\x8c\x2UART_STOPBITS_1 0x00000000U\0\x1\x8d\x2UART_STOPBITS_2 ((uint32_t)USART_CR2_STOP_1)\0\x1\x95\x2UART_PARITY_NONE 0x00000000U\0\x1\x96\x2UART_PARITY_EVEN ((uint32_t)USART_CR1_PCE)\0\x1\x97\x2UART_PARITY_ODD ((uint32_t)(USART_CR1_PCE | USART_CR1_PS))\0\x1\x9f\x2UART_HWCONTROL_NONE 0x00000000U\0\x1\xa0\x2UART_HWCONTROL_RTS ((uint32_t)USART_CR3_RTSE)\0\x1\xa1\x2UART_HWCONTROL_CTS ((uint32_t)USART_CR3_CTSE)\0\x1\xa2\x2UART_HWCONTROL_RTS_CTS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE))\0\x1\xaa\x2UART_MODE_RX ((uint32_t)USART_CR1_RE)\0\x1\xab\x2UART_MODE_TX ((uint32_t)USART_CR1_TE)\0\x1\xac\x2UART_MODE_TX_RX ((uint32_t)(USART_CR1_TE | USART_CR1_RE))\0\x1\xb4\x2UART_STATE_DISABLE 0x00000000U\0\x1\xb5\x2UART_STATE_ENABLE ((uint32_t)USART_CR1_UE)\0\x1\xbd\x2UART_OVERSAMPLING_16 0x00000000U\0\x1\xbe\x2UART_OVERSAMPLING_8 ((uint32_t)USART_CR1_OVER8)\0\x1\xc6\x2UART_LINBREAKDETECTLENGTH_10B 0x00000000U\0\x1\xc7\x2UART_LINBREAKDETECTLENGTH_11B ((uint32_t)USART_CR2_LBDL)\0\x1\xcf\x2UART_WAKEUPMETHOD_IDLELINE 0x00000000U\0\x1\xd0\x2UART_WAKEUPMETHOD_ADDRESSMARK ((uint32_t)USART_CR1_WAKE)\0\x1\xda\x2UART_FLAG_CTS ((uint32_t)USART_SR_CTS)\0\x1\xdb\x2UART_FLAG_LBD ((uint32_t)USART_SR_LBD)\0\x1\xdc\x2UART_FLAG_TXE ((uint32_t)USART_SR_TXE)\0\x1\xdd\x2UART_FLAG_TC ((uint32_t)USART_SR_TC)\0\x1\xde\x2UART_FLAG_RXNE ((uint32_t)USART_SR_RXNE)\0\x1\xdf\x2UART_FLAG_IDLE ((uint32_t)USART_SR_IDLE)\0\x1\xe0\x2UART_FLAG_ORE ((uint32_t)USART_SR_ORE)\0\x1\xe1\x2UART_FLAG_NE ((uint32_t)USART_SR_NE)\0\x1\xe2\x2UART_FLAG_FE ((uint32_t)USART_SR_FE)\0\x1\xe3\x2UART_FLAG_PE ((uint32_t)USART_SR_PE)\0\x1\xf2\x2UART_IT_PE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE))\0\x1\xf3\x2UART_IT_TXE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE))\0\x1\xf4\x2UART_IT_TC ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE))\0\x1\xf5\x2UART_IT_RXNE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE))\0\x1\xf6\x2UART_IT_IDLE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE))\0\x1\xf8\x2UART_IT_LBD ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE))\0\x1\xfa\x2UART_IT_CTS ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE))\0\x1\xfb\x2UART_IT_ERR ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE))\0\x1\x83\x3HAL_UART_RECEPTION_STANDARD (0x00000000U)\0\x1\x84\x3HAL_UART_RECEPTION_TOIDLE (0x00000001U)\0\x1\xa0\x3__HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U)\0\x1\xab\x3__HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR)\0\x1\xbf\x3__HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))\0\x1\xd7\x3__HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))\0\x1\xdf\x3__HAL_UART_CLEAR_PEFLAG(__HANDLE__) do{ __IO uint32_t tmpreg = 0x00U; tmpreg = (__HANDLE__)->Instance->SR; tmpreg = (__HANDLE__)->Instance->DR; UNUSED(tmpreg); } while(0U)\0\x1\xed\x3__HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)\0\x1\xf5\x3__HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)\0\x1\xfd\x3__HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)\0\x1\x85\x4__HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)\0\x1\x97\x4__HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))\0\x1\xab\x4__HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))\0\x1\xbe\x4__HAL_UART_GET_IT_SOURCE(__HANDLE__,__IT__) (((((__IT__) >> 28U) == UART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == UART_CR2_REG_INDEX)? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))\0\x1\xcf\x4__HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U)\0\x1\xe3\x4__HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U)\0\x1\xf7\x4__HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U)\0\x1\x8b\x5__HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U)\0\x1\x95\x5__HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)\0\x1\x9b\x5__HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT))\0\x1\xa2\x5__HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE)\0\x1\xa8\x5__HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE)\0\x1\x9c\x6UART_IT_MASK 0x0000FFFFU\0\x1\x9e\x6UART_CR1_REG_INDEX 1U\0\x1\x9f\x6UART_CR2_REG_INDEX 2U\0\x1\xa0\x6UART_CR3_REG_INDEX 3U\0\x1\xa9\x6IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || ((LENGTH) == UART_WORDLENGTH_9B))\0\x1\xab\x6IS_UART_LIN_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B))\0\x1\xac\x6IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || ((STOPBITS) == UART_STOPBITS_2))\0\x1\xae\x6IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || ((PARITY) == UART_PARITY_EVEN) || ((PARITY) == UART_PARITY_ODD))\0\x1\xb1\x6IS_UART_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == UART_HWCONTROL_NONE) || ((CONTROL) == UART_HWCONTROL_RTS) || ((CONTROL) == UART_HWCONTROL_CTS) || ((CONTROL) == UART_HWCONTROL_RTS_CTS))\0\x1\xb6\x6IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U))\0\x1\xb7\x6IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) || ((STATE) == UART_STATE_ENABLE))\0\x1\xb9\x6IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) || ((SAMPLING) == UART_OVERSAMPLING_8))\0\x1\xbb\x6IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16))\0\x1\xbc\x6IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))\0\x1\xbe\x6IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))\0\x1\xc0\x6IS_UART_BAUDRATE(BAUDRATE) ((BAUDRATE) <= 10500000U)\0\x1\xc1\x6IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU)\0\x1\xc3\x6UART_DIV_SAMPLING16(_PCLK_,_BAUD_) ((uint32_t)((((uint64_t)(_PCLK_))*25U)/(4U*((uint64_t)(_BAUD_)))))\0\x1\xc4\x6UART_DIVMANT_SAMPLING16(_PCLK_,_BAUD_) (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U)\0\x1\xc5\x6UART_DIVFRAQ_SAMPLING16(_PCLK_,_BAUD_) ((((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U) + 50U) / 100U)\0\x1\xc9\x6UART_BRR_SAMPLING16(_PCLK_,_BAUD_) ((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU))\0\x1\xcd\x6UART_DIV_SAMPLING8(_PCLK_,_BAUD_) ((uint32_t)((((uint64_t)(_PCLK_))*25U)/(2U*((uint64_t)(_BAUD_)))))\0\x1\xce\x6UART_DIVMANT_SAMPLING8(_PCLK_,_BAUD_) (UART_DIV_SAMPLING8((_PCLK_), (_BAUD_))/100U)\0\x1\xcf\x6UART_DIVFRAQ_SAMPLING8(_PCLK_,_BAUD_) ((((UART_DIV_SAMPLING8((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) * 100U)) * 8U) + 50U) / 100U)\0\x1\xd3\x6UART_BRR_SAMPLING8(_PCLK_,_BAUD_) ((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U) + (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U))\0\x4\0\x3\0\x1\x1\x15STM32F4xx_HAL_CAN_H \0\x3\x1c\x2\x4\x1\x9c\x2HAL_CAN_ERROR_NONE (0x00000000U)\0\x1\x9d\x2HAL_CAN_ERROR_EWG (0x00000001U)\0\x1\x9e\x2HAL_CAN_ERROR_EPV (0x00000002U)\0\x1\x9f\x2HAL_CAN_ERROR_BOF (0x00000004U)\0\x1\xa0\x2HAL_CAN_ERROR_STF (0x00000008U)\0\x1\xa1\x2HAL_CAN_ERROR_FOR (0x00000010U)\0\x1\xa2\x2HAL_CAN_ERROR_ACK (0x00000020U)\0\x1\xa3\x2HAL_CAN_ERROR_BR (0x00000040U)\0\x1\xa4\x2HAL_CAN_ERROR_BD (0x00000080U)\0\x1\xa5\x2HAL_CAN_ERROR_CRC (0x00000100U)\0\x1\xa6\x2HAL_CAN_ERROR_RX_FOV0 (0x00000200U)\0\x1\xa7\x2HAL_CAN_ERROR_RX_FOV1 (0x00000400U)\0\x1\xa8\x2HAL_CAN_ERROR_TX_ALST0 (0x00000800U)\0\x1\xa9\x2HAL_CAN_ERROR_TX_TERR0 (0x00001000U)\0\x1\xaa\x2HAL_CAN_ERROR_TX_ALST1 (0x00002000U)\0\x1\xab\x2HAL_CAN_ERROR_TX_TERR1 (0x00004000U)\0\x1\xac\x2HAL_CAN_ERROR_TX_ALST2 (0x00008000U)\0\x1\xad\x2HAL_CAN_ERROR_TX_TERR2 (0x00010000U)\0\x1\xae\x2HAL_CAN_ERROR_TIMEOUT (0x00020000U)\0\x1\xaf\x2HAL_CAN_ERROR_NOT_INITIALIZED (0x00040000U)\0\x1\xb0\x2HAL_CAN_ERROR_NOT_READY (0x00080000U)\0\x1\xb1\x2HAL_CAN_ERROR_NOT_STARTED (0x00100000U)\0\x1\xb2\x2HAL_CAN_ERROR_PARAM (0x00200000U)\0\x1\xb7\x2HAL_CAN_ERROR_INTERNAL (0x00800000U)\0\x1\xc0\x2\x43\x41N_INITSTATUS_FAILED (0x00000000U)\0\x1\xc1\x2\x43\x41N_INITSTATUS_SUCCESS (0x00000001U)\0\x1\xc9\x2\x43\x41N_MODE_NORMAL (0x00000000U)\0\x1\xca\x2\x43\x41N_MODE_LOOPBACK ((uint32_t)CAN_BTR_LBKM)\0\x1\xcb\x2\x43\x41N_MODE_SILENT ((uint32_t)CAN_BTR_SILM)\0\x1\xcc\x2\x43\x41N_MODE_SILENT_LOOPBACK ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM))\0\x1\xd5\x2\x43\x41N_SJW_1TQ (0x00000000U)\0\x1\xd6\x2\x43\x41N_SJW_2TQ ((uint32_t)CAN_BTR_SJW_0)\0\x1\xd7\x2\x43\x41N_SJW_3TQ ((uint32_t)CAN_BTR_SJW_1)\0\x1\xd8\x2\x43\x41N_SJW_4TQ ((uint32_t)CAN_BTR_SJW)\0\x1\xe0\x2\x43\x41N_BS1_1TQ (0x00000000U)\0\x1\xe1\x2\x43\x41N_BS1_2TQ ((uint32_t)CAN_BTR_TS1_0)\0\x1\xe2\x2\x43\x41N_BS1_3TQ ((uint32_t)CAN_BTR_TS1_1)\0\x1\xe3\x2\x43\x41N_BS1_4TQ ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0))\0\x1\xe4\x2\x43\x41N_BS1_5TQ ((uint32_t)CAN_BTR_TS1_2)\0\x1\xe5\x2\x43\x41N_BS1_6TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0))\0\x1\xe6\x2\x43\x41N_BS1_7TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1))\0\x1\xe7\x2\x43\x41N_BS1_8TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))\0\x1\xe8\x2\x43\x41N_BS1_9TQ ((uint32_t)CAN_BTR_TS1_3)\0\x1\xe9\x2\x43\x41N_BS1_10TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0))\0\x1\xea\x2\x43\x41N_BS1_11TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1))\0\x1\xeb\x2\x43\x41N_BS1_12TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))\0\x1\xec\x2\x43\x41N_BS1_13TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2))\0\x1\xed\x2\x43\x41N_BS1_14TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0))\0\x1\xee\x2\x43\x41N_BS1_15TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1))\0\x1\xef\x2\x43\x41N_BS1_16TQ ((uint32_t)CAN_BTR_TS1)\0\x1\xf7\x2\x43\x41N_BS2_1TQ (0x00000000U)\0\x1\xf8\x2\x43\x41N_BS2_2TQ ((uint32_t)CAN_BTR_TS2_0)\0\x1\xf9\x2\x43\x41N_BS2_3TQ ((uint32_t)CAN_BTR_TS2_1)\0\x1\xfa\x2\x43\x41N_BS2_4TQ ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0))\0\x1\xfb\x2\x43\x41N_BS2_5TQ ((uint32_t)CAN_BTR_TS2_2)\0\x1\xfc\x2\x43\x41N_BS2_6TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0))\0\x1\xfd\x2\x43\x41N_BS2_7TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1))\0\x1\xfe\x2\x43\x41N_BS2_8TQ ((uint32_t)CAN_BTR_TS2)\0\x1\x86\x3\x43\x41N_FILTERMODE_IDMASK (0x00000000U)\0\x1\x87\x3\x43\x41N_FILTERMODE_IDLIST (0x00000001U)\0\x1\x8f\x3\x43\x41N_FILTERSCALE_16BIT (0x00000000U)\0\x1\x90\x3\x43\x41N_FILTERSCALE_32BIT (0x00000001U)\0\x1\x98\x3\x43\x41N_FILTER_DISABLE (0x00000000U)\0\x1\x99\x3\x43\x41N_FILTER_ENABLE (0x00000001U)\0\x1\xa1\x3\x43\x41N_FILTER_FIFO0 (0x00000000U)\0\x1\xa2\x3\x43\x41N_FILTER_FIFO1 (0x00000001U)\0\x1\xaa\x3\x43\x41N_ID_STD (0x00000000U)\0\x1\xab\x3\x43\x41N_ID_EXT (0x00000004U)\0\x1\xb3\x3\x43\x41N_RTR_DATA (0x00000000U)\0\x1\xb4\x3\x43\x41N_RTR_REMOTE (0x00000002U)\0\x1\xbc\x3\x43\x41N_RX_FIFO0 (0x00000000U)\0\x1\xbd\x3\x43\x41N_RX_FIFO1 (0x00000001U)\0\x1\xc5\x3\x43\x41N_TX_MAILBOX0 (0x00000001U)\0\x1\xc6\x3\x43\x41N_TX_MAILBOX1 (0x00000002U)\0\x1\xc7\x3\x43\x41N_TX_MAILBOX2 (0x00000004U)\0\x1\xd0\x3\x43\x41N_FLAG_RQCP0 (0x00000500U)\0\x1\xd1\x3\x43\x41N_FLAG_TXOK0 (0x00000501U)\0\x1\xd2\x3\x43\x41N_FLAG_ALST0 (0x00000502U)\0\x1\xd3\x3\x43\x41N_FLAG_TERR0 (0x00000503U)\0\x1\xd4\x3\x43\x41N_FLAG_RQCP1 (0x00000508U)\0\x1\xd5\x3\x43\x41N_FLAG_TXOK1 (0x00000509U)\0\x1\xd6\x3\x43\x41N_FLAG_ALST1 (0x0000050AU)\0\x1\xd7\x3\x43\x41N_FLAG_TERR1 (0x0000050BU)\0\x1\xd8\x3\x43\x41N_FLAG_RQCP2 (0x00000510U)\0\x1\xd9\x3\x43\x41N_FLAG_TXOK2 (0x00000511U)\0\x1\xda\x3\x43\x41N_FLAG_ALST2 (0x00000512U)\0\x1\xdb\x3\x43\x41N_FLAG_TERR2 (0x00000513U)\0\x1\xdc\x3\x43\x41N_FLAG_TME0 (0x0000051AU)\0\x1\xdd\x3\x43\x41N_FLAG_TME1 (0x0000051BU)\0\x1\xde\x3\x43\x41N_FLAG_TME2 (0x0000051CU)\0\x1\xdf\x3\x43\x41N_FLAG_LOW0 (0x0000051DU)\0\x1\xe0\x3\x43\x41N_FLAG_LOW1 (0x0000051EU)\0\x1\xe1\x3\x43\x41N_FLAG_LOW2 (0x0000051FU)\0\x1\xe4\x3\x43\x41N_FLAG_FF0 (0x00000203U)\0\x1\xe5\x3\x43\x41N_FLAG_FOV0 (0x00000204U)\0\x1\xe6\x3\x43\x41N_FLAG_FF1 (0x00000403U)\0\x1\xe7\x3\x43\x41N_FLAG_FOV1 (0x00000404U)\0\x1\xea\x3\x43\x41N_FLAG_INAK (0x00000100U)\0\x1\xeb\x3\x43\x41N_FLAG_SLAK (0x00000101U)\0\x1\xec\x3\x43\x41N_FLAG_ERRI (0x00000102U)\0\x1\xed\x3\x43\x41N_FLAG_WKU (0x00000103U)\0\x1\xee\x3\x43\x41N_FLAG_SLAKI (0x00000104U)\0\x1\xf1\x3\x43\x41N_FLAG_EWG (0x00000300U)\0\x1\xf2\x3\x43\x41N_FLAG_EPV (0x00000301U)\0\x1\xf3\x3\x43\x41N_FLAG_BOF (0x00000302U)\0\x1\xfd\x3\x43\x41N_IT_TX_MAILBOX_EMPTY ((uint32_t)CAN_IER_TMEIE)\0\x1\x80\x4\x43\x41N_IT_RX_FIFO0_MSG_PENDING ((uint32_t)CAN_IER_FMPIE0)\0\x1\x81\x4\x43\x41N_IT_RX_FIFO0_FULL ((uint32_t)CAN_IER_FFIE0)\0\x1\x82\x4\x43\x41N_IT_RX_FIFO0_OVERRUN ((uint32_t)CAN_IER_FOVIE0)\0\x1\x83\x4\x43\x41N_IT_RX_FIFO1_MSG_PENDING ((uint32_t)CAN_IER_FMPIE1)\0\x1\x84\x4\x43\x41N_IT_RX_FIFO1_FULL ((uint32_t)CAN_IER_FFIE1)\0\x1\x85\x4\x43\x41N_IT_RX_FIFO1_OVERRUN ((uint32_t)CAN_IER_FOVIE1)\0\x1\x88\x4\x43\x41N_IT_WAKEUP ((uint32_t)CAN_IER_WKUIE)\0\x1\x89\x4\x43\x41N_IT_SLEEP_ACK ((uint32_t)CAN_IER_SLKIE)\0\x1\x8c\x4\x43\x41N_IT_ERROR_WARNING ((uint32_t)CAN_IER_EWGIE)\0\x1\x8d\x4\x43\x41N_IT_ERROR_PASSIVE ((uint32_t)CAN_IER_EPVIE)\0\x1\x8e\x4\x43\x41N_IT_BUSOFF ((uint32_t)CAN_IER_BOFIE)\0\x1\x8f\x4\x43\x41N_IT_LAST_ERROR_CODE ((uint32_t)CAN_IER_LECIE)\0\x1\x90\x4\x43\x41N_IT_ERROR ((uint32_t)CAN_IER_ERRIE)\0\x1\xa9\x4__HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET)\0\x1\xb3\x4__HAL_CAN_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))\0\x1\xbc\x4__HAL_CAN_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))\0\x1\xc4\x4__HAL_CAN_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) & (__INTERRUPT__))\0\x1\xcc\x4__HAL_CAN_GET_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) >> 8U) == 5U)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 2U)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 4U)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 1U)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 3U)? ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0U)\0\x1\xeb\x4__HAL_CAN_CLEAR_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) >> 8U) == 5U)? (((__HANDLE__)->Instance->TSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 2U)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 4U)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 1U)? (((__HANDLE__)->Instance->MSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0U)\0\x1\xfe\x5\x43\x41N_FLAG_MASK (0x000000FFU)\0\x1\x88\x6IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || ((MODE) == CAN_MODE_LOOPBACK)|| ((MODE) == CAN_MODE_SILENT) || ((MODE) == CAN_MODE_SILENT_LOOPBACK))\0\x1\x8c\x6IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ) || ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))\0\x1\x8e\x6IS_CAN_BS1(BS1) (((BS1) == CAN_BS1_1TQ) || ((BS1) == CAN_BS1_2TQ) || ((BS1) == CAN_BS1_3TQ) || ((BS1) == CAN_BS1_4TQ) || ((BS1) == CAN_BS1_5TQ) || ((BS1) == CAN_BS1_6TQ) || ((BS1) == CAN_BS1_7TQ) || ((BS1) == CAN_BS1_8TQ) || ((BS1) == CAN_BS1_9TQ) || ((BS1) == CAN_BS1_10TQ)|| ((BS1) == CAN_BS1_11TQ)|| ((BS1) == CAN_BS1_12TQ)|| ((BS1) == CAN_BS1_13TQ)|| ((BS1) == CAN_BS1_14TQ)|| ((BS1) == CAN_BS1_15TQ)|| ((BS1) == CAN_BS1_16TQ))\0\x1\x96\x6IS_CAN_BS2(BS2) (((BS2) == CAN_BS2_1TQ) || ((BS2) == CAN_BS2_2TQ) || ((BS2) == CAN_BS2_3TQ) || ((BS2) == CAN_BS2_4TQ) || ((BS2) == CAN_BS2_5TQ) || ((BS2) == CAN_BS2_6TQ) || ((BS2) == CAN_BS2_7TQ) || ((BS2) == CAN_BS2_8TQ))\0\x1\x9a\x6IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 1024U))\0\x1\x9b\x6IS_CAN_FILTER_ID_HALFWORD(HALFWORD) ((HALFWORD) <= 0xFFFFU)\0\x1\x9c\x6IS_CAN_FILTER_BANK_DUAL(BANK) ((BANK) <= 27U)\0\x1\x9d\x6IS_CAN_FILTER_BANK_SINGLE(BANK) ((BANK) <= 13U)\0\x1\x9e\x6IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || ((MODE) == CAN_FILTERMODE_IDLIST))\0\x1\xa0\x6IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || ((SCALE) == CAN_FILTERSCALE_32BIT))\0\x1\xa2\x6IS_CAN_FILTER_ACTIVATION(ACTIVATION) (((ACTIVATION) == CAN_FILTER_DISABLE) || ((ACTIVATION) == CAN_FILTER_ENABLE))\0\x1\xa4\x6IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || ((FIFO) == CAN_FILTER_FIFO1))\0\x1\xa6\x6IS_CAN_TX_MAILBOX(TRANSMITMAILBOX) (((TRANSMITMAILBOX) == CAN_TX_MAILBOX0 ) || ((TRANSMITMAILBOX) == CAN_TX_MAILBOX1 ) || ((TRANSMITMAILBOX) == CAN_TX_MAILBOX2 ))\0\x1\xa9\x6IS_CAN_TX_MAILBOX_LIST(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= (CAN_TX_MAILBOX0 | CAN_TX_MAILBOX1 | CAN_TX_MAILBOX2))\0\x1\xaa\x6IS_CAN_STDID(STDID) ((STDID) <= 0x7FFU)\0\x1\xab\x6IS_CAN_EXTID(EXTID) ((EXTID) <= 0x1FFFFFFFU)\0\x1\xac\x6IS_CAN_DLC(DLC) ((DLC) <= 8U)\0\x1\xad\x6IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || ((IDTYPE) == CAN_ID_EXT))\0\x1\xaf\x6IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))\0\x1\xb0\x6IS_CAN_RX_FIFO(FIFO) (((FIFO) == CAN_RX_FIFO0) || ((FIFO) == CAN_RX_FIFO1))\0\x1\xb1\x6IS_CAN_IT(IT) ((IT) <= (CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_RX_FIFO0_OVERRUN | CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_RX_FIFO1_FULL | CAN_IT_RX_FIFO1_OVERRUN | CAN_IT_WAKEUP | CAN_IT_SLEEP_ACK | CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE | CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR))\0\x4\0\0\0\x3\0\x1\x1\x15__STM32F4xx_HAL_DMA_H \0\x3\x1c\x2\x4\x1\xb9\x1HAL_DMA_ERROR_NONE 0x00000000U\0\x1\xba\x1HAL_DMA_ERROR_TE 0x00000001U\0\x1\xbb\x1HAL_DMA_ERROR_FE 0x00000002U\0\x1\xbc\x1HAL_DMA_ERROR_DME 0x00000004U\0\x1\xbd\x1HAL_DMA_ERROR_TIMEOUT 0x00000020U\0\x1\xbe\x1HAL_DMA_ERROR_PARAM 0x00000040U\0\x1\xbf\x1HAL_DMA_ERROR_NO_XFER 0x00000080U\0\x1\xc0\x1HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U\0\x1\xc9\x1\x44MA_CHANNEL_0 0x00000000U\0\x1\xca\x1\x44MA_CHANNEL_1 0x02000000U\0\x1\xcb\x1\x44MA_CHANNEL_2 0x04000000U\0\x1\xcc\x1\x44MA_CHANNEL_3 0x06000000U\0\x1\xcd\x1\x44MA_CHANNEL_4 0x08000000U\0\x1\xce\x1\x44MA_CHANNEL_5 0x0A000000U\0\x1\xcf\x1\x44MA_CHANNEL_6 0x0C000000U\0\x1\xd0\x1\x44MA_CHANNEL_7 0x0E000000U\0\x1\xe3\x1\x44MA_PERIPH_TO_MEMORY 0x00000000U\0\x1\xe4\x1\x44MA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0)\0\x1\xe5\x1\x44MA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1)\0\x1\xee\x1\x44MA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC)\0\x1\xef\x1\x44MA_PINC_DISABLE 0x00000000U\0\x1\xf8\x1\x44MA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC)\0\x1\xf9\x1\x44MA_MINC_DISABLE 0x00000000U\0\x1\x82\x2\x44MA_PDATAALIGN_BYTE 0x00000000U\0\x1\x83\x2\x44MA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0)\0\x1\x84\x2\x44MA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1)\0\x1\x8d\x2\x44MA_MDATAALIGN_BYTE 0x00000000U\0\x1\x8e\x2\x44MA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0)\0\x1\x8f\x2\x44MA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1)\0\x1\x98\x2\x44MA_NORMAL 0x00000000U\0\x1\x99\x2\x44MA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC)\0\x1\x9a\x2\x44MA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL)\0\x1\xa3\x2\x44MA_PRIORITY_LOW 0x00000000U\0\x1\xa4\x2\x44MA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0)\0\x1\xa5\x2\x44MA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1)\0\x1\xa6\x2\x44MA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL)\0\x1\xaf\x2\x44MA_FIFOMODE_DISABLE 0x00000000U\0\x1\xb0\x2\x44MA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS)\0\x1\xb9\x2\x44MA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000U\0\x1\xba\x2\x44MA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0)\0\x1\xbb\x2\x44MA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1)\0\x1\xbc\x2\x44MA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH)\0\x1\xc5\x2\x44MA_MBURST_SINGLE 0x00000000U\0\x1\xc6\x2\x44MA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0)\0\x1\xc7\x2\x44MA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1)\0\x1\xc8\x2\x44MA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST)\0\x1\xd1\x2\x44MA_PBURST_SINGLE 0x00000000U\0\x1\xd2\x2\x44MA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0)\0\x1\xd3\x2\x44MA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1)\0\x1\xd4\x2\x44MA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST)\0\x1\xdd\x2\x44MA_IT_TC ((uint32_t)DMA_SxCR_TCIE)\0\x1\xde\x2\x44MA_IT_HT ((uint32_t)DMA_SxCR_HTIE)\0\x1\xdf\x2\x44MA_IT_TE ((uint32_t)DMA_SxCR_TEIE)\0\x1\xe0\x2\x44MA_IT_DME ((uint32_t)DMA_SxCR_DMEIE)\0\x1\xe1\x2\x44MA_IT_FE 0x00000080U\0\x1\xea\x2\x44MA_FLAG_FEIF0_4 0x00000001U\0\x1\xeb\x2\x44MA_FLAG_DMEIF0_4 0x00000004U\0\x1\xec\x2\x44MA_FLAG_TEIF0_4 0x00000008U\0\x1\xed\x2\x44MA_FLAG_HTIF0_4 0x00000010U\0\x1\xee\x2\x44MA_FLAG_TCIF0_4 0x00000020U\0\x1\xef\x2\x44MA_FLAG_FEIF1_5 0x00000040U\0\x1\xf0\x2\x44MA_FLAG_DMEIF1_5 0x00000100U\0\x1\xf1\x2\x44MA_FLAG_TEIF1_5 0x00000200U\0\x1\xf2\x2\x44MA_FLAG_HTIF1_5 0x00000400U\0\x1\xf3\x2\x44MA_FLAG_TCIF1_5 0x00000800U\0\x1\xf4\x2\x44MA_FLAG_FEIF2_6 0x00010000U\0\x1\xf5\x2\x44MA_FLAG_DMEIF2_6 0x00040000U\0\x1\xf6\x2\x44MA_FLAG_TEIF2_6 0x00080000U\0\x1\xf7\x2\x44MA_FLAG_HTIF2_6 0x00100000U\0\x1\xf8\x2\x44MA_FLAG_TCIF2_6 0x00200000U\0\x1\xf9\x2\x44MA_FLAG_FEIF3_7 0x00400000U\0\x1\xfa\x2\x44MA_FLAG_DMEIF3_7 0x01000000U\0\x1\xfb\x2\x44MA_FLAG_TEIF3_7 0x02000000U\0\x1\xfc\x2\x44MA_FLAG_HTIF3_7 0x04000000U\0\x1\xfd\x2\x44MA_FLAG_TCIF3_7 0x08000000U\0\x1\x8c\x3__HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)\0\x1\x9a\x3__HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS)))\0\x1\xa1\x3__HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN)\0\x1\xa8\x3__HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN)\0\x1\xb1\x3__HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7)\0\x1\xc5\x3__HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7)\0\x1\xd9\x3__HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7)\0\x1\xed\x3__HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7)\0\x1\x81\x4__HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7)\0\x1\x9d\x4__HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))\0\x1\xaf\x4__HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))\0\x1\xc0\x4__HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))\0\x1\xcf\x4__HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))\0\x1\xde\x4__HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))\0\x1\xf3\x4__HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__))\0\x1\xfb\x4__HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR)\0\x3\xff\x4\x3\x4\x1\xd0\x5IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7))\0\x1\xda\x5IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY))\0\x1\xde\x5IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U))\0\x1\xe0\x5IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE))\0\x1\xe3\x5IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE))\0\x1\xe6\x5IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD))\0\x1\xea\x5IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD ))\0\x1\xee\x5IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL))\0\x1\xf2\x5IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))\0\x1\xf7\x5IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE))\0\x1\xfa\x5IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))\0\x1\xff\x5IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16))\0\x1\x84\x6IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16))\0\x4\0\0\0\x3\0\x1\x1\x15__STM32F4xx_HAL_GPIO_H \0\x3\x1c\x2\x4\x1UGPIO_PIN_0 ((uint16_t)0x0001)\0\x1VGPIO_PIN_1 ((uint16_t)0x0002)\0\x1WGPIO_PIN_2 ((uint16_t)0x0004)\0\x1XGPIO_PIN_3 ((uint16_t)0x0008)\0\x1YGPIO_PIN_4 ((uint16_t)0x0010)\0\x1ZGPIO_PIN_5 ((uint16_t)0x0020)\0\x1[GPIO_PIN_6 ((uint16_t)0x0040)\0\x1PIO_PIN_7 ((uint16_t)0x0080)\0\x1]GPIO_PIN_8 ((uint16_t)0x0100)\0\x1^GPIO_PIN_9 ((uint16_t)0x0200)\0\x1_GPIO_PIN_10 ((uint16_t)0x0400)\0\x1`GPIO_PIN_11 ((uint16_t)0x0800)\0\x1\x61GPIO_PIN_12 ((uint16_t)0x1000)\0\x1\x62GPIO_PIN_13 ((uint16_t)0x2000)\0\x1\x63GPIO_PIN_14 ((uint16_t)0x4000)\0\x1\x64GPIO_PIN_15 ((uint16_t)0x8000)\0\x1\x65GPIO_PIN_All ((uint16_t)0xFFFF)\0\x1gGPIO_PIN_MASK 0x0000FFFFU\0\x1uGPIO_MODE_INPUT MODE_INPUT\0\x1vGPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP)\0\x1wGPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD)\0\x1xGPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP)\0\x1yGPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD)\0\x1{GPIO_MODE_ANALOG MODE_ANALOG\0\x1}GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING)\0\x1~GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)\0\x1\x7fGPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING)\0\x1\x81\x1GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING)\0\x1\x82\x1GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING)\0\x1\x83\x1GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING)\0\x1\x8d\x1GPIO_SPEED_FREQ_LOW 0x00000000U\0\x1\x8e\x1GPIO_SPEED_FREQ_MEDIUM 0x00000001U\0\x1\x8f\x1GPIO_SPEED_FREQ_HIGH 0x00000002U\0\x1\x90\x1GPIO_SPEED_FREQ_VERY_HIGH 0x00000003U\0\x1\x99\x1GPIO_NOPULL 0x00000000U\0\x1\x9a\x1GPIO_PULLUP 0x00000001U\0\x1\x9b\x1GPIO_PULLDOWN 0x00000002U\0\x1\xaf\x1__HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))\0\x1\xb7\x1__HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))\0\x1\xbf\x1__HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))\0\x1\xc7\x1__HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))\0\x1\xcf\x1__HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))\0\x3\xd5\x1\x3\x4\x1\xfe\x1GPIO_MODE_Pos 0U\0\x1\xff\x1GPIO_MODE (0x3UL << GPIO_MODE_Pos)\0\x1\x80\x2MODE_INPUT (0x0UL << GPIO_MODE_Pos)\0\x1\x81\x2MODE_OUTPUT (0x1UL << GPIO_MODE_Pos)\0\x1\x82\x2MODE_AF (0x2UL << GPIO_MODE_Pos)\0\x1\x83\x2MODE_ANALOG (0x3UL << GPIO_MODE_Pos)\0\x1\x84\x2OUTPUT_TYPE_Pos 4U\0\x1\x85\x2OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos)\0\x1\x86\x2OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos)\0\x1\x87\x2OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos)\0\x1\x88\x2\x45XTI_MODE_Pos 16U\0\x1\x89\x2\x45XTI_MODE (0x3UL << EXTI_MODE_Pos)\0\x1\x8a\x2\x45XTI_IT (0x1UL << EXTI_MODE_Pos)\0\x1\x8b\x2\x45XTI_EVT (0x2UL << EXTI_MODE_Pos)\0\x1\x8c\x2TRIGGER_MODE_Pos 20U\0\x1\x8d\x2TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos)\0\x1\x8e\x2TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos)\0\x1\x8f\x2TRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos)\0\x1\x99\x2IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))\0\x1\x9a\x2IS_GPIO_PIN(PIN) (((((uint32_t)PIN) & GPIO_PIN_MASK ) != 0x00U) && ((((uint32_t)PIN) & ~GPIO_PIN_MASK) == 0x00U))\0\x1\x9b\x2IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG))\0\x1\xa7\x2IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH))\0\x1\xa9\x2IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN))\0\x4\0\0\0\0\x3\0\x1\x1\x14__STM32F4xx_HAL_RCC_H \0\x3\x1b\x2\x4\x3\x1f\x3\x4\x1jRCC_OSCILLATORTYPE_NONE 0x00000000U\0\x1kRCC_OSCILLATORTYPE_HSE 0x00000001U\0\x1lRCC_OSCILLATORTYPE_HSI 0x00000002U\0\x1mRCC_OSCILLATORTYPE_LSE 0x00000004U\0\x1nRCC_OSCILLATORTYPE_LSI 0x00000008U\0\x1vRCC_HSE_OFF 0x00000000U\0\x1wRCC_HSE_ON RCC_CR_HSEON\0\x1xRCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))\0\x1\x80\x1RCC_LSE_OFF 0x00000000U\0\x1\x81\x1RCC_LSE_ON RCC_BDCR_LSEON\0\x1\x82\x1RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))\0\x1\x8a\x1RCC_HSI_OFF ((uint8_t)0x00)\0\x1\x8b\x1RCC_HSI_ON ((uint8_t)0x01)\0\x1\x8d\x1RCC_HSICALIBRATION_DEFAULT 0x10U\0\x1\x95\x1RCC_LSI_OFF ((uint8_t)0x00)\0\x1\x96\x1RCC_LSI_ON ((uint8_t)0x01)\0\x1\x9e\x1RCC_PLL_NONE ((uint8_t)0x00)\0\x1\x9f\x1RCC_PLL_OFF ((uint8_t)0x01)\0\x1\xa0\x1RCC_PLL_ON ((uint8_t)0x02)\0\x1\xa8\x1RCC_PLLP_DIV2 0x00000002U\0\x1\xa9\x1RCC_PLLP_DIV4 0x00000004U\0\x1\xaa\x1RCC_PLLP_DIV6 0x00000006U\0\x1\xab\x1RCC_PLLP_DIV8 0x00000008U\0\x1\xb3\x1RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI\0\x1\xb4\x1RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE\0\x1\xbc\x1RCC_CLOCKTYPE_SYSCLK 0x00000001U\0\x1\xbd\x1RCC_CLOCKTYPE_HCLK 0x00000002U\0\x1\xbe\x1RCC_CLOCKTYPE_PCLK1 0x00000004U\0\x1\xbf\x1RCC_CLOCKTYPE_PCLK2 0x00000008U\0\x1\xc9\x1RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI\0\x1\xca\x1RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE\0\x1\xcb\x1RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL\0\x1\xcc\x1RCC_SYSCLKSOURCE_PLLRCLK ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1))\0\x1\xd6\x1RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI\0\x1\xd7\x1RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE\0\x1\xd8\x1RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL\0\x1\xd9\x1RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1))\0\x1\xe1\x1RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1\0\x1\xe2\x1RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2\0\x1\xe3\x1RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4\0\x1\xe4\x1RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8\0\x1\xe5\x1RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16\0\x1\xe6\x1RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64\0\x1\xe7\x1RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128\0\x1\xe8\x1RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256\0\x1\xe9\x1RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512\0\x1\xf1\x1RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1\0\x1\xf2\x1RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2\0\x1\xf3\x1RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4\0\x1\xf4\x1RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8\0\x1\xf5\x1RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16\0\x1\xfd\x1RCC_RTCCLKSOURCE_NO_CLK 0x00000000U\0\x1\xfe\x1RCC_RTCCLKSOURCE_LSE 0x00000100U\0\x1\xff\x1RCC_RTCCLKSOURCE_LSI 0x00000200U\0\x1\x80\x2RCC_RTCCLKSOURCE_HSE_DIVX 0x00000300U\0\x1\x81\x2RCC_RTCCLKSOURCE_HSE_DIV2 0x00020300U\0\x1\x82\x2RCC_RTCCLKSOURCE_HSE_DIV3 0x00030300U\0\x1\x83\x2RCC_RTCCLKSOURCE_HSE_DIV4 0x00040300U\0\x1\x84\x2RCC_RTCCLKSOURCE_HSE_DIV5 0x00050300U\0\x1\x85\x2RCC_RTCCLKSOURCE_HSE_DIV6 0x00060300U\0\x1\x86\x2RCC_RTCCLKSOURCE_HSE_DIV7 0x00070300U\0\x1\x87\x2RCC_RTCCLKSOURCE_HSE_DIV8 0x00080300U\0\x1\x88\x2RCC_RTCCLKSOURCE_HSE_DIV9 0x00090300U\0\x1\x89\x2RCC_RTCCLKSOURCE_HSE_DIV10 0x000A0300U\0\x1\x8a\x2RCC_RTCCLKSOURCE_HSE_DIV11 0x000B0300U\0\x1\x8b\x2RCC_RTCCLKSOURCE_HSE_DIV12 0x000C0300U\0\x1\x8c\x2RCC_RTCCLKSOURCE_HSE_DIV13 0x000D0300U\0\x1\x8d\x2RCC_RTCCLKSOURCE_HSE_DIV14 0x000E0300U\0\x1\x8e\x2RCC_RTCCLKSOURCE_HSE_DIV15 0x000F0300U\0\x1\x8f\x2RCC_RTCCLKSOURCE_HSE_DIV16 0x00100300U\0\x1\x90\x2RCC_RTCCLKSOURCE_HSE_DIV17 0x00110300U\0\x1\x91\x2RCC_RTCCLKSOURCE_HSE_DIV18 0x00120300U\0\x1\x92\x2RCC_RTCCLKSOURCE_HSE_DIV19 0x00130300U\0\x1\x93\x2RCC_RTCCLKSOURCE_HSE_DIV20 0x00140300U\0\x1\x94\x2RCC_RTCCLKSOURCE_HSE_DIV21 0x00150300U\0\x1\x95\x2RCC_RTCCLKSOURCE_HSE_DIV22 0x00160300U\0\x1\x96\x2RCC_RTCCLKSOURCE_HSE_DIV23 0x00170300U\0\x1\x97\x2RCC_RTCCLKSOURCE_HSE_DIV24 0x00180300U\0\x1\x98\x2RCC_RTCCLKSOURCE_HSE_DIV25 0x00190300U\0\x1\x99\x2RCC_RTCCLKSOURCE_HSE_DIV26 0x001A0300U\0\x1\x9a\x2RCC_RTCCLKSOURCE_HSE_DIV27 0x001B0300U\0\x1\x9b\x2RCC_RTCCLKSOURCE_HSE_DIV28 0x001C0300U\0\x1\x9c\x2RCC_RTCCLKSOURCE_HSE_DIV29 0x001D0300U\0\x1\x9d\x2RCC_RTCCLKSOURCE_HSE_DIV30 0x001E0300U\0\x1\x9e\x2RCC_RTCCLKSOURCE_HSE_DIV31 0x001F0300U\0\x1\xa6\x2RCC_MCO1 0x00000000U\0\x1\xa7\x2RCC_MCO2 0x00000001U\0\x1\xaf\x2RCC_MCO1SOURCE_HSI 0x00000000U\0\x1\xb0\x2RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0\0\x1\xb1\x2RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1\0\x1\xb2\x2RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1\0\x1\xba\x2RCC_MCODIV_1 0x00000000U\0\x1\xbb\x2RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2\0\x1\xbc\x2RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)\0\x1\xbd\x2RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)\0\x1\xbe\x2RCC_MCODIV_5 RCC_CFGR_MCO1PRE\0\x1\xc6\x2RCC_IT_LSIRDY ((uint8_t)0x01)\0\x1\xc7\x2RCC_IT_LSERDY ((uint8_t)0x02)\0\x1\xc8\x2RCC_IT_HSIRDY ((uint8_t)0x04)\0\x1\xc9\x2RCC_IT_HSERDY ((uint8_t)0x08)\0\x1\xca\x2RCC_IT_PLLRDY ((uint8_t)0x10)\0\x1\xcb\x2RCC_IT_PLLI2SRDY ((uint8_t)0x20)\0\x1\xcc\x2RCC_IT_CSS ((uint8_t)0x80)\0\x1\xdb\x2RCC_FLAG_HSIRDY ((uint8_t)0x21)\0\x1\xdc\x2RCC_FLAG_HSERDY ((uint8_t)0x31)\0\x1\xdd\x2RCC_FLAG_PLLRDY ((uint8_t)0x39)\0\x1\xde\x2RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B)\0\x1\xe1\x2RCC_FLAG_LSERDY ((uint8_t)0x41)\0\x1\xe4\x2RCC_FLAG_LSIRDY ((uint8_t)0x61)\0\x1\xe5\x2RCC_FLAG_BORRST ((uint8_t)0x79)\0\x1\xe6\x2RCC_FLAG_PINRST ((uint8_t)0x7A)\0\x1\xe7\x2RCC_FLAG_PORRST ((uint8_t)0x7B)\0\x1\xe8\x2RCC_FLAG_SFTRST ((uint8_t)0x7C)\0\x1\xe9\x2RCC_FLAG_IWDGRST ((uint8_t)0x7D)\0\x1\xea\x2RCC_FLAG_WWDGRST ((uint8_t)0x7E)\0\x1\xeb\x2RCC_FLAG_LPWRRST ((uint8_t)0x7F)\0\x1\x80\x3__HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0U)\0\x1\x87\x3__HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0U)\0\x1\x8e\x3__HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0U)\0\x1\x95\x3__HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0U)\0\x1\x9c\x3__HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0U)\0\x1\xa3\x3__HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0U)\0\x1\xab\x3__HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN))\0\x1\xac\x3__HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN))\0\x1\xad\x3__HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN))\0\x1\xae\x3__HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN))\0\x1\xaf\x3__HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN))\0\x1\xb0\x3__HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN))\0\x1\xbc\x3__HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET)\0\x1\xbd\x3__HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET)\0\x1\xbe\x3__HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET)\0\x1\xbf\x3__HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET)\0\x1\xc0\x3__HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) != RESET)\0\x1\xc1\x3__HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET)\0\x1\xc3\x3__HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) == RESET)\0\x1\xc4\x3__HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) == RESET)\0\x1\xc5\x3__HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET)\0\x1\xc6\x3__HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET)\0\x1\xc7\x3__HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET)\0\x1\xc8\x3__HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET)\0\x1\xd4\x3__HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0U)\0\x1\xdb\x3__HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0U)\0\x1\xe2\x3__HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0U)\0\x1\xe9\x3__HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0U)\0\x1\xf0\x3__HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0U)\0\x1\xf7\x3__HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0U)\0\x1\xfe\x3__HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0U)\0\x1\x86\x4__HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))\0\x1\x87\x4__HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))\0\x1\x88\x4__HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))\0\x1\x89\x4__HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))\0\x1\x8a\x4__HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))\0\x1\x8b\x4__HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))\0\x1\x8c\x4__HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))\0\x1\x98\x4__HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)\0\x1\x99\x4__HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)\0\x1\x9a\x4__HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)\0\x1\x9b\x4__HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)\0\x1\x9c\x4__HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)\0\x1\x9d\x4__HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)\0\x1\x9e\x4__HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)\0\x1\xa0\x4__HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)\0\x1\xa1\x4__HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)\0\x1\xa2\x4__HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)\0\x1\xa3\x4__HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)\0\x1\xa4\x4__HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)\0\x1\xa5\x4__HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)\0\x1\xa6\x4__HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)\0\x1\xb2\x4__HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0U)\0\x1\xb9\x4__HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0U)\0\x1\xc0\x4__HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0U)\0\x1\xc7\x4__HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0U)\0\x1\xce\x4__HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0U)\0\x1\xd5\x4__HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0U)\0\x1\xdc\x4__HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0U)\0\x1\xe3\x4__HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0U)\0\x1\xeb\x4__HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))\0\x1\xec\x4__HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))\0\x1\xed\x4__HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN))\0\x1\xee\x4__HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))\0\x1\xef\x4__HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))\0\x1\xf0\x4__HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))\0\x1\xf1\x4__HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))\0\x1\xf2\x4__HAL_RCC_TIM11_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))\0\x1\xfe\x4__HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)\0\x1\xff\x4__HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)\0\x1\x80\x5__HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET)\0\x1\x81\x5__HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)\0\x1\x82\x5__HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)\0\x1\x83\x5__HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET)\0\x1\x84\x5__HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)\0\x1\x85\x5__HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)\0\x1\x87\x5__HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)\0\x1\x88\x5__HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)\0\x1\x89\x5__HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET)\0\x1\x8a\x5__HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)\0\x1\x8b\x5__HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)\0\x1\x8c\x5__HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET)\0\x1\x8d\x5__HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)\0\x1\x8e\x5__HAL_RCC_TIM11_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)\0\x1\x97\x5__HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU)\0\x1\x98\x5__HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))\0\x1\x99\x5__HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))\0\x1\x9a\x5__HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))\0\x1\x9b\x5__HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))\0\x1\x9c\x5__HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))\0\x1\x9d\x5__HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))\0\x1\x9f\x5__HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U)\0\x1\xa0\x5__HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST))\0\x1\xa1\x5__HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST))\0\x1\xa2\x5__HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST))\0\x1\xa3\x5__HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST))\0\x1\xa4\x5__HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST))\0\x1\xa5\x5__HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST))\0\x1\xae\x5__HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU)\0\x1\xaf\x5__HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))\0\x1\xb0\x5__HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))\0\x1\xb1\x5__HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))\0\x1\xb2\x5__HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))\0\x1\xb3\x5__HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))\0\x1\xb4\x5__HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))\0\x1\xb5\x5__HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))\0\x1\xb7\x5__HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U)\0\x1\xb8\x5__HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))\0\x1\xb9\x5__HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))\0\x1\xba\x5__HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))\0\x1\xbb\x5__HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))\0\x1\xbc\x5__HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))\0\x1\xbd\x5__HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))\0\x1\xbe\x5__HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))\0\x1\xc7\x5__HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU)\0\x1\xc8\x5__HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))\0\x1\xc9\x5__HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))\0\x1\xca\x5__HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST))\0\x1\xcb\x5__HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST))\0\x1\xcc\x5__HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))\0\x1\xcd\x5__HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))\0\x1\xce\x5__HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))\0\x1\xcf\x5__HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))\0\x1\xd1\x5__HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U)\0\x1\xd2\x5__HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))\0\x1\xd3\x5__HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))\0\x1\xd4\x5__HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST))\0\x1\xd5\x5__HAL_RCC_ADC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST))\0\x1\xd6\x5__HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))\0\x1\xd7\x5__HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST))\0\x1\xd8\x5__HAL_RCC_TIM9_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))\0\x1\xd9\x5__HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))\0\x1\xe6\x5__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))\0\x1\xe7\x5__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))\0\x1\xe8\x5__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))\0\x1\xe9\x5__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))\0\x1\xea\x5__HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))\0\x1\xeb\x5__HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))\0\x1\xed\x5__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN))\0\x1\xee\x5__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN))\0\x1\xef\x5__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN))\0\x1\xf0\x5__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN))\0\x1\xf1\x5__HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN))\0\x1\xf2\x5__HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN))\0\x1\xff\x5__HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))\0\x1\x80\x6__HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))\0\x1\x81\x6__HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))\0\x1\x82\x6__HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))\0\x1\x83\x6__HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))\0\x1\x84\x6__HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))\0\x1\x85\x6__HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))\0\x1\x87\x6__HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN))\0\x1\x88\x6__HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN))\0\x1\x89\x6__HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN))\0\x1\x8a\x6__HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN))\0\x1\x8b\x6__HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN))\0\x1\x8c\x6__HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN))\0\x1\x8d\x6__HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN))\0\x1\x9a\x6__HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))\0\x1\x9b\x6__HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))\0\x1\x9c\x6__HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))\0\x1\x9d\x6__HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))\0\x1\x9e\x6__HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))\0\x1\x9f\x6__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))\0\x1\xa0\x6__HAL_RCC_TIM9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))\0\x1\xa1\x6__HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))\0\x1\xa3\x6__HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN))\0\x1\xa4\x6__HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN))\0\x1\xa5\x6__HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN))\0\x1\xa6\x6__HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN))\0\x1\xa7\x6__HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN))\0\x1\xa8\x6__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN))\0\x1\xa9\x6__HAL_RCC_TIM9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN))\0\x1\xaa\x6__HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN))\0\x1\xc2\x6__HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)\0\x1\xc3\x6__HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)\0\x1\xcc\x6__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos))\0\x1\xde\x6__HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)\0\x1\xdf\x6__HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)\0\x1\xfd\x6__HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0U)\0\x1\xa8\a__HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0U)\0\x1\xc4\a__HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)\0\x1\xc5\a__HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)\0\x1\xdc\a__HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)\0\x1\xdf\a__HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); } while(0U)\0\x1\xea\a__HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))\0\x1\xf1\a__HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)\0\x1\xf8\a__HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)\0\x1\xf9\a__HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)\0\x1\x89\b__HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)\0\x1\x8a\b__HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)\0\x1\x94\b__HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))\0\x1\x9f\b__HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))\0\x1\xb1\b__HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))\0\x1\xbc\b__HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS)\0\x1\xc4\b__HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC))\0\x1\xdc\b__HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))\0\x1\xf1\b__HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U)));\0\x1\x87\t__HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))\0\x1\x94\t__HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))\0\x1\xa2\t__HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))\0\x1\xb0\t__HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))\0\x1\xb5\t__HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)\0\x1\xc9\tRCC_FLAG_MASK ((uint8_t)0x1FU)\0\x1\xca\t__HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR :((((__FLAG__) >> 5U) == 3U)? RCC->CSR :RCC->CIR))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U)\0\x1\x8b\nRCC_OFFSET (RCC_BASE - PERIPH_BASE)\0\x1\x8e\nRCC_CR_OFFSET (RCC_OFFSET + 0x00U)\0\x1\x8f\nRCC_HSION_BIT_NUMBER 0x00U\0\x1\x90\nRCC_CR_HSION_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U))\0\x1\x92\nRCC_CSSON_BIT_NUMBER 0x13U\0\x1\x93\nRCC_CR_CSSON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U))\0\x1\x95\nRCC_PLLON_BIT_NUMBER 0x18U\0\x1\x96\nRCC_CR_PLLON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U))\0\x1\x9a\nRCC_BDCR_OFFSET (RCC_OFFSET + 0x70U)\0\x1\x9b\nRCC_RTCEN_BIT_NUMBER 0x0FU\0\x1\x9c\nRCC_BDCR_RTCEN_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U))\0\x1\x9e\nRCC_BDRST_BIT_NUMBER 0x10U\0\x1\x9f\nRCC_BDCR_BDRST_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U))\0\x1\xa3\nRCC_CSR_OFFSET (RCC_OFFSET + 0x74U)\0\x1\xa4\nRCC_LSION_BIT_NUMBER 0x00U\0\x1\xa5\nRCC_CSR_LSION_BB (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U))\0\x1\xa8\nRCC_CR_BYTE2_ADDRESS 0x40023802U\0\x1\xab\nRCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x01U))\0\x1\xae\nRCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x02U))\0\x1\xb1\nRCC_BDCR_BYTE0_ADDRESS (PERIPH_BASE + RCC_BDCR_OFFSET)\0\x1\xb3\nRCC_DBP_TIMEOUT_VALUE 2U\0\x1\xb4\nRCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT\0\x1\xb6\nHSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT\0\x1\xb7\nHSI_TIMEOUT_VALUE 2U\0\x1\xb8\nLSI_TIMEOUT_VALUE 2U\0\x1\xb9\nCLOCKSWITCH_TIMEOUT_VALUE 5000U\0\x1\xcb\nIS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U)\0\x1\xcd\nIS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS))\0\x1\xd0\nIS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS))\0\x1\xd3\nIS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))\0\x1\xd5\nIS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))\0\x1\xd7\nIS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))\0\x1\xd9\nIS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE))\0\x1\xdc\nIS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK))\0\x1\xe1\nIS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31))\0\x1\x82\vIS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63U)\0\x1\x84\vIS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U))\0\x1\x86\vIS_RCC_PLLQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U))\0\x1\x88\vIS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512))\0\x1\x8e\vIS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 15U))\0\x1\x90\vIS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16))\0\x1\x94\vIS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2))\0\x1\x96\vIS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))\0\x1\x99\vIS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5))\0\x1\x9c\vIS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1FU)\0\x4\0\0\0\x3\0\x1\x1\x14__STM32F4xx_HAL_RCC_EX_H \0\x3\x1b\x2\x4\x1\xfe\x3RCC_PERIPHCLK_I2S 0x00000001U\0\x1\xff\x3RCC_PERIPHCLK_RTC 0x00000002U\0\x1\x80\x4RCC_PERIPHCLK_PLLI2S 0x00000004U\0\x1\x90\x4RCC_I2SCLKSOURCE_PLLI2S 0x00000000U\0\x1\x91\x4RCC_I2SCLKSOURCE_EXT 0x00000001U\0\x1\xa1\aRCC_MCO2SOURCE_SYSCLK 0x00000000U\0\x1\xa2\aRCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0\0\x1\xa3\aRCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1\0\x1\xa4\aRCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2\0\x1\xe0\xf__HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0U)\0\x1\xe7\xf__HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); UNUSED(tmpreg); } while(0U)\0\x1\xee\xf__HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0U)\0\x1\xf5\xf__HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0U)\0\x1\xfc\xf__HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0U)\0\x1\x83\x10__HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); UNUSED(tmpreg); } while(0U)\0\x1\x8a\x10__HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0U)\0\x1\x91\x10__HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); UNUSED(tmpreg); } while(0U)\0\x1\x98\x10__HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0U)\0\x1\x9f\x10__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0U)\0\x1\xa6\x10__HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))\0\x1\xa7\x10__HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))\0\x1\xa8\x10__HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))\0\x1\xa9\x10__HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))\0\x1\xaa\x10__HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))\0\x1\xab\x10__HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))\0\x1\xac\x10__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))\0\x1\xad\x10__HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))\0\x1\xae\x10__HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))\0\x1\xaf\x10__HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))\0\x1\xb4\x10__HAL_RCC_ETHMAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); UNUSED(tmpreg); } while(0U)\0\x1\xbb\x10__HAL_RCC_ETHMACTX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); UNUSED(tmpreg); } while(0U)\0\x1\xc2\x10__HAL_RCC_ETHMACRX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); UNUSED(tmpreg); } while(0U)\0\x1\xc9\x10__HAL_RCC_ETHMACPTP_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); UNUSED(tmpreg); } while(0U)\0\x1\xd0\x10__HAL_RCC_ETH_CLK_ENABLE() do { __HAL_RCC_ETHMAC_CLK_ENABLE(); __HAL_RCC_ETHMACTX_CLK_ENABLE(); __HAL_RCC_ETHMACRX_CLK_ENABLE(); } while(0U)\0\x1\xd9\x10__HAL_RCC_ETHMAC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))\0\x1\xda\x10__HAL_RCC_ETHMACTX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))\0\x1\xdb\x10__HAL_RCC_ETHMACRX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))\0\x1\xdc\x10__HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))\0\x1\xdd\x10__HAL_RCC_ETH_CLK_DISABLE() do { __HAL_RCC_ETHMACTX_CLK_DISABLE(); __HAL_RCC_ETHMACRX_CLK_DISABLE(); __HAL_RCC_ETHMAC_CLK_DISABLE(); } while(0U)\0\x1\xee\x10__HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)\0\x1\xef\x10__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)\0\x1\xf0\x10__HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)\0\x1\xf1\x10__HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)\0\x1\xf2\x10__HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)\0\x1\xf3\x10__HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET)\0\x1\xf4\x10__HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)\0\x1\xf5\x10__HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)\0\x1\xf6\x10__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)\0\x1\xf7\x10__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)\0\x1\xf9\x10__HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)\0\x1\xfa\x10__HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)\0\x1\xfb\x10__HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)\0\x1\xfc\x10__HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)\0\x1\xfd\x10__HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET)\0\x1\xfe\x10__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)\0\x1\xff\x10__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN))== RESET)\0\x1\x80\x11__HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)\0\x1\x81\x11__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)\0\x1\x82\x11__HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)\0\x1\x87\x11__HAL_RCC_ETHMAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET)\0\x1\x88\x11__HAL_RCC_ETHMACTX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)\0\x1\x89\x11__HAL_RCC_ETHMACRX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)\0\x1\x8a\x11__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)\0\x1\x8b\x11__HAL_RCC_ETH_IS_CLK_ENABLED() (__HAL_RCC_ETHMAC_IS_CLK_ENABLED() && __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())\0\x1\x91\x11__HAL_RCC_ETHMAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET)\0\x1\x92\x11__HAL_RCC_ETHMACTX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)\0\x1\x93\x11__HAL_RCC_ETHMACRX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)\0\x1\x94\x11__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)\0\x1\x95\x11__HAL_RCC_ETH_IS_CLK_DISABLED() (__HAL_RCC_ETHMAC_IS_CLK_DISABLED() && __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())\0\x1\xa4\x11__HAL_RCC_USB_OTG_FS_CLK_ENABLE() do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN)); __HAL_RCC_SYSCFG_CLK_ENABLE(); }while(0U)\0\x1\xa8\x11__HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))\0\x1\xaa\x11__HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0U)\0\x1\xb1\x11__HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))\0\x1\xb4\x11__HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0U)\0\x1\xbb\x11__HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))\0\x1\xdc\x11__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)\0\x1\xdd\x11__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)\0\x1\xdf\x11__HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)\0\x1\xe0\x11__HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)\0\x1\xe3\x11__HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)\0\x1\xe4\x11__HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)\0\x1\xf9\x11__HAL_RCC_FSMC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN); UNUSED(tmpreg); } while(0U)\0\x1\x80\x12__HAL_RCC_FSMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FSMCEN))\0\x1\x8c\x12__HAL_RCC_FSMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) != RESET)\0\x1\x8d\x12__HAL_RCC_FSMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) == RESET)\0\x1\x99\x12__HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0U)\0\x1\xa0\x12__HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0U)\0\x1\xa7\x12__HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0U)\0\x1\xae\x12__HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0U)\0\x1\xb5\x12__HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); UNUSED(tmpreg); } while(0U)\0\x1\xbc\x12__HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0U)\0\x1\xc3\x12__HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0U)\0\x1\xca\x12__HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); UNUSED(tmpreg); } while(0U)\0\x1\xd1\x12__HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0U)\0\x1\xd8\x12__HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0U)\0\x1\xdf\x12__HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0U)\0\x1\xe6\x12__HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0U)\0\x1\xed\x12__HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0U)\0\x1\xf4\x12__HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0U)\0\x1\xfb\x12__HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0U)\0\x1\x82\x13__HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0U)\0\x1\x89\x13__HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))\0\x1\x8a\x13__HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))\0\x1\x8b\x13__HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))\0\x1\x8c\x13__HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))\0\x1\x8d\x13__HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))\0\x1\x8e\x13__HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))\0\x1\x8f\x13__HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))\0\x1\x90\x13__HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))\0\x1\x91\x13__HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))\0\x1\x92\x13__HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))\0\x1\x93\x13__HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))\0\x1\x94\x13__HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))\0\x1\x95\x13__HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))\0\x1\x96\x13__HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))\0\x1\x97\x13__HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))\0\x1\x98\x13__HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))\0\x1\xa4\x13__HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)\0\x1\xa5\x13__HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)\0\x1\xa6\x13__HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)\0\x1\xa7\x13__HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)\0\x1\xa8\x13__HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)\0\x1\xa9\x13__HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)\0\x1\xaa\x13__HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)\0\x1\xab\x13__HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)\0\x1\xac\x13__HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)\0\x1\xad\x13__HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)\0\x1\xae\x13__HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)\0\x1\xaf\x13__HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)\0\x1\xb0\x13__HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)\0\x1\xb1\x13__HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)\0\x1\xb2\x13__HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)\0\x1\xb3\x13__HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)\0\x1\xb5\x13__HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)\0\x1\xb6\x13__HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)\0\x1\xb7\x13__HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)\0\x1\xb8\x13__HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)\0\x1\xb9\x13__HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)\0\x1\xba\x13__HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)\0\x1\xbb\x13__HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)\0\x1\xbc\x13__HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)\0\x1\xbd\x13__HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)\0\x1\xbe\x13__HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)\0\x1\xbf\x13__HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)\0\x1\xc0\x13__HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)\0\x1\xc1\x13__HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)\0\x1\xc2\x13__HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)\0\x1\xc3\x13__HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)\0\x1\xc4\x13__HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)\0\x1\xd0\x13__HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0U)\0\x1\xd7\x13__HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0U)\0\x1\xde\x13__HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0U)\0\x1\xe5\x13__HAL_RCC_SDIO_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); UNUSED(tmpreg); } while(0U)\0\x1\xec\x13__HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0U)\0\x1\xf3\x13__HAL_RCC_TIM10_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); UNUSED(tmpreg); } while(0U)\0\x1\xfb\x13__HAL_RCC_SDIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))\0\x1\xfc\x13__HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))\0\x1\xfd\x13__HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))\0\x1\xfe\x13__HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))\0\x1\xff\x13__HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))\0\x1\x80\x14__HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))\0\x1\x8c\x14__HAL_RCC_SDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)\0\x1\x8d\x14__HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)\0\x1\x8e\x14__HAL_RCC_TIM10_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)\0\x1\x8f\x14__HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)\0\x1\x90\x14__HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)\0\x1\x91\x14__HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)\0\x1\x93\x14__HAL_RCC_SDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)\0\x1\x94\x14__HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)\0\x1\x95\x14__HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)\0\x1\x96\x14__HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)\0\x1\x97\x14__HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)\0\x1\x98\x14__HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)\0\x1\xa1\x14__HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))\0\x1\xa2\x14__HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))\0\x1\xa3\x14__HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))\0\x1\xa4\x14__HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))\0\x1\xa5\x14__HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))\0\x1\xa6\x14__HAL_RCC_ETHMAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))\0\x1\xa7\x14__HAL_RCC_USB_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))\0\x1\xa8\x14__HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))\0\x1\xaa\x14__HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))\0\x1\xab\x14__HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))\0\x1\xac\x14__HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))\0\x1\xad\x14__HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))\0\x1\xae\x14__HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))\0\x1\xaf\x14__HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))\0\x1\xb0\x14__HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))\0\x1\xb1\x14__HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))\0\x1\xba\x14__HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU)\0\x1\xbb\x14__HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U)\0\x1\xbe\x14__HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))\0\x1\xbf\x14__HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))\0\x1\xca\x14__HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))\0\x1\xcb\x14__HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))\0\x1\xcd\x14__HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))\0\x1\xce\x14__HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))\0\x1\xd7\x14__HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)\0\x1\xd8\x14__HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)\0\x1\xda\x14__HAL_RCC_FSMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))\0\x1\xdb\x14__HAL_RCC_FSMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FSMCRST))\0\x1\xe4\x14__HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))\0\x1\xe5\x14__HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))\0\x1\xe6\x14__HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))\0\x1\xe7\x14__HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))\0\x1\xe8\x14__HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))\0\x1\xe9\x14__HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))\0\x1\xea\x14__HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))\0\x1\xeb\x14__HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))\0\x1\xec\x14__HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))\0\x1\xed\x14__HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))\0\x1\xee\x14__HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))\0\x1\xef\x14__HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))\0\x1\xf0\x14__HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))\0\x1\xf1\x14__HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))\0\x1\xf2\x14__HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))\0\x1\xf3\x14__HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))\0\x1\xf5\x14__HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))\0\x1\xf6\x14__HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))\0\x1\xf7\x14__HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))\0\x1\xf8\x14__HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))\0\x1\xf9\x14__HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))\0\x1\xfa\x14__HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))\0\x1\xfb\x14__HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))\0\x1\xfc\x14__HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))\0\x1\xfd\x14__HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))\0\x1\xfe\x14__HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))\0\x1\xff\x14__HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))\0\x1\x80\x15__HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))\0\x1\x81\x15__HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))\0\x1\x82\x15__HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))\0\x1\x83\x15__HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))\0\x1\x84\x15__HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))\0\x1\x8d\x15__HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))\0\x1\x8e\x15__HAL_RCC_SDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))\0\x1\x8f\x15__HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))\0\x1\x90\x15__HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))\0\x1\x92\x15__HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))\0\x1\x93\x15__HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))\0\x1\x94\x15__HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))\0\x1\x95\x15__HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))\0\x1\xa2\x15__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))\0\x1\xa3\x15__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))\0\x1\xa4\x15__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))\0\x1\xa5\x15__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))\0\x1\xa6\x15__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))\0\x1\xa7\x15__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))\0\x1\xa8\x15__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))\0\x1\xa9\x15__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))\0\x1\xaa\x15__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))\0\x1\xab\x15__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))\0\x1\xac\x15__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))\0\x1\xad\x15__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))\0\x1\xae\x15__HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))\0\x1\xaf\x15__HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))\0\x1\xb0\x15__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))\0\x1\xb1\x15__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))\0\x1\xb3\x15__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))\0\x1\xb4\x15__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))\0\x1\xb5\x15__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))\0\x1\xb6\x15__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))\0\x1\xb7\x15__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))\0\x1\xb8\x15__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))\0\x1\xb9\x15__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))\0\x1\xba\x15__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))\0\x1\xbb\x15__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))\0\x1\xbc\x15__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))\0\x1\xbd\x15__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))\0\x1\xbe\x15__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))\0\x1\xbf\x15__HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))\0\x1\xc0\x15__HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))\0\x1\xc1\x15__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))\0\x1\xc2\x15__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))\0\x1\xcf\x15__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))\0\x1\xd0\x15__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))\0\x1\xd2\x15__HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))\0\x1\xd3\x15__HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))\0\x1\xd6\x15__HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))\0\x1\xd7\x15__HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))\0\x1\xed\x15__HAL_RCC_FSMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))\0\x1\xee\x15__HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FSMCLPEN))\0\x1\xfb\x15__HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))\0\x1\xfc\x15__HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))\0\x1\xfd\x15__HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))\0\x1\xfe\x15__HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))\0\x1\xff\x15__HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))\0\x1\x80\x16__HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))\0\x1\x81\x16__HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))\0\x1\x82\x16__HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))\0\x1\x83\x16__HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))\0\x1\x84\x16__HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))\0\x1\x85\x16__HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))\0\x1\x86\x16__HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))\0\x1\x87\x16__HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))\0\x1\x88\x16__HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))\0\x1\x89\x16__HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))\0\x1\x8a\x16__HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))\0\x1\x8c\x16__HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))\0\x1\x8d\x16__HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))\0\x1\x8e\x16__HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))\0\x1\x8f\x16__HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))\0\x1\x90\x16__HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))\0\x1\x91\x16__HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))\0\x1\x92\x16__HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))\0\x1\x93\x16__HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))\0\x1\x94\x16__HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))\0\x1\x95\x16__HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))\0\x1\x96\x16__HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))\0\x1\x97\x16__HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))\0\x1\x98\x16__HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))\0\x1\x99\x16__HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))\0\x1\x9a\x16__HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))\0\x1\x9b\x16__HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))\0\x1\xa8\x16__HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))\0\x1\xa9\x16__HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))\0\x1\xaa\x16__HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))\0\x1\xab\x16__HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))\0\x1\xac\x16__HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))\0\x1\xad\x16__HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))\0\x1\xaf\x16__HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))\0\x1\xb0\x16__HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))\0\x1\xb1\x16__HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))\0\x1\xb2\x16__HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))\0\x1\xb3\x16__HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))\0\x1\xb4\x16__HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))\0\x1\xa0-__HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__) (RCC->PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos)))\0\x1\xb2-__HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)\0\x1\xb3-__HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)\0\x1\x88.__HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__,__PLLI2SR__) (RCC->PLLI2SCFGR = (((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))\0\x1\xd8/__HAL_RCC_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_CFGR_I2SSRC_BB = (__SOURCE__))\0\x1\xe1/__HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC)))\0\x1\xfd\x34RCC_PLLI2SON_BIT_NUMBER 0x1AU\0\x1\xfe\x34RCC_CR_PLLI2SON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U))\0\x1\x92\x35RCC_CFGR_OFFSET (RCC_OFFSET + 0x08U)\0\x1\x98\x35RCC_I2SSRC_BIT_NUMBER 0x17U\0\x1\x99\x35RCC_CFGR_I2SSRC_BB (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U))\0\x1\x9b\x35PLLI2S_TIMEOUT_VALUE 2U\0\x1\xb4\x35PLL_TIMEOUT_VALUE 2U\0\x1\xc4\x35IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U))\0\x1\xc5\x35IS_RCC_PLLI2SN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U))\0\x1\xcc\x35IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000007U))\0\x1\xe7\x35IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))\0\x1\xa8\x37IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))\0\x4\0\0\0\0\x3\0\x1\x1\x16__STM32F4xx_HAL_DEF \0\x3\x1d\x2\x4\x3\x1e\x3\x4\x3\x1f\x4\x4\x1\x39UNUSED(X) (void)X\0\x1;HAL_MAX_DELAY 0xFFFFFFFFU\0\x1=HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT))\0\x1>HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U)\0\x1@__HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0U)\0\x1U__HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)\0\x1[__HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U)\0\x1g__HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U)\0\x1\x8f\x1__ALIGN_END \0\x1\x93\x1__ALIGN_BEGIN __align(4)\0\x1\xa8\x1__RAM_FUNC \0\x1\xc2\x1__NOINLINE __attribute__ ( (noinline) )\0\x4\0\x3\0\x1\x1&__STM32F4xx_H \0\x1\x34STM32F4 \0\x1n__STM32F4xx_CMSIS_VERSION_MAIN (0x02U)\0\x1o__STM32F4xx_CMSIS_VERSION_SUB1 (0x06U)\0\x1p__STM32F4xx_CMSIS_VERSION_SUB2 (0x08U)\0\x1q__STM32F4xx_CMSIS_VERSION_RC (0x00U)\0\x1r__STM32F4xx_CMSIS_VERSION ((__STM32F4xx_CMSIS_VERSION_MAIN << 24) |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16) |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F4xx_CMSIS_VERSION_RC))\0\x3\x84\x1\x2\x4\x1\xc3\x1IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))\0\x1\xd3\x1SET_BIT(REG,BIT) ((REG) |= (BIT))\0\x1\xd5\x1\x43LEAR_BIT(REG,BIT) ((REG) &= ~(BIT))\0\x1\xd7\x1READ_BIT(REG,BIT) ((REG) & (BIT))\0\x1\xd9\x1\x43LEAR_REG(REG) ((REG) = (0x0))\0\x1\xdb\x1WRITE_REG(REG,VAL) ((REG) = (VAL))\0\x1\xdd\x1READ_REG(REG) ((REG))\0\x1\xdf\x1MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))\0\x1\xe1\x1POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))\0\x1\xe5\x1\x41TOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)\0\x1\xee\x1\x41TOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)\0\x1\xf7\x1\x41TOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)\0\x1\x80\x2\x41TOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)\0\x1\x89\x2\x41TOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)\0\x1\x92\x2\x41TOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)\0\x3\x9f\x2\x3\x4\x4\0\x3\0\x1\x1__STM32F407xx_H \0\x1/__CM4_REV 0x0001U\0\x1\x30__MPU_PRESENT 1U\0\x1\x31__NVIC_PRIO_BITS 4U\0\x1\x32__Vendor_SysTickConfig 0U\0\x1\x33__FPU_PRESENT 1U\0\x1\xa0\x1HASH_RNG_IRQn RNG_IRQn\0\x3\xa6\x1\x2\x4\x3\xa7\x1\x3\x4\x3\xa8\x1\x4\x4\x1\x8a\aFLASH_BASE 0x08000000UL\0\x1\x8b\aCCMDATARAM_BASE 0x10000000UL\0\x1\x8c\aSRAM1_BASE 0x20000000UL\0\x1\x8d\aSRAM2_BASE 0x2001C000UL\0\x1\x8e\aPERIPH_BASE 0x40000000UL\0\x1\x8f\aBKPSRAM_BASE 0x40024000UL\0\x1\x90\aFSMC_R_BASE 0xA0000000UL\0\x1\x91\aSRAM1_BB_BASE 0x22000000UL\0\x1\x92\aSRAM2_BB_BASE 0x22380000UL\0\x1\x93\aPERIPH_BB_BASE 0x42000000UL\0\x1\x94\aBKPSRAM_BB_BASE 0x42480000UL\0\x1\x95\aFLASH_END 0x080FFFFFUL\0\x1\x96\aFLASH_OTP_BASE 0x1FFF7800UL\0\x1\x97\aFLASH_OTP_END 0x1FFF7A0FUL\0\x1\x98\aCCMDATARAM_END 0x1000FFFFUL\0\x1\x9b\aSRAM_BASE SRAM1_BASE\0\x1\x9c\aSRAM_BB_BASE SRAM1_BB_BASE\0\x1\x9f\aAPB1PERIPH_BASE PERIPH_BASE\0\x1\xa0\aAPB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)\0\x1\xa1\aAHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)\0\x1\xa2\aAHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)\0\x1\xa5\aTIM2_BASE (APB1PERIPH_BASE + 0x0000UL)\0\x1\xa6\aTIM3_BASE (APB1PERIPH_BASE + 0x0400UL)\0\x1\xa7\aTIM4_BASE (APB1PERIPH_BASE + 0x0800UL)\0\x1\xa8\aTIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)\0\x1\xa9\aTIM6_BASE (APB1PERIPH_BASE + 0x1000UL)\0\x1\xaa\aTIM7_BASE (APB1PERIPH_BASE + 0x1400UL)\0\x1\xab\aTIM12_BASE (APB1PERIPH_BASE + 0x1800UL)\0\x1\xac\aTIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)\0\x1\xad\aTIM14_BASE (APB1PERIPH_BASE + 0x2000UL)\0\x1\xae\aRTC_BASE (APB1PERIPH_BASE + 0x2800UL)\0\x1\xaf\aWWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)\0\x1\xb0\aIWDG_BASE (APB1PERIPH_BASE + 0x3000UL)\0\x1\xb1\aI2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL)\0\x1\xb2\aSPI2_BASE (APB1PERIPH_BASE + 0x3800UL)\0\x1\xb3\aSPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)\0\x1\xb4\aI2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL)\0\x1\xb5\aUSART2_BASE (APB1PERIPH_BASE + 0x4400UL)\0\x1\xb6\aUSART3_BASE (APB1PERIPH_BASE + 0x4800UL)\0\x1\xb7\aUART4_BASE (APB1PERIPH_BASE + 0x4C00UL)\0\x1\xb8\aUART5_BASE (APB1PERIPH_BASE + 0x5000UL)\0\x1\xb9\aI2C1_BASE (APB1PERIPH_BASE + 0x5400UL)\0\x1\xba\aI2C2_BASE (APB1PERIPH_BASE + 0x5800UL)\0\x1\xbb\aI2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)\0\x1\xbc\aCAN1_BASE (APB1PERIPH_BASE + 0x6400UL)\0\x1\xbd\aCAN2_BASE (APB1PERIPH_BASE + 0x6800UL)\0\x1\xbe\aPWR_BASE (APB1PERIPH_BASE + 0x7000UL)\0\x1\xbf\aDAC_BASE (APB1PERIPH_BASE + 0x7400UL)\0\x1\xc2\aTIM1_BASE (APB2PERIPH_BASE + 0x0000UL)\0\x1\xc3\aTIM8_BASE (APB2PERIPH_BASE + 0x0400UL)\0\x1\xc4\aUSART1_BASE (APB2PERIPH_BASE + 0x1000UL)\0\x1\xc5\aUSART6_BASE (APB2PERIPH_BASE + 0x1400UL)\0\x1\xc6\aADC1_BASE (APB2PERIPH_BASE + 0x2000UL)\0\x1\xc7\aADC2_BASE (APB2PERIPH_BASE + 0x2100UL)\0\x1\xc8\aADC3_BASE (APB2PERIPH_BASE + 0x2200UL)\0\x1\xc9\aADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL)\0\x1\xcb\aADC_BASE ADC123_COMMON_BASE\0\x1\xcc\aSDIO_BASE (APB2PERIPH_BASE + 0x2C00UL)\0\x1\xcd\aSPI1_BASE (APB2PERIPH_BASE + 0x3000UL)\0\x1\xce\aSYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)\0\x1\xcf\aEXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)\0\x1\xd0\aTIM9_BASE (APB2PERIPH_BASE + 0x4000UL)\0\x1\xd1\aTIM10_BASE (APB2PERIPH_BASE + 0x4400UL)\0\x1\xd2\aTIM11_BASE (APB2PERIPH_BASE + 0x4800UL)\0\x1\xd5\aGPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)\0\x1\xd6\aGPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)\0\x1\xd7\aGPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)\0\x1\xd8\aGPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)\0\x1\xd9\aGPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)\0\x1\xda\aGPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)\0\x1\xdb\aGPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)\0\x1\xdc\aGPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)\0\x1\xdd\aGPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)\0\x1\xde\aCRC_BASE (AHB1PERIPH_BASE + 0x3000UL)\0\x1\xdf\aRCC_BASE (AHB1PERIPH_BASE + 0x3800UL)\0\x1\xe0\aFLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)\0\x1\xe1\aDMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)\0\x1\xe2\aDMA1_Stream0_BASE (DMA1_BASE + 0x010UL)\0\x1\xe3\aDMA1_Stream1_BASE (DMA1_BASE + 0x028UL)\0\x1\xe4\aDMA1_Stream2_BASE (DMA1_BASE + 0x040UL)\0\x1\xe5\aDMA1_Stream3_BASE (DMA1_BASE + 0x058UL)\0\x1\xe6\aDMA1_Stream4_BASE (DMA1_BASE + 0x070UL)\0\x1\xe7\aDMA1_Stream5_BASE (DMA1_BASE + 0x088UL)\0\x1\xe8\aDMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)\0\x1\xe9\aDMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)\0\x1\xea\aDMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)\0\x1\xeb\aDMA2_Stream0_BASE (DMA2_BASE + 0x010UL)\0\x1\xec\aDMA2_Stream1_BASE (DMA2_BASE + 0x028UL)\0\x1\xed\aDMA2_Stream2_BASE (DMA2_BASE + 0x040UL)\0\x1\xee\aDMA2_Stream3_BASE (DMA2_BASE + 0x058UL)\0\x1\xef\aDMA2_Stream4_BASE (DMA2_BASE + 0x070UL)\0\x1\xf0\aDMA2_Stream5_BASE (DMA2_BASE + 0x088UL)\0\x1\xf1\aDMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)\0\x1\xf2\aDMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)\0\x1\xf3\aETH_BASE (AHB1PERIPH_BASE + 0x8000UL)\0\x1\xf4\aETH_MAC_BASE (ETH_BASE)\0\x1\xf5\aETH_MMC_BASE (ETH_BASE + 0x0100UL)\0\x1\xf6\aETH_PTP_BASE (ETH_BASE + 0x0700UL)\0\x1\xf7\aETH_DMA_BASE (ETH_BASE + 0x1000UL)\0\x1\xfa\aDCMI_BASE (AHB2PERIPH_BASE + 0x50000UL)\0\x1\xfb\aRNG_BASE (AHB2PERIPH_BASE + 0x60800UL)\0\x1\xfe\aFSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000UL)\0\x1\xff\aFSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104UL)\0\x1\x80\bFSMC_Bank2_3_R_BASE (FSMC_R_BASE + 0x0060UL)\0\x1\x81\bFSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0UL)\0\x1\x85\bDBGMCU_BASE 0xE0042000UL\0\x1\x87\bUSB_OTG_HS_PERIPH_BASE 0x40040000UL\0\x1\x88\bUSB_OTG_FS_PERIPH_BASE 0x50000000UL\0\x1\x8a\bUSB_OTG_GLOBAL_BASE 0x000UL\0\x1\x8b\bUSB_OTG_DEVICE_BASE 0x800UL\0\x1\x8c\bUSB_OTG_IN_ENDPOINT_BASE 0x900UL\0\x1\x8d\bUSB_OTG_OUT_ENDPOINT_BASE 0xB00UL\0\x1\x8e\bUSB_OTG_EP_REG_SIZE 0x20UL\0\x1\x8f\bUSB_OTG_HOST_BASE 0x400UL\0\x1\x90\bUSB_OTG_HOST_PORT_BASE 0x440UL\0\x1\x91\bUSB_OTG_HOST_CHANNEL_BASE 0x500UL\0\x1\x92\bUSB_OTG_HOST_CHANNEL_SIZE 0x20UL\0\x1\x93\bUSB_OTG_PCGCCTL_BASE 0xE00UL\0\x1\x94\bUSB_OTG_FIFO_BASE 0x1000UL\0\x1\x95\bUSB_OTG_FIFO_SIZE 0x1000UL\0\x1\x97\bUID_BASE 0x1FFF7A10UL\0\x1\x98\bFLASHSIZE_BASE 0x1FFF7A22UL\0\x1\x99\bPACKAGE_BASE 0x1FFF7BF0UL\0\x1\xa1\bTIM2 ((TIM_TypeDef *) TIM2_BASE)\0\x1\xa2\bTIM3 ((TIM_TypeDef *) TIM3_BASE)\0\x1\xa3\bTIM4 ((TIM_TypeDef *) TIM4_BASE)\0\x1\xa4\bTIM5 ((TIM_TypeDef *) TIM5_BASE)\0\x1\xa5\bTIM6 ((TIM_TypeDef *) TIM6_BASE)\0\x1\xa6\bTIM7 ((TIM_TypeDef *) TIM7_BASE)\0\x1\xa7\bTIM12 ((TIM_TypeDef *) TIM12_BASE)\0\x1\xa8\bTIM13 ((TIM_TypeDef *) TIM13_BASE)\0\x1\xa9\bTIM14 ((TIM_TypeDef *) TIM14_BASE)\0\x1\xaa\bRTC ((RTC_TypeDef *) RTC_BASE)\0\x1\xab\bWWDG ((WWDG_TypeDef *) WWDG_BASE)\0\x1\xac\bIWDG ((IWDG_TypeDef *) IWDG_BASE)\0\x1\xad\bI2S2ext ((SPI_TypeDef *) I2S2ext_BASE)\0\x1\xae\bSPI2 ((SPI_TypeDef *) SPI2_BASE)\0\x1\xaf\bSPI3 ((SPI_TypeDef *) SPI3_BASE)\0\x1\xb0\bI2S3ext ((SPI_TypeDef *) I2S3ext_BASE)\0\x1\xb1\bUSART2 ((USART_TypeDef *) USART2_BASE)\0\x1\xb2\bUSART3 ((USART_TypeDef *) USART3_BASE)\0\x1\xb3\bUART4 ((USART_TypeDef *) UART4_BASE)\0\x1\xb4\bUART5 ((USART_TypeDef *) UART5_BASE)\0\x1\xb5\bI2C1 ((I2C_TypeDef *) I2C1_BASE)\0\x1\xb6\bI2C2 ((I2C_TypeDef *) I2C2_BASE)\0\x1\xb7\bI2C3 ((I2C_TypeDef *) I2C3_BASE)\0\x1\xb8\bCAN1 ((CAN_TypeDef *) CAN1_BASE)\0\x1\xb9\bCAN2 ((CAN_TypeDef *) CAN2_BASE)\0\x1\xba\bPWR ((PWR_TypeDef *) PWR_BASE)\0\x1\xbb\bDAC1 ((DAC_TypeDef *) DAC_BASE)\0\x1\xbc\bDAC ((DAC_TypeDef *) DAC_BASE)\0\x1\xbd\bTIM1 ((TIM_TypeDef *) TIM1_BASE)\0\x1\xbe\bTIM8 ((TIM_TypeDef *) TIM8_BASE)\0\x1\xbf\bUSART1 ((USART_TypeDef *) USART1_BASE)\0\x1\xc0\bUSART6 ((USART_TypeDef *) USART6_BASE)\0\x1\xc1\bADC1 ((ADC_TypeDef *) ADC1_BASE)\0\x1\xc2\bADC2 ((ADC_TypeDef *) ADC2_BASE)\0\x1\xc3\bADC3 ((ADC_TypeDef *) ADC3_BASE)\0\x1\xc4\bADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE)\0\x1\xc6\bADC ADC123_COMMON\0\x1\xc7\bSDIO ((SDIO_TypeDef *) SDIO_BASE)\0\x1\xc8\bSPI1 ((SPI_TypeDef *) SPI1_BASE)\0\x1\xc9\bSYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)\0\x1\xca\bEXTI ((EXTI_TypeDef *) EXTI_BASE)\0\x1\xcb\bTIM9 ((TIM_TypeDef *) TIM9_BASE)\0\x1\xcc\bTIM10 ((TIM_TypeDef *) TIM10_BASE)\0\x1\xcd\bTIM11 ((TIM_TypeDef *) TIM11_BASE)\0\x1\xce\bGPIOA ((GPIO_TypeDef *) GPIOA_BASE)\0\x1\xcf\bGPIOB ((GPIO_TypeDef *) GPIOB_BASE)\0\x1\xd0\bGPIOC ((GPIO_TypeDef *) GPIOC_BASE)\0\x1\xd1\bGPIOD ((GPIO_TypeDef *) GPIOD_BASE)\0\x1\xd2\bGPIOE ((GPIO_TypeDef *) GPIOE_BASE)\0\x1\xd3\bGPIOF ((GPIO_TypeDef *) GPIOF_BASE)\0\x1\xd4\bGPIOG ((GPIO_TypeDef *) GPIOG_BASE)\0\x1\xd5\bGPIOH ((GPIO_TypeDef *) GPIOH_BASE)\0\x1\xd6\bGPIOI ((GPIO_TypeDef *) GPIOI_BASE)\0\x1\xd7\bCRC ((CRC_TypeDef *) CRC_BASE)\0\x1\xd8\bRCC ((RCC_TypeDef *) RCC_BASE)\0\x1\xd9\bFLASH ((FLASH_TypeDef *) FLASH_R_BASE)\0\x1\xda\bDMA1 ((DMA_TypeDef *) DMA1_BASE)\0\x1\xdb\bDMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)\0\x1\xdc\bDMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)\0\x1\xdd\bDMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)\0\x1\xde\bDMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)\0\x1\xdf\bDMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)\0\x1\xe0\bDMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)\0\x1\xe1\bDMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)\0\x1\xe2\bDMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)\0\x1\xe3\bDMA2 ((DMA_TypeDef *) DMA2_BASE)\0\x1\xe4\bDMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)\0\x1\xe5\bDMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)\0\x1\xe6\bDMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)\0\x1\xe7\bDMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)\0\x1\xe8\bDMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)\0\x1\xe9\bDMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)\0\x1\xea\bDMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)\0\x1\xeb\bDMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)\0\x1\xec\bETH ((ETH_TypeDef *) ETH_BASE)\0\x1\xed\bDCMI ((DCMI_TypeDef *) DCMI_BASE)\0\x1\xee\bRNG ((RNG_TypeDef *) RNG_BASE)\0\x1\xef\bFSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)\0\x1\xf0\bFSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)\0\x1\xf1\bFSMC_Bank2_3 ((FSMC_Bank2_3_TypeDef *) FSMC_Bank2_3_R_BASE)\0\x1\xf2\bFSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)\0\x1\xf3\bDBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)\0\x1\xf4\bUSB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)\0\x1\xf5\bUSB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)\0\x1\x82\tLSI_STARTUP_TIME 40U\0\x1\x97\tADC_MULTIMODE_SUPPORT \0\x1\x9a\tADC_SR_AWD_Pos (0U)\0\x1\x9b\tADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos)\0\x1\x9c\tADC_SR_AWD ADC_SR_AWD_Msk\0\x1\x9d\tADC_SR_EOC_Pos (1U)\0\x1\x9e\tADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos)\0\x1\x9f\tADC_SR_EOC ADC_SR_EOC_Msk\0\x1\xa0\tADC_SR_JEOC_Pos (2U)\0\x1\xa1\tADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos)\0\x1\xa2\tADC_SR_JEOC ADC_SR_JEOC_Msk\0\x1\xa3\tADC_SR_JSTRT_Pos (3U)\0\x1\xa4\tADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos)\0\x1\xa5\tADC_SR_JSTRT ADC_SR_JSTRT_Msk\0\x1\xa6\tADC_SR_STRT_Pos (4U)\0\x1\xa7\tADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos)\0\x1\xa8\tADC_SR_STRT ADC_SR_STRT_Msk\0\x1\xa9\tADC_SR_OVR_Pos (5U)\0\x1\xaa\tADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos)\0\x1\xab\tADC_SR_OVR ADC_SR_OVR_Msk\0\x1\xae\tADC_CR1_AWDCH_Pos (0U)\0\x1\xaf\tADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos)\0\x1\xb0\tADC_CR1_AWDCH ADC_CR1_AWDCH_Msk\0\x1\xb1\tADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos)\0\x1\xb2\tADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos)\0\x1\xb3\tADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos)\0\x1\xb4\tADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)\0\x1\xb5\tADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos)\0\x1\xb6\tADC_CR1_EOCIE_Pos (5U)\0\x1\xb7\tADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos)\0\x1\xb8\tADC_CR1_EOCIE ADC_CR1_EOCIE_Msk\0\x1\xb9\tADC_CR1_AWDIE_Pos (6U)\0\x1\xba\tADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos)\0\x1\xbb\tADC_CR1_AWDIE ADC_CR1_AWDIE_Msk\0\x1\xbc\tADC_CR1_JEOCIE_Pos (7U)\0\x1\xbd\tADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos)\0\x1\xbe\tADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk\0\x1\xbf\tADC_CR1_SCAN_Pos (8U)\0\x1\xc0\tADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos)\0\x1\xc1\tADC_CR1_SCAN ADC_CR1_SCAN_Msk\0\x1\xc2\tADC_CR1_AWDSGL_Pos (9U)\0\x1\xc3\tADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos)\0\x1\xc4\tADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk\0\x1\xc5\tADC_CR1_JAUTO_Pos (10U)\0\x1\xc6\tADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos)\0\x1\xc7\tADC_CR1_JAUTO ADC_CR1_JAUTO_Msk\0\x1\xc8\tADC_CR1_DISCEN_Pos (11U)\0\x1\xc9\tADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos)\0\x1\xca\tADC_CR1_DISCEN ADC_CR1_DISCEN_Msk\0\x1\xcb\tADC_CR1_JDISCEN_Pos (12U)\0\x1\xcc\tADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos)\0\x1\xcd\tADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk\0\x1\xce\tADC_CR1_DISCNUM_Pos (13U)\0\x1\xcf\tADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos)\0\x1\xd0\tADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk\0\x1\xd1\tADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos)\0\x1\xd2\tADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos)\0\x1\xd3\tADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos)\0\x1\xd4\tADC_CR1_JAWDEN_Pos (22U)\0\x1\xd5\tADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos)\0\x1\xd6\tADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk\0\x1\xd7\tADC_CR1_AWDEN_Pos (23U)\0\x1\xd8\tADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos)\0\x1\xd9\tADC_CR1_AWDEN ADC_CR1_AWDEN_Msk\0\x1\xda\tADC_CR1_RES_Pos (24U)\0\x1\xdb\tADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos)\0\x1\xdc\tADC_CR1_RES ADC_CR1_RES_Msk\0\x1\xdd\tADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos)\0\x1\xde\tADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos)\0\x1\xdf\tADC_CR1_OVRIE_Pos (26U)\0\x1\xe0\tADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos)\0\x1\xe1\tADC_CR1_OVRIE ADC_CR1_OVRIE_Msk\0\x1\xe4\tADC_CR2_ADON_Pos (0U)\0\x1\xe5\tADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos)\0\x1\xe6\tADC_CR2_ADON ADC_CR2_ADON_Msk\0\x1\xe7\tADC_CR2_CONT_Pos (1U)\0\x1\xe8\tADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos)\0\x1\xe9\tADC_CR2_CONT ADC_CR2_CONT_Msk\0\x1\xea\tADC_CR2_DMA_Pos (8U)\0\x1\xeb\tADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos)\0\x1\xec\tADC_CR2_DMA ADC_CR2_DMA_Msk\0\x1\xed\tADC_CR2_DDS_Pos (9U)\0\x1\xee\tADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos)\0\x1\xef\tADC_CR2_DDS ADC_CR2_DDS_Msk\0\x1\xf0\tADC_CR2_EOCS_Pos (10U)\0\x1\xf1\tADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos)\0\x1\xf2\tADC_CR2_EOCS ADC_CR2_EOCS_Msk\0\x1\xf3\tADC_CR2_ALIGN_Pos (11U)\0\x1\xf4\tADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos)\0\x1\xf5\tADC_CR2_ALIGN ADC_CR2_ALIGN_Msk\0\x1\xf6\tADC_CR2_JEXTSEL_Pos (16U)\0\x1\xf7\tADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos)\0\x1\xf8\tADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk\0\x1\xf9\tADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos)\0\x1\xfa\tADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos)\0\x1\xfb\tADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos)\0\x1\xfc\tADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos)\0\x1\xfd\tADC_CR2_JEXTEN_Pos (20U)\0\x1\xfe\tADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos)\0\x1\xff\tADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk\0\x1\x80)"
%00%00=@String(J\0\b)
%00%00%00%12%00%01%00%26%3A%00%00%9BO%00%08%00%00%00%00%12%00%01%00=@String(:\0\0\x9bO\0\b\0\0\0\0\x12\0\x1\0\0\0\x9dO\0\b\x4\0\0\0\x12\x2\x1\0k:\0\0\xa1O\0\b\x4\0\0\0\x12\x2\x1\0z:\0\0\xa4O\0\b\0\0\0\0\x10\x2\x1\0\x85:\0\0\xacO\0\b\x10\0\0\0\x11\x2\x1\0\x93:\0\0\xbcO\0\b\b\0\0\0\x11\x2\x1\0\xa1:\0\0\xc0P\0\b\0\0\0\0\x10\x2\x1\0\xb5:\0\0\xe0P\0\b\0\0\0\0\x10\x2\x1\0\xca:\0\0\tQ\0\b\0\0\0\0\x11\0\x1\0\xd2:\0\0\0\0\0 \x4\0\0\0\x11\x2\x2\0\xe0:\0\0\f\0\0 \x80\x1\0\0\x11\x2\x2\0\xea:\0\0\x90\x1\0 \x4\0\0\0\x11\x2\x2\0\xf1:\0\0\x94\x1\0 \x4\0\0\0\x11\x2\x2\0\xfc:\0\0\x98\x1\0 \x1\0\0\0\x11\x2\x2\0\a)
%00Input%20Comments%3A%00%00p63ac-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0main.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardain.o --depend=2023-standardain.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardain.crf ../Src/main.c\0\0\0\0gpio.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardpio.o --vfemode=force"
%00Input%20Comments%3A%00%00p7a0c-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0gpio.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardpio.o --depend=2023-standardpio.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardpio.crf ../Src/gpio.c\0\0\0\0\x63\x61n.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardan.o --vfemode=force"
%00Input%20Comments%3A%00%00p43b4-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0\x63\x61n.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardan.o --depend=2023-standardan.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardan.crf ../Src/can.c\0\0\0\0\0\0\x64ma.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardma.o --vfemode=force"
%00Input%20Comments%3A%00%00p61b4-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0\x64ma.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardma.o --depend=2023-standardma.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardma.crf ..rcma.c\0\0\0\0\0\0usart.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardsart.o --vfemode=force"
%00Input%20Comments%3A%00%00p3de4-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0usart.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardsart.o --depend=2023-standardsart.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardsart.crf ..rcsart.c\0\0\0\0\0\0stm32f4xx_it.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_it.o --vfemode=force"
%00Input%20Comments%3A%00%00p1540-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_it.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_it.o --depend=2023-standardtm32f4xx_it.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_it.crf ../Src/stm32f4xx_it.c\0\0\0\0stm32f4xx_hal_msp.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_msp.o --vfemode=force"
%00Input%20Comments%3A%00%00p5f5c-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_msp.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_msp.o --depend=2023-standardtm32f4xx_hal_msp.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_msp.crf ../Src/stm32f4xx_hal_msp.c\0\0\0\0\0\0stm32f4xx_hal_can.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_can.o --vfemode=force"
%00Input%20Comments%3A%00%00p4c18-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_can.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_can.o --depend=2023-standardtm32f4xx_hal_can.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_can.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_can.c\0\0\0\0\0stm32f4xx_hal_rcc.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_rcc.o --vfemode=force"
%00Input%20Comments%3A%00%00p6acc-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_rcc.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_rcc.o --depend=2023-standardtm32f4xx_hal_rcc.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_rcc.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c\0\0\0\0\0stm32f4xx_hal_rcc_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_rcc_ex.o --vfemode=force"
%00Input%20Comments%3A%00%00pb10-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_rcc_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_rcc_ex.o --depend=2023-standardtm32f4xx_hal_rcc_ex.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_rcc_ex.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c\0\0\0\0stm32f4xx_hal_flash.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_flash.o --vfemode=force"
%00Input%20Comments%3A%00%00p7650-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_flash.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_flash.o --depend=2023-standardtm32f4xx_hal_flash.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_flash.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c\0\0\0\0\0stm32f4xx_hal_flash_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_flash_ex.o --vfemode=force"
%00Input%20Comments%3A%00%00p6960-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_flash_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_flash_ex.o --depend=2023-standardtm32f4xx_hal_flash_ex.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_flash_ex.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c\0\0\0stm32f4xx_hal_flash_ramfunc.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_flash_ramfunc.o --vfemode=force"
%00Input%20Comments%3A%00%00p6eb0-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_flash_ramfunc.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_flash_ramfunc.o --depend=2023-standardtm32f4xx_hal_flash_ramfunc.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_flash_ramfunc.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c\0\0\0\0\0stm32f4xx_hal_gpio.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_gpio.o --vfemode=force"
%00Input%20Comments%3A%00%00p1af8-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_gpio.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_gpio.o --depend=2023-standardtm32f4xx_hal_gpio.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_gpio.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c\0\0\0stm32f4xx_hal_dma_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_dma_ex.o --vfemode=force"
%00Input%20Comments%3A%00%00p600-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_dma_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_dma_ex.o --depend=2023-standardtm32f4xx_hal_dma_ex.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_dma_ex.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c\0\0\0\0stm32f4xx_hal_dma.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_dma.o --vfemode=force"
%00Input%20Comments%3A%00%00p4790-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_dma.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_dma.o --depend=2023-standardtm32f4xx_hal_dma.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_dma.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c\0\0\0\0\0stm32f4xx_hal_pwr.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_pwr.o --vfemode=force"
%00Input%20Comments%3A%00%00p5808-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_pwr.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_pwr.o --depend=2023-standardtm32f4xx_hal_pwr.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_pwr.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c\0\0\0\0\0stm32f4xx_hal_pwr_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_pwr_ex.o --vfemode=force"
%00Input%20Comments%3A%00%00p6240-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_pwr_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_pwr_ex.o --depend=2023-standardtm32f4xx_hal_pwr_ex.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_pwr_ex.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c\0\0\0stm32f4xx_hal_cortex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_cortex.o --vfemode=force"
%00Input%20Comments%3A%00%00p5eac-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_cortex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_cortex.o --depend=2023-standardtm32f4xx_hal_cortex.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_cortex.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c\0\0\0stm32f4xx_hal.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal.o --vfemode=force"
%00Input%20Comments%3A%00%00p62dc-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal.o --depend=2023-standardtm32f4xx_hal.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c\0\0\0\0\0stm32f4xx_hal_exti.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_exti.o --vfemode=force"
%00Input%20Comments%3A%00%00p2c5c-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_exti.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_exti.o --depend=2023-standardtm32f4xx_hal_exti.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_exti.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c\0\0\0stm32f4xx_hal_tim.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_tim.o --vfemode=force"
%00Input%20Comments%3A%00%00p43d4-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_tim.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_tim.o --depend=2023-standardtm32f4xx_hal_tim.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_tim.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c\0\0\0\0\0stm32f4xx_hal_tim_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_tim_ex.o --vfemode=force"
%00Input%20Comments%3A%00%00p47fc-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_tim_ex.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_tim_ex.o --depend=2023-standardtm32f4xx_hal_tim_ex.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_tim_ex.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c\0\0\0stm32f4xx_hal_uart.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardtm32f4xx_hal_uart.o --vfemode=force"
%00Input%20Comments%3A%00%00p30f0-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0stm32f4xx_hal_uart.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardtm32f4xx_hal_uart.o --depend=2023-standardtm32f4xx_hal_uart.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardtm32f4xx_hal_uart.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c\0\0\0system_stm32f4xx.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardystem_stm32f4xx.o --vfemode=force"
%00Input%20Comments%3A%00%00p11c8-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0system_stm32f4xx.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardystem_stm32f4xx.o --depend=2023-standardystem_stm32f4xx.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardystem_stm32f4xx.crf ../Src/system_stm32f4xx.c\0\0\0\0motor.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardotor.o --vfemode=force"
%00Input%20Comments%3A%00%00p660c-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0motor.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardotor.o --depend=2023-standardotor.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardotor.crf ..eviceotor.c\0\0\0rc.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standard\rc.o --vfemode=force"
%00Input%20Comments%3A%00%00p6814-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0rc.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standard\rc.o --depend=2023-standard\rc.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standard\rc.crf ..\bsp\rc.c\0\0\0\0pid.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardid.o --vfemode=force"
%00Input%20Comments%3A%00%00p77dc-3%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00armasm%20--debug%20--diag_suppress=9931, 9931, 1602, "@String(1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide \0pid.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\x41rmCC --c99 --split_sections --debug -c -o2023-standardid.o --depend=2023-standardid.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../Device -I../bsp -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F4xx_DFP\x2.9.0riversMSISeviceTTM32F4xxnclude -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F407xx -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=2023-standardid.crf ..\bspid.c\0\0\0\0\0\0\0\0\x45R_IROM1\0RW_IRAM1\0RW_IRAM2\0.debug_abbrev\0.debug_frame\0.debug_info\0.debug_line\0.debug_loc\0.debug_macinfo\0.debug_pubnames\0.symtab\0.strtab\0.note\0.comment\0.shstrtab\0\0\0\x1\0\0\0\x34\0\0\0\0\0\0\b\0\0\0\bPR\0\0\xdc]\0\0\a\0\0\x80\b\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\x1\0\0\0\x1\0\0\0\x6\0\0\0\0\0\0\b4\0\0\0\fR\0\0\0\0\0\0\0\0\0\0\x4\0\0\0\0\0\0\0)"

[..]
Drivers\CMSIS\Include\core_cm4.h%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%F4%19%00%00%B0%18%00%00%2A%BD%02%04%21_reserved0%00%10U%01%00%00%02%23%00%04%10%10%21GE%00%10U%01%00%00%02%23%00%04%04%0C%21_reserved1%00%10U%01%00%00%02%23%00%04%07%05%21Q%00%10U%01%00%00%02%23%00%04%01%04%21V%00%10U%01%00%00%02%23%00%04%01%03%21C%00%10U%01%00%00%02%23%00%04%01%02%21Z%00%10U%01%00%00%02%23%00%04%01%01%21N%00%10U%01%00%00%02%23%00%04%01%00%00S%D0%02%04%1Fb%00%12%B5%00%1Fw%00%10U%01%00%00%00PAPSR_Type%00%12=@String(\x1\x1\x91\x2\x3*\x8e\x3\x4!ISR\0\x10U\x1\0\0\x2#\0\x4\t\x17!_reserved0\0\x10U\x1\0\0\x2#\0\x4\x17\0\0S\xa1\x3\x4\x1f\x62\0\x12\x62\x1\x1fw\0\x10U\x1\0\0\0PIPSR_Type\0\x12\x8e\x1\x1\xb2\x2\x3*\x83\x5\x4!ISR\0\x10U\x1\0\0\x2#\0\x4\t\x17!_reserved0\0\x10U\x1\0\0\x2#\0\x4\x1\x16!ICI_IT_1\0\x10U\x1\0\0\x2#\0\x4\x6\x10!GE\0\x10U\x1\0\0\x2#\0\x4\x4\f!_reserved1\0\x10U\x1\0\0\x2#\0\x4\x4\b!T\0\x10U\x1\0\0\x2#\0\x4\x1\a!ICI_IT_2\0\x10U\x1\0\0\x2#\0\x4\x2\x5!Q\0\x10U\x1\0\0\x2#\0\x4\x1\x4!V\0\x10U\x1\0\0\x2#\0\x4\x1\x3!C\0\x10U\x1\0\0\x2#\0\x4\x1\x2!Z\0\x10U\x1\0\0\x2#\0\x4\x1\x1!N\0\x10U\x1\0\0\x2#\0\x4\x1\0\0S\x96\x5\x4\x1f\x62\0\x12\xb3\x1\x1fw\0\x10U\x1\0\0\0PxPSR_Type\0\x12\x83\x2\x1\xce\x2\x3*\xf9\x5\x4!nPRIV\0\x10U\x1\0\0\x2#\0\x4\x1\x1f!SPSEL\0\x10U\x1\0\0\x2#\0\x4\x1\x1e!FPCA\0\x10U\x1\0\0\x2#\0\x4\x1\x1d!_reserved0\0\x10U\x1\0\0\x2#\0\x4\x1d\0\0S\x8c\x6\x4\x1f\x62\0\x12\xa8\x2\x1fw\0\x10U\x1\0\0\0PCONTROL_Type\0\x12\xf9\x2\x1\xfd\x2\x3*\xe3\b\x84\x1c\x3\xaf\x6\x12\x63\x4\x1\a\0\x1eISER\0\x12&\x3\x2#\0\x3\xc6\x6\x10U\x1\0\0\x1\x17\0\x1eRESERVED0\0\x12)
Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%20%7D%00%00L\%00%00%22%1034%00%00%22%10%A12%00%00%22%10\%0D%00%00t%10U%01%00%00%22%10%213%00%00%22%106%01%00%00%22%10U%01%00%00%22%10%B43%00%00%00%00%00%B0%00%00%00%03%00%00%00%00%00%04%0A..\Src\stm32f4xx_hal_msp.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00D%7D%00%00%40%3D%00%00t%10U%01%00%00%00%00%AC%00%00%00%03%00%00%00%00%00%04%0A..\Src\usart.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00P%7D%00%00%04B%00%00%22%10E=@String(\0\0t\x10U\x1\0\0\0\0\0\0\xa4\0\0\0\x3\0\0\0\0\0\x4)
Src\can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00h%7D%00%008E%00%00%03%A9%01%10%02G%00%00%01%05%00%03%B2%01%12%9E%00%01%01%00%22%1034%00%00t%10U%01%00%00%00%00%A4%00%00%00%03%00%00%00%00%00%04%0A..\Src\gpio.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00x%7D%00%00%E4G%00%00t%10U%01%00%00%00%00%00%D8%01%00%00%03%00%00%00%00%00%04%0A..\bsp\pid.h%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%D8%7E%00%00%FCI%00%00%04%04%04float%00PPID_TypeDef%00%12%23%01%01%0A%02%2A%90%02%1C%1EA%00%12%9E%00%02%23%00%1EB%00%12%9E%00%02%23%04%1ET%00%12%9E%00%02%23%08%1Erin%00%12%9E%00%02%23%0C%1Elast_rin%00%12%9E%00%02%23%10%1Eprrin%00%12%9E%00%02%23%14%1Eresult%00%12%9E%00%02%23%18%00PFCC_TypeDef%00%12%BA%00%01%11%02%2A%D8%03D%1EKp%00%12%9E%00%02%23%00%1EKi%00%12%9E%00%02%23%04%1EKd%00%12%9E%00%02%23%08%1Eout_MAX%00%12%9E%00%02%23%0C%1Eiout_MAX%00%12%9E%00%02%23%10%1Eset%00%12%9E%00%02%23%14%1Efdb%00%12%9E%00%02%23%18%1ET_out%00%12%9E%00%02%23%1C%1EP_out%00%12%9E%00%02%23%20%1EI_out%00%12%9E%00%02%23%24%1ED_out%00%12%9E%00%02%23%28%03%B7%03%12%9E%00%01%02%00%1EDbuf%00%12%AE%01%02%23%2C%03%CC%03%12%9E%00%01%02%00%1EErr%00%12%C3%01%02%238%00%00%00%00%00%E8%00%00%00%03%00%00%00%00%00%04%0A..\Src\main.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%84%7D%00%00%CCH%00%00%04%04%04float%00%04%01%08char%00%04%04%05int%00%03%C0%01%12%9F%00%01%02%00%03%C9%01%12%9F%00%01%02%00%03%D2%01%12%9F%00%01%02%00%11%12%A8%00%22%12%D2%00t%10U%01%00%00%11%100I%00%00%22%12%E0%00%00%00%B8%00%00%00%03%00%00%00%00%00%04%10E%3A\MDK\ARM\ARMCC\Bin\..\include\stdarg.h%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00%B8%7D%00%00%ACI%00%00uvoid%00%22%12%86%00Pva_list%00%12%9F%00%019.%29%BA%01__va_list%00%04%1E__ap%00%12%8C%00%02%23%00%00%00%00%04%01%00%00%03%00%00%00%00%00%04%05..\bsp\pid.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%D4%40%00%08%18B%00%08%88%00%00%00%04%04%04float%00%3E%83%02%01%20%07PID_calc%00%01%12%A2%00%D4%40%00%08%18B%00%08%00%00%00%00ipid%00%10%25J%00%00m%00%00%00iref%00%12%A2%00E%00%00%00iset%00%12%A2%00-%00%00%00___result%00%12%A2%00%15%00%00%00%01%00%00%00%00%00%00%E8%00%00%00%03%00%00%00%00%00%04%05..\bsp\pid.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%90%1E%00%08%BC%1E%00%084%01%00%00%04%04%04float%00%11%12%A2%00%22%12%AB%00%3F%EA%01%01%18%06FCC_init%00%01%90%1E%00%08%BC%1E%00%08%80%00%00%00ifcc%00%10%1FJ%00%00%A9%00%00%00iFCC%00%12%AF%00%96%00%00%00%00%00%00%0C%01%00%00%03%00%00%00%00%00%04%05..\bsp\pid.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%1CB%00%08ZB%00%08%94%01%00%00%04%04%04float%00%11%12%A2%00%22%12%AB%00%3F%8B%02%01%0E%06PID_init%00%01%1CB%00%08ZB%00%08%BC%00%00%00ipid%00%10%25J%00%00%15%01%00%00iPID%00%12%AF%00%02%01%00%00imax_out%00%12%A2%00%EA%00%00%00imax_iout%00%12%A2%00%D2%00%00%00%00%00%00%00%00%00%28%01%00%00%03%00%00%00%00%00%04%05..\bsp\rc.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%E4H%00%08%ECI%00%08%8C%02%00%00%3F%A9%02%01%83%01%06USART3_IRQHandler%00%01%E4H%00%08%ECI%00%08%28%01%00%00%16%E3%01%F4H%00%08%18I%00%08Ytmpreg%00%10="@String(K\0\0\x2\x91x\0\x16\xa8\x2\x1aI\0\b\xeaI\0\bYthis_time_rx_len\0\x10\x45\x1\0\0\x5\x3.\x2\0 \x16\xa7\x2\x1aI\0\b\xeaI\0\bYtmpreg\0\x10=K\0\0\x2\x91x\0\0\0\0\0\0\xe4\0\0\0\x3\0\0\0\0\0\x4\x5..\bsp\rc.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0\x14M\0\b\xeeM\0\bD\x3\0\0?\xe6\x1\x1\xd9\x1)"

[E%00%08%2AE%00%08%20%06%00%00ihuart%00%10%B2M%00%00B%06%00%00%5E__result%00%10%CC%27%00%00%01P%1E%01%00%00%00%00%00%00%0C%01%00%00%03%00%00%00%00%00%04%05..]
Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%E0="@String(\0\b\xe2=\0\b\xcc)"

[HAL_UARTEx_RxEventCallback%00%01%948%00%08%968%00%08%88%06%00%00ihuart%00%10%B2M%00%00%B1%06%00%00iSize%00%10E%01%00%00%9E%06%00%00%00%00%00%00h%01%00%00%03%00%00%00%00%00%04%05..]
Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%E4=@String(\0\b\x84>\0\b\xa4\xe\0\0>\xe8\x2\x1\xf3)

[%06HAL_CAN_IRQHandler%00%01%E0%22%00%08.%25%00%08%0C%13%00%00ihcan%00%10%5Df%00%00%B2%13%00%00Zerrorcode%00%10U%01%00%00%9F%13%00%00Zinterrupts%00%10U%01%00%00%8C%13%00%00Zmsrflags%00%10U%01%00%00y%13%00%00Ztsrflags%00%10U%01%00%00f%13%00%00Zrf0rflags%00%10U%01%00%00S%13%00%00Zrf1rflags%00%10U%01%00%00%40%13%00%00Zesrflags%00%10U%01%00%00-%13%00%00%00%00%00%14%01%00%00%03%00%00%00%00%00%04%05..]
Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%C2%28%00%08%C4%28%00%08x2%00%00%3F%94%02%01%D6%10%0DHAL_CAN_TxMailbox0CompleteCallback%00%01%C2%28%00%08%C4%28%00%08%D0%13%00%00ihcan%00%10%5Df%00%00%E5%13%00%00%00%00%00%00%00%10%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%C0%28%00%08%C2%28%00%08%E42%00%00%3F%91%02%01%89%11%0DHAL_CAN_TxMailbox0AbortCallback%00%01%C0%28%00%08%C2%28%00%08%F8%13%00%00ihcan%00%10%5Df%00%00%0D%14%00%00%00%00%00%00%14%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%C6%28%00%08%C8%28%00%08P3%00%00%3F%94%02%01%E7%10%0DHAL_CAN_TxMailbox1CompleteCallback%00%01%C6%28%00%08%C8%28%00%08%20%14%00%00ihcan%00%10%5Df%00%005%14%00%00%00%00%00%00%00%10%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%C4%28%00%08%C6%28%00%08%BC3%00%00%3F%91%02%01%9A%11%0DHAL_CAN_TxMailbox1AbortCallback%00%01%C4%28%00%08%C6%28%00%08H%14%00%00ihcan%00%10%5Df%00%00%5D%14%00%00%00%00%00%00%14%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%CA%28%00%08%CC%28%00%08%284%00%00%3F%94%02%01%F8%10%0DHAL_CAN_TxMailbox2CompleteCallback%00%01%CA%28%00%08%CC%28%00%08p%14%00%00ihcan%00%10%5Df%00%00%85%14%00%00%00%00%00%00%00%10%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%C8%28%00%08%CA%28%00%08%944%00%00%3F%91%02%01%AB%11%0DHAL_CAN_TxMailbox2AbortCallback%00%01%C8%28%00%08%CA%28%00%08%98%14%00%00ihcan%00%10%5Df%00%00%AD%14%00%00%00%00%00%00%0C%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%F4%27%00%08%F6%27%00%08%005%00%00%3F%8D%02%01%CD%11%0DHAL_CAN_RxFifo0FullCallback%00%01%F4%27%00%08%F6%27%00%08%C0%14%00%00ihcan%00%10%5Df%00%00%D5%14%00%00%00%00%00%00%0C%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00\%28%00%08%5E%28%00%08l5%00%00%3F%8D%02%01%EF%11%0DHAL_CAN_RxFifo1FullCallback%00%01\%28%00%08%5E%28%00%08%E8%14%00%00ihcan%00%10%5Df%00%00%FD%14%00%00%00%00%00%00%14%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%5E%28%00%08%60%28%00%08%D85%00%00%3F%93%02%01%DE%11%0DHAL_CAN_RxFifo1MsgPendingCallback%00%01%5E%28%00%08%60%28%00%08%10%15%00%00ihcan%00%10%5Df%00%00%25%15%00%00%00%00%00%00%00%00%08%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%60%28%00%08b%28%00%08D6%00%00%3F%87%02%01%80%12%0DHAL_CAN_SleepCallback%00%01%60%28%00%08b%28%00%088%15%00%00ihcan%00%10%5Df%00%00M%15%00%00%00%00%00%00%00%00%10%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%CC%28%00%08%CE%28%00%08%B06%00%00%3F%91%02%01%90%12%0DHAL_CAN_WakeUpFromRxMsgCallback%00%01%CC%28%00%08%CE%28%00%08%60%15%00%00ihcan%00%10%5Df%00%00u%15%00%00%00%00%00%00%08%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00d%21%00%08f%21%00%08%1C7%00%00%3F%87%02%01%A1%12%0DHAL_CAN_ErrorCallback%00%01d%21%00%08f%21%00%08%88%15%00%00ihcan%00%10%5Df%00%00%9D%15%00%00%00%00%00%00%00%00L%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%C0%1E%00%08%EA%1E%00%08%887%00%00%3E%CB%02%01%FB%0C%13HAL_CAN_ActivateNotification%00%01%10%CC%27%00%00%C0%1E%00%08%EA%1E%00%08%B0%15%00%00ihcan%00%10%5Df%00%00%0A%16%00%00iActiveITs%00%10U%01%00%00%F7%15%00%00___result%00%10%CC%27%00%00%D1%15%00%00%01Zstate%00%10%7F0%00%00%E4%15%00%00%00%00%00%00%00%00%60%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00f%21%00%08%E0%22%00%08%208%00%00%3E%E2%02%01%EC%0B%13HAL_CAN_GetRxMessage%00%01%10%CC%27%00%00f%21%00%08%E0%22%00%08%28%16%00%00ihcan%00%10%5Df%00%00%AA%16%00%00iRxFifo%00%10U%01%00%00%97%16%00%00ipHeader%00%10%87f%00%00%84%16%00%00iaData%00%10%7Bf%00%00q%16%00%00___result%00%10%CC%27%00%00K%16%00%00%01Zstate%00%10%7F0%00%00%5E%16%00%00%00%00%00%8C%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%EA%1E%00%08%40%20%00%08%289%00%00%3E%8E%03%01%E2%09%13HAL_CAN_AddTxMessage%00%01%10%CC%27%00%00%EA%1E%00%08%40%20%00%08%C8%16%00%00ihcan%00%10%5Df%00%00%86%17%00%00ipHeader%00%10uf%00%00h%17%00%00iaData%00%10%7Bf%00%00U%17%00%00ipTxMailbox%00%10%81f%00%007%17%00%00___result%00%10%CC%27%00%00%EB%16%00%00%01Ztransmitmailbox%00%10U%01%00%00%FE%16%00%00Zstate%00%10%7F0%00%00%24%17%00%00Ztsr%00%10U%01%00%00%11%17%00%00%00%00%00%2C%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00b%28%00%08%C0%28%00%080%3A%00%00%3E%AC%02%01%88%08%13HAL_CAN_Start%00%01%10%CC%27%00%00b%28%00%08%C0%28%00%08%A4%17%00%00ihcan%00%10%5Df%00%00%EA%17%00%00___result%00%10%CC%27%00%00%C4%17%00%00%01Ztickstart%00%10U%01%00%00%D7%17%00%00%00%00%00%00%00p%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%40%20%00%08%5E%21%00%08%E0%3A%00%00%3E%F2%02%01%C6%06%13HAL_CAN_ConfigFilter%00%01%10%CC%27%00%00%40%20%00%08%5E%21%00%08%08%18%00%00ihcan%00%10%5Df%00%00%AA%18%00%00isFilterConfig%00%10cf%00%00%8C%18%00%00___result%00%10%CC%27%00%00%40%18%00%00%01Zfilternbrbitpos%00%10U%01%00%00S%18%00%00Zcan_ip%00%10if%00%00y%18%00%00Zstate%00%10%7F0%00%00f%18%00%00%00%00%00%2C%01%00%00%03%00%00%00%00%00%04%05..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00.%25%00%08%A2%26%00%08%F0%3B%00%00%3E%AB%02%01%92%02%13HAL_CAN_Init%00%01%10%CC%27%00%00.%25%00%08%A2%26%00%08%C8%18%00%00ihcan%00%10%5Df%00%00%0E%19%00%00___result%00%10%CC%27%00%00%FB%18%00%00%01Ztickstart%00%10U%01%00%00%E8%18%00%00%00%00%00%00%00%00%08%01%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_hal_msp.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%0080%00%08%7C0%00%08%90%3D%00%00%3F%88%02%01%3F%06HAL_MspInit%00%0180%00%08%7C0%00%08%2C%19%00%00%16%EB%01%3C0%00%08Z0%00%08Ytmpreg%00%10%3Cg%00%00%02%91x%00%16%87%02\0%00%08z0%00%08Ytmpreg%00%10%3Cg%00%00%02%91x%00%00%00%00%00%00%D8%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00l%1D%00%08v%1D%00%08%00%3E%00%00%3F%D8%01%01%FE%01%06DMA2_Stream7_IRQHandler%00%01l%1D%00%08v%1D%00%08L%19%00%00%00%00%00%00%00%D0%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%D4H%00%08%DEH%00%08T%3E%00%00%3F%D2%01%01%EC%01%06USART1_IRQHandler%00%01%D4H%00%08%DEH%00%08l%19%00%00%00%00%00%D4%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%F0%1C%00%08%FA%1C%00%08%A8%3E%00%00%3F%D4%01%01%DE%01%06CAN1_RX0_IRQHandler%00%01%F0%1C%00%08%FA%1C%00%08%8C%19%00%00%00%00%00%00%00%D8%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00\%1D%00%08f%1D%00%08%FC%3E%00%00%3F%D8%01%01%D0%01%06DMA1_Stream1_IRQHandler%00%01\%1D%00%08f%1D%00%08%AC%19%00%00%00%00%00%00%00%D0%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%02C%00%08%0AC%00%08P%3F%00%00%3F%D0%01%01%BB%01%06SysTick_Handler%00%01%02C%00%08%0AC%00%08%CC%19%00%00%00%00%00%00%00%D0%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%60B%00%08bB%00%08%A4%3F%00%00%3F%CF%01%01%AE%01%06PendSV_Handler%00%01%60B%00%08bB%00%08%EC%19%00%00%00%00%00%00%00%00%D0%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%86%1E%00%08%88%1E%00%08%F0%3F%00%00%3F%D1%01%01%A1%01%06DebugMon_Handler%00%01%86%1E%00%08%88%1E%00%08%00%1A%00%00%00%00%00%00%CC%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%00C%00%08%02C%00%08%3C%40%00%00%3F%CC%01%01%94%01%06SVC_Handler%00%01%00C%00%08%02C%00%08%14%1A%00%00%00%00%00%00%00%D4%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%08J%00%08%0CJ%00%08%88%40%00%00%3F%D3%01%01%85%01%06UsageFault_Handler%00%01%08J%00%08%0CJ%00%08%28%1A%00%00%00%00%00%00%00%00%D0%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%EC%1C%00%08%F0%1C%00%08%D4%40%00%00%3F%D0%01%01v%06BusFault_Handler%00%01%EC%1C%00%08%F0%1C%00%08%3C%1A%00%00%00%00%00%00%00%D0%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%CC%40%00%08%D0%40%00%08%20A%00%00%3F%D1%01%01g%06MemManage_Handler%00%01%CC%40%00%08%D0%40%00%08P%1A%00%00%00%00%00%00%D0%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%94%3E%00%08%98%3E%00%08lA%00%00%3F%D1%01%01X%06HardFault_Handler%00%01%94%3E%00%08%98%3E%00%08d%1A%00%00%00%00%00%00%CC%00%00%00%03%00%00%00%00%00%04%05..\Src\stm32f4xx_it.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%D0%40%00%08%D4%40%00%08%B8A%00%00%3F%CB%01%01I%06NMI_Handler%00%01%D0%40%00%08%D4%40%00%08x%1A%00%00%00%00%00%00%00%00%84%01%00%00%03%00%00%00%00%00%04%05..\Src\usart.c%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20ArmCC%20%5B4d3604%5D%00%0C%00E%3A\DJI%20work\2023-standard%20-%20%E5%89%AF%E6%9C%AC%20-%20%E5%89%AF%E6%9C%AC\MDK-ARM%00%EC%3B%00%08%B6%3D%00%08LB%00%00%3F%83%03%01%5B%06HAL_UART_MspInit%00%01%EC%3B%00%08%B6%3D%00%08%8C%1A%00%00iuartHandle%00%10%E4g%00%00%C6%1A%00%00YGPIO_InitStruct%00%10%0AB%00%00%02%91d%16%92%02%04%3C%00%08%22%3C%00%08Ytmpreg%00%10%EAg%00%00%02%91%60%00%16%AE%02%24%3C%00%08F%3C%00%08Ytmpreg%00%10%EAg%00%00%02%91%60%00%16%CA%02H%3C%00%08%FC%3C%00%08Ytmpreg%00%10%EAg%00%00%02%91%60%00%16%E6%02%FE%3C%00%08="@String(\0\bYtmpreg\0\x10\xeag\0\0\x2\x91`\0\x16\x82\x3=\0\b\xb2=\0\bYtmpreg\0\x10\xeag\0\0\x2\x91`\0\0\0\0\0\0\0\xcc\0\0\0\x3\0\0\0\0\0\x4\x5..rcsart.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0\x94@\0\b\xc0@\0\b\xac\x43\0\0?\xcc\x1\x1?\x6MX_USART3_UART_Init\0\x1\x94@\0\b\xc0@\0\b\xe4\x1a\0\0\0\0\0\0\0\xcc\0\0\0\x3\0\0\0\0\0\x4\x5..rcsart.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0\0\b\x8a@\0\b\x18\x44\0\0?\xcc\x1\x1\x6MX_USART1_UART_Init\0\x1\0\b\x8a@\0\b\x4\x1b\0\0\0\0\0\0\0\xf8\0\0\0\x3\0\0\0\0\0\x4\b..rcsart.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0phuart1\0\x10\x45=\0\0\x5\x3\xa4\x3\0 \x1phuart3\0\x10\x45=\0\0\x5\x3\xe8\x3\0 \x1phdma_usart1_tx\0\x10\xde*\0\0\x5\x3)", @String(\x4\0 \x1phdma_usart3_rx\0\x10\xde*\0\0\x5\x3\x8c\x4\0 \x1\0\0\0\0\xf8\0\0\0\x3\0\0\0\0\0\x4\x5..rcma.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0 ?\0\b\x82?\0\b\xc8\x44\0\0?\xfa\x1\x1'\x6MX_DMA_Init\0\x1 ?\0\b\x82?\0\b$\x1b\0\0\x16\xdd\x1$?\0\bB?\0\bYtmpreg\0\x10\x92h\0\0\x2\x91x\0\x16\xf9\x1\x44?\0\b\x80?\0\bYtmpreg\0\x10\x92h\0\0\x2\x91x\0\0\0\0\xdc\0\0\0\x3\0\0\0\0\0\x4\x5../Src/can.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0\x84J\0\b\xd8J\0\b\x90\x45\0\0?\xde\x1\x1\xf1\x1\x6\x63\x61n_filter_init\0\x1\x84J\0\b\xd8J\0\bD\x1b\0\0Ycan_filter_st\0\x10\xa1\x32\0\0\x2\x91T\0\0\0\x80\x1\0\0\x3\0\0\0\0\0\x4\x5../Src/can.c\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]\0\f\0\x45:JI work\x413-standard - \xe5\x89\xaf\xe6\x9c\xac - \xe5\x89\xaf\xe6\x9c\xac\x44K-ARM\0\xa4&\0\b\xdc'\0\b\fF\0\0?\xff\x2\x1~\x6HAL_CAN_MspInit\0\x1\xa4&\0\b\xdc'\0\b|\x1b\0\0icanHandle\0\x10Ni\0\0\xb6\x1b\0\0YGPIO_InitStruct\0\x10)

[%06%01%06%13%05%16%06%1A%05%17%14%06%13%05%15%06%14%06%13%06%1A%06%13%05%16%06%14%06%13%06%1A%06%13%05%15%06%1A%06%13%05%03%06%1C%06%13%05%05%06%22%06%13%05%07%06%1C%06%13%06%1B%06%13%05%09%03%08%06%19%06%13%06%24%06%13%05%0B%06%1C%06%13%05%0E%06%1B%06%13%05%0B%06%1C%06%13%03%0A%06%19%06%13%05%05%03%07%06%19%06%13%05%07%06%1C%06%13%06%21%06%13%05%09%03%08%06%19%06%13%06%24%06%13%05%0B%06%1C%06%13%05%0E%06%1B%06%13%05%0B%06%1C%06%13%03%0A%06%19%06%13%05%05%03%07%06%19%06%13%05%07%06%1C%06%13%06%21%06%13%05%09%03%08%06%19%06%13%06%24%06%13%05%0B%06%1C%06%13%05%0E%06%1B%06%13%05%0B%06%1C%06%13%03%0A%06%19%06%13%05%03%03%08%06%19%06%13%05%05%06%1B%06%13%05%07%06%1C%06%13%06%16%06%13%05%03%06%1E%06%13%05%05%06%1B%06%13%05%07%06%1C%06%13%03%08%06%19%06%13%05%03%03%06%06%19%06%13%05%05%06%1C%06%13%05%07%03%08%06%25%06%13%05%03%03%06%06%19%06%13%05%05%06%1B%06%13%05%07%06%1C%06%13%06%16%06%13%05%03%06%1E%06%13%05%05%06%1B%06%13%05%07%06%1C%06%13%03%08%06%19%06%13%05%03%03%06%06%19%06%13%05%05%06%1C%06%13%05%07%03%08%06%25%06%13%05%03%03%06%06%19%06%13%05%05%06%1B%06%13%05%07%06%1C%06%13%03%08%06%19%06%13%05%03%03%06%06%19%06%13%05%05%06%1B%06%13%05%07%06%1C%06%13%03%08%06%19%06%13%05%03%03%06%06%19%06%13%05%05%06%1B%06%13%05%07%06%1C%06%13%05%0D%06%1A%06%13%05%09%06%1C%06%13%05%07%03%06%06%13%06%13%05%0D%06%1A%06%13%05%09%06%1C%06%13%05%07%03%06%06%13%06%13%05%0D%06%1A%06%13%05%09%06%1C%06%13%05%07%03%06%06%13%06%13%05%0D%06%1A%06%13%05%09%06%1B%06%13%05%0D%06%7D%06%13%06%14%16%06%13%06%14%16%06%13%06%14%16%06%13%06%14%16%06%13%06%14%16%06%13%06%14%15%03j%13%05%09%03%1A%13%06%13%05%05%060%06%13%05%03%06%1D%05%05%16%06%13%03%08%06%19%06%13%05%01%06%1C%02%02%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..]
Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%C2%28%00%08%05%01%03%DE%10%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%C0%28%00%08%05%01%03%91%11%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%C6%28%00%08%05%01%03%EF%10%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%C4%28%00%08%05%01%03%A2%11%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%CA%28%00%08%05%01%03%80%11%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%C8%28%00%08%05%01%03%B3%11%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%F4%27%00%08%05%01%03%D5%11%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02\%28%00%08%05%01%03%F7%11%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%5E%28%00%08%05%01%03%E6%11%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%60%28%00%08%05%01%03%87%12%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%CC%28%00%08%05%01%03%98%12%06%01%02%01%06%00%01%01h%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02d%21%00%08%05%01%03%A8%12%06%01%02%01%06%00%01%01%94%00%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%C0%1E%00%08%05%01%03%FB%0C%06%01%06%13%05%1E%06%14%06%13%05%03%06%18%06%13%05%08%06%14%06%13%05%05%06%16%06%13%06%28%05%01%03%09%13%05%05%03%7C%13%06%13%06%21%06%13%02%01%06%00%01%01%04%01%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02f%21%00%08%05%01%03%EC%0B%06%01%06%13%05%1E%06%14%06%13%05%03%06%17%06%13%05%08%06%14%06%13%05%05%06%16%05%07%16%06%13%05%09%06%28%06%13%06%21%05%01%03%3E%13%05%07%03H%13%06%13%05%09%06%28%06%13%06%21%06%13%05%05%06%18%06%13%06%3E%06%13%05%07%06%15%06%13%06A%06%13%05%05%069%06%13%06%3E%06%13%06%3E%06%13%06D%06%13%06%3A%06%13%062%06%13%06D%06%13%06D%06%13%068%06%13%06%3E%06%13%06D%06%13%06D%06%13%06%3A%05%07%16%06%13%066%06%13%05%05%06\%06%13%06%18%06%13%06%21%06%13%02%01%06%06%06%00%01%01%04%01%00%00%03%00N%00%00%00%02%00%00%06%0D%00%01%01%01%01%00%00%00%00%00%00%01%00..\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c%00%00%00%00%00%00%05%02%EA%1E%00%08%05%01%03%E2%09%06%01%06%13%05%1E%06%21%06%13%05%10%06%14%06%13%05%03%03%06%06%13%06%13%05%05%06%15%17%05%03%17%06%13%05%08%06%14%06%13%05%05%06%16%06%13%05%0B%06%1A%06%13%06%1A%06%13%05%07%06%22%06%13%06%16%06%13%05%09%06%16%06%13%06%21%05%01%03=@String(\x13\x5\a\x3G\x13\x6\x13\x6\x1c\x6\x13\x5\t\x6\x15\x6\x13\x6Z\x6\x13\x5\a\x3\x6\x6g\x6\x13\x6@\x6\x13\x5\t\x6\x1b\x6\x13\x5\a\x6\x65\x6\x13\x6\x84\x6\x13\x3\a\x6\x8b\x6\x13\x6v\x6\x13\x6\x18\x6\x13\x6!\x6\x13\x5\x5\x3\x6\x6\x13\x6\x13\x6!\x6\x13\x2\x1\x6\0\x1\x1\xac\0\0\0\x3\0N\0\0\0\x2\0\0\x6)

[%00E%3A]
MDK\ARM\ARMCC\Bin\..\lib\armlib\c_w.l%00E%3A\MDK\ARM\ARMCC\Bin\..\lib\armlib\fz_wm.l%00E%3A\MDK\ARM\ARMCC\Bin\..\lib\armlib\h_w.l%00E%3A\MDK\ARM\ARMCC\Bin\..\lib\armlib\m_wm.l%00E%3A\MDK\ARM\ARMCC\Bin\..\lib\armlib\vfpsupport.l%00Input%20Comments%3A%00%00startup_stm32f407xx.o%00%00Component%3A%20ARM%20Compiler%205.06%20update%204%20%28build%20422%29%20Tool%3A%20armasm%20%5B4d35cf%5D%00ArmAsm%20--debug%20--xref%20--diag_suppress="@String(9931 --cpu=Cortex-M4.fp --apcs=interwork --depend=2023-standardtartup_stm32f407xx.d  -I.TE2023-standard -IE:DKRMACKRMMSIS\x5.0.1MSISnclude -IE:DKRMACKeilTM32F\0\0\0main.o\0\0\x43omponent: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]\0\x61rmlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931)", 9931, "6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=2023-standardain.o --vfemode=force"

[MainWindow]
state=@ByteArray(\0\0\0\xff\0\0\0\0\xfd\0\0\0\0\0\0\n\0\0\0\x5y\0\0\0\x4\0\0\0\x4\0\0\0\b\0\0\0\b\xfc\0\0\0\x1\0\0\0\x2\0\0\0\x3\0\0\0\f\0t\0\x62\0P\0l\0o\0t\x1\0\0\0\0\xff\xff\xff\xff\0\0\0\0\0\0\0\0\0\0\0\x1a\0t\0\x62\0P\0o\0r\0t\0\x43\0o\0n\0t\0r\0o\0l\x1\0\0\x1*\xff\xff\xff\xff\0\0\0\0\0\0\0\0\0\0\0\x10\0t\0\x62\0R\0\x65\0\x63\0o\0r\0\x64\x1\0\0\x2\xd4\xff\xff\xff\xff\0\0\0\0\0\0\0\0)
