
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000716                       # Number of seconds simulated
sim_ticks                                   716205000                       # Number of ticks simulated
final_tick                                  716205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128213                       # Simulator instruction rate (inst/s)
host_op_rate                                   248906                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39084044                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449472                       # Number of bytes of host memory used
host_seconds                                    18.32                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         268928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             369472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         140384387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375490258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             515874645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    140384387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140384387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       69611354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69611354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       69611354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        140384387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375490258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            585485999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000336382500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1836                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1836                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 360064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  112256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  369536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               117504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               40                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     716203000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.069351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.276831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.081443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          406     30.28%     30.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          337     25.13%     55.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          138     10.29%     65.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      7.23%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      4.92%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      4.03%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.57%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      2.16%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          193     14.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.523364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.530694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.654740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             69     64.49%     64.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            19     17.76%     82.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      9.35%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.93%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      3.74%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.93%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.93%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.392523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.369846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.898185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               88     82.24%     82.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.87%     84.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     11.21%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.74%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           107                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       262848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       112256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 135737672.872990280390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367001068.129934847355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 156737247.017264604568                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1836                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59864750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    147071500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15598062750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38081.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35000.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8495676.88                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    101448750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               206936250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   28130000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18032.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36782.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       502.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       156.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    515.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      94113.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6383160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3377550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24218880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6180480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             72314190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1596000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       154313250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        28797600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         36929040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              379087320                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            529.300019                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            553088000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2089000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    139825750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     74991750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     141892750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    338425750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3277260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1711545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15943620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2975400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51007590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2314560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       130458750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        30862080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         60615360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              336659205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            470.059836                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            598339000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    231856750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     80364250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      98106000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    286118000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  240834                       # Number of BP lookups
system.cpu.branchPred.condPredicted            240834                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11018                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                96267                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30426                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                292                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           96267                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91485                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4782                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1436                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      891277                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      167681                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1754                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           135                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      270425                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           374                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       716205000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1432411                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             312586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2684084                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      240834                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             121911                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1022984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2065                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          113                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          597                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    270160                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3181                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1349771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.836087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.667638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   577754     42.80%     42.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5728      0.42%     43.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52711      3.91%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    51562      3.82%     50.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20412      1.51%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75089      5.56%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17955      1.33%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41300      3.06%     62.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   507260     37.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1349771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.168132                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.873823                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   288865                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                308409                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    723136                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18121                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11240                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5074321                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11240                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   300010                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  156152                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6079                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    727963                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                148327                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5024431                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2930                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14045                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  42752                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  88691                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5722262                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              11113931                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4835304                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3762981                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   545269                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                179                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            139                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     76724                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               891120                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              175304                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             55835                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17437                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4932250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 307                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4816353                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3768                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          371419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       536610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            243                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1349771                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.568274                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.828833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              353330     26.18%     26.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               66610      4.93%     31.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              118472      8.78%     39.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              108193      8.02%     47.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              157287     11.65%     59.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              145564     10.78%     70.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              133131      9.86%     80.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              105006      7.78%     87.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              162178     12.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1349771                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18374     10.57%     10.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   233      0.13%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     62      0.04%     10.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     10.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    65      0.04%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     10.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78075     44.91%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            65579     37.73%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1705      0.98%     94.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   836      0.48%     94.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8837      5.08%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10901      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2148779     44.61%     44.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12599      0.26%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1610      0.03%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566635     11.76%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  728      0.02%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26722      0.55%     57.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1982      0.04%     57.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390458      8.11%     65.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                952      0.02%     65.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.80%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9979      0.21%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.53%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               312113      6.48%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              127966      2.66%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          570144     11.84%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41077      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4816353                       # Type of FU issued
system.cpu.iq.rate                           3.362410                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      173829                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036091                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5542133                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2552048                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2048193                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5617941                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2752000                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2723748                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2091623                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2887658                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138258                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54440                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14886                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2571                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11240                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107615                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5431                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4932557                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1838                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                891120                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               175304                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                189                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    778                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4122                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2190                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12433                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14623                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4792315                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                875753                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24038                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1043424                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   186832                       # Number of branches executed
system.cpu.iew.exec_stores                     167671                       # Number of stores executed
system.cpu.iew.exec_rate                     3.345628                       # Inst execution rate
system.cpu.iew.wb_sent                        4778857                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4771941                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3160182                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4980537                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.331405                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634506                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          371468                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11183                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1291834                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.530745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.185602                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       371257     28.74%     28.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       134739     10.43%     39.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       117858      9.12%     48.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62762      4.86%     53.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       118062      9.14%     62.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        59231      4.59%     66.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63460      4.91%     71.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62487      4.84%     76.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       301978     23.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1291834                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                301978                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5922461                       # The number of ROB reads
system.cpu.rob.rob_writes                     9924192                       # The number of ROB writes
system.cpu.timesIdled                             788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.609674                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.609674                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.640222                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.640222                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4441194                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1746497                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3740373                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2682490                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    786627                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   987371                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1428652                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1620.458339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              312923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.702788                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1620.458339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.791239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1978                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1907                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1821254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1821254                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       731504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          731504                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159218                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       890722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           890722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       890722                       # number of overall hits
system.cpu.dcache.overall_hits::total          890722                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16601                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1203                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1203                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        17804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17804                       # number of overall misses
system.cpu.dcache.overall_misses::total         17804                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    934307000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    934307000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     78852499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     78852499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1013159499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1013159499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1013159499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1013159499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       748105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       748105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       908526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       908526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       908526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       908526                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022191                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007499                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019597                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019597                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56280.163846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56280.163846                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65546.549460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65546.549460                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56906.285048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56906.285048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56906.285048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56906.285048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.215686                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          779                       # number of writebacks
system.cpu.dcache.writebacks::total               779                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13597                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13597                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13602                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13602                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3004                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1198                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4202                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     77156499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77156499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    279242499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    279242499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    279242499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    279242499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004625                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004625                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004625                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67272.303595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67272.303595                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64404.423205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64404.423205                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66454.664208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66454.664208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66454.664208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66454.664208                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2224                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.737377                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               72149                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1059                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.129367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.737377                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966284                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966284                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            541889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           541889                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       267892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          267892                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       267892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           267892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       267892                       # number of overall hits
system.cpu.icache.overall_hits::total          267892                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2267                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2267                       # number of overall misses
system.cpu.icache.overall_misses::total          2267                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144883498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144883498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144883498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144883498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144883498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144883498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       270159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       270159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       270159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       270159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       270159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       270159                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008391                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008391                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63909.791795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63909.791795                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63909.791795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63909.791795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63909.791795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63909.791795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1800                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1059                       # number of writebacks
system.cpu.icache.writebacks::total              1059                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          695                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          695                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          695                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          695                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          695                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          695                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1572                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1572                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1572                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1572                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1572                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110242998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110242998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110242998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110242998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110242998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110242998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005819                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005819                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005819                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005819                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70129.133588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70129.133588                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70129.133588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70129.133588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70129.133588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70129.133588                       # average overall mshr miss latency
system.cpu.icache.replacements                   1059                       # number of replacements
system.membus.snoop_filter.tot_requests          9057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    716205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          779                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1059                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1445                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1198                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1198                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3004                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       318784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       318784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  487104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5774                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001212                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034800                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5767     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5774                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17413500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8312747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22147999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
