# X86/X64 æ±‡ç¼–å™¨

**å¼ºç±»å‹ Â· é¢å‘å¯¹è±¡ Â· é›¶ä¾èµ–æ ¸å¿ƒ Â· ç°ä»£åŒ–è®¾è®¡**

ç”¨äº x86 å’Œ x86-64 æ¶æ„çš„é«˜æ€§èƒ½æ±‡ç¼–å™¨åº“ï¼Œé‡‡ç”¨ Rust çš„ç±»å‹ç³»ç»Ÿæä¾›ç¼–è¯‘æ—¶å®‰å…¨ä¿éšœï¼Œå®Œå…¨é¢å‘å¯¹è±¡çš„è®¾è®¡ç†å¿µè®©æ±‡ç¼–ç¼–ç¨‹å˜å¾—ç›´è§‚ä¸”å®‰å…¨ï¼Œç°ä»£åŒ–çš„ API è®¾è®¡è®©åº•å±‚ç¼–ç¨‹å˜å¾—ä¼˜é›…è€Œé«˜æ•ˆã€‚

## ğŸš€ å¿«é€Ÿå¼€å§‹

### åŸºæœ¬ç¤ºä¾‹

#### åˆ›å»ºç®€å•çš„æ±‡ç¼–ç¨‹åº

```rust
use x86_64_assembler::{X86_64Assembler, instruction::{Instruction, Operand, Register}};
use gaia_types::helpers::Architecture;

fn main() -> Result<(), Box<dyn std::error::Error>> {
    // åˆ›å»ºæ–°çš„ x86_64 æ±‡ç¼–å™¨å®ä¾‹
    let assembler = X86_64Assembler::new(Architecture::X86_64)?;

    // åˆ›å»ºç®€å•çš„æ±‡ç¼–æŒ‡ä»¤
    let instructions = vec![
        Instruction::Push { op: Operand::reg(Register::Rbp) },
        Instruction::Mov { 
            dst: Operand::reg(Register::Rbp), 
            src: Operand::reg(Register::Rsp) 
        },
        Instruction::Mov { 
            dst: Operand::reg(Register::Eax), 
            src: Operand::Imm { value: 0, size: 32 } 
        },
        Instruction::Pop { dst: Operand::reg(Register::Rbp) },
        Instruction::Ret,
    ];

    // ç¼–ç æŒ‡ä»¤
    let mut machine_code = Vec::new();
    for instruction in &instructions {
        let bytes = assembler.encode(instruction)?;
        machine_code.extend(bytes);
    }

    println!("ç”Ÿæˆçš„æœºå™¨ç : {:?}", machine_code);
    Ok(())
}
```

#### ç¼–ç å’Œè§£ç æŒ‡ä»¤

```rust
use x86_64_assembler::{X86_64Assembler, instruction::{Instruction, Operand, Register}};
use gaia_types::helpers::Architecture;

fn main() -> Result<(), Box<dyn std::error::Error>> {
    let assembler = X86_64Assembler::new(Architecture::X86_64)?;

    // ç¼–ç  MOV æŒ‡ä»¤
    let mov_instruction = Instruction::Mov {
        dst: Operand::reg(Register::Eax),
        src: Operand::imm(42, 32)
    };

    let encoded = assembler.encode(&mov_instruction)?;
    println!("ç¼–ç ç»“æœ: {:?}", encoded);

    // è§£ç æœºå™¨ç 
    let decoded = assembler.decode(&encoded)?;
    println!("è§£ç ç»“æœ: {:?}", decoded);
    
    Ok(())
}
```

## âœ¨ æ ¸å¿ƒç‰¹æ€§

### ğŸ”’ å¼ºç±»å‹å®‰å…¨
åˆ©ç”¨ Rust å¼ºå¤§çš„ç±»å‹ç³»ç»Ÿï¼Œåœ¨ç¼–è¯‘æ—¶æ•è·å¸¸è§çš„æ±‡ç¼–ç¼–ç¨‹é”™è¯¯ï¼š

```rust
use x86_64_assembler::instruction::{Instruction, Operand, Register};

// âœ… ç¼–è¯‘æ—¶æ£€æŸ¥æ“ä½œæ•°ç±»å‹åŒ¹é…
let valid_mov = Instruction::Mov {
    dst: Operand::Reg(Register::Eax),      // 32ä½å¯„å­˜å™¨
    src: Operand::Imm { value: 42, size: 32 }, // 32ä½ç«‹å³æ•°
};

// âŒ ç±»å‹ä¸åŒ¹é…ä¼šåœ¨ç¼–è¯‘æ—¶æŠ¥é”™
// let invalid = Instruction::Mov {
//     dst: Operand::Reg(Register::Rax),  // 64ä½å¯„å­˜å™¨
//     src: Operand::Imm { value: 42, size: 32 }, // 32ä½ç«‹å³æ•°
// };
```

### ğŸ—ï¸ é¢å‘å¯¹è±¡è®¾è®¡
é‡‡ç”¨ç°ä»£é¢å‘å¯¹è±¡è®¾è®¡æ¨¡å¼ï¼Œæä¾›ç›´è§‚æ˜“ç”¨çš„ APIï¼š

```rust
use x86_64_assembler::X86_64Assembler;
use gaia_types::helpers::Architecture;

// åˆ›å»ºæ±‡ç¼–å™¨å®ä¾‹ï¼ˆå·¥å‚æ¨¡å¼ï¼‰
let mut assembler = X86_64Assembler::new(Architecture::X86_64)?;

// æ¶æ„åˆ‡æ¢ï¼ˆçŠ¶æ€æ¨¡å¼ï¼‰  
assembler.set_architecture(Architecture::X86)?;

// ç¼–ç æŒ‡ä»¤ï¼ˆç­–ç•¥æ¨¡å¼ï¼‰
let bytes = assembler.encode(&instruction)?;

// è§£ç æœºå™¨ç ï¼ˆåå‘æ“ä½œï¼‰
let instructions = assembler.decode(&machine_code)?;
```

### âš¡ é›¶æˆæœ¬æŠ½è±¡
Rust çš„é›¶æˆæœ¬æŠ½è±¡ç¡®ä¿ç±»å‹å®‰å…¨ä¸ä¼šå¸¦æ¥è¿è¡Œæ—¶å¼€é”€ï¼š

```rust
// æšä¸¾åŒ¹é…åœ¨ç¼–è¯‘æ—¶ä¼˜åŒ–ä¸ºç›´æ¥è·³è½¬
match instruction {
    Instruction::Mov { dst, src } => /* ä¼˜åŒ–çš„ MOV å¤„ç† */,
    Instruction::Push { op } => /* ä¼˜åŒ–çš„ PUSH å¤„ç† */,
    Instruction::Pop { dst } => /* ä¼˜åŒ–çš„ POP å¤„ç† */,
    // ... å…¶ä»–æŒ‡ä»¤
}
```

### ğŸ›¡ï¸ å†…å­˜å®‰å…¨
å®Œå…¨å†…å­˜å®‰å…¨çš„æ±‡ç¼–ç¼–ç¨‹ï¼Œæ— éœ€æ‹…å¿ƒç¼“å†²åŒºæº¢å‡ºæˆ–é‡æŒ‡é’ˆï¼š

```rust
// è‡ªåŠ¨å†…å­˜ç®¡ç†ï¼Œæ— éœ€æ‰‹åŠ¨åˆ†é…é‡Šæ”¾
let instructions = vec![
    Instruction::Push { op: Operand::Reg(Register::Rax) },
    Instruction::Mov { dst: Operand::Reg(Register::Eax), src: Operand::Imm { value: 0, size: 32 } },
    Instruction::Pop { dst: Operand::Reg(Register::Rax) },
];

// è‡ªåŠ¨è¾¹ç•Œæ£€æŸ¥
let bytes = assembler.encode(&instructions[0])?;
```

## ğŸ“– API å‚è€ƒ

### æ ¸å¿ƒç±»å‹å’Œç»“æ„

#### `X86_64Assembler` - å¼ºç±»å‹æ±‡ç¼–å™¨æ ¸å¿ƒ

é‡‡ç”¨é¢å‘å¯¹è±¡è®¾è®¡æ¨¡å¼çš„ä¸»è¦æ±‡ç¼–å™¨ç»“æ„ä½“ï¼š

```rust
pub struct X86_64Assembler {
    architecture: Architecture,
}
```

#### `Instruction` - ç±»å‹å®‰å…¨æŒ‡ä»¤æšä¸¾

å¼ºç±»å‹è®¾è®¡çš„æŒ‡ä»¤æšä¸¾ï¼Œæ¯ä¸ªå˜ä½“éƒ½æœ‰ä¸¥æ ¼çš„æ“ä½œæ•°çº¦æŸï¼š

```rust
pub enum Instruction {
    // MOV æŒ‡ä»¤è¦æ±‚ä¸¤ä¸ªæ“ä½œæ•°
    Mov { dst: Operand, src: Operand },
    // PUSH æŒ‡ä»¤è¦æ±‚ä¸€ä¸ªæ“ä½œæ•°
    Push { op: Operand },
    // POP æŒ‡ä»¤è¦æ±‚ç›®æ ‡æ“ä½œæ•°
    Pop { dst: Operand },
    // ADD æŒ‡ä»¤è¦æ±‚ä¸¤ä¸ªæ“ä½œæ•°
    Add { dst: Operand, src: Operand },
    // SUB æŒ‡ä»¤è¦æ±‚ä¸¤ä¸ªæ“ä½œæ•°
    Sub { dst: Operand, src: Operand },
    Ret,
    Call { target: Operand },
    Lea { dst: Register, displacement: i32, rip_relative: bool },
    Nop,
}

// ç¼–è¯‘æ—¶ç¡®ä¿æŒ‡ä»¤å®Œæ•´æ€§
impl Instruction {
    pub fn validate(&self) -> Result<()> {
        match self {
            Instruction::Mov { dst, src } => {
                // ç¼–è¯‘æ—¶ç±»å‹æ£€æŸ¥ç¡®ä¿æ“ä½œæ•°å…¼å®¹
                dst.validate_size(src.get_size())?;
                Ok(())
            }
            Instruction::Push { op } => {
                // ç¡®ä¿ PUSH æ“ä½œæ•°æœ‰æ•ˆ
                op.validate_push_operand()?;
                Ok(())
            }
            // ... å…¶ä»–æŒ‡ä»¤éªŒè¯
        }
    }
}
```

#### `Operand` - ç±»å‹å®‰å…¨æ“ä½œæ•°ç³»ç»Ÿ

å¼ºç±»å‹æ“ä½œæ•°æšä¸¾ï¼Œç¡®ä¿æ“ä½œæ•°ç±»å‹ä¸æŒ‡ä»¤è¦æ±‚å®Œå…¨åŒ¹é…ï¼š

```rust
pub enum Operand {
    // å¯„å­˜å™¨æ“ä½œæ•°ï¼ŒåŒ…å«å¯„å­˜å™¨ç±»å‹ä¿¡æ¯
    Reg(Register),
    // ç«‹å³æ•°æ“ä½œæ•°ï¼ŒåŒ…å«æ•°å€¼å’Œå¤§å°ä¿¡æ¯
    Imm { value: i64, size: u8 },
    // å†…å­˜æ“ä½œæ•°ï¼Œå®Œæ•´çš„å†…å­˜å¯»å€æ¨¡å¼
    Mem { 
        base: Register,      // åŸºå€å¯„å­˜å™¨
        index: Register,     // ç´¢å¼•å¯„å­˜å™¨
        scale: u8,           // æ¯”ä¾‹å› å­
        displacement: i32,   // ä½ç§»
    },
}

impl Operand {
    // ç¼–è¯‘æ—¶éªŒè¯æ“ä½œæ•°å…¼å®¹æ€§
    pub fn validate_size(&self, expected_size: u8) -> Result<()> {
        match self {
            Operand::Reg(reg) => {
                if reg.size() == expected_size {
                    Ok(())
                } else {
                    Err(GaiaError::operand_size_mismatch(reg.size(), expected_size))
                }
            }
            Operand::Imm { size, .. } => {
                if *size == expected_size {
                    Ok(())
                } else {
                    Err(GaiaError::immediate_size_mismatch(*size, expected_size))
                }
            }
            Operand::Mem { base, .. } => {
                // å†…å­˜æ“ä½œæ•°å¤§å°éªŒè¯
                self.validate_memory_operand(base, expected_size)
            }
        }
    }
    
    // éªŒè¯ PUSH æŒ‡ä»¤çš„æ“ä½œæ•°æœ‰æ•ˆæ€§
    pub fn validate_push_operand(&self) -> Result<()> {
        match self {
            Operand::Reg(_) => Ok(()), // PUSH æ”¯æŒå¯„å­˜å™¨
            Operand::Imm { .. } => Ok(()), // PUSH æ”¯æŒç«‹å³æ•°
            Operand::Mem { .. } => Ok(()), // PUSH æ”¯æŒå†…å­˜æ“ä½œæ•°
        }
    }
}
```
```

#### `Register` - ç±»å‹å®‰å…¨å¯„å­˜å™¨ç³»ç»Ÿ

å¼ºç±»å‹å¯„å­˜å™¨æšä¸¾ï¼Œæ¯ä¸ªå¯„å­˜å™¨éƒ½æœ‰æ˜ç¡®çš„å¤§å°å’Œæ¶æ„ä¿¡æ¯ï¼š

```rust
pub enum Register {
    // 32ä½å¯„å­˜å™¨ï¼ˆx86 æ¶æ„ï¼‰
    Eax, Ebx, Ecx, Edx,
    Esp, Ebp, Esi, Edi,
    
    // 64ä½å¯„å­˜å™¨ï¼ˆx86-64 æ¶æ„ï¼‰
    Rax, Rbx, Rcx, Rdx,
    Rsp, Rbp, Rsi, Rdi,
    R8, R9, R10, R11, R12, R13, R14, R15,
}

impl Register {
    // ç¼–è¯‘æ—¶è·å–å¯„å­˜å™¨å¤§å°
    pub fn size(&self) -> u8 {
        match self {
            // 32ä½å¯„å­˜å™¨
            Register::Eax | Register::Ebx | Register::Ecx | Register::Edx |
            Register::Esp | Register::Ebp | Register::Esi | Register::Edi => 32,
            
            // 64ä½å¯„å­˜å™¨
            Register::Rax | Register::Rbx | Register::Rcx | Register::Rdx |
            Register::Rsp | Register::Rbp | Register::Rsi | Register::Rdi |
            Register::R8 | Register::R9 | Register::R10 | Register::R11 |
            Register::R12 | Register::R13 | Register::R14 | Register::R15 => 64,
        }
    }
    
    // ç¼–è¯‘æ—¶éªŒè¯æ¶æ„å…¼å®¹æ€§
    pub fn validate_architecture(&self, arch: Architecture) -> Result<()> {
        match (self, arch) {
            // 32ä½å¯„å­˜å™¨åªèƒ½åœ¨ x86 æ¶æ„ä½¿ç”¨
            (reg, Architecture::X86) if reg.size() == 32 => Ok(()),
            
            // 64ä½å¯„å­˜å™¨åªèƒ½åœ¨ x86-64 æ¶æ„ä½¿ç”¨
            (reg, Architecture::X86_64) if reg.size() == 64 => Ok(()),
            
            // ä¸å…¼å®¹çš„æƒ…å†µåœ¨ç¼–è¯‘æ—¶æ•è·
            _ => Err(GaiaError::register_architecture_mismatch(*self, arch)),
        }
    }
}
```

### æ±‡ç¼–å™¨æ¥å£

#### ç¼–ç æ¥å£ - ç±»å‹å®‰å…¨çš„æŒ‡ä»¤ç¼–ç 

```rust
/// å¼ºç±»å‹æŒ‡ä»¤ç¼–ç ï¼Œç¼–è¯‘æ—¶éªŒè¯æ‰€æœ‰æ“ä½œæ•°
pub fn encode(&self, instruction: &Instruction) -> Result<Vec<u8>> {
    // ç¼–è¯‘æ—¶éªŒè¯æŒ‡ä»¤æœ‰æ•ˆæ€§
    instruction.validate()?;
    
    // æ¶æ„ç‰¹å®šçš„ç¼–ç ç­–ç•¥
    match self.architecture {
        Architecture::X86 => self.encode_x86(instruction),
        Architecture::X86_64 => self.encode_x86_64(instruction),
        _ => Err(GaiaError::unsupported_architecture(self.architecture)),
    }
}
```

**å¼ºç±»å‹ä¼˜åŠ¿**ï¼š
- âœ… ç¼–è¯‘æ—¶æ•è·æ“ä½œæ•°ç±»å‹ä¸åŒ¹é…
- âœ… æ¶æ„ç›¸å…³çš„ç¼–ç ç­–ç•¥é€‰æ‹©
- âœ… é›¶æˆæœ¬æŠ½è±¡ï¼Œæ— è¿è¡Œæ—¶å¼€é”€

`X86_64Assembler` è¿˜æä¾›ä»¥ä¸‹ä¸»è¦æ–¹æ³•ï¼š

- `new(architecture: Architecture) -> Result<Self>`: åˆ›å»ºæ–°çš„æ±‡ç¼–å™¨å®ä¾‹
- `decode(&self, bytes: &[u8]) -> Result<Vec<Instruction>>`: è§£ç æœºå™¨ç ä¸ºæŒ‡ä»¤
- `architecture(&self) -> Architecture`: è·å–å½“å‰æ¶æ„
- `set_architecture(&mut self, architecture: Architecture) -> Result<()>`: è®¾ç½®æ¶æ„

## ğŸ”§ é«˜çº§ç”¨æ³• - é¢å‘å¯¹è±¡è®¾è®¡æ¨¡å¼

### ğŸ­ å·¥å‚æ¨¡å¼ - æ¶æ„ç‰¹å®šçš„æ±‡ç¼–å™¨åˆ›å»º

```rust
use x86_64_assembler::X86_64Assembler;
use gaia_types::helpers::Architecture;

// å·¥å‚æ–¹æ³•æ ¹æ®æ¶æ„åˆ›å»ºåˆé€‚çš„æ±‡ç¼–å™¨å®ä¾‹
let mut assembler = X86_64Assembler::new(Architecture::X86_64)?;

// ç¼–è¯‘æ—¶éªŒè¯æ¶æ„æ”¯æŒ
match assembler.architecture() {
    Architecture::X86 => println!("32ä½ x86 æ±‡ç¼–å™¨"),
    Architecture::X86_64 => println!("64ä½ x86-64 æ±‡ç¼–å™¨"),
    _ => return Err(GaiaError::unsupported_architecture(arch)),
}
```

### ğŸ”„ çŠ¶æ€æ¨¡å¼ - è¿è¡Œæ—¶æ¶æ„åˆ‡æ¢

```rust
// çŠ¶æ€æ¨¡å¼ï¼šè¿è¡Œæ—¶åˆ‡æ¢æ±‡ç¼–å™¨è¡Œä¸º
use x86_64_assembler::{X86_64Assembler, instruction::{Instruction, Operand, Register}};
use gaia_types::helpers::Architecture;

fn main() -> Result<(), Box<dyn std::error::Error>> {
    let mut assembler = X86_64Assembler::new(Architecture::X86_64)?;
    
    // æ¶æ„åˆ‡æ¢åï¼Œæ‰€æœ‰æ“ä½œè‡ªåŠ¨é€‚åº”æ–°æ¶æ„
    assembler.set_architecture(Architecture::X86)?;
    let instruction = Instruction::Push { op: Operand::Reg(Register::Eax) };
    let bytes = assembler.encode(&instruction)?; // è‡ªåŠ¨ç”Ÿæˆ 32 ä½æœºå™¨ç 

    // åˆ‡æ¢åˆ° 64 ä½æ¶æ„
    assembler.set_architecture(Architecture::X86_64)?;

    // ç›¸åŒçš„ APIï¼Œä¸åŒçš„è¡Œä¸ºï¼ˆå¤šæ€ï¼‰
    let instruction = Instruction::Push { op: Operand::Reg(Register::Rax) };
    let bytes = assembler.encode(&instruction)?; // è‡ªåŠ¨ç”Ÿæˆ 64 ä½æœºå™¨ç 
    Ok(())
}
```

### ğŸ§© ç­–ç•¥æ¨¡å¼ - å¤šæ€çš„æ“ä½œæ•°å¤„ç†

```rust
use x86_64_assembler::instruction::{Instruction, Operand, Register};

// ç­–ç•¥æ¨¡å¼ï¼šä¸åŒçš„æ“ä½œæ•°ç±»å‹ï¼Œç»Ÿä¸€çš„å¤„ç†æ¥å£
let operands = vec![
    Operand::Reg(Register::Rax),                    // å¯„å­˜å™¨ç­–ç•¥
    Operand::Imm { value: 42, size: 32 },          // ç«‹å³æ•°ç­–ç•¥
    Operand::Mem {                                  // å†…å­˜ç­–ç•¥
        base: Register::Rax,
        index: Register::Rbx,
        scale: 8,
        displacement: 16,
    },
];

// ç»Ÿä¸€çš„ç¼–ç æ¥å£ï¼Œè‡ªåŠ¨é€‰æ‹©æœ€ä¼˜ç­–ç•¥
for operand in operands {
    let instruction = Instruction::Push { op: operand };
    let bytes = assembler.encode(&instruction)?; // è‡ªåŠ¨é€‰æ‹©æœ€ä½³ç¼–ç ç­–ç•¥
}
```

### æ ‡ç­¾å’Œè·³è½¬

```rust
use x86_64_assembler::instruction::{Instruction, Operand};

let call_instruction = Instruction::Call {
    target: Operand::Label("my_function".to_string())
};
```

### ğŸ¯ è§‚å¯Ÿè€…æ¨¡å¼ - æ™ºèƒ½é”™è¯¯å¤„ç†

```rust
use x86_64_assembler::X86_64Assembler;
use gaia_types::{GaiaError, helpers::Architecture};

fn main() -> Result<(), Box<dyn std::error::Error>> {
    // è§‚å¯Ÿè€…æ¨¡å¼ï¼šæ™ºèƒ½çš„é”™è¯¯ä¼ æ’­å’Œå¤„ç†
    let result = X86_64Assembler::new(Architecture::ARM64);

    match result {
        Ok(assembler) => {
            println!("âœ… å¼ºç±»å‹æ±‡ç¼–å™¨åˆ›å»ºæˆåŠŸ");
            
            // ç±»å‹ç³»ç»Ÿç¡®ä¿åç»­æ“ä½œå®‰å…¨
            let instruction = x86_64_assembler::instruction::Instruction::Ret;
            let bytes = assembler.encode(&instruction)?;
        }
        Err(GaiaError::UnsupportedArchitecture(arch)) => {
            println!("âŒ ç¼–è¯‘æ—¶æ¶æ„éªŒè¯å¤±è´¥: {:?}", arch);
            // æ¶æ„ä¸åŒ¹é…åœ¨ç¼–è¯‘æ—¶æ•è·
        }
        Err(GaiaError::InvalidOperandSize { expected, actual }) => {
            println!("âŒ æ“ä½œæ•°å¤§å°ä¸åŒ¹é…: æœŸæœ› {} ä½ï¼Œå®é™… {} ä½", expected, actual);
            // æ“ä½œæ•°ç±»å‹é”™è¯¯åœ¨ç¼–è¯‘æ—¶æ•è·
        }
        Err(e) => {
            println!("âŒ ç±»å‹å®‰å…¨çš„é”™è¯¯å¤„ç†: {:?}", e);
            // æ‰€æœ‰é”™è¯¯éƒ½æœ‰æ˜ç¡®çš„ç±»å‹ä¿¡æ¯
        }
    }
    Ok(())
}
```

### ğŸ” ç¼–è¯‘æ—¶éªŒè¯ç¤ºä¾‹

```rust
// âœ… ç¼–è¯‘é€šè¿‡ï¼šç±»å‹å®Œå…¨åŒ¹é…
let valid_instruction = Instruction::Mov {
    dst: Operand::Reg(Register::Eax),      // 32ä½å¯„å­˜å™¨
    src: Operand::Imm { value: 42, size: 32 }, // 32ä½ç«‹å³æ•°
};

// âŒ ç¼–è¯‘å¤±è´¥ï¼šç±»å‹ä¸åŒ¹é…ï¼ˆè¢« Rust ç±»å‹ç³»ç»Ÿæ•è·ï¼‰
// let invalid_instruction = Instruction::Mov {
//     dst: Operand::Reg(Register::Rax),  // 64ä½å¯„å­˜å™¨
//     src: Operand::Imm { value: 42, size: 32 }, // 32ä½ç«‹å³æ•°
// };
// âœ… ç¼–è¯‘æ—¶éªŒè¯æ¶æ„å…¼å®¹
use x86_64_assembler::{X86_64Assembler, instruction::{Instruction, Operand, Register}};
use gaia_types::helpers::Architecture;

fn main() -> Result<(), Box<dyn std::error::Error>> {
    let assembler = X86_64Assembler::new(Architecture::X86_64)?;
    let valid_instruction = Instruction::Mov {
        dst: Operand::Reg(Register::Eax),
        src: Operand::Imm { value: 42, size: 32 },
    };
    let bytes = assembler.encode(&valid_instruction)?; // è‡ªåŠ¨é€‰æ‹© 64 ä½ç¼–ç 
    Ok(())
}
```

## ğŸ“‹ ç±»å‹å®‰å…¨çš„é”™è¯¯å¤„ç†ç³»ç»Ÿ

### ğŸ›¡ï¸ ç¼–è¯‘æ—¶é”™è¯¯é¢„é˜²

Rust çš„ç±»å‹ç³»ç»Ÿåœ¨è®¾è®¡é˜¶æ®µå°±é˜²æ­¢äº†å¤§å¤šæ•°æ±‡ç¼–ç¼–ç¨‹é”™è¯¯ï¼š

```rust
// âœ… ç¼–è¯‘æ—¶ä¿è¯ï¼šæ“ä½œæ•°ç±»å‹å¿…é¡»åŒ¹é…
let valid = Instruction::Mov {
    dst: Operand::Reg(Register::Eax),      // 32ä½å¯„å­˜å™¨
    src: Operand::Imm { value: 42, size: 32 }, // 32ä½ç«‹å³æ•°
};

// âŒ ç¼–è¯‘å¤±è´¥ï¼šç±»å‹ä¸åŒ¹é…è¢« Rust ç¼–è¯‘å™¨æ•è·
// let invalid = Instruction::Push {
//     op: Operand::Label("invalid".to_string()), // PUSH ä¸æ”¯æŒæ ‡ç­¾
// };
```

### ğŸ¯ å¼ºç±»å‹é”™è¯¯ä¼ æ’­

ä½¿ç”¨ `gaia_types::Result` å’Œ `gaia_types::GaiaError` è¿›è¡Œç±»å‹å®‰å…¨çš„é”™è¯¯å¤„ç†ï¼š

```rust
use gaia_types::{GaiaError, Result};
use x86_64_assembler::instruction::Instruction;

fn main() -> Result<(), Box<dyn std::error::Error>> {
    // æ¯ä¸ªé”™è¯¯éƒ½æœ‰æ˜ç¡®çš„ç±»å‹ä¿¡æ¯
    let assembler = x86_64_assembler::X86_64Assembler::new(gaia_types::helpers::Architecture::X86_64)?;
    let instruction = Instruction::Ret;
    
    match assembler.encode(&instruction) {
        Ok(bytes) => println!("âœ… ç¼–ç æˆåŠŸ: {} å­—èŠ‚", bytes.len()),
        Err(GaiaError::InvalidInstruction { message, architecture }) => {
            eprintln!("âŒ æŒ‡ä»¤éªŒè¯å¤±è´¥: {} (æ¶æ„: {:?})", message, architecture);
        }
        Err(GaiaError::InvalidOperandSize { expected, actual }) => {
            eprintln!("âŒ æ“ä½œæ•°å¤§å°é”™è¯¯: æœŸæœ› {} ä½ï¼Œå®é™… {} ä½", expected, actual);
        }
        Err(GaiaError::UnsupportedArchitecture(arch)) => {
            eprintln!("âŒ æ¶æ„ä¸æ”¯æŒ: {:?}", arch);
        }
        Err(e) => eprintln!("âŒ ç±»å‹å®‰å…¨é”™è¯¯: {:?}", e),
    }
    Ok(())
}
```