#! /opt/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x12ae06020 .scope module, "logic_test_tb" "logic_test_tb" 2 3;
 .timescale -9 -12;
v0x12ae175e0_0 .var "addr", 31 0;
v0x12ae176b0_0 .net "alu_op", 1 0, v0x12ae064b0_0;  1 drivers
v0x12ae17740_0 .net "alu_src", 0 0, v0x12ae16570_0;  1 drivers
v0x12ae17810_0 .var "clk", 0 0;
v0x12ae178c0_0 .net "mem_read", 0 0, v0x12ae16610_0;  1 drivers
v0x12ae179d0_0 .net "mem_to_reg", 0 0, v0x12ae166a0_0;  1 drivers
v0x12ae17a60_0 .net "mem_write", 0 0, v0x12ae16740_0;  1 drivers
v0x12ae17b30_0 .var "opcode", 6 0;
v0x12ae17bc0_0 .net "read_data", 31 0, L_0x12ae18160;  1 drivers
v0x12ae17cd0_0 .net "reg_write", 0 0, v0x12ae168d0_0;  1 drivers
v0x12ae17d60_0 .var "write_data", 31 0;
S_0x12ae06190 .scope module, "cu" "control_unit" 2 14, 3 1 0, S_0x12ae06020;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 2 "alu_op";
v0x12ae064b0_0 .var "alu_op", 1 0;
v0x12ae16570_0 .var "alu_src", 0 0;
v0x12ae16610_0 .var "mem_read", 0 0;
v0x12ae166a0_0 .var "mem_to_reg", 0 0;
v0x12ae16740_0 .var "mem_write", 0 0;
v0x12ae16820_0 .net "opcode", 6 0, v0x12ae17b30_0;  1 drivers
v0x12ae168d0_0 .var "reg_write", 0 0;
E_0x12ae06470 .event anyedge, v0x12ae16820_0;
S_0x12ae16a20 .scope module, "dm" "data_mem" 2 24, 4 1 0, S_0x12ae06020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x12ae16ce0_0 .net *"_ivl_0", 31 0, L_0x12ae17df0;  1 drivers
v0x12ae16d90_0 .net *"_ivl_3", 9 0, L_0x12ae17ed0;  1 drivers
v0x12ae16e40_0 .net *"_ivl_4", 11 0, L_0x12ae17fd0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ae16f00_0 .net *"_ivl_7", 1 0, L_0x120040010;  1 drivers
L_0x120040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ae16fb0_0 .net/2u *"_ivl_8", 31 0, L_0x120040058;  1 drivers
v0x12ae170a0_0 .net "addr", 31 0, v0x12ae175e0_0;  1 drivers
v0x12ae17150_0 .net "clk", 0 0, v0x12ae17810_0;  1 drivers
v0x12ae171f0_0 .net "mem_read", 0 0, v0x12ae16610_0;  alias, 1 drivers
v0x12ae17280_0 .net "mem_write", 0 0, v0x12ae16740_0;  alias, 1 drivers
v0x12ae173b0 .array "memory", 1023 0, 31 0;
v0x12ae17440_0 .net "read_data", 31 0, L_0x12ae18160;  alias, 1 drivers
v0x12ae174d0_0 .net "write_data", 31 0, v0x12ae17d60_0;  1 drivers
E_0x12ae16ca0 .event posedge, v0x12ae17150_0;
L_0x12ae17df0 .array/port v0x12ae173b0, L_0x12ae17fd0;
L_0x12ae17ed0 .part v0x12ae175e0_0, 2, 10;
L_0x12ae17fd0 .concat [ 10 2 0 0], L_0x12ae17ed0, L_0x120040010;
L_0x12ae18160 .functor MUXZ 32, L_0x120040058, L_0x12ae17df0, v0x12ae16610_0, C4<>;
    .scope S_0x12ae06190;
T_0 ;
    %wait E_0x12ae06470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae168d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae16570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae16610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae16740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae166a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12ae064b0_0, 0, 2;
    %load/vec4 v0x12ae16820_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae168d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae16570_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12ae064b0_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae168d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae16570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12ae064b0_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae168d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae16610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae166a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae16570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae16740_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12ae064b0_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae168d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae16740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae16610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae166a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae16570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12ae064b0_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12ae16a20;
T_1 ;
    %wait E_0x12ae16ca0;
    %load/vec4 v0x12ae17280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12ae174d0_0;
    %load/vec4 v0x12ae170a0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ae173b0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ae06020;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x12ae17810_0;
    %inv;
    %store/vec4 v0x12ae17810_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ae06020;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae17810_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x12ae17b30_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ae175e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ae17d60_0, 0, 32;
    %vpi_call 2 41 "$dumpfile", "logic_test.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ae06020 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x12ae17b30_0, 0, 7;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12ae175e0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x12ae17d60_0, 0, 32;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x12ae17b30_0, 0, 7;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12ae175e0_0, 0, 32;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x12ae17b30_0, 0, 7;
    %delay 20000, 0;
    %vpi_call 2 65 "$display", "Test Complete" {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/Users/akulladdha/Desktop/riscv_processor/test/logic_test_tb.v";
    "/Users/akulladdha/Desktop/riscv_processor/src/control_unit.v";
    "/Users/akulladdha/Desktop/riscv_processor/src/data_mem.v";
