
Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08005c04  08005c04  00015c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e50  08005e50  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  08005e50  08005e50  00015e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e58  08005e58  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e58  08005e58  00015e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e5c  08005e5c  00015e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08005e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  20000204  08006064  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  08006064  00020300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   000105cf  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fe2  00000000  00000000  00030803  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f40  00000000  00000000  000327e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e38  00000000  00000000  00033728  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021fe0  00000000  00000000  00034560  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c080  00000000  00000000  00056540  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cc043  00000000  00000000  000625c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012e603  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b50  00000000  00000000  0012e680  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005bec 	.word	0x08005bec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	08005bec 	.word	0x08005bec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000576:	f000 fc46 	bl	8000e06 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800057a:	f000 f839 	bl	80005f0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800057e:	f000 f997 	bl	80008b0 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000582:	f000 f965 	bl	8000850 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8000586:	f000 f8b5 	bl	80006f4 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	int passcode;
	TIM1->ARR = 0;
 800058a:	4b15      	ldr	r3, [pc, #84]	; (80005e0 <main+0x70>)
 800058c:	2200      	movs	r2, #0
 800058e:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8000590:	2100      	movs	r1, #0
 8000592:	4814      	ldr	r0, [pc, #80]	; (80005e4 <main+0x74>)
 8000594:	f002 f978 	bl	8002888 <HAL_TIM_PWM_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		printf("Please enter passcode this is a very SECURE site:");
 8000598:	4813      	ldr	r0, [pc, #76]	; (80005e8 <main+0x78>)
 800059a:	f003 fe35 	bl	8004208 <iprintf>
		HAL_Delay(1000);
 800059e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a2:	f000 fca5 	bl	8000ef0 <HAL_Delay>
		scanf("%d", &passcode);
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	4619      	mov	r1, r3
 80005aa:	4810      	ldr	r0, [pc, #64]	; (80005ec <main+0x7c>)
 80005ac:	f003 fe44 	bl	8004238 <iscanf>
		HAL_Delay(1000);
 80005b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005b4:	f000 fc9c 	bl	8000ef0 <HAL_Delay>
		if (passcodeIsIn(passcode)) {
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 f9fc 	bl	80009b8 <passcodeIsIn>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d002      	beq.n	80005cc <main+0x5c>
			accessGranted();
 80005c6:	f000 f9cb 	bl	8000960 <accessGranted>
 80005ca:	e001      	b.n	80005d0 <main+0x60>
		} else {
			accessDenied();
 80005cc:	f000 f9de 	bl	800098c <accessDenied>
		}
		HAL_Delay(3000);
 80005d0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80005d4:	f000 fc8c 	bl	8000ef0 <HAL_Delay>
		TIM1->ARR = 0;
 80005d8:	4b01      	ldr	r3, [pc, #4]	; (80005e0 <main+0x70>)
 80005da:	2200      	movs	r2, #0
 80005dc:	62da      	str	r2, [r3, #44]	; 0x2c
		printf("Please enter passcode this is a very SECURE site:");
 80005de:	e7db      	b.n	8000598 <main+0x28>
 80005e0:	40012c00 	.word	0x40012c00
 80005e4:	2000022c 	.word	0x2000022c
 80005e8:	08005c04 	.word	0x08005c04
 80005ec:	08005c38 	.word	0x08005c38

080005f0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b0ac      	sub	sp, #176	; 0xb0
 80005f4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80005f6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80005fa:	2244      	movs	r2, #68	; 0x44
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f003 fdfa 	bl	80041f8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000604:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	2254      	movs	r2, #84	; 0x54
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f003 fdec 	bl	80041f8 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8000620:	f000 fef0 	bl	8001404 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000624:	4b32      	ldr	r3, [pc, #200]	; (80006f0 <SystemClock_Config+0x100>)
 8000626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800062a:	4a31      	ldr	r2, [pc, #196]	; (80006f0 <SystemClock_Config+0x100>)
 800062c:	f023 0318 	bic.w	r3, r3, #24
 8000630:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8000634:	2314      	movs	r3, #20
 8000636:	66fb      	str	r3, [r7, #108]	; 0x6c
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000638:	2301      	movs	r3, #1
 800063a:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000648:	2360      	movs	r3, #96	; 0x60
 800064a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	2302      	movs	r3, #2
 8000650:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000654:	2301      	movs	r3, #1
 8000656:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_OscInitStruct.PLL.PLLM = 1;
 800065a:	2301      	movs	r3, #1
 800065c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.PLL.PLLN = 16;
 8000660:	2310      	movs	r3, #16
 8000662:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000666:	2307      	movs	r3, #7
 8000668:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800066c:	2302      	movs	r3, #2
 800066e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000672:	2302      	movs	r3, #2
 8000674:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000678:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800067c:	4618      	mov	r0, r3
 800067e:	f000 ff35 	bl	80014ec <HAL_RCC_OscConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0x9c>
		Error_Handler();
 8000688:	f000 f9b6 	bl	80009f8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800068c:	230f      	movs	r3, #15
 800068e:	65bb      	str	r3, [r7, #88]	; 0x58
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000690:	2303      	movs	r3, #3
 8000692:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	66bb      	str	r3, [r7, #104]	; 0x68

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80006a0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006a4:	2101      	movs	r1, #1
 80006a6:	4618      	mov	r0, r3
 80006a8:	f001 fb40 	bl	8001d2c <HAL_RCC_ClockConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0xc6>
		Error_Handler();
 80006b2:	f000 f9a1 	bl	80009f8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006b6:	2302      	movs	r3, #2
 80006b8:	607b      	str	r3, [r7, #4]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	4618      	mov	r0, r3
 80006c2:	f001 fd37 	bl	8002134 <HAL_RCCEx_PeriphCLKConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xe0>
		Error_Handler();
 80006cc:	f000 f994 	bl	80009f8 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80006d0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006d4:	f000 feb4 	bl	8001440 <HAL_PWREx_ControlVoltageScaling>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xf2>
			!= HAL_OK) {
		Error_Handler();
 80006de:	f000 f98b 	bl	80009f8 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 80006e2:	f001 ff19 	bl	8002518 <HAL_RCCEx_EnableMSIPLLMode>
}
 80006e6:	bf00      	nop
 80006e8:	37b0      	adds	r7, #176	; 0xb0
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40021000 	.word	0x40021000

080006f4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b09a      	sub	sp, #104	; 0x68
 80006f8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80006fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000708:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000714:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
 800071e:	609a      	str	r2, [r3, #8]
 8000720:	60da      	str	r2, [r3, #12]
 8000722:	611a      	str	r2, [r3, #16]
 8000724:	615a      	str	r2, [r3, #20]
 8000726:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	222c      	movs	r2, #44	; 0x2c
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f003 fd62 	bl	80041f8 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000734:	4b44      	ldr	r3, [pc, #272]	; (8000848 <MX_TIM1_Init+0x154>)
 8000736:	4a45      	ldr	r2, [pc, #276]	; (800084c <MX_TIM1_Init+0x158>)
 8000738:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 127;
 800073a:	4b43      	ldr	r3, [pc, #268]	; (8000848 <MX_TIM1_Init+0x154>)
 800073c:	227f      	movs	r2, #127	; 0x7f
 800073e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000740:	4b41      	ldr	r3, [pc, #260]	; (8000848 <MX_TIM1_Init+0x154>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 624;
 8000746:	4b40      	ldr	r3, [pc, #256]	; (8000848 <MX_TIM1_Init+0x154>)
 8000748:	f44f 721c 	mov.w	r2, #624	; 0x270
 800074c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800074e:	4b3e      	ldr	r3, [pc, #248]	; (8000848 <MX_TIM1_Init+0x154>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000754:	4b3c      	ldr	r3, [pc, #240]	; (8000848 <MX_TIM1_Init+0x154>)
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075a:	4b3b      	ldr	r3, [pc, #236]	; (8000848 <MX_TIM1_Init+0x154>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000760:	4839      	ldr	r0, [pc, #228]	; (8000848 <MX_TIM1_Init+0x154>)
 8000762:	f001 ffd9 	bl	8002718 <HAL_TIM_Base_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM1_Init+0x7c>
		Error_Handler();
 800076c:	f000 f944 	bl	80009f8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000770:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000774:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000776:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800077a:	4619      	mov	r1, r3
 800077c:	4832      	ldr	r0, [pc, #200]	; (8000848 <MX_TIM1_Init+0x154>)
 800077e:	f002 fab7 	bl	8002cf0 <HAL_TIM_ConfigClockSource>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM1_Init+0x98>
		Error_Handler();
 8000788:	f000 f936 	bl	80009f8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800078c:	482e      	ldr	r0, [pc, #184]	; (8000848 <MX_TIM1_Init+0x154>)
 800078e:	f002 f81a 	bl	80027c6 <HAL_TIM_PWM_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_TIM1_Init+0xa8>
		Error_Handler();
 8000798:	f000 f92e 	bl	80009f8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800079c:	2300      	movs	r3, #0
 800079e:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80007a0:	2300      	movs	r3, #0
 80007a2:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a4:	2300      	movs	r3, #0
 80007a6:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80007a8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007ac:	4619      	mov	r1, r3
 80007ae:	4826      	ldr	r0, [pc, #152]	; (8000848 <MX_TIM1_Init+0x154>)
 80007b0:	f002 fefa 	bl	80035a8 <HAL_TIMEx_MasterConfigSynchronization>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 80007ba:	f000 f91d 	bl	80009f8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007be:	2360      	movs	r3, #96	; 0x60
 80007c0:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 312;
 80007c2:	f44f 739c 	mov.w	r3, #312	; 0x138
 80007c6:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c8:	2300      	movs	r3, #0
 80007ca:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007cc:	2300      	movs	r3, #0
 80007ce:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007d4:	2300      	movs	r3, #0
 80007d6:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007d8:	2300      	movs	r3, #0
 80007da:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 80007dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007e0:	2200      	movs	r2, #0
 80007e2:	4619      	mov	r1, r3
 80007e4:	4818      	ldr	r0, [pc, #96]	; (8000848 <MX_TIM1_Init+0x154>)
 80007e6:	f002 f973 	bl	8002ad0 <HAL_TIM_PWM_ConfigChannel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM1_Init+0x100>
			!= HAL_OK) {
		Error_Handler();
 80007f0:	f000 f902 	bl	80009f8 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007f4:	2300      	movs	r3, #0
 80007f6:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000808:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800080c:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 800080e:	2300      	movs	r3, #0
 8000810:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000812:	2300      	movs	r3, #0
 8000814:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000816:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800081a:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000820:	2300      	movs	r3, #0
 8000822:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	4619      	mov	r1, r3
 8000828:	4807      	ldr	r0, [pc, #28]	; (8000848 <MX_TIM1_Init+0x154>)
 800082a:	f002 ff23 	bl	8003674 <HAL_TIMEx_ConfigBreakDeadTime>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM1_Init+0x144>
			!= HAL_OK) {
		Error_Handler();
 8000834:	f000 f8e0 	bl	80009f8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000838:	4803      	ldr	r0, [pc, #12]	; (8000848 <MX_TIM1_Init+0x154>)
 800083a:	f000 f925 	bl	8000a88 <HAL_TIM_MspPostInit>

}
 800083e:	bf00      	nop
 8000840:	3768      	adds	r7, #104	; 0x68
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	2000022c 	.word	0x2000022c
 800084c:	40012c00 	.word	0x40012c00

08000850 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000854:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 8000856:	4a15      	ldr	r2, [pc, #84]	; (80008ac <MX_USART2_UART_Init+0x5c>)
 8000858:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800085a:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 800085c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000860:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000862:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000868:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000874:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 8000876:	220c      	movs	r2, #12
 8000878:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087a:	4b0b      	ldr	r3, [pc, #44]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 8000882:	2200      	movs	r2, #0
 8000884:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000886:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 8000888:	2200      	movs	r2, #0
 800088a:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800088c:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 800088e:	2200      	movs	r2, #0
 8000890:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000892:	4805      	ldr	r0, [pc, #20]	; (80008a8 <MX_USART2_UART_Init+0x58>)
 8000894:	f002 ff66 	bl	8003764 <HAL_UART_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 800089e:	f000 f8ab 	bl	80009f8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000278 	.word	0x20000278
 80008ac:	40004400 	.word	0x40004400

080008b0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b088      	sub	sp, #32
 80008b4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80008b6:	f107 030c 	add.w	r3, r7, #12
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	605a      	str	r2, [r3, #4]
 80008c0:	609a      	str	r2, [r3, #8]
 80008c2:	60da      	str	r2, [r3, #12]
 80008c4:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80008c6:	4b24      	ldr	r3, [pc, #144]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	4a23      	ldr	r2, [pc, #140]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008cc:	f043 0304 	orr.w	r3, r3, #4
 80008d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d2:	4b21      	ldr	r3, [pc, #132]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d6:	f003 0304 	and.w	r3, r3, #4
 80008da:	60bb      	str	r3, [r7, #8]
 80008dc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	4b1e      	ldr	r3, [pc, #120]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	4a1d      	ldr	r2, [pc, #116]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ea:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80008f6:	4b18      	ldr	r3, [pc, #96]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fa:	4a17      	ldr	r2, [pc, #92]	; (8000958 <MX_GPIO_Init+0xa8>)
 80008fc:	f043 0302 	orr.w	r3, r3, #2
 8000900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000902:	4b15      	ldr	r3, [pc, #84]	; (8000958 <MX_GPIO_Init+0xa8>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000906:	f003 0302 	and.w	r3, r3, #2
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD3_Pin | GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2138      	movs	r1, #56	; 0x38
 8000912:	4812      	ldr	r0, [pc, #72]	; (800095c <MX_GPIO_Init+0xac>)
 8000914:	f000 fd5e 	bl	80013d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LD3_Pin */
	GPIO_InitStruct.Pin = LD3_Pin;
 8000918:	2308      	movs	r3, #8
 800091a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 030c 	add.w	r3, r7, #12
 800092c:	4619      	mov	r1, r3
 800092e:	480b      	ldr	r0, [pc, #44]	; (800095c <MX_GPIO_Init+0xac>)
 8000930:	f000 fbe6 	bl	8001100 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8000934:	2330      	movs	r3, #48	; 0x30
 8000936:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800093c:	2302      	movs	r3, #2
 800093e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000944:	f107 030c 	add.w	r3, r7, #12
 8000948:	4619      	mov	r1, r3
 800094a:	4804      	ldr	r0, [pc, #16]	; (800095c <MX_GPIO_Init+0xac>)
 800094c:	f000 fbd8 	bl	8001100 <HAL_GPIO_Init>

}
 8000950:	bf00      	nop
 8000952:	3720      	adds	r7, #32
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40021000 	.word	0x40021000
 800095c:	48000400 	.word	0x48000400

08000960 <accessGranted>:

/* USER CODE BEGIN 4 */
void accessGranted(void) {
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000964:	2200      	movs	r2, #0
 8000966:	2120      	movs	r1, #32
 8000968:	4806      	ldr	r0, [pc, #24]	; (8000984 <accessGranted+0x24>)
 800096a:	f000 fd33 	bl	80013d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800096e:	2201      	movs	r2, #1
 8000970:	2110      	movs	r1, #16
 8000972:	4804      	ldr	r0, [pc, #16]	; (8000984 <accessGranted+0x24>)
 8000974:	f000 fd2e 	bl	80013d4 <HAL_GPIO_WritePin>
	TIM1->ARR = 1000;
 8000978:	4b03      	ldr	r3, [pc, #12]	; (8000988 <accessGranted+0x28>)
 800097a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800097e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}
 8000984:	48000400 	.word	0x48000400
 8000988:	40012c00 	.word	0x40012c00

0800098c <accessDenied>:

void accessDenied(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	2110      	movs	r1, #16
 8000994:	4806      	ldr	r0, [pc, #24]	; (80009b0 <accessDenied+0x24>)
 8000996:	f000 fd1d 	bl	80013d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800099a:	2201      	movs	r2, #1
 800099c:	2120      	movs	r1, #32
 800099e:	4804      	ldr	r0, [pc, #16]	; (80009b0 <accessDenied+0x24>)
 80009a0:	f000 fd18 	bl	80013d4 <HAL_GPIO_WritePin>
	TIM1->ARR = 4000;
 80009a4:	4b03      	ldr	r3, [pc, #12]	; (80009b4 <accessDenied+0x28>)
 80009a6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80009aa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	48000400 	.word	0x48000400
 80009b4:	40012c00 	.word	0x40012c00

080009b8 <passcodeIsIn>:

bool passcodeIsIn(int enteredValue) {
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 9; i++) {
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	e00b      	b.n	80009de <passcodeIsIn+0x26>
		if (enteredValue == passcodes[i]) {
 80009c6:	4a0b      	ldr	r2, [pc, #44]	; (80009f4 <passcodeIsIn+0x3c>)
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d101      	bne.n	80009d8 <passcodeIsIn+0x20>
			return true;
 80009d4:	2301      	movs	r3, #1
 80009d6:	e006      	b.n	80009e6 <passcodeIsIn+0x2e>
	for (int i = 0; i < 9; i++) {
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	3301      	adds	r3, #1
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	2b08      	cmp	r3, #8
 80009e2:	ddf0      	ble.n	80009c6 <passcodeIsIn+0xe>
		}
	}
	return false;
 80009e4:	2300      	movs	r3, #0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3714      	adds	r7, #20
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	20000000 	.word	0x20000000

080009f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009fc:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80009fe:	e7fe      	b.n	80009fe <Error_Handler+0x6>

08000a00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <HAL_MspInit+0x44>)
 8000a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	; (8000a44 <HAL_MspInit+0x44>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6613      	str	r3, [r2, #96]	; 0x60
 8000a12:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <HAL_MspInit+0x44>)
 8000a14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <HAL_MspInit+0x44>)
 8000a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a22:	4a08      	ldr	r2, [pc, #32]	; (8000a44 <HAL_MspInit+0x44>)
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a28:	6593      	str	r3, [r2, #88]	; 0x58
 8000a2a:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <HAL_MspInit+0x44>)
 8000a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40021000 	.word	0x40021000

08000a48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a0a      	ldr	r2, [pc, #40]	; (8000a80 <HAL_TIM_Base_MspInit+0x38>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d10b      	bne.n	8000a72 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <HAL_TIM_Base_MspInit+0x3c>)
 8000a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a5e:	4a09      	ldr	r2, [pc, #36]	; (8000a84 <HAL_TIM_Base_MspInit+0x3c>)
 8000a60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a64:	6613      	str	r3, [r2, #96]	; 0x60
 8000a66:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <HAL_TIM_Base_MspInit+0x3c>)
 8000a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000a72:	bf00      	nop
 8000a74:	3714      	adds	r7, #20
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	40012c00 	.word	0x40012c00
 8000a84:	40021000 	.word	0x40021000

08000a88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a12      	ldr	r2, [pc, #72]	; (8000af0 <HAL_TIM_MspPostInit+0x68>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d11d      	bne.n	8000ae6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <HAL_TIM_MspPostInit+0x6c>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aae:	4a11      	ldr	r2, [pc, #68]	; (8000af4 <HAL_TIM_MspPostInit+0x6c>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <HAL_TIM_MspPostInit+0x6c>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ac2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ac6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	4619      	mov	r1, r3
 8000ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae2:	f000 fb0d 	bl	8001100 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000ae6:	bf00      	nop
 8000ae8:	3720      	adds	r7, #32
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40012c00 	.word	0x40012c00
 8000af4:	40021000 	.word	0x40021000

08000af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a20      	ldr	r2, [pc, #128]	; (8000b98 <HAL_UART_MspInit+0xa0>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d13a      	bne.n	8000b90 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b1a:	4b20      	ldr	r3, [pc, #128]	; (8000b9c <HAL_UART_MspInit+0xa4>)
 8000b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b1e:	4a1f      	ldr	r2, [pc, #124]	; (8000b9c <HAL_UART_MspInit+0xa4>)
 8000b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b24:	6593      	str	r3, [r2, #88]	; 0x58
 8000b26:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <HAL_UART_MspInit+0xa4>)
 8000b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b2e:	613b      	str	r3, [r7, #16]
 8000b30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b32:	4b1a      	ldr	r3, [pc, #104]	; (8000b9c <HAL_UART_MspInit+0xa4>)
 8000b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b36:	4a19      	ldr	r2, [pc, #100]	; (8000b9c <HAL_UART_MspInit+0xa4>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b3e:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <HAL_UART_MspInit+0xa4>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b56:	2303      	movs	r3, #3
 8000b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b5a:	2307      	movs	r3, #7
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000b5e:	f107 0314 	add.w	r3, r7, #20
 8000b62:	4619      	mov	r1, r3
 8000b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b68:	f000 faca 	bl	8001100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000b6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b72:	2302      	movs	r3, #2
 8000b74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000b82:	f107 0314 	add.w	r3, r7, #20
 8000b86:	4619      	mov	r1, r3
 8000b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b8c:	f000 fab8 	bl	8001100 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b90:	bf00      	nop
 8000b92:	3728      	adds	r7, #40	; 0x28
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40004400 	.word	0x40004400
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <NMI_Handler+0x4>

08000ba6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <HardFault_Handler+0x4>

08000bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <MemManage_Handler+0x4>

08000bb2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <BusFault_Handler+0x4>

08000bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <UsageFault_Handler+0x4>

08000bbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr

08000bda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bec:	f000 f960 	bl	8000eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	60f8      	str	r0, [r7, #12]
 8000bfc:	60b9      	str	r1, [r7, #8]
 8000bfe:	607a      	str	r2, [r7, #4]
//	}

	// Conestoga College implemented change to cause VCP to be used for stdin
	extern UART_HandleTypeDef huart2;

	len = 1;						// over ride the read and only get 1 char
 8000c00:	2301      	movs	r3, #1
 8000c02:	607b      	str	r3, [r7, #4]
	if( HAL_UART_Receive(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK )
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	b29a      	uxth	r2, r3
 8000c08:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0c:	68b9      	ldr	r1, [r7, #8]
 8000c0e:	4807      	ldr	r0, [pc, #28]	; (8000c2c <_read+0x38>)
 8000c10:	f002 fe89 	bl	8003926 <HAL_UART_Receive>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d002      	beq.n	8000c20 <_read+0x2c>
		len = EOF;					// signal an issue with stream
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1e:	607b      	str	r3, [r7, #4]

	return len;
 8000c20:	687b      	ldr	r3, [r7, #4]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000278 	.word	0x20000278

08000c30 <_write>:

int _write(int file, char *ptr, int len)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]

	// Conestoga College implemented change to cause VCP to be used for stdin

	extern UART_HandleTypeDef huart2;

	HAL_StatusTypeDef result = HAL_OK;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	75fb      	strb	r3, [r7, #23]

	result = HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	f04f 33ff 	mov.w	r3, #4294967295
 8000c48:	68b9      	ldr	r1, [r7, #8]
 8000c4a:	4809      	ldr	r0, [pc, #36]	; (8000c70 <_write+0x40>)
 8000c4c:	f002 fdd8 	bl	8003800 <HAL_UART_Transmit>
 8000c50:	4603      	mov	r3, r0
 8000c52:	75fb      	strb	r3, [r7, #23]
	if(result == HAL_ERROR || result == HAL_BUSY)
 8000c54:	7dfb      	ldrb	r3, [r7, #23]
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d002      	beq.n	8000c60 <_write+0x30>
 8000c5a:	7dfb      	ldrb	r3, [r7, #23]
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d101      	bne.n	8000c64 <_write+0x34>
	{
		Error_Handler();
 8000c60:	f7ff feca 	bl	80009f8 <Error_Handler>
	}

	return len;
 8000c64:	687b      	ldr	r3, [r7, #4]
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000278 	.word	0x20000278

08000c74 <_close>:



int _close(int file)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
	return -1;
 8000c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c9c:	605a      	str	r2, [r3, #4]
	return 0;
 8000c9e:	2300      	movs	r3, #0
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <_isatty>:

int _isatty(int file)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	return 1;
 8000cb4:	2301      	movs	r3, #1
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b085      	sub	sp, #20
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	60f8      	str	r0, [r7, #12]
 8000cca:	60b9      	str	r1, [r7, #8]
 8000ccc:	607a      	str	r2, [r7, #4]
	return 0;
 8000cce:	2300      	movs	r3, #0
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce4:	4a14      	ldr	r2, [pc, #80]	; (8000d38 <_sbrk+0x5c>)
 8000ce6:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <_sbrk+0x60>)
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d102      	bne.n	8000cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <_sbrk+0x64>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	; (8000d44 <_sbrk+0x68>)
 8000cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cfe:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d207      	bcs.n	8000d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d0c:	f003 fa4a 	bl	80041a4 <__errno>
 8000d10:	4602      	mov	r2, r0
 8000d12:	230c      	movs	r3, #12
 8000d14:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	e009      	b.n	8000d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d1c:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d22:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a05      	ldr	r2, [pc, #20]	; (8000d40 <_sbrk+0x64>)
 8000d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20010000 	.word	0x20010000
 8000d3c:	00000400 	.word	0x00000400
 8000d40:	20000220 	.word	0x20000220
 8000d44:	20000300 	.word	0x20000300

08000d48 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d4c:	4b17      	ldr	r3, [pc, #92]	; (8000dac <SystemInit+0x64>)
 8000d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d52:	4a16      	ldr	r2, [pc, #88]	; (8000dac <SystemInit+0x64>)
 8000d54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <SystemInit+0x68>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a13      	ldr	r2, [pc, #76]	; (8000db0 <SystemInit+0x68>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000d68:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <SystemInit+0x68>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000d6e:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <SystemInit+0x68>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a0f      	ldr	r2, [pc, #60]	; (8000db0 <SystemInit+0x68>)
 8000d74:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d78:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d7c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <SystemInit+0x68>)
 8000d80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d84:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d86:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <SystemInit+0x68>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a09      	ldr	r2, [pc, #36]	; (8000db0 <SystemInit+0x68>)
 8000d8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d90:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d92:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <SystemInit+0x68>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d98:	4b04      	ldr	r3, [pc, #16]	; (8000dac <SystemInit+0x64>)
 8000d9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d9e:	609a      	str	r2, [r3, #8]
#endif
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	e000ed00 	.word	0xe000ed00
 8000db0:	40021000 	.word	0x40021000

08000db4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000db4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000db8:	f7ff ffc6 	bl	8000d48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000dbc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000dbe:	e003      	b.n	8000dc8 <LoopCopyDataInit>

08000dc0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000dc0:	4b0b      	ldr	r3, [pc, #44]	; (8000df0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000dc2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000dc4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000dc6:	3104      	adds	r1, #4

08000dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000dc8:	480a      	ldr	r0, [pc, #40]	; (8000df4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000dca:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000dcc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000dce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000dd0:	d3f6      	bcc.n	8000dc0 <CopyDataInit>
	ldr	r2, =_sbss
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	; (8000dfc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000dd4:	e002      	b.n	8000ddc <LoopFillZerobss>

08000dd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000dd6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000dd8:	f842 3b04 	str.w	r3, [r2], #4

08000ddc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ddc:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <LoopForever+0x16>)
	cmp	r2, r3
 8000dde:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000de0:	d3f9      	bcc.n	8000dd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000de2:	f003 f9e5 	bl	80041b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000de6:	f7ff fbc3 	bl	8000570 <main>

08000dea <LoopForever>:

LoopForever:
    b LoopForever
 8000dea:	e7fe      	b.n	8000dea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000dec:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000df0:	08005e60 	.word	0x08005e60
	ldr	r0, =_sdata
 8000df4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000df8:	20000204 	.word	0x20000204
	ldr	r2, =_sbss
 8000dfc:	20000204 	.word	0x20000204
	ldr	r3, = _ebss
 8000e00:	20000300 	.word	0x20000300

08000e04 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e04:	e7fe      	b.n	8000e04 <ADC1_IRQHandler>

08000e06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e06:	b580      	push	{r7, lr}
 8000e08:	b082      	sub	sp, #8
 8000e0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e10:	2003      	movs	r0, #3
 8000e12:	f000 f941 	bl	8001098 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e16:	2000      	movs	r0, #0
 8000e18:	f000 f80e 	bl	8000e38 <HAL_InitTick>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d002      	beq.n	8000e28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	71fb      	strb	r3, [r7, #7]
 8000e26:	e001      	b.n	8000e2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e28:	f7ff fdea 	bl	8000a00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e40:	2300      	movs	r3, #0
 8000e42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e44:	4b17      	ldr	r3, [pc, #92]	; (8000ea4 <HAL_InitTick+0x6c>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d023      	beq.n	8000e94 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e4c:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <HAL_InitTick+0x70>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <HAL_InitTick+0x6c>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	4619      	mov	r1, r3
 8000e56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 f93f 	bl	80010e6 <HAL_SYSTICK_Config>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d10f      	bne.n	8000e8e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2b0f      	cmp	r3, #15
 8000e72:	d809      	bhi.n	8000e88 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e74:	2200      	movs	r2, #0
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7c:	f000 f917 	bl	80010ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e80:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <HAL_InitTick+0x74>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	e007      	b.n	8000e98 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	73fb      	strb	r3, [r7, #15]
 8000e8c:	e004      	b.n	8000e98 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	73fb      	strb	r3, [r7, #15]
 8000e92:	e001      	b.n	8000e98 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
 8000e96:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20000030 	.word	0x20000030
 8000ea8:	20000028 	.word	0x20000028
 8000eac:	2000002c 	.word	0x2000002c

08000eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000eb4:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_IncTick+0x20>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <HAL_IncTick+0x24>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	4a04      	ldr	r2, [pc, #16]	; (8000ed4 <HAL_IncTick+0x24>)
 8000ec2:	6013      	str	r3, [r2, #0]
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	20000030 	.word	0x20000030
 8000ed4:	200002f8 	.word	0x200002f8

08000ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  return uwTick;
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <HAL_GetTick+0x14>)
 8000ede:	681b      	ldr	r3, [r3, #0]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	200002f8 	.word	0x200002f8

08000ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef8:	f7ff ffee 	bl	8000ed8 <HAL_GetTick>
 8000efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f08:	d005      	beq.n	8000f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <HAL_Delay+0x40>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	461a      	mov	r2, r3
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	4413      	add	r3, r2
 8000f14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f16:	bf00      	nop
 8000f18:	f7ff ffde 	bl	8000ed8 <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	68fa      	ldr	r2, [r7, #12]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d8f7      	bhi.n	8000f18 <HAL_Delay+0x28>
  {
  }
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000030 	.word	0x20000030

08000f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f44:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <__NVIC_SetPriorityGrouping+0x44>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f50:	4013      	ands	r3, r2
 8000f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f66:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <__NVIC_SetPriorityGrouping+0x44>)
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	60d3      	str	r3, [r2, #12]
}
 8000f6c:	bf00      	nop
 8000f6e:	3714      	adds	r7, #20
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <__NVIC_GetPriorityGrouping+0x18>)
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	0a1b      	lsrs	r3, r3, #8
 8000f86:	f003 0307 	and.w	r3, r3, #7
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	6039      	str	r1, [r7, #0]
 8000fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	db0a      	blt.n	8000fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	490c      	ldr	r1, [pc, #48]	; (8000fe4 <__NVIC_SetPriority+0x4c>)
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	0112      	lsls	r2, r2, #4
 8000fb8:	b2d2      	uxtb	r2, r2
 8000fba:	440b      	add	r3, r1
 8000fbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc0:	e00a      	b.n	8000fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	4908      	ldr	r1, [pc, #32]	; (8000fe8 <__NVIC_SetPriority+0x50>)
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	f003 030f 	and.w	r3, r3, #15
 8000fce:	3b04      	subs	r3, #4
 8000fd0:	0112      	lsls	r2, r2, #4
 8000fd2:	b2d2      	uxtb	r2, r2
 8000fd4:	440b      	add	r3, r1
 8000fd6:	761a      	strb	r2, [r3, #24]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000e100 	.word	0xe000e100
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b089      	sub	sp, #36	; 0x24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	f1c3 0307 	rsb	r3, r3, #7
 8001006:	2b04      	cmp	r3, #4
 8001008:	bf28      	it	cs
 800100a:	2304      	movcs	r3, #4
 800100c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3304      	adds	r3, #4
 8001012:	2b06      	cmp	r3, #6
 8001014:	d902      	bls.n	800101c <NVIC_EncodePriority+0x30>
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	3b03      	subs	r3, #3
 800101a:	e000      	b.n	800101e <NVIC_EncodePriority+0x32>
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	f04f 32ff 	mov.w	r2, #4294967295
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43da      	mvns	r2, r3
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	401a      	ands	r2, r3
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001034:	f04f 31ff 	mov.w	r1, #4294967295
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	fa01 f303 	lsl.w	r3, r1, r3
 800103e:	43d9      	mvns	r1, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001044:	4313      	orrs	r3, r2
         );
}
 8001046:	4618      	mov	r0, r3
 8001048:	3724      	adds	r7, #36	; 0x24
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001064:	d301      	bcc.n	800106a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001066:	2301      	movs	r3, #1
 8001068:	e00f      	b.n	800108a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106a:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <SysTick_Config+0x40>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3b01      	subs	r3, #1
 8001070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001072:	210f      	movs	r1, #15
 8001074:	f04f 30ff 	mov.w	r0, #4294967295
 8001078:	f7ff ff8e 	bl	8000f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <SysTick_Config+0x40>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	4b04      	ldr	r3, [pc, #16]	; (8001094 <SysTick_Config+0x40>)
 8001084:	2207      	movs	r2, #7
 8001086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	e000e010 	.word	0xe000e010

08001098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff ff47 	bl	8000f34 <__NVIC_SetPriorityGrouping>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	4603      	mov	r3, r0
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010c0:	f7ff ff5c 	bl	8000f7c <__NVIC_GetPriorityGrouping>
 80010c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	6978      	ldr	r0, [r7, #20]
 80010cc:	f7ff ff8e 	bl	8000fec <NVIC_EncodePriority>
 80010d0:	4602      	mov	r2, r0
 80010d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d6:	4611      	mov	r1, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff5d 	bl	8000f98 <__NVIC_SetPriority>
}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ffb0 	bl	8001054 <SysTick_Config>
 80010f4:	4603      	mov	r3, r0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001100:	b480      	push	{r7}
 8001102:	b087      	sub	sp, #28
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800110e:	e148      	b.n	80013a2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	2101      	movs	r1, #1
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	fa01 f303 	lsl.w	r3, r1, r3
 800111c:	4013      	ands	r3, r2
 800111e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	f000 813a 	beq.w	800139c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d00b      	beq.n	8001148 <HAL_GPIO_Init+0x48>
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d007      	beq.n	8001148 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800113c:	2b11      	cmp	r3, #17
 800113e:	d003      	beq.n	8001148 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b12      	cmp	r3, #18
 8001146:	d130      	bne.n	80011aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	2203      	movs	r2, #3
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	4013      	ands	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800117e:	2201      	movs	r2, #1
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	4013      	ands	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	091b      	lsrs	r3, r3, #4
 8001194:	f003 0201 	and.w	r2, r3, #1
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	2203      	movs	r2, #3
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4013      	ands	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0xea>
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b12      	cmp	r3, #18
 80011e8:	d123      	bne.n	8001232 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	08da      	lsrs	r2, r3, #3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	3208      	adds	r2, #8
 80011f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	220f      	movs	r2, #15
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	43db      	mvns	r3, r3
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	4013      	ands	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	691a      	ldr	r2, [r3, #16]
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	f003 0307 	and.w	r3, r3, #7
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	4313      	orrs	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	08da      	lsrs	r2, r3, #3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3208      	adds	r2, #8
 800122c:	6939      	ldr	r1, [r7, #16]
 800122e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	2203      	movs	r2, #3
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	43db      	mvns	r3, r3
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	4013      	ands	r3, r2
 8001248:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 0203 	and.w	r2, r3, #3
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126e:	2b00      	cmp	r3, #0
 8001270:	f000 8094 	beq.w	800139c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001274:	4b52      	ldr	r3, [pc, #328]	; (80013c0 <HAL_GPIO_Init+0x2c0>)
 8001276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001278:	4a51      	ldr	r2, [pc, #324]	; (80013c0 <HAL_GPIO_Init+0x2c0>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	6613      	str	r3, [r2, #96]	; 0x60
 8001280:	4b4f      	ldr	r3, [pc, #316]	; (80013c0 <HAL_GPIO_Init+0x2c0>)
 8001282:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001284:	f003 0301 	and.w	r3, r3, #1
 8001288:	60bb      	str	r3, [r7, #8]
 800128a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800128c:	4a4d      	ldr	r2, [pc, #308]	; (80013c4 <HAL_GPIO_Init+0x2c4>)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	089b      	lsrs	r3, r3, #2
 8001292:	3302      	adds	r3, #2
 8001294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001298:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	f003 0303 	and.w	r3, r3, #3
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	220f      	movs	r2, #15
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43db      	mvns	r3, r3
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	4013      	ands	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012b6:	d00d      	beq.n	80012d4 <HAL_GPIO_Init+0x1d4>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a43      	ldr	r2, [pc, #268]	; (80013c8 <HAL_GPIO_Init+0x2c8>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d007      	beq.n	80012d0 <HAL_GPIO_Init+0x1d0>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a42      	ldr	r2, [pc, #264]	; (80013cc <HAL_GPIO_Init+0x2cc>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d101      	bne.n	80012cc <HAL_GPIO_Init+0x1cc>
 80012c8:	2302      	movs	r3, #2
 80012ca:	e004      	b.n	80012d6 <HAL_GPIO_Init+0x1d6>
 80012cc:	2307      	movs	r3, #7
 80012ce:	e002      	b.n	80012d6 <HAL_GPIO_Init+0x1d6>
 80012d0:	2301      	movs	r3, #1
 80012d2:	e000      	b.n	80012d6 <HAL_GPIO_Init+0x1d6>
 80012d4:	2300      	movs	r3, #0
 80012d6:	697a      	ldr	r2, [r7, #20]
 80012d8:	f002 0203 	and.w	r2, r2, #3
 80012dc:	0092      	lsls	r2, r2, #2
 80012de:	4093      	lsls	r3, r2
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012e6:	4937      	ldr	r1, [pc, #220]	; (80013c4 <HAL_GPIO_Init+0x2c4>)
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	089b      	lsrs	r3, r3, #2
 80012ec:	3302      	adds	r3, #2
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012f4:	4b36      	ldr	r3, [pc, #216]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	43db      	mvns	r3, r3
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	4013      	ands	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800130c:	2b00      	cmp	r3, #0
 800130e:	d003      	beq.n	8001318 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	4313      	orrs	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001318:	4a2d      	ldr	r2, [pc, #180]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800131e:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	43db      	mvns	r3, r3
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	4013      	ands	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4313      	orrs	r3, r2
 8001340:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001342:	4a23      	ldr	r2, [pc, #140]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001348:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	43db      	mvns	r3, r3
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800136c:	4a18      	ldr	r2, [pc, #96]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	43db      	mvns	r3, r3
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	4013      	ands	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4313      	orrs	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001396:	4a0e      	ldr	r2, [pc, #56]	; (80013d0 <HAL_GPIO_Init+0x2d0>)
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3301      	adds	r3, #1
 80013a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	fa22 f303 	lsr.w	r3, r2, r3
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	f47f aeaf 	bne.w	8001110 <HAL_GPIO_Init+0x10>
  }
}
 80013b2:	bf00      	nop
 80013b4:	371c      	adds	r7, #28
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40010000 	.word	0x40010000
 80013c8:	48000400 	.word	0x48000400
 80013cc:	48000800 	.word	0x48000800
 80013d0:	40010400 	.word	0x40010400

080013d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	807b      	strh	r3, [r7, #2]
 80013e0:	4613      	mov	r3, r2
 80013e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013e4:	787b      	ldrb	r3, [r7, #1]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ea:	887a      	ldrh	r2, [r7, #2]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013f0:	e002      	b.n	80013f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013f2:	887a      	ldrh	r2, [r7, #2]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a04      	ldr	r2, [pc, #16]	; (8001420 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800140e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001412:	6013      	str	r3, [r2, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40007000 	.word	0x40007000

08001424 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <HAL_PWREx_GetVoltageRange+0x18>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40007000 	.word	0x40007000

08001440 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800144e:	d130      	bne.n	80014b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001450:	4b23      	ldr	r3, [pc, #140]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001458:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800145c:	d038      	beq.n	80014d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800145e:	4b20      	ldr	r3, [pc, #128]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001466:	4a1e      	ldr	r2, [pc, #120]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001468:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800146c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2232      	movs	r2, #50	; 0x32
 8001474:	fb02 f303 	mul.w	r3, r2, r3
 8001478:	4a1b      	ldr	r2, [pc, #108]	; (80014e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800147a:	fba2 2303 	umull	r2, r3, r2, r3
 800147e:	0c9b      	lsrs	r3, r3, #18
 8001480:	3301      	adds	r3, #1
 8001482:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001484:	e002      	b.n	800148c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	3b01      	subs	r3, #1
 800148a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800148c:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800148e:	695b      	ldr	r3, [r3, #20]
 8001490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001494:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001498:	d102      	bne.n	80014a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1f2      	bne.n	8001486 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014a0:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ac:	d110      	bne.n	80014d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e00f      	b.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014be:	d007      	beq.n	80014d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014c0:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014c8:	4a05      	ldr	r2, [pc, #20]	; (80014e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40007000 	.word	0x40007000
 80014e4:	20000028 	.word	0x20000028
 80014e8:	431bde83 	.word	0x431bde83

080014ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	f000 bc11 	b.w	8001d22 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001500:	4ba0      	ldr	r3, [pc, #640]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 030c 	and.w	r3, r3, #12
 8001508:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800150a:	4b9e      	ldr	r3, [pc, #632]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0310 	and.w	r3, r3, #16
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 80e4 	beq.w	80016ea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d007      	beq.n	8001538 <HAL_RCC_OscConfig+0x4c>
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	2b0c      	cmp	r3, #12
 800152c:	f040 808b 	bne.w	8001646 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	2b01      	cmp	r3, #1
 8001534:	f040 8087 	bne.w	8001646 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001538:	4b92      	ldr	r3, [pc, #584]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0302 	and.w	r3, r3, #2
 8001540:	2b00      	cmp	r3, #0
 8001542:	d005      	beq.n	8001550 <HAL_RCC_OscConfig+0x64>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d101      	bne.n	8001550 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e3e8      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1a      	ldr	r2, [r3, #32]
 8001554:	4b8b      	ldr	r3, [pc, #556]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0308 	and.w	r3, r3, #8
 800155c:	2b00      	cmp	r3, #0
 800155e:	d004      	beq.n	800156a <HAL_RCC_OscConfig+0x7e>
 8001560:	4b88      	ldr	r3, [pc, #544]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001568:	e005      	b.n	8001576 <HAL_RCC_OscConfig+0x8a>
 800156a:	4b86      	ldr	r3, [pc, #536]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800156c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001570:	091b      	lsrs	r3, r3, #4
 8001572:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001576:	4293      	cmp	r3, r2
 8001578:	d223      	bcs.n	80015c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	4618      	mov	r0, r3
 8001580:	f000 fd78 	bl	8002074 <RCC_SetFlashLatencyFromMSIRange>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e3c9      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800158e:	4b7d      	ldr	r3, [pc, #500]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a7c      	ldr	r2, [pc, #496]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001594:	f043 0308 	orr.w	r3, r3, #8
 8001598:	6013      	str	r3, [r2, #0]
 800159a:	4b7a      	ldr	r3, [pc, #488]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	4977      	ldr	r1, [pc, #476]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015a8:	4313      	orrs	r3, r2
 80015aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015ac:	4b75      	ldr	r3, [pc, #468]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	4972      	ldr	r1, [pc, #456]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015bc:	4313      	orrs	r3, r2
 80015be:	604b      	str	r3, [r1, #4]
 80015c0:	e025      	b.n	800160e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015c2:	4b70      	ldr	r3, [pc, #448]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a6f      	ldr	r2, [pc, #444]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015c8:	f043 0308 	orr.w	r3, r3, #8
 80015cc:	6013      	str	r3, [r2, #0]
 80015ce:	4b6d      	ldr	r3, [pc, #436]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a1b      	ldr	r3, [r3, #32]
 80015da:	496a      	ldr	r1, [pc, #424]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015dc:	4313      	orrs	r3, r2
 80015de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015e0:	4b68      	ldr	r3, [pc, #416]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	021b      	lsls	r3, r3, #8
 80015ee:	4965      	ldr	r1, [pc, #404]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d109      	bne.n	800160e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 fd38 	bl	8002074 <RCC_SetFlashLatencyFromMSIRange>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e389      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800160e:	f000 fc6f 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8001612:	4601      	mov	r1, r0
 8001614:	4b5b      	ldr	r3, [pc, #364]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	091b      	lsrs	r3, r3, #4
 800161a:	f003 030f 	and.w	r3, r3, #15
 800161e:	4a5a      	ldr	r2, [pc, #360]	; (8001788 <HAL_RCC_OscConfig+0x29c>)
 8001620:	5cd3      	ldrb	r3, [r2, r3]
 8001622:	f003 031f 	and.w	r3, r3, #31
 8001626:	fa21 f303 	lsr.w	r3, r1, r3
 800162a:	4a58      	ldr	r2, [pc, #352]	; (800178c <HAL_RCC_OscConfig+0x2a0>)
 800162c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800162e:	4b58      	ldr	r3, [pc, #352]	; (8001790 <HAL_RCC_OscConfig+0x2a4>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff fc00 	bl	8000e38 <HAL_InitTick>
 8001638:	4603      	mov	r3, r0
 800163a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d052      	beq.n	80016e8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	e36d      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d032      	beq.n	80016b4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800164e:	4b4d      	ldr	r3, [pc, #308]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a4c      	ldr	r2, [pc, #304]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800165a:	f7ff fc3d 	bl	8000ed8 <HAL_GetTick>
 800165e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001660:	e008      	b.n	8001674 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001662:	f7ff fc39 	bl	8000ed8 <HAL_GetTick>
 8001666:	4602      	mov	r2, r0
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b02      	cmp	r3, #2
 800166e:	d901      	bls.n	8001674 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e356      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001674:	4b43      	ldr	r3, [pc, #268]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0302 	and.w	r3, r3, #2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d0f0      	beq.n	8001662 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001680:	4b40      	ldr	r3, [pc, #256]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a3f      	ldr	r2, [pc, #252]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001686:	f043 0308 	orr.w	r3, r3, #8
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	4b3d      	ldr	r3, [pc, #244]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6a1b      	ldr	r3, [r3, #32]
 8001698:	493a      	ldr	r1, [pc, #232]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800169a:	4313      	orrs	r3, r2
 800169c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800169e:	4b39      	ldr	r3, [pc, #228]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	021b      	lsls	r3, r3, #8
 80016ac:	4935      	ldr	r1, [pc, #212]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	604b      	str	r3, [r1, #4]
 80016b2:	e01a      	b.n	80016ea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016b4:	4b33      	ldr	r3, [pc, #204]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a32      	ldr	r2, [pc, #200]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80016ba:	f023 0301 	bic.w	r3, r3, #1
 80016be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016c0:	f7ff fc0a 	bl	8000ed8 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016c8:	f7ff fc06 	bl	8000ed8 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e323      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016da:	4b2a      	ldr	r3, [pc, #168]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1f0      	bne.n	80016c8 <HAL_RCC_OscConfig+0x1dc>
 80016e6:	e000      	b.n	80016ea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d073      	beq.n	80017de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	2b08      	cmp	r3, #8
 80016fa:	d005      	beq.n	8001708 <HAL_RCC_OscConfig+0x21c>
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	2b0c      	cmp	r3, #12
 8001700:	d10e      	bne.n	8001720 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	2b03      	cmp	r3, #3
 8001706:	d10b      	bne.n	8001720 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001708:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d063      	beq.n	80017dc <HAL_RCC_OscConfig+0x2f0>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d15f      	bne.n	80017dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e300      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001728:	d106      	bne.n	8001738 <HAL_RCC_OscConfig+0x24c>
 800172a:	4b16      	ldr	r3, [pc, #88]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a15      	ldr	r2, [pc, #84]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001734:	6013      	str	r3, [r2, #0]
 8001736:	e01d      	b.n	8001774 <HAL_RCC_OscConfig+0x288>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001740:	d10c      	bne.n	800175c <HAL_RCC_OscConfig+0x270>
 8001742:	4b10      	ldr	r3, [pc, #64]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a0f      	ldr	r2, [pc, #60]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800174c:	6013      	str	r3, [r2, #0]
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a0c      	ldr	r2, [pc, #48]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001758:	6013      	str	r3, [r2, #0]
 800175a:	e00b      	b.n	8001774 <HAL_RCC_OscConfig+0x288>
 800175c:	4b09      	ldr	r3, [pc, #36]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a08      	ldr	r2, [pc, #32]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 8001762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001766:	6013      	str	r3, [r2, #0]
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a05      	ldr	r2, [pc, #20]	; (8001784 <HAL_RCC_OscConfig+0x298>)
 800176e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d01b      	beq.n	80017b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800177c:	f7ff fbac 	bl	8000ed8 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001782:	e010      	b.n	80017a6 <HAL_RCC_OscConfig+0x2ba>
 8001784:	40021000 	.word	0x40021000
 8001788:	08005c48 	.word	0x08005c48
 800178c:	20000028 	.word	0x20000028
 8001790:	2000002c 	.word	0x2000002c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001794:	f7ff fba0 	bl	8000ed8 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b64      	cmp	r3, #100	; 0x64
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e2bd      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017a6:	4baf      	ldr	r3, [pc, #700]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0f0      	beq.n	8001794 <HAL_RCC_OscConfig+0x2a8>
 80017b2:	e014      	b.n	80017de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b4:	f7ff fb90 	bl	8000ed8 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017bc:	f7ff fb8c 	bl	8000ed8 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b64      	cmp	r3, #100	; 0x64
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e2a9      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017ce:	4ba5      	ldr	r3, [pc, #660]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d1f0      	bne.n	80017bc <HAL_RCC_OscConfig+0x2d0>
 80017da:	e000      	b.n	80017de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d060      	beq.n	80018ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	2b04      	cmp	r3, #4
 80017ee:	d005      	beq.n	80017fc <HAL_RCC_OscConfig+0x310>
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	2b0c      	cmp	r3, #12
 80017f4:	d119      	bne.n	800182a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d116      	bne.n	800182a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017fc:	4b99      	ldr	r3, [pc, #612]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001804:	2b00      	cmp	r3, #0
 8001806:	d005      	beq.n	8001814 <HAL_RCC_OscConfig+0x328>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e286      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001814:	4b93      	ldr	r3, [pc, #588]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	4990      	ldr	r1, [pc, #576]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001828:	e040      	b.n	80018ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d023      	beq.n	800187a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001832:	4b8c      	ldr	r3, [pc, #560]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a8b      	ldr	r2, [pc, #556]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800183c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183e:	f7ff fb4b 	bl	8000ed8 <HAL_GetTick>
 8001842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001844:	e008      	b.n	8001858 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001846:	f7ff fb47 	bl	8000ed8 <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d901      	bls.n	8001858 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e264      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001858:	4b82      	ldr	r3, [pc, #520]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001860:	2b00      	cmp	r3, #0
 8001862:	d0f0      	beq.n	8001846 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001864:	4b7f      	ldr	r3, [pc, #508]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	061b      	lsls	r3, r3, #24
 8001872:	497c      	ldr	r1, [pc, #496]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001874:	4313      	orrs	r3, r2
 8001876:	604b      	str	r3, [r1, #4]
 8001878:	e018      	b.n	80018ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800187a:	4b7a      	ldr	r3, [pc, #488]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a79      	ldr	r2, [pc, #484]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001880:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001884:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001886:	f7ff fb27 	bl	8000ed8 <HAL_GetTick>
 800188a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800188e:	f7ff fb23 	bl	8000ed8 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e240      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018a0:	4b70      	ldr	r3, [pc, #448]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d1f0      	bne.n	800188e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0308 	and.w	r3, r3, #8
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d03c      	beq.n	8001932 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	695b      	ldr	r3, [r3, #20]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d01c      	beq.n	80018fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018c0:	4b68      	ldr	r3, [pc, #416]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80018c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018c6:	4a67      	ldr	r2, [pc, #412]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d0:	f7ff fb02 	bl	8000ed8 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d8:	f7ff fafe 	bl	8000ed8 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e21b      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018ea:	4b5e      	ldr	r3, [pc, #376]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80018ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0ef      	beq.n	80018d8 <HAL_RCC_OscConfig+0x3ec>
 80018f8:	e01b      	b.n	8001932 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018fa:	4b5a      	ldr	r3, [pc, #360]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80018fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001900:	4a58      	ldr	r2, [pc, #352]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001902:	f023 0301 	bic.w	r3, r3, #1
 8001906:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800190a:	f7ff fae5 	bl	8000ed8 <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001910:	e008      	b.n	8001924 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001912:	f7ff fae1 	bl	8000ed8 <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d901      	bls.n	8001924 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e1fe      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001924:	4b4f      	ldr	r3, [pc, #316]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001926:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1ef      	bne.n	8001912 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0304 	and.w	r3, r3, #4
 800193a:	2b00      	cmp	r3, #0
 800193c:	f000 80a6 	beq.w	8001a8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001940:	2300      	movs	r3, #0
 8001942:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001944:	4b47      	ldr	r3, [pc, #284]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001948:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d10d      	bne.n	800196c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001950:	4b44      	ldr	r3, [pc, #272]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001954:	4a43      	ldr	r2, [pc, #268]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001956:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800195a:	6593      	str	r3, [r2, #88]	; 0x58
 800195c:	4b41      	ldr	r3, [pc, #260]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 800195e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001968:	2301      	movs	r3, #1
 800196a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800196c:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <HAL_RCC_OscConfig+0x57c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001974:	2b00      	cmp	r3, #0
 8001976:	d118      	bne.n	80019aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001978:	4b3b      	ldr	r3, [pc, #236]	; (8001a68 <HAL_RCC_OscConfig+0x57c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a3a      	ldr	r2, [pc, #232]	; (8001a68 <HAL_RCC_OscConfig+0x57c>)
 800197e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001982:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001984:	f7ff faa8 	bl	8000ed8 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800198c:	f7ff faa4 	bl	8000ed8 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e1c1      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800199e:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <HAL_RCC_OscConfig+0x57c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d0f0      	beq.n	800198c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d108      	bne.n	80019c4 <HAL_RCC_OscConfig+0x4d8>
 80019b2:	4b2c      	ldr	r3, [pc, #176]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019b8:	4a2a      	ldr	r2, [pc, #168]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019ba:	f043 0301 	orr.w	r3, r3, #1
 80019be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019c2:	e024      	b.n	8001a0e <HAL_RCC_OscConfig+0x522>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	2b05      	cmp	r3, #5
 80019ca:	d110      	bne.n	80019ee <HAL_RCC_OscConfig+0x502>
 80019cc:	4b25      	ldr	r3, [pc, #148]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019d2:	4a24      	ldr	r2, [pc, #144]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019d4:	f043 0304 	orr.w	r3, r3, #4
 80019d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019dc:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019e2:	4a20      	ldr	r2, [pc, #128]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019ec:	e00f      	b.n	8001a0e <HAL_RCC_OscConfig+0x522>
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019f4:	4a1b      	ldr	r2, [pc, #108]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 80019f6:	f023 0301 	bic.w	r3, r3, #1
 80019fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019fe:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a04:	4a17      	ldr	r2, [pc, #92]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001a06:	f023 0304 	bic.w	r3, r3, #4
 8001a0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d016      	beq.n	8001a44 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a16:	f7ff fa5f 	bl	8000ed8 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a1c:	e00a      	b.n	8001a34 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a1e:	f7ff fa5b 	bl	8000ed8 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e176      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a34:	4b0b      	ldr	r3, [pc, #44]	; (8001a64 <HAL_RCC_OscConfig+0x578>)
 8001a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0ed      	beq.n	8001a1e <HAL_RCC_OscConfig+0x532>
 8001a42:	e01a      	b.n	8001a7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a44:	f7ff fa48 	bl	8000ed8 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a4a:	e00f      	b.n	8001a6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a4c:	f7ff fa44 	bl	8000ed8 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d906      	bls.n	8001a6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e15f      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a6c:	4baa      	ldr	r3, [pc, #680]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1e8      	bne.n	8001a4c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a7a:	7ffb      	ldrb	r3, [r7, #31]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d105      	bne.n	8001a8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a80:	4ba5      	ldr	r3, [pc, #660]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a84:	4aa4      	ldr	r2, [pc, #656]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001a86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a8a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0320 	and.w	r3, r3, #32
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d03c      	beq.n	8001b12 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d01c      	beq.n	8001ada <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001aa0:	4b9d      	ldr	r3, [pc, #628]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001aa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001aa6:	4a9c      	ldr	r2, [pc, #624]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab0:	f7ff fa12 	bl	8000ed8 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ab8:	f7ff fa0e 	bl	8000ed8 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e12b      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001aca:	4b93      	ldr	r3, [pc, #588]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001acc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0ef      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x5cc>
 8001ad8:	e01b      	b.n	8001b12 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ada:	4b8f      	ldr	r3, [pc, #572]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001adc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ae0:	4a8d      	ldr	r2, [pc, #564]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001ae2:	f023 0301 	bic.w	r3, r3, #1
 8001ae6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aea:	f7ff f9f5 	bl	8000ed8 <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001af2:	f7ff f9f1 	bl	8000ed8 <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e10e      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b04:	4b84      	ldr	r3, [pc, #528]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001b06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1ef      	bne.n	8001af2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f000 8102 	beq.w	8001d20 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	f040 80c5 	bne.w	8001cb0 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b26:	4b7c      	ldr	r3, [pc, #496]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	f003 0203 	and.w	r2, r3, #3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d12c      	bne.n	8001b94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b44:	3b01      	subs	r3, #1
 8001b46:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d123      	bne.n	8001b94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b56:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d11b      	bne.n	8001b94 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b66:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d113      	bne.n	8001b94 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b76:	085b      	lsrs	r3, r3, #1
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d109      	bne.n	8001b94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	085b      	lsrs	r3, r3, #1
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d067      	beq.n	8001c64 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	2b0c      	cmp	r3, #12
 8001b98:	d062      	beq.n	8001c60 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b9a:	4b5f      	ldr	r3, [pc, #380]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e0bb      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001baa:	4b5b      	ldr	r3, [pc, #364]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a5a      	ldr	r2, [pc, #360]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001bb0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001bb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001bb6:	f7ff f98f 	bl	8000ed8 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bbe:	f7ff f98b 	bl	8000ed8 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e0a8      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bd0:	4b51      	ldr	r3, [pc, #324]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1f0      	bne.n	8001bbe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bdc:	4b4e      	ldr	r3, [pc, #312]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001bde:	68da      	ldr	r2, [r3, #12]
 8001be0:	4b4e      	ldr	r3, [pc, #312]	; (8001d1c <HAL_RCC_OscConfig+0x830>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bec:	3a01      	subs	r2, #1
 8001bee:	0112      	lsls	r2, r2, #4
 8001bf0:	4311      	orrs	r1, r2
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bf6:	0212      	lsls	r2, r2, #8
 8001bf8:	4311      	orrs	r1, r2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001bfe:	0852      	lsrs	r2, r2, #1
 8001c00:	3a01      	subs	r2, #1
 8001c02:	0552      	lsls	r2, r2, #21
 8001c04:	4311      	orrs	r1, r2
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c0a:	0852      	lsrs	r2, r2, #1
 8001c0c:	3a01      	subs	r2, #1
 8001c0e:	0652      	lsls	r2, r2, #25
 8001c10:	4311      	orrs	r1, r2
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c16:	06d2      	lsls	r2, r2, #27
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	493f      	ldr	r1, [pc, #252]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c20:	4b3d      	ldr	r3, [pc, #244]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a3c      	ldr	r2, [pc, #240]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c2c:	4b3a      	ldr	r3, [pc, #232]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	4a39      	ldr	r2, [pc, #228]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c38:	f7ff f94e 	bl	8000ed8 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c40:	f7ff f94a 	bl	8000ed8 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e067      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c52:	4b31      	ldr	r3, [pc, #196]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c5e:	e05f      	b.n	8001d20 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e05e      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c64:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d157      	bne.n	8001d20 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c70:	4b29      	ldr	r3, [pc, #164]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a28      	ldr	r2, [pc, #160]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c7c:	4b26      	ldr	r3, [pc, #152]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	4a25      	ldr	r2, [pc, #148]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001c82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c88:	f7ff f926 	bl	8000ed8 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c90:	f7ff f922 	bl	8000ed8 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e03f      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ca2:	4b1d      	ldr	r3, [pc, #116]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d0f0      	beq.n	8001c90 <HAL_RCC_OscConfig+0x7a4>
 8001cae:	e037      	b.n	8001d20 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	2b0c      	cmp	r3, #12
 8001cb4:	d02d      	beq.n	8001d12 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a17      	ldr	r2, [pc, #92]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001cbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cc0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d105      	bne.n	8001cda <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001cce:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	4a11      	ldr	r2, [pc, #68]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001cd4:	f023 0303 	bic.w	r3, r3, #3
 8001cd8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001cda:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	4a0e      	ldr	r2, [pc, #56]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001ce0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001ce4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ce8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7ff f8f5 	bl	8000ed8 <HAL_GetTick>
 8001cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cf0:	e008      	b.n	8001d04 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf2:	f7ff f8f1 	bl	8000ed8 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d901      	bls.n	8001d04 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e00e      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d04:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <HAL_RCC_OscConfig+0x82c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1f0      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x806>
 8001d10:	e006      	b.n	8001d20 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e005      	b.n	8001d22 <HAL_RCC_OscConfig+0x836>
 8001d16:	bf00      	nop
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3720      	adds	r7, #32
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop

08001d2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d101      	bne.n	8001d40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e0c8      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d40:	4b66      	ldr	r3, [pc, #408]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0307 	and.w	r3, r3, #7
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d910      	bls.n	8001d70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4e:	4b63      	ldr	r3, [pc, #396]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f023 0207 	bic.w	r2, r3, #7
 8001d56:	4961      	ldr	r1, [pc, #388]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d5e:	4b5f      	ldr	r3, [pc, #380]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d001      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e0b0      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d04c      	beq.n	8001e16 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2b03      	cmp	r3, #3
 8001d82:	d107      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d84:	4b56      	ldr	r3, [pc, #344]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d121      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e09e      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d107      	bne.n	8001dac <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d9c:	4b50      	ldr	r3, [pc, #320]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d115      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e092      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d107      	bne.n	8001dc4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001db4:	4b4a      	ldr	r3, [pc, #296]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0302 	and.w	r3, r3, #2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d109      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e086      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dc4:	4b46      	ldr	r3, [pc, #280]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e07e      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dd4:	4b42      	ldr	r3, [pc, #264]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f023 0203 	bic.w	r2, r3, #3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	493f      	ldr	r1, [pc, #252]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001de6:	f7ff f877 	bl	8000ed8 <HAL_GetTick>
 8001dea:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dec:	e00a      	b.n	8001e04 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dee:	f7ff f873 	bl	8000ed8 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e066      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e04:	4b36      	ldr	r3, [pc, #216]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f003 020c 	and.w	r2, r3, #12
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d1eb      	bne.n	8001dee <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d008      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e22:	4b2f      	ldr	r3, [pc, #188]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	492c      	ldr	r1, [pc, #176]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e30:	4313      	orrs	r3, r2
 8001e32:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e34:	4b29      	ldr	r3, [pc, #164]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0307 	and.w	r3, r3, #7
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d210      	bcs.n	8001e64 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e42:	4b26      	ldr	r3, [pc, #152]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f023 0207 	bic.w	r2, r3, #7
 8001e4a:	4924      	ldr	r1, [pc, #144]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e52:	4b22      	ldr	r3, [pc, #136]	; (8001edc <HAL_RCC_ClockConfig+0x1b0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d001      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e036      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0304 	and.w	r3, r3, #4
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d008      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	4918      	ldr	r1, [pc, #96]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0308 	and.w	r3, r3, #8
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d009      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4910      	ldr	r1, [pc, #64]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ea2:	f000 f825 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8001ea6:	4601      	mov	r1, r0
 8001ea8:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <HAL_RCC_ClockConfig+0x1b4>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	091b      	lsrs	r3, r3, #4
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	4a0c      	ldr	r2, [pc, #48]	; (8001ee4 <HAL_RCC_ClockConfig+0x1b8>)
 8001eb4:	5cd3      	ldrb	r3, [r2, r3]
 8001eb6:	f003 031f 	and.w	r3, r3, #31
 8001eba:	fa21 f303 	lsr.w	r3, r1, r3
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	; (8001ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <HAL_RCC_ClockConfig+0x1c0>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe ffb6 	bl	8000e38 <HAL_InitTick>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ed0:	7afb      	ldrb	r3, [r7, #11]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40022000 	.word	0x40022000
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	08005c48 	.word	0x08005c48
 8001ee8:	20000028 	.word	0x20000028
 8001eec:	2000002c 	.word	0x2000002c

08001ef0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	; 0x24
 8001ef4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61fb      	str	r3, [r7, #28]
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001efe:	4b3d      	ldr	r3, [pc, #244]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f08:	4b3a      	ldr	r3, [pc, #232]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	f003 0303 	and.w	r3, r3, #3
 8001f10:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d005      	beq.n	8001f24 <HAL_RCC_GetSysClockFreq+0x34>
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	2b0c      	cmp	r3, #12
 8001f1c:	d121      	bne.n	8001f62 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d11e      	bne.n	8001f62 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f24:	4b33      	ldr	r3, [pc, #204]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0308 	and.w	r3, r3, #8
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d107      	bne.n	8001f40 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f30:	4b30      	ldr	r3, [pc, #192]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f36:	0a1b      	lsrs	r3, r3, #8
 8001f38:	f003 030f 	and.w	r3, r3, #15
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	e005      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f40:	4b2c      	ldr	r3, [pc, #176]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	091b      	lsrs	r3, r3, #4
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f4c:	4a2a      	ldr	r2, [pc, #168]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f54:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10d      	bne.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f60:	e00a      	b.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	2b04      	cmp	r3, #4
 8001f66:	d102      	bne.n	8001f6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f68:	4b24      	ldr	r3, [pc, #144]	; (8001ffc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f6a:	61bb      	str	r3, [r7, #24]
 8001f6c:	e004      	b.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	2b08      	cmp	r3, #8
 8001f72:	d101      	bne.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f74:	4b22      	ldr	r3, [pc, #136]	; (8002000 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f76:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	2b0c      	cmp	r3, #12
 8001f7c:	d133      	bne.n	8001fe6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f7e:	4b1d      	ldr	r3, [pc, #116]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f003 0303 	and.w	r3, r3, #3
 8001f86:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d002      	beq.n	8001f94 <HAL_RCC_GetSysClockFreq+0xa4>
 8001f8e:	2b03      	cmp	r3, #3
 8001f90:	d003      	beq.n	8001f9a <HAL_RCC_GetSysClockFreq+0xaa>
 8001f92:	e005      	b.n	8001fa0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f94:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f96:	617b      	str	r3, [r7, #20]
      break;
 8001f98:	e005      	b.n	8001fa6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f9a:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f9c:	617b      	str	r3, [r7, #20]
      break;
 8001f9e:	e002      	b.n	8001fa6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	617b      	str	r3, [r7, #20]
      break;
 8001fa4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fa6:	4b13      	ldr	r3, [pc, #76]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	091b      	lsrs	r3, r3, #4
 8001fac:	f003 0307 	and.w	r3, r3, #7
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	0a1b      	lsrs	r3, r3, #8
 8001fba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	fb02 f203 	mul.w	r2, r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fca:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fcc:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	0e5b      	lsrs	r3, r3, #25
 8001fd2:	f003 0303 	and.w	r3, r3, #3
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001fdc:	697a      	ldr	r2, [r7, #20]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001fe6:	69bb      	ldr	r3, [r7, #24]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3724      	adds	r7, #36	; 0x24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	08005c60 	.word	0x08005c60
 8001ffc:	00f42400 	.word	0x00f42400
 8002000:	007a1200 	.word	0x007a1200

08002004 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002008:	4b03      	ldr	r3, [pc, #12]	; (8002018 <HAL_RCC_GetHCLKFreq+0x14>)
 800200a:	681b      	ldr	r3, [r3, #0]
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20000028 	.word	0x20000028

0800201c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002020:	f7ff fff0 	bl	8002004 <HAL_RCC_GetHCLKFreq>
 8002024:	4601      	mov	r1, r0
 8002026:	4b06      	ldr	r3, [pc, #24]	; (8002040 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	0a1b      	lsrs	r3, r3, #8
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	4a04      	ldr	r2, [pc, #16]	; (8002044 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002032:	5cd3      	ldrb	r3, [r2, r3]
 8002034:	f003 031f 	and.w	r3, r3, #31
 8002038:	fa21 f303 	lsr.w	r3, r1, r3
}
 800203c:	4618      	mov	r0, r3
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40021000 	.word	0x40021000
 8002044:	08005c58 	.word	0x08005c58

08002048 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800204c:	f7ff ffda 	bl	8002004 <HAL_RCC_GetHCLKFreq>
 8002050:	4601      	mov	r1, r0
 8002052:	4b06      	ldr	r3, [pc, #24]	; (800206c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	0adb      	lsrs	r3, r3, #11
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	4a04      	ldr	r2, [pc, #16]	; (8002070 <HAL_RCC_GetPCLK2Freq+0x28>)
 800205e:	5cd3      	ldrb	r3, [r2, r3]
 8002060:	f003 031f 	and.w	r3, r3, #31
 8002064:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002068:	4618      	mov	r0, r3
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40021000 	.word	0x40021000
 8002070:	08005c58 	.word	0x08005c58

08002074 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002080:	4b2a      	ldr	r3, [pc, #168]	; (800212c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002084:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d003      	beq.n	8002094 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800208c:	f7ff f9ca 	bl	8001424 <HAL_PWREx_GetVoltageRange>
 8002090:	6178      	str	r0, [r7, #20]
 8002092:	e014      	b.n	80020be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002094:	4b25      	ldr	r3, [pc, #148]	; (800212c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002098:	4a24      	ldr	r2, [pc, #144]	; (800212c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800209a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800209e:	6593      	str	r3, [r2, #88]	; 0x58
 80020a0:	4b22      	ldr	r3, [pc, #136]	; (800212c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80020ac:	f7ff f9ba 	bl	8001424 <HAL_PWREx_GetVoltageRange>
 80020b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80020b2:	4b1e      	ldr	r3, [pc, #120]	; (800212c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b6:	4a1d      	ldr	r2, [pc, #116]	; (800212c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020bc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020c4:	d10b      	bne.n	80020de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b80      	cmp	r3, #128	; 0x80
 80020ca:	d919      	bls.n	8002100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2ba0      	cmp	r3, #160	; 0xa0
 80020d0:	d902      	bls.n	80020d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020d2:	2302      	movs	r3, #2
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	e013      	b.n	8002100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020d8:	2301      	movs	r3, #1
 80020da:	613b      	str	r3, [r7, #16]
 80020dc:	e010      	b.n	8002100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2b80      	cmp	r3, #128	; 0x80
 80020e2:	d902      	bls.n	80020ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020e4:	2303      	movs	r3, #3
 80020e6:	613b      	str	r3, [r7, #16]
 80020e8:	e00a      	b.n	8002100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b80      	cmp	r3, #128	; 0x80
 80020ee:	d102      	bne.n	80020f6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020f0:	2302      	movs	r3, #2
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	e004      	b.n	8002100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b70      	cmp	r3, #112	; 0x70
 80020fa:	d101      	bne.n	8002100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020fc:	2301      	movs	r3, #1
 80020fe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002100:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f023 0207 	bic.w	r2, r3, #7
 8002108:	4909      	ldr	r1, [pc, #36]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002110:	4b07      	ldr	r3, [pc, #28]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	429a      	cmp	r2, r3
 800211c:	d001      	beq.n	8002122 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40021000 	.word	0x40021000
 8002130:	40022000 	.word	0x40022000

08002134 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800213c:	2300      	movs	r3, #0
 800213e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002140:	2300      	movs	r3, #0
 8002142:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800214c:	2b00      	cmp	r3, #0
 800214e:	d02f      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002154:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002158:	d005      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800215a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800215e:	d015      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x58>
 8002160:	2b00      	cmp	r3, #0
 8002162:	d007      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002164:	e00f      	b.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002166:	4bac      	ldr	r3, [pc, #688]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	4aab      	ldr	r2, [pc, #684]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800216c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002170:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002172:	e00c      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	3304      	adds	r3, #4
 8002178:	2100      	movs	r1, #0
 800217a:	4618      	mov	r0, r3
 800217c:	f000 f9dc 	bl	8002538 <RCCEx_PLLSAI1_Config>
 8002180:	4603      	mov	r3, r0
 8002182:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002184:	e003      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	74fb      	strb	r3, [r7, #19]
      break;
 800218a:	e000      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 800218c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800218e:	7cfb      	ldrb	r3, [r7, #19]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d10b      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002194:	4ba0      	ldr	r3, [pc, #640]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a2:	499d      	ldr	r1, [pc, #628]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021aa:	e001      	b.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021ac:	7cfb      	ldrb	r3, [r7, #19]
 80021ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 8099 	beq.w	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021be:	2300      	movs	r3, #0
 80021c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021c2:	4b95      	ldr	r3, [pc, #596]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80021c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80021d2:	2300      	movs	r3, #0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00d      	beq.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021d8:	4b8f      	ldr	r3, [pc, #572]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80021da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021dc:	4a8e      	ldr	r2, [pc, #568]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80021de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021e2:	6593      	str	r3, [r2, #88]	; 0x58
 80021e4:	4b8c      	ldr	r3, [pc, #560]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80021e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021f0:	2301      	movs	r3, #1
 80021f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021f4:	4b89      	ldr	r3, [pc, #548]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a88      	ldr	r2, [pc, #544]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80021fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002200:	f7fe fe6a 	bl	8000ed8 <HAL_GetTick>
 8002204:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002206:	e009      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002208:	f7fe fe66 	bl	8000ed8 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d902      	bls.n	800221c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	74fb      	strb	r3, [r7, #19]
        break;
 800221a:	e005      	b.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800221c:	4b7f      	ldr	r3, [pc, #508]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0ef      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8002228:	7cfb      	ldrb	r3, [r7, #19]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d155      	bne.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800222e:	4b7a      	ldr	r3, [pc, #488]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002234:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002238:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01e      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002244:	697a      	ldr	r2, [r7, #20]
 8002246:	429a      	cmp	r2, r3
 8002248:	d019      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800224a:	4b73      	ldr	r3, [pc, #460]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800224c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002254:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002256:	4b70      	ldr	r3, [pc, #448]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800225c:	4a6e      	ldr	r2, [pc, #440]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800225e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002262:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002266:	4b6c      	ldr	r3, [pc, #432]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226c:	4a6a      	ldr	r2, [pc, #424]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800226e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002272:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002276:	4a68      	ldr	r2, [pc, #416]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b00      	cmp	r3, #0
 8002286:	d016      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7fe fe26 	bl	8000ed8 <HAL_GetTick>
 800228c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800228e:	e00b      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002290:	f7fe fe22 	bl	8000ed8 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	f241 3288 	movw	r2, #5000	; 0x1388
 800229e:	4293      	cmp	r3, r2
 80022a0:	d902      	bls.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	74fb      	strb	r3, [r7, #19]
            break;
 80022a6:	e006      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a8:	4b5b      	ldr	r3, [pc, #364]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80022aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0ec      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 80022b6:	7cfb      	ldrb	r3, [r7, #19]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10b      	bne.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022bc:	4b56      	ldr	r3, [pc, #344]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80022be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022ca:	4953      	ldr	r1, [pc, #332]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80022d2:	e004      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022d4:	7cfb      	ldrb	r3, [r7, #19]
 80022d6:	74bb      	strb	r3, [r7, #18]
 80022d8:	e001      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022da:	7cfb      	ldrb	r3, [r7, #19]
 80022dc:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022de:	7c7b      	ldrb	r3, [r7, #17]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d105      	bne.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022e4:	4b4c      	ldr	r3, [pc, #304]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e8:	4a4b      	ldr	r2, [pc, #300]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80022ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00a      	beq.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022fc:	4b46      	ldr	r3, [pc, #280]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80022fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002302:	f023 0203 	bic.w	r2, r3, #3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	4943      	ldr	r1, [pc, #268]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800230c:	4313      	orrs	r3, r2
 800230e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00a      	beq.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800231e:	4b3e      	ldr	r3, [pc, #248]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002324:	f023 020c 	bic.w	r2, r3, #12
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232c:	493a      	ldr	r1, [pc, #232]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800232e:	4313      	orrs	r3, r2
 8002330:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0320 	and.w	r3, r3, #32
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00a      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002340:	4b35      	ldr	r3, [pc, #212]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002346:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234e:	4932      	ldr	r1, [pc, #200]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002350:	4313      	orrs	r3, r2
 8002352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00a      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002362:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002368:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002370:	4929      	ldr	r1, [pc, #164]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002372:	4313      	orrs	r3, r2
 8002374:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00a      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002384:	4b24      	ldr	r3, [pc, #144]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002392:	4921      	ldr	r1, [pc, #132]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002394:	4313      	orrs	r3, r2
 8002396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00a      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023a6:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80023a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b4:	4918      	ldr	r1, [pc, #96]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00a      	beq.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023c8:	4b13      	ldr	r3, [pc, #76]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80023ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4910      	ldr	r1, [pc, #64]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d02c      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023ea:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80023ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f8:	4907      	ldr	r1, [pc, #28]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002408:	d10a      	bne.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800240a:	4b03      	ldr	r3, [pc, #12]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	4a02      	ldr	r2, [pc, #8]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002410:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002414:	60d3      	str	r3, [r2, #12]
 8002416:	e015      	b.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002418:	40021000 	.word	0x40021000
 800241c:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002428:	d10c      	bne.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x310>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3304      	adds	r3, #4
 800242e:	2101      	movs	r1, #1
 8002430:	4618      	mov	r0, r3
 8002432:	f000 f881 	bl	8002538 <RCCEx_PLLSAI1_Config>
 8002436:	4603      	mov	r3, r0
 8002438:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800243a:	7cfb      	ldrb	r3, [r7, #19]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x310>
        {
          /* set overall return value */
          status = ret;
 8002440:	7cfb      	ldrb	r3, [r7, #19]
 8002442:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d028      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002450:	4b30      	ldr	r3, [pc, #192]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002456:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245e:	492d      	ldr	r1, [pc, #180]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002460:	4313      	orrs	r3, r2
 8002462:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800246e:	d106      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002470:	4b28      	ldr	r3, [pc, #160]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4a27      	ldr	r2, [pc, #156]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002476:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800247a:	60d3      	str	r3, [r2, #12]
 800247c:	e011      	b.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002482:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002486:	d10c      	bne.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3304      	adds	r3, #4
 800248c:	2101      	movs	r1, #1
 800248e:	4618      	mov	r0, r3
 8002490:	f000 f852 	bl	8002538 <RCCEx_PLLSAI1_Config>
 8002494:	4603      	mov	r3, r0
 8002496:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002498:	7cfb      	ldrb	r3, [r7, #19]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
      {
        /* set overall return value */
        status = ret;
 800249e:	7cfb      	ldrb	r3, [r7, #19]
 80024a0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d01c      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024ae:	4b19      	ldr	r3, [pc, #100]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024b4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024bc:	4915      	ldr	r1, [pc, #84]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80024cc:	d10c      	bne.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	3304      	adds	r3, #4
 80024d2:	2102      	movs	r1, #2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f000 f82f 	bl	8002538 <RCCEx_PLLSAI1_Config>
 80024da:	4603      	mov	r3, r0
 80024dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024de:	7cfb      	ldrb	r3, [r7, #19]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 80024e4:	7cfb      	ldrb	r3, [r7, #19]
 80024e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00a      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80024f4:	4b07      	ldr	r3, [pc, #28]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024fa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002502:	4904      	ldr	r1, [pc, #16]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002504:	4313      	orrs	r3, r2
 8002506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800250a:	7cbb      	ldrb	r3, [r7, #18]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40021000 	.word	0x40021000

08002518 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a04      	ldr	r2, [pc, #16]	; (8002534 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002522:	f043 0304 	orr.w	r3, r3, #4
 8002526:	6013      	str	r3, [r2, #0]
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40021000 	.word	0x40021000

08002538 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002546:	4b73      	ldr	r3, [pc, #460]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d018      	beq.n	8002584 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002552:	4b70      	ldr	r3, [pc, #448]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f003 0203 	and.w	r2, r3, #3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d10d      	bne.n	800257e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
       ||
 8002566:	2b00      	cmp	r3, #0
 8002568:	d009      	beq.n	800257e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800256a:	4b6a      	ldr	r3, [pc, #424]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	091b      	lsrs	r3, r3, #4
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
       ||
 800257a:	429a      	cmp	r2, r3
 800257c:	d044      	beq.n	8002608 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	73fb      	strb	r3, [r7, #15]
 8002582:	e041      	b.n	8002608 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b02      	cmp	r3, #2
 800258a:	d00c      	beq.n	80025a6 <RCCEx_PLLSAI1_Config+0x6e>
 800258c:	2b03      	cmp	r3, #3
 800258e:	d013      	beq.n	80025b8 <RCCEx_PLLSAI1_Config+0x80>
 8002590:	2b01      	cmp	r3, #1
 8002592:	d120      	bne.n	80025d6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002594:	4b5f      	ldr	r3, [pc, #380]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d11d      	bne.n	80025dc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025a4:	e01a      	b.n	80025dc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025a6:	4b5b      	ldr	r3, [pc, #364]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d116      	bne.n	80025e0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025b6:	e013      	b.n	80025e0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80025b8:	4b56      	ldr	r3, [pc, #344]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10f      	bne.n	80025e4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025c4:	4b53      	ldr	r3, [pc, #332]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d109      	bne.n	80025e4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80025d4:	e006      	b.n	80025e4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	73fb      	strb	r3, [r7, #15]
      break;
 80025da:	e004      	b.n	80025e6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80025dc:	bf00      	nop
 80025de:	e002      	b.n	80025e6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80025e0:	bf00      	nop
 80025e2:	e000      	b.n	80025e6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80025e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d10d      	bne.n	8002608 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80025ec:	4b49      	ldr	r3, [pc, #292]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6819      	ldr	r1, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	3b01      	subs	r3, #1
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	430b      	orrs	r3, r1
 8002602:	4944      	ldr	r1, [pc, #272]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002604:	4313      	orrs	r3, r2
 8002606:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002608:	7bfb      	ldrb	r3, [r7, #15]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d17c      	bne.n	8002708 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800260e:	4b41      	ldr	r3, [pc, #260]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a40      	ldr	r2, [pc, #256]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002614:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002618:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800261a:	f7fe fc5d 	bl	8000ed8 <HAL_GetTick>
 800261e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002620:	e009      	b.n	8002636 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002622:	f7fe fc59 	bl	8000ed8 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b02      	cmp	r3, #2
 800262e:	d902      	bls.n	8002636 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	73fb      	strb	r3, [r7, #15]
        break;
 8002634:	e005      	b.n	8002642 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002636:	4b37      	ldr	r3, [pc, #220]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1ef      	bne.n	8002622 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d15f      	bne.n	8002708 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d110      	bne.n	8002670 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800264e:	4b31      	ldr	r3, [pc, #196]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002656:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6892      	ldr	r2, [r2, #8]
 800265e:	0211      	lsls	r1, r2, #8
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	68d2      	ldr	r2, [r2, #12]
 8002664:	06d2      	lsls	r2, r2, #27
 8002666:	430a      	orrs	r2, r1
 8002668:	492a      	ldr	r1, [pc, #168]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 800266a:	4313      	orrs	r3, r2
 800266c:	610b      	str	r3, [r1, #16]
 800266e:	e027      	b.n	80026c0 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d112      	bne.n	800269c <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002676:	4b27      	ldr	r3, [pc, #156]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800267e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6892      	ldr	r2, [r2, #8]
 8002686:	0211      	lsls	r1, r2, #8
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6912      	ldr	r2, [r2, #16]
 800268c:	0852      	lsrs	r2, r2, #1
 800268e:	3a01      	subs	r2, #1
 8002690:	0552      	lsls	r2, r2, #21
 8002692:	430a      	orrs	r2, r1
 8002694:	491f      	ldr	r1, [pc, #124]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002696:	4313      	orrs	r3, r2
 8002698:	610b      	str	r3, [r1, #16]
 800269a:	e011      	b.n	80026c0 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800269c:	4b1d      	ldr	r3, [pc, #116]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 800269e:	691b      	ldr	r3, [r3, #16]
 80026a0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80026a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6892      	ldr	r2, [r2, #8]
 80026ac:	0211      	lsls	r1, r2, #8
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6952      	ldr	r2, [r2, #20]
 80026b2:	0852      	lsrs	r2, r2, #1
 80026b4:	3a01      	subs	r2, #1
 80026b6:	0652      	lsls	r2, r2, #25
 80026b8:	430a      	orrs	r2, r1
 80026ba:	4916      	ldr	r1, [pc, #88]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80026c0:	4b14      	ldr	r3, [pc, #80]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a13      	ldr	r2, [pc, #76]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026cc:	f7fe fc04 	bl	8000ed8 <HAL_GetTick>
 80026d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026d2:	e009      	b.n	80026e8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026d4:	f7fe fc00 	bl	8000ed8 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d902      	bls.n	80026e8 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	73fb      	strb	r3, [r7, #15]
          break;
 80026e6:	e005      	b.n	80026f4 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026e8:	4b0a      	ldr	r3, [pc, #40]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ef      	beq.n	80026d4 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d106      	bne.n	8002708 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80026fa:	4b06      	ldr	r3, [pc, #24]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026fc:	691a      	ldr	r2, [r3, #16]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	4904      	ldr	r1, [pc, #16]	; (8002714 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002704:	4313      	orrs	r3, r2
 8002706:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002708:	7bfb      	ldrb	r3, [r7, #15]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40021000 	.word	0x40021000

08002718 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e049      	b.n	80027be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	d106      	bne.n	8002744 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7fe f982 	bl	8000a48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2202      	movs	r2, #2
 8002748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3304      	adds	r3, #4
 8002754:	4619      	mov	r1, r3
 8002756:	4610      	mov	r0, r2
 8002758:	f000 fb84 	bl	8002e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e049      	b.n	800286c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d106      	bne.n	80027f2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 f841 	bl	8002874 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2202      	movs	r2, #2
 80027f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3304      	adds	r3, #4
 8002802:	4619      	mov	r1, r3
 8002804:	4610      	mov	r0, r2
 8002806:	f000 fb2d 	bl	8002e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d109      	bne.n	80028ac <HAL_TIM_PWM_Start_IT+0x24>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	bf14      	ite	ne
 80028a4:	2301      	movne	r3, #1
 80028a6:	2300      	moveq	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	e03c      	b.n	8002926 <HAL_TIM_PWM_Start_IT+0x9e>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	d109      	bne.n	80028c6 <HAL_TIM_PWM_Start_IT+0x3e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	bf14      	ite	ne
 80028be:	2301      	movne	r3, #1
 80028c0:	2300      	moveq	r3, #0
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	e02f      	b.n	8002926 <HAL_TIM_PWM_Start_IT+0x9e>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	d109      	bne.n	80028e0 <HAL_TIM_PWM_Start_IT+0x58>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	bf14      	ite	ne
 80028d8:	2301      	movne	r3, #1
 80028da:	2300      	moveq	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	e022      	b.n	8002926 <HAL_TIM_PWM_Start_IT+0x9e>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	2b0c      	cmp	r3, #12
 80028e4:	d109      	bne.n	80028fa <HAL_TIM_PWM_Start_IT+0x72>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	bf14      	ite	ne
 80028f2:	2301      	movne	r3, #1
 80028f4:	2300      	moveq	r3, #0
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	e015      	b.n	8002926 <HAL_TIM_PWM_Start_IT+0x9e>
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	2b10      	cmp	r3, #16
 80028fe:	d109      	bne.n	8002914 <HAL_TIM_PWM_Start_IT+0x8c>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b01      	cmp	r3, #1
 800290a:	bf14      	ite	ne
 800290c:	2301      	movne	r3, #1
 800290e:	2300      	moveq	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	e008      	b.n	8002926 <HAL_TIM_PWM_Start_IT+0x9e>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2b01      	cmp	r3, #1
 800291e:	bf14      	ite	ne
 8002920:	2301      	movne	r3, #1
 8002922:	2300      	moveq	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0c4      	b.n	8002ab8 <HAL_TIM_PWM_Start_IT+0x230>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d104      	bne.n	800293e <HAL_TIM_PWM_Start_IT+0xb6>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800293c:	e023      	b.n	8002986 <HAL_TIM_PWM_Start_IT+0xfe>
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	2b04      	cmp	r3, #4
 8002942:	d104      	bne.n	800294e <HAL_TIM_PWM_Start_IT+0xc6>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2202      	movs	r2, #2
 8002948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800294c:	e01b      	b.n	8002986 <HAL_TIM_PWM_Start_IT+0xfe>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	2b08      	cmp	r3, #8
 8002952:	d104      	bne.n	800295e <HAL_TIM_PWM_Start_IT+0xd6>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2202      	movs	r2, #2
 8002958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800295c:	e013      	b.n	8002986 <HAL_TIM_PWM_Start_IT+0xfe>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	2b0c      	cmp	r3, #12
 8002962:	d104      	bne.n	800296e <HAL_TIM_PWM_Start_IT+0xe6>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2202      	movs	r2, #2
 8002968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800296c:	e00b      	b.n	8002986 <HAL_TIM_PWM_Start_IT+0xfe>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2b10      	cmp	r3, #16
 8002972:	d104      	bne.n	800297e <HAL_TIM_PWM_Start_IT+0xf6>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2202      	movs	r2, #2
 8002978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800297c:	e003      	b.n	8002986 <HAL_TIM_PWM_Start_IT+0xfe>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2202      	movs	r2, #2
 8002982:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2b0c      	cmp	r3, #12
 800298a:	d841      	bhi.n	8002a10 <HAL_TIM_PWM_Start_IT+0x188>
 800298c:	a201      	add	r2, pc, #4	; (adr r2, 8002994 <HAL_TIM_PWM_Start_IT+0x10c>)
 800298e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002992:	bf00      	nop
 8002994:	080029c9 	.word	0x080029c9
 8002998:	08002a11 	.word	0x08002a11
 800299c:	08002a11 	.word	0x08002a11
 80029a0:	08002a11 	.word	0x08002a11
 80029a4:	080029db 	.word	0x080029db
 80029a8:	08002a11 	.word	0x08002a11
 80029ac:	08002a11 	.word	0x08002a11
 80029b0:	08002a11 	.word	0x08002a11
 80029b4:	080029ed 	.word	0x080029ed
 80029b8:	08002a11 	.word	0x08002a11
 80029bc:	08002a11 	.word	0x08002a11
 80029c0:	08002a11 	.word	0x08002a11
 80029c4:	080029ff 	.word	0x080029ff
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0202 	orr.w	r2, r2, #2
 80029d6:	60da      	str	r2, [r3, #12]
      break;
 80029d8:	e01b      	b.n	8002a12 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68da      	ldr	r2, [r3, #12]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0204 	orr.w	r2, r2, #4
 80029e8:	60da      	str	r2, [r3, #12]
      break;
 80029ea:	e012      	b.n	8002a12 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 0208 	orr.w	r2, r2, #8
 80029fa:	60da      	str	r2, [r3, #12]
      break;
 80029fc:	e009      	b.n	8002a12 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f042 0210 	orr.w	r2, r2, #16
 8002a0c:	60da      	str	r2, [r3, #12]
      break;
 8002a0e:	e000      	b.n	8002a12 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 8002a10:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2201      	movs	r2, #1
 8002a18:	6839      	ldr	r1, [r7, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f000 fd9e 	bl	800355c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a26      	ldr	r2, [pc, #152]	; (8002ac0 <HAL_TIM_PWM_Start_IT+0x238>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d009      	beq.n	8002a3e <HAL_TIM_PWM_Start_IT+0x1b6>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a25      	ldr	r2, [pc, #148]	; (8002ac4 <HAL_TIM_PWM_Start_IT+0x23c>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d004      	beq.n	8002a3e <HAL_TIM_PWM_Start_IT+0x1b6>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a23      	ldr	r2, [pc, #140]	; (8002ac8 <HAL_TIM_PWM_Start_IT+0x240>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <HAL_TIM_PWM_Start_IT+0x1ba>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <HAL_TIM_PWM_Start_IT+0x1bc>
 8002a42:	2300      	movs	r3, #0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d007      	beq.n	8002a58 <HAL_TIM_PWM_Start_IT+0x1d0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a56:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a18      	ldr	r2, [pc, #96]	; (8002ac0 <HAL_TIM_PWM_Start_IT+0x238>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d009      	beq.n	8002a76 <HAL_TIM_PWM_Start_IT+0x1ee>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a6a:	d004      	beq.n	8002a76 <HAL_TIM_PWM_Start_IT+0x1ee>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a14      	ldr	r2, [pc, #80]	; (8002ac4 <HAL_TIM_PWM_Start_IT+0x23c>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d115      	bne.n	8002aa2 <HAL_TIM_PWM_Start_IT+0x21a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	4b13      	ldr	r3, [pc, #76]	; (8002acc <HAL_TIM_PWM_Start_IT+0x244>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2b06      	cmp	r3, #6
 8002a86:	d015      	beq.n	8002ab4 <HAL_TIM_PWM_Start_IT+0x22c>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a8e:	d011      	beq.n	8002ab4 <HAL_TIM_PWM_Start_IT+0x22c>
    {
      __HAL_TIM_ENABLE(htim);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0201 	orr.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aa0:	e008      	b.n	8002ab4 <HAL_TIM_PWM_Start_IT+0x22c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f042 0201 	orr.w	r2, r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	e000      	b.n	8002ab6 <HAL_TIM_PWM_Start_IT+0x22e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40012c00 	.word	0x40012c00
 8002ac4:	40014000 	.word	0x40014000
 8002ac8:	40014400 	.word	0x40014400
 8002acc:	00010007 	.word	0x00010007

08002ad0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d101      	bne.n	8002aea <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e0fd      	b.n	8002ce6 <HAL_TIM_PWM_ConfigChannel+0x216>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b14      	cmp	r3, #20
 8002af6:	f200 80f0 	bhi.w	8002cda <HAL_TIM_PWM_ConfigChannel+0x20a>
 8002afa:	a201      	add	r2, pc, #4	; (adr r2, 8002b00 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b00:	08002b55 	.word	0x08002b55
 8002b04:	08002cdb 	.word	0x08002cdb
 8002b08:	08002cdb 	.word	0x08002cdb
 8002b0c:	08002cdb 	.word	0x08002cdb
 8002b10:	08002b95 	.word	0x08002b95
 8002b14:	08002cdb 	.word	0x08002cdb
 8002b18:	08002cdb 	.word	0x08002cdb
 8002b1c:	08002cdb 	.word	0x08002cdb
 8002b20:	08002bd7 	.word	0x08002bd7
 8002b24:	08002cdb 	.word	0x08002cdb
 8002b28:	08002cdb 	.word	0x08002cdb
 8002b2c:	08002cdb 	.word	0x08002cdb
 8002b30:	08002c17 	.word	0x08002c17
 8002b34:	08002cdb 	.word	0x08002cdb
 8002b38:	08002cdb 	.word	0x08002cdb
 8002b3c:	08002cdb 	.word	0x08002cdb
 8002b40:	08002c59 	.word	0x08002c59
 8002b44:	08002cdb 	.word	0x08002cdb
 8002b48:	08002cdb 	.word	0x08002cdb
 8002b4c:	08002cdb 	.word	0x08002cdb
 8002b50:	08002c99 	.word	0x08002c99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68b9      	ldr	r1, [r7, #8]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 f9e6 	bl	8002f2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	699a      	ldr	r2, [r3, #24]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0208 	orr.w	r2, r2, #8
 8002b6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699a      	ldr	r2, [r3, #24]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0204 	bic.w	r2, r2, #4
 8002b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6999      	ldr	r1, [r3, #24]
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	691a      	ldr	r2, [r3, #16]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	619a      	str	r2, [r3, #24]
      break;
 8002b92:	e0a3      	b.n	8002cdc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68b9      	ldr	r1, [r7, #8]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f000 fa42 	bl	8003024 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	699a      	ldr	r2, [r3, #24]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699a      	ldr	r2, [r3, #24]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6999      	ldr	r1, [r3, #24]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	021a      	lsls	r2, r3, #8
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	619a      	str	r2, [r3, #24]
      break;
 8002bd4:	e082      	b.n	8002cdc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68b9      	ldr	r1, [r7, #8]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 fa9b 	bl	8003118 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	69da      	ldr	r2, [r3, #28]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f042 0208 	orr.w	r2, r2, #8
 8002bf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	69da      	ldr	r2, [r3, #28]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0204 	bic.w	r2, r2, #4
 8002c00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	69d9      	ldr	r1, [r3, #28]
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	691a      	ldr	r2, [r3, #16]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	61da      	str	r2, [r3, #28]
      break;
 8002c14:	e062      	b.n	8002cdc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68b9      	ldr	r1, [r7, #8]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f000 faf3 	bl	8003208 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	69da      	ldr	r2, [r3, #28]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	69da      	ldr	r2, [r3, #28]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	69d9      	ldr	r1, [r3, #28]
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	021a      	lsls	r2, r3, #8
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	61da      	str	r2, [r3, #28]
      break;
 8002c56:	e041      	b.n	8002cdc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68b9      	ldr	r1, [r7, #8]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 fb30 	bl	80032c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0208 	orr.w	r2, r2, #8
 8002c72:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f022 0204 	bic.w	r2, r2, #4
 8002c82:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	691a      	ldr	r2, [r3, #16]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002c96:	e021      	b.n	8002cdc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68b9      	ldr	r1, [r7, #8]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 fb68 	bl	8003374 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cb2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cc2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	021a      	lsls	r2, r3, #8
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002cd8:	e000      	b.n	8002cdc <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8002cda:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop

08002cf0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_TIM_ConfigClockSource+0x18>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e0a8      	b.n	8002e5a <HAL_TIM_ConfigClockSource+0x16a>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d2a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d32:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2b40      	cmp	r3, #64	; 0x40
 8002d42:	d067      	beq.n	8002e14 <HAL_TIM_ConfigClockSource+0x124>
 8002d44:	2b40      	cmp	r3, #64	; 0x40
 8002d46:	d80b      	bhi.n	8002d60 <HAL_TIM_ConfigClockSource+0x70>
 8002d48:	2b10      	cmp	r3, #16
 8002d4a:	d073      	beq.n	8002e34 <HAL_TIM_ConfigClockSource+0x144>
 8002d4c:	2b10      	cmp	r3, #16
 8002d4e:	d802      	bhi.n	8002d56 <HAL_TIM_ConfigClockSource+0x66>
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d06f      	beq.n	8002e34 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002d54:	e078      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002d56:	2b20      	cmp	r3, #32
 8002d58:	d06c      	beq.n	8002e34 <HAL_TIM_ConfigClockSource+0x144>
 8002d5a:	2b30      	cmp	r3, #48	; 0x30
 8002d5c:	d06a      	beq.n	8002e34 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002d5e:	e073      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002d60:	2b70      	cmp	r3, #112	; 0x70
 8002d62:	d00d      	beq.n	8002d80 <HAL_TIM_ConfigClockSource+0x90>
 8002d64:	2b70      	cmp	r3, #112	; 0x70
 8002d66:	d804      	bhi.n	8002d72 <HAL_TIM_ConfigClockSource+0x82>
 8002d68:	2b50      	cmp	r3, #80	; 0x50
 8002d6a:	d033      	beq.n	8002dd4 <HAL_TIM_ConfigClockSource+0xe4>
 8002d6c:	2b60      	cmp	r3, #96	; 0x60
 8002d6e:	d041      	beq.n	8002df4 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002d70:	e06a      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d76:	d066      	beq.n	8002e46 <HAL_TIM_ConfigClockSource+0x156>
 8002d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d7c:	d017      	beq.n	8002dae <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002d7e:	e063      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6818      	ldr	r0, [r3, #0]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	6899      	ldr	r1, [r3, #8]
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	f000 fbc4 	bl	800351c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002da2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	609a      	str	r2, [r3, #8]
      break;
 8002dac:	e04c      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6818      	ldr	r0, [r3, #0]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	6899      	ldr	r1, [r3, #8]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685a      	ldr	r2, [r3, #4]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f000 fbad 	bl	800351c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dd0:	609a      	str	r2, [r3, #8]
      break;
 8002dd2:	e039      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6818      	ldr	r0, [r3, #0]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	6859      	ldr	r1, [r3, #4]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	461a      	mov	r2, r3
 8002de2:	f000 fb21 	bl	8003428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2150      	movs	r1, #80	; 0x50
 8002dec:	4618      	mov	r0, r3
 8002dee:	f000 fb7a 	bl	80034e6 <TIM_ITRx_SetConfig>
      break;
 8002df2:	e029      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6818      	ldr	r0, [r3, #0]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	461a      	mov	r2, r3
 8002e02:	f000 fb40 	bl	8003486 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2160      	movs	r1, #96	; 0x60
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f000 fb6a 	bl	80034e6 <TIM_ITRx_SetConfig>
      break;
 8002e12:	e019      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	6859      	ldr	r1, [r3, #4]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	461a      	mov	r2, r3
 8002e22:	f000 fb01 	bl	8003428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2140      	movs	r1, #64	; 0x40
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f000 fb5a 	bl	80034e6 <TIM_ITRx_SetConfig>
      break;
 8002e32:	e009      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4610      	mov	r0, r2
 8002e40:	f000 fb51 	bl	80034e6 <TIM_ITRx_SetConfig>
        break;
 8002e44:	e000      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002e46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
	...

08002e64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a2a      	ldr	r2, [pc, #168]	; (8002f20 <TIM_Base_SetConfig+0xbc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d003      	beq.n	8002e84 <TIM_Base_SetConfig+0x20>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e82:	d108      	bne.n	8002e96 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a21      	ldr	r2, [pc, #132]	; (8002f20 <TIM_Base_SetConfig+0xbc>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d00b      	beq.n	8002eb6 <TIM_Base_SetConfig+0x52>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ea4:	d007      	beq.n	8002eb6 <TIM_Base_SetConfig+0x52>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a1e      	ldr	r2, [pc, #120]	; (8002f24 <TIM_Base_SetConfig+0xc0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d003      	beq.n	8002eb6 <TIM_Base_SetConfig+0x52>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a1d      	ldr	r2, [pc, #116]	; (8002f28 <TIM_Base_SetConfig+0xc4>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d108      	bne.n	8002ec8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ebc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a0c      	ldr	r2, [pc, #48]	; (8002f20 <TIM_Base_SetConfig+0xbc>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d007      	beq.n	8002f04 <TIM_Base_SetConfig+0xa0>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a0b      	ldr	r2, [pc, #44]	; (8002f24 <TIM_Base_SetConfig+0xc0>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d003      	beq.n	8002f04 <TIM_Base_SetConfig+0xa0>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <TIM_Base_SetConfig+0xc4>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d103      	bne.n	8002f0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	615a      	str	r2, [r3, #20]
}
 8002f12:	bf00      	nop
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	40012c00 	.word	0x40012c00
 8002f24:	40014000 	.word	0x40014000
 8002f28:	40014400 	.word	0x40014400

08002f2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	f023 0201 	bic.w	r2, r3, #1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0303 	bic.w	r3, r3, #3
 8002f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f023 0302 	bic.w	r3, r3, #2
 8002f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a24      	ldr	r2, [pc, #144]	; (8003018 <TIM_OC1_SetConfig+0xec>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d007      	beq.n	8002f9c <TIM_OC1_SetConfig+0x70>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a23      	ldr	r2, [pc, #140]	; (800301c <TIM_OC1_SetConfig+0xf0>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d003      	beq.n	8002f9c <TIM_OC1_SetConfig+0x70>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a22      	ldr	r2, [pc, #136]	; (8003020 <TIM_OC1_SetConfig+0xf4>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d10c      	bne.n	8002fb6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f023 0308 	bic.w	r3, r3, #8
 8002fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	f023 0304 	bic.w	r3, r3, #4
 8002fb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a17      	ldr	r2, [pc, #92]	; (8003018 <TIM_OC1_SetConfig+0xec>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d007      	beq.n	8002fce <TIM_OC1_SetConfig+0xa2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a16      	ldr	r2, [pc, #88]	; (800301c <TIM_OC1_SetConfig+0xf0>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d003      	beq.n	8002fce <TIM_OC1_SetConfig+0xa2>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a15      	ldr	r2, [pc, #84]	; (8003020 <TIM_OC1_SetConfig+0xf4>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d111      	bne.n	8002ff2 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	621a      	str	r2, [r3, #32]
}
 800300c:	bf00      	nop
 800300e:	371c      	adds	r7, #28
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	40012c00 	.word	0x40012c00
 800301c:	40014000 	.word	0x40014000
 8003020:	40014400 	.word	0x40014400

08003024 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003024:	b480      	push	{r7}
 8003026:	b087      	sub	sp, #28
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	f023 0210 	bic.w	r2, r3, #16
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a1b      	ldr	r3, [r3, #32]
 800303e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800305e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	021b      	lsls	r3, r3, #8
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4313      	orrs	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f023 0320 	bic.w	r3, r3, #32
 8003072:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	011b      	lsls	r3, r3, #4
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	4313      	orrs	r3, r2
 800307e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a22      	ldr	r2, [pc, #136]	; (800310c <TIM_OC2_SetConfig+0xe8>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d10d      	bne.n	80030a4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800308e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a19      	ldr	r2, [pc, #100]	; (800310c <TIM_OC2_SetConfig+0xe8>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d007      	beq.n	80030bc <TIM_OC2_SetConfig+0x98>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a18      	ldr	r2, [pc, #96]	; (8003110 <TIM_OC2_SetConfig+0xec>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d003      	beq.n	80030bc <TIM_OC2_SetConfig+0x98>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a17      	ldr	r2, [pc, #92]	; (8003114 <TIM_OC2_SetConfig+0xf0>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d113      	bne.n	80030e4 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80030c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80030ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	697a      	ldr	r2, [r7, #20]
 80030fc:	621a      	str	r2, [r3, #32]
}
 80030fe:	bf00      	nop
 8003100:	371c      	adds	r7, #28
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40012c00 	.word	0x40012c00
 8003110:	40014000 	.word	0x40014000
 8003114:	40014400 	.word	0x40014400

08003118 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800314a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f023 0303 	bic.w	r3, r3, #3
 8003152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4313      	orrs	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	021b      	lsls	r3, r3, #8
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	4313      	orrs	r3, r2
 8003170:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a21      	ldr	r2, [pc, #132]	; (80031fc <TIM_OC3_SetConfig+0xe4>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d10d      	bne.n	8003196 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	021b      	lsls	r3, r3, #8
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	4313      	orrs	r3, r2
 800318c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a18      	ldr	r2, [pc, #96]	; (80031fc <TIM_OC3_SetConfig+0xe4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d007      	beq.n	80031ae <TIM_OC3_SetConfig+0x96>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a17      	ldr	r2, [pc, #92]	; (8003200 <TIM_OC3_SetConfig+0xe8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d003      	beq.n	80031ae <TIM_OC3_SetConfig+0x96>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a16      	ldr	r2, [pc, #88]	; (8003204 <TIM_OC3_SetConfig+0xec>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d113      	bne.n	80031d6 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80031b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	011b      	lsls	r3, r3, #4
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	621a      	str	r2, [r3, #32]
}
 80031f0:	bf00      	nop
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	40012c00 	.word	0x40012c00
 8003200:	40014000 	.word	0x40014000
 8003204:	40014400 	.word	0x40014400

08003208 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800323a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	021b      	lsls	r3, r3, #8
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4313      	orrs	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003256:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	031b      	lsls	r3, r3, #12
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a14      	ldr	r2, [pc, #80]	; (80032b8 <TIM_OC4_SetConfig+0xb0>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d007      	beq.n	800327c <TIM_OC4_SetConfig+0x74>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a13      	ldr	r2, [pc, #76]	; (80032bc <TIM_OC4_SetConfig+0xb4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d003      	beq.n	800327c <TIM_OC4_SetConfig+0x74>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a12      	ldr	r2, [pc, #72]	; (80032c0 <TIM_OC4_SetConfig+0xb8>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d109      	bne.n	8003290 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003282:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	695b      	ldr	r3, [r3, #20]
 8003288:	019b      	lsls	r3, r3, #6
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	4313      	orrs	r3, r2
 800328e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	621a      	str	r2, [r3, #32]
}
 80032aa:	bf00      	nop
 80032ac:	371c      	adds	r7, #28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	40012c00 	.word	0x40012c00
 80032bc:	40014000 	.word	0x40014000
 80032c0:	40014400 	.word	0x40014400

080032c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b087      	sub	sp, #28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	4313      	orrs	r3, r2
 8003300:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003308:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	041b      	lsls	r3, r3, #16
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a13      	ldr	r2, [pc, #76]	; (8003368 <TIM_OC5_SetConfig+0xa4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d007      	beq.n	800332e <TIM_OC5_SetConfig+0x6a>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a12      	ldr	r2, [pc, #72]	; (800336c <TIM_OC5_SetConfig+0xa8>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d003      	beq.n	800332e <TIM_OC5_SetConfig+0x6a>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a11      	ldr	r2, [pc, #68]	; (8003370 <TIM_OC5_SetConfig+0xac>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d109      	bne.n	8003342 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003334:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	021b      	lsls	r3, r3, #8
 800333c:	697a      	ldr	r2, [r7, #20]
 800333e:	4313      	orrs	r3, r2
 8003340:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	693a      	ldr	r2, [r7, #16]
 800335a:	621a      	str	r2, [r3, #32]
}
 800335c:	bf00      	nop
 800335e:	371c      	adds	r7, #28
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	40012c00 	.word	0x40012c00
 800336c:	40014000 	.word	0x40014000
 8003370:	40014400 	.word	0x40014400

08003374 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003374:	b480      	push	{r7}
 8003376:	b087      	sub	sp, #28
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800339a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	021b      	lsls	r3, r3, #8
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80033ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	051b      	lsls	r3, r3, #20
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a14      	ldr	r2, [pc, #80]	; (800341c <TIM_OC6_SetConfig+0xa8>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d007      	beq.n	80033e0 <TIM_OC6_SetConfig+0x6c>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a13      	ldr	r2, [pc, #76]	; (8003420 <TIM_OC6_SetConfig+0xac>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d003      	beq.n	80033e0 <TIM_OC6_SetConfig+0x6c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a12      	ldr	r2, [pc, #72]	; (8003424 <TIM_OC6_SetConfig+0xb0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d109      	bne.n	80033f4 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	029b      	lsls	r3, r3, #10
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	697a      	ldr	r2, [r7, #20]
 80033f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68fa      	ldr	r2, [r7, #12]
 80033fe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	621a      	str	r2, [r3, #32]
}
 800340e:	bf00      	nop
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40012c00 	.word	0x40012c00
 8003420:	40014000 	.word	0x40014000
 8003424:	40014400 	.word	0x40014400

08003428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	f023 0201 	bic.w	r2, r3, #1
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	693a      	ldr	r2, [r7, #16]
 800345a:	4313      	orrs	r3, r2
 800345c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f023 030a 	bic.w	r3, r3, #10
 8003464:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	4313      	orrs	r3, r2
 800346c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	693a      	ldr	r2, [r7, #16]
 8003472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	621a      	str	r2, [r3, #32]
}
 800347a:	bf00      	nop
 800347c:	371c      	adds	r7, #28
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003486:	b480      	push	{r7}
 8003488:	b087      	sub	sp, #28
 800348a:	af00      	add	r7, sp, #0
 800348c:	60f8      	str	r0, [r7, #12]
 800348e:	60b9      	str	r1, [r7, #8]
 8003490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	f023 0210 	bic.w	r2, r3, #16
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	031b      	lsls	r3, r3, #12
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	621a      	str	r2, [r3, #32]
}
 80034da:	bf00      	nop
 80034dc:	371c      	adds	r7, #28
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b085      	sub	sp, #20
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
 80034ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	4313      	orrs	r3, r2
 8003504:	f043 0307 	orr.w	r3, r3, #7
 8003508:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	609a      	str	r2, [r3, #8]
}
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800351c:	b480      	push	{r7}
 800351e:	b087      	sub	sp, #28
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
 8003528:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003536:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	021a      	lsls	r2, r3, #8
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	431a      	orrs	r2, r3
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	4313      	orrs	r3, r2
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	4313      	orrs	r3, r2
 8003548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	609a      	str	r2, [r3, #8]
}
 8003550:	bf00      	nop
 8003552:	371c      	adds	r7, #28
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800355c:	b480      	push	{r7}
 800355e:	b087      	sub	sp, #28
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	f003 031f 	and.w	r3, r3, #31
 800356e:	2201      	movs	r2, #1
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6a1a      	ldr	r2, [r3, #32]
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	43db      	mvns	r3, r3
 800357e:	401a      	ands	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6a1a      	ldr	r2, [r3, #32]
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	f003 031f 	and.w	r3, r3, #31
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	fa01 f303 	lsl.w	r3, r1, r3
 8003594:	431a      	orrs	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	621a      	str	r2, [r3, #32]
}
 800359a:	bf00      	nop
 800359c:	371c      	adds	r7, #28
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
	...

080035a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d101      	bne.n	80035c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035bc:	2302      	movs	r3, #2
 80035be:	e04f      	b.n	8003660 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a21      	ldr	r2, [pc, #132]	; (800366c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d108      	bne.n	80035fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80035f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	4313      	orrs	r3, r2
 800360c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a14      	ldr	r2, [pc, #80]	; (800366c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d009      	beq.n	8003634 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003628:	d004      	beq.n	8003634 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a10      	ldr	r2, [pc, #64]	; (8003670 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d10c      	bne.n	800364e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800363a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	4313      	orrs	r3, r2
 8003644:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68ba      	ldr	r2, [r7, #8]
 800364c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800365e:	2300      	movs	r3, #0
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	40012c00 	.word	0x40012c00
 8003670:	40014000 	.word	0x40014000

08003674 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800368c:	2302      	movs	r3, #2
 800368e:	e060      	b.n	8003752 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	4313      	orrs	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	041b      	lsls	r3, r3, #16
 8003706:	4313      	orrs	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a14      	ldr	r2, [pc, #80]	; (8003760 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d115      	bne.n	8003740 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371e:	051b      	lsls	r3, r3, #20
 8003720:	4313      	orrs	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	4313      	orrs	r3, r2
 8003730:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	4313      	orrs	r3, r2
 800373e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40012c00 	.word	0x40012c00

08003764 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e040      	b.n	80037f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800377a:	2b00      	cmp	r3, #0
 800377c:	d106      	bne.n	800378c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7fd f9b6 	bl	8000af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2224      	movs	r2, #36	; 0x24
 8003790:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0201 	bic.w	r2, r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f98c 	bl	8003ac0 <UART_SetConfig>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d101      	bne.n	80037b2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e022      	b.n	80037f8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fb90 	bl	8003ee0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685a      	ldr	r2, [r3, #4]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0201 	orr.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 fc17 	bl	8004024 <UART_CheckIdleState>
 80037f6:	4603      	mov	r3, r0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3708      	adds	r7, #8
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b08a      	sub	sp, #40	; 0x28
 8003804:	af02      	add	r7, sp, #8
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	4613      	mov	r3, r2
 800380e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003814:	2b20      	cmp	r3, #32
 8003816:	f040 8081 	bne.w	800391c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d002      	beq.n	8003826 <HAL_UART_Transmit+0x26>
 8003820:	88fb      	ldrh	r3, [r7, #6]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e079      	b.n	800391e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003830:	2b01      	cmp	r3, #1
 8003832:	d101      	bne.n	8003838 <HAL_UART_Transmit+0x38>
 8003834:	2302      	movs	r3, #2
 8003836:	e072      	b.n	800391e <HAL_UART_Transmit+0x11e>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2221      	movs	r2, #33	; 0x21
 800384a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800384c:	f7fd fb44 	bl	8000ed8 <HAL_GetTick>
 8003850:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	88fa      	ldrh	r2, [r7, #6]
 8003856:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	88fa      	ldrh	r2, [r7, #6]
 800385e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800386a:	d108      	bne.n	800387e <HAL_UART_Transmit+0x7e>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d104      	bne.n	800387e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	e003      	b.n	8003886 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003882:	2300      	movs	r3, #0
 8003884:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800388e:	e02d      	b.n	80038ec <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2200      	movs	r2, #0
 8003898:	2180      	movs	r1, #128	; 0x80
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 fc07 	bl	80040ae <UART_WaitOnFlagUntilTimeout>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e039      	b.n	800391e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10b      	bne.n	80038c8 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	881a      	ldrh	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038bc:	b292      	uxth	r2, r2
 80038be:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	3302      	adds	r3, #2
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	e008      	b.n	80038da <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	781a      	ldrb	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	b292      	uxth	r2, r2
 80038d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	3301      	adds	r3, #1
 80038d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	3b01      	subs	r3, #1
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1cb      	bne.n	8003890 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	2200      	movs	r2, #0
 8003900:	2140      	movs	r1, #64	; 0x40
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 fbd3 	bl	80040ae <UART_WaitOnFlagUntilTimeout>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e005      	b.n	800391e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2220      	movs	r2, #32
 8003916:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003918:	2300      	movs	r3, #0
 800391a:	e000      	b.n	800391e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800391c:	2302      	movs	r3, #2
  }
}
 800391e:	4618      	mov	r0, r3
 8003920:	3720      	adds	r7, #32
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b08a      	sub	sp, #40	; 0x28
 800392a:	af02      	add	r7, sp, #8
 800392c:	60f8      	str	r0, [r7, #12]
 800392e:	60b9      	str	r1, [r7, #8]
 8003930:	603b      	str	r3, [r7, #0]
 8003932:	4613      	mov	r3, r2
 8003934:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800393a:	2b20      	cmp	r3, #32
 800393c:	f040 80bb 	bne.w	8003ab6 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d002      	beq.n	800394c <HAL_UART_Receive+0x26>
 8003946:	88fb      	ldrh	r3, [r7, #6]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e0b3      	b.n	8003ab8 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <HAL_UART_Receive+0x38>
 800395a:	2302      	movs	r3, #2
 800395c:	e0ac      	b.n	8003ab8 <HAL_UART_Receive+0x192>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2222      	movs	r2, #34	; 0x22
 8003970:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003972:	f7fd fab1 	bl	8000ed8 <HAL_GetTick>
 8003976:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	88fa      	ldrh	r2, [r7, #6]
 800397c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	88fa      	ldrh	r2, [r7, #6]
 8003984:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003990:	d10e      	bne.n	80039b0 <HAL_UART_Receive+0x8a>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d105      	bne.n	80039a6 <HAL_UART_Receive+0x80>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f240 12ff 	movw	r2, #511	; 0x1ff
 80039a0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80039a4:	e02d      	b.n	8003a02 <HAL_UART_Receive+0xdc>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	22ff      	movs	r2, #255	; 0xff
 80039aa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80039ae:	e028      	b.n	8003a02 <HAL_UART_Receive+0xdc>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10d      	bne.n	80039d4 <HAL_UART_Receive+0xae>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d104      	bne.n	80039ca <HAL_UART_Receive+0xa4>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	22ff      	movs	r2, #255	; 0xff
 80039c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80039c8:	e01b      	b.n	8003a02 <HAL_UART_Receive+0xdc>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	227f      	movs	r2, #127	; 0x7f
 80039ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80039d2:	e016      	b.n	8003a02 <HAL_UART_Receive+0xdc>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039dc:	d10d      	bne.n	80039fa <HAL_UART_Receive+0xd4>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d104      	bne.n	80039f0 <HAL_UART_Receive+0xca>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	227f      	movs	r2, #127	; 0x7f
 80039ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80039ee:	e008      	b.n	8003a02 <HAL_UART_Receive+0xdc>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	223f      	movs	r2, #63	; 0x3f
 80039f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80039f8:	e003      	b.n	8003a02 <HAL_UART_Receive+0xdc>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003a08:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a12:	d108      	bne.n	8003a26 <HAL_UART_Receive+0x100>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d104      	bne.n	8003a26 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	61bb      	str	r3, [r7, #24]
 8003a24:	e003      	b.n	8003a2e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003a36:	e033      	b.n	8003aa0 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2120      	movs	r1, #32
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 fb33 	bl	80040ae <UART_WaitOnFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e032      	b.n	8003ab8 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10c      	bne.n	8003a72 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	8a7b      	ldrh	r3, [r7, #18]
 8003a62:	4013      	ands	r3, r2
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	3302      	adds	r3, #2
 8003a6e:	61bb      	str	r3, [r7, #24]
 8003a70:	e00d      	b.n	8003a8e <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	8a7b      	ldrh	r3, [r7, #18]
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	4013      	ands	r3, r2
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1c5      	bne.n	8003a38 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	e000      	b.n	8003ab8 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8003ab6:	2302      	movs	r3, #2
  }
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3720      	adds	r7, #32
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ac0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003ac4:	b088      	sub	sp, #32
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aca:	2300      	movs	r3, #0
 8003acc:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	431a      	orrs	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	4bb0      	ldr	r3, [pc, #704]	; (8003db0 <UART_SetConfig+0x2f0>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6812      	ldr	r2, [r2, #0]
 8003af4:	69f9      	ldr	r1, [r7, #28]
 8003af6:	430b      	orrs	r3, r1
 8003af8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68da      	ldr	r2, [r3, #12]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4aa6      	ldr	r2, [pc, #664]	; (8003db4 <UART_SetConfig+0x2f4>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d004      	beq.n	8003b2a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	69fa      	ldr	r2, [r7, #28]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	69fa      	ldr	r2, [r7, #28]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a9d      	ldr	r2, [pc, #628]	; (8003db8 <UART_SetConfig+0x2f8>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d121      	bne.n	8003b8c <UART_SetConfig+0xcc>
 8003b48:	4b9c      	ldr	r3, [pc, #624]	; (8003dbc <UART_SetConfig+0x2fc>)
 8003b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4e:	f003 0303 	and.w	r3, r3, #3
 8003b52:	2b03      	cmp	r3, #3
 8003b54:	d816      	bhi.n	8003b84 <UART_SetConfig+0xc4>
 8003b56:	a201      	add	r2, pc, #4	; (adr r2, 8003b5c <UART_SetConfig+0x9c>)
 8003b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b5c:	08003b6d 	.word	0x08003b6d
 8003b60:	08003b79 	.word	0x08003b79
 8003b64:	08003b73 	.word	0x08003b73
 8003b68:	08003b7f 	.word	0x08003b7f
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	76fb      	strb	r3, [r7, #27]
 8003b70:	e072      	b.n	8003c58 <UART_SetConfig+0x198>
 8003b72:	2302      	movs	r3, #2
 8003b74:	76fb      	strb	r3, [r7, #27]
 8003b76:	e06f      	b.n	8003c58 <UART_SetConfig+0x198>
 8003b78:	2304      	movs	r3, #4
 8003b7a:	76fb      	strb	r3, [r7, #27]
 8003b7c:	e06c      	b.n	8003c58 <UART_SetConfig+0x198>
 8003b7e:	2308      	movs	r3, #8
 8003b80:	76fb      	strb	r3, [r7, #27]
 8003b82:	e069      	b.n	8003c58 <UART_SetConfig+0x198>
 8003b84:	2310      	movs	r3, #16
 8003b86:	76fb      	strb	r3, [r7, #27]
 8003b88:	bf00      	nop
 8003b8a:	e065      	b.n	8003c58 <UART_SetConfig+0x198>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a8b      	ldr	r2, [pc, #556]	; (8003dc0 <UART_SetConfig+0x300>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d134      	bne.n	8003c00 <UART_SetConfig+0x140>
 8003b96:	4b89      	ldr	r3, [pc, #548]	; (8003dbc <UART_SetConfig+0x2fc>)
 8003b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b9c:	f003 030c 	and.w	r3, r3, #12
 8003ba0:	2b0c      	cmp	r3, #12
 8003ba2:	d829      	bhi.n	8003bf8 <UART_SetConfig+0x138>
 8003ba4:	a201      	add	r2, pc, #4	; (adr r2, 8003bac <UART_SetConfig+0xec>)
 8003ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003baa:	bf00      	nop
 8003bac:	08003be1 	.word	0x08003be1
 8003bb0:	08003bf9 	.word	0x08003bf9
 8003bb4:	08003bf9 	.word	0x08003bf9
 8003bb8:	08003bf9 	.word	0x08003bf9
 8003bbc:	08003bed 	.word	0x08003bed
 8003bc0:	08003bf9 	.word	0x08003bf9
 8003bc4:	08003bf9 	.word	0x08003bf9
 8003bc8:	08003bf9 	.word	0x08003bf9
 8003bcc:	08003be7 	.word	0x08003be7
 8003bd0:	08003bf9 	.word	0x08003bf9
 8003bd4:	08003bf9 	.word	0x08003bf9
 8003bd8:	08003bf9 	.word	0x08003bf9
 8003bdc:	08003bf3 	.word	0x08003bf3
 8003be0:	2300      	movs	r3, #0
 8003be2:	76fb      	strb	r3, [r7, #27]
 8003be4:	e038      	b.n	8003c58 <UART_SetConfig+0x198>
 8003be6:	2302      	movs	r3, #2
 8003be8:	76fb      	strb	r3, [r7, #27]
 8003bea:	e035      	b.n	8003c58 <UART_SetConfig+0x198>
 8003bec:	2304      	movs	r3, #4
 8003bee:	76fb      	strb	r3, [r7, #27]
 8003bf0:	e032      	b.n	8003c58 <UART_SetConfig+0x198>
 8003bf2:	2308      	movs	r3, #8
 8003bf4:	76fb      	strb	r3, [r7, #27]
 8003bf6:	e02f      	b.n	8003c58 <UART_SetConfig+0x198>
 8003bf8:	2310      	movs	r3, #16
 8003bfa:	76fb      	strb	r3, [r7, #27]
 8003bfc:	bf00      	nop
 8003bfe:	e02b      	b.n	8003c58 <UART_SetConfig+0x198>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a6b      	ldr	r2, [pc, #428]	; (8003db4 <UART_SetConfig+0x2f4>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d124      	bne.n	8003c54 <UART_SetConfig+0x194>
 8003c0a:	4b6c      	ldr	r3, [pc, #432]	; (8003dbc <UART_SetConfig+0x2fc>)
 8003c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c10:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c18:	d012      	beq.n	8003c40 <UART_SetConfig+0x180>
 8003c1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c1e:	d802      	bhi.n	8003c26 <UART_SetConfig+0x166>
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d007      	beq.n	8003c34 <UART_SetConfig+0x174>
 8003c24:	e012      	b.n	8003c4c <UART_SetConfig+0x18c>
 8003c26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c2a:	d006      	beq.n	8003c3a <UART_SetConfig+0x17a>
 8003c2c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c30:	d009      	beq.n	8003c46 <UART_SetConfig+0x186>
 8003c32:	e00b      	b.n	8003c4c <UART_SetConfig+0x18c>
 8003c34:	2300      	movs	r3, #0
 8003c36:	76fb      	strb	r3, [r7, #27]
 8003c38:	e00e      	b.n	8003c58 <UART_SetConfig+0x198>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	76fb      	strb	r3, [r7, #27]
 8003c3e:	e00b      	b.n	8003c58 <UART_SetConfig+0x198>
 8003c40:	2304      	movs	r3, #4
 8003c42:	76fb      	strb	r3, [r7, #27]
 8003c44:	e008      	b.n	8003c58 <UART_SetConfig+0x198>
 8003c46:	2308      	movs	r3, #8
 8003c48:	76fb      	strb	r3, [r7, #27]
 8003c4a:	e005      	b.n	8003c58 <UART_SetConfig+0x198>
 8003c4c:	2310      	movs	r3, #16
 8003c4e:	76fb      	strb	r3, [r7, #27]
 8003c50:	bf00      	nop
 8003c52:	e001      	b.n	8003c58 <UART_SetConfig+0x198>
 8003c54:	2310      	movs	r3, #16
 8003c56:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a55      	ldr	r2, [pc, #340]	; (8003db4 <UART_SetConfig+0x2f4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d174      	bne.n	8003d4c <UART_SetConfig+0x28c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c62:	7efb      	ldrb	r3, [r7, #27]
 8003c64:	2b08      	cmp	r3, #8
 8003c66:	d824      	bhi.n	8003cb2 <UART_SetConfig+0x1f2>
 8003c68:	a201      	add	r2, pc, #4	; (adr r2, 8003c70 <UART_SetConfig+0x1b0>)
 8003c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6e:	bf00      	nop
 8003c70:	08003c95 	.word	0x08003c95
 8003c74:	08003cb3 	.word	0x08003cb3
 8003c78:	08003c9d 	.word	0x08003c9d
 8003c7c:	08003cb3 	.word	0x08003cb3
 8003c80:	08003ca3 	.word	0x08003ca3
 8003c84:	08003cb3 	.word	0x08003cb3
 8003c88:	08003cb3 	.word	0x08003cb3
 8003c8c:	08003cb3 	.word	0x08003cb3
 8003c90:	08003cab 	.word	0x08003cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c94:	f7fe f9c2 	bl	800201c <HAL_RCC_GetPCLK1Freq>
 8003c98:	6178      	str	r0, [r7, #20]
        break;
 8003c9a:	e00f      	b.n	8003cbc <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c9c:	4b49      	ldr	r3, [pc, #292]	; (8003dc4 <UART_SetConfig+0x304>)
 8003c9e:	617b      	str	r3, [r7, #20]
        break;
 8003ca0:	e00c      	b.n	8003cbc <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ca2:	f7fe f925 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8003ca6:	6178      	str	r0, [r7, #20]
        break;
 8003ca8:	e008      	b.n	8003cbc <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003caa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cae:	617b      	str	r3, [r7, #20]
        break;
 8003cb0:	e004      	b.n	8003cbc <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	76bb      	strb	r3, [r7, #26]
        break;
 8003cba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	f000 8100 	beq.w	8003ec4 <UART_SetConfig+0x404>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	4413      	add	r3, r2
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d305      	bcc.n	8003ce0 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d902      	bls.n	8003ce6 <UART_SetConfig+0x226>
      {
        ret = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	76bb      	strb	r3, [r7, #26]
 8003ce4:	e0ee      	b.n	8003ec4 <UART_SetConfig+0x404>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	4619      	mov	r1, r3
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	f04f 0400 	mov.w	r4, #0
 8003cf6:	0214      	lsls	r4, r2, #8
 8003cf8:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003cfc:	020b      	lsls	r3, r1, #8
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6852      	ldr	r2, [r2, #4]
 8003d02:	0852      	lsrs	r2, r2, #1
 8003d04:	4611      	mov	r1, r2
 8003d06:	f04f 0200 	mov.w	r2, #0
 8003d0a:	eb13 0b01 	adds.w	fp, r3, r1
 8003d0e:	eb44 0c02 	adc.w	ip, r4, r2
 8003d12:	4658      	mov	r0, fp
 8003d14:	4661      	mov	r1, ip
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f04f 0400 	mov.w	r4, #0
 8003d1e:	461a      	mov	r2, r3
 8003d20:	4623      	mov	r3, r4
 8003d22:	f7fc faa5 	bl	8000270 <__aeabi_uldivmod>
 8003d26:	4603      	mov	r3, r0
 8003d28:	460c      	mov	r4, r1
 8003d2a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d32:	d308      	bcc.n	8003d46 <UART_SetConfig+0x286>
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d3a:	d204      	bcs.n	8003d46 <UART_SetConfig+0x286>
        {
          huart->Instance->BRR = usartdiv;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	60da      	str	r2, [r3, #12]
 8003d44:	e0be      	b.n	8003ec4 <UART_SetConfig+0x404>
        }
        else
        {
          ret = HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	76bb      	strb	r3, [r7, #26]
 8003d4a:	e0bb      	b.n	8003ec4 <UART_SetConfig+0x404>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d54:	d169      	bne.n	8003e2a <UART_SetConfig+0x36a>
  {
    switch (clocksource)
 8003d56:	7efb      	ldrb	r3, [r7, #27]
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d835      	bhi.n	8003dc8 <UART_SetConfig+0x308>
 8003d5c:	a201      	add	r2, pc, #4	; (adr r2, 8003d64 <UART_SetConfig+0x2a4>)
 8003d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d62:	bf00      	nop
 8003d64:	08003d89 	.word	0x08003d89
 8003d68:	08003d91 	.word	0x08003d91
 8003d6c:	08003d99 	.word	0x08003d99
 8003d70:	08003dc9 	.word	0x08003dc9
 8003d74:	08003d9f 	.word	0x08003d9f
 8003d78:	08003dc9 	.word	0x08003dc9
 8003d7c:	08003dc9 	.word	0x08003dc9
 8003d80:	08003dc9 	.word	0x08003dc9
 8003d84:	08003da7 	.word	0x08003da7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d88:	f7fe f948 	bl	800201c <HAL_RCC_GetPCLK1Freq>
 8003d8c:	6178      	str	r0, [r7, #20]
        break;
 8003d8e:	e020      	b.n	8003dd2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d90:	f7fe f95a 	bl	8002048 <HAL_RCC_GetPCLK2Freq>
 8003d94:	6178      	str	r0, [r7, #20]
        break;
 8003d96:	e01c      	b.n	8003dd2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d98:	4b0a      	ldr	r3, [pc, #40]	; (8003dc4 <UART_SetConfig+0x304>)
 8003d9a:	617b      	str	r3, [r7, #20]
        break;
 8003d9c:	e019      	b.n	8003dd2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d9e:	f7fe f8a7 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8003da2:	6178      	str	r0, [r7, #20]
        break;
 8003da4:	e015      	b.n	8003dd2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003da6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003daa:	617b      	str	r3, [r7, #20]
        break;
 8003dac:	e011      	b.n	8003dd2 <UART_SetConfig+0x312>
 8003dae:	bf00      	nop
 8003db0:	efff69f3 	.word	0xefff69f3
 8003db4:	40008000 	.word	0x40008000
 8003db8:	40013800 	.word	0x40013800
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	40004400 	.word	0x40004400
 8003dc4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	76bb      	strb	r3, [r7, #26]
        break;
 8003dd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d075      	beq.n	8003ec4 <UART_SetConfig+0x404>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	005a      	lsls	r2, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	085b      	lsrs	r3, r3, #1
 8003de2:	441a      	add	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	2b0f      	cmp	r3, #15
 8003df4:	d916      	bls.n	8003e24 <UART_SetConfig+0x364>
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dfc:	d212      	bcs.n	8003e24 <UART_SetConfig+0x364>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	f023 030f 	bic.w	r3, r3, #15
 8003e06:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	085b      	lsrs	r3, r3, #1
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	89fb      	ldrh	r3, [r7, #14]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	89fa      	ldrh	r2, [r7, #14]
 8003e20:	60da      	str	r2, [r3, #12]
 8003e22:	e04f      	b.n	8003ec4 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	76bb      	strb	r3, [r7, #26]
 8003e28:	e04c      	b.n	8003ec4 <UART_SetConfig+0x404>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e2a:	7efb      	ldrb	r3, [r7, #27]
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d828      	bhi.n	8003e82 <UART_SetConfig+0x3c2>
 8003e30:	a201      	add	r2, pc, #4	; (adr r2, 8003e38 <UART_SetConfig+0x378>)
 8003e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e36:	bf00      	nop
 8003e38:	08003e5d 	.word	0x08003e5d
 8003e3c:	08003e65 	.word	0x08003e65
 8003e40:	08003e6d 	.word	0x08003e6d
 8003e44:	08003e83 	.word	0x08003e83
 8003e48:	08003e73 	.word	0x08003e73
 8003e4c:	08003e83 	.word	0x08003e83
 8003e50:	08003e83 	.word	0x08003e83
 8003e54:	08003e83 	.word	0x08003e83
 8003e58:	08003e7b 	.word	0x08003e7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e5c:	f7fe f8de 	bl	800201c <HAL_RCC_GetPCLK1Freq>
 8003e60:	6178      	str	r0, [r7, #20]
        break;
 8003e62:	e013      	b.n	8003e8c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e64:	f7fe f8f0 	bl	8002048 <HAL_RCC_GetPCLK2Freq>
 8003e68:	6178      	str	r0, [r7, #20]
        break;
 8003e6a:	e00f      	b.n	8003e8c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e6c:	4b1b      	ldr	r3, [pc, #108]	; (8003edc <UART_SetConfig+0x41c>)
 8003e6e:	617b      	str	r3, [r7, #20]
        break;
 8003e70:	e00c      	b.n	8003e8c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e72:	f7fe f83d 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8003e76:	6178      	str	r0, [r7, #20]
        break;
 8003e78:	e008      	b.n	8003e8c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e7e:	617b      	str	r3, [r7, #20]
        break;
 8003e80:	e004      	b.n	8003e8c <UART_SetConfig+0x3cc>
      default:
        pclk = 0U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	76bb      	strb	r3, [r7, #26]
        break;
 8003e8a:	bf00      	nop
    }

    if (pclk != 0U)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d018      	beq.n	8003ec4 <UART_SetConfig+0x404>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	085a      	lsrs	r2, r3, #1
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	441a      	add	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	2b0f      	cmp	r3, #15
 8003eac:	d908      	bls.n	8003ec0 <UART_SetConfig+0x400>
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eb4:	d204      	bcs.n	8003ec0 <UART_SetConfig+0x400>
      {
        huart->Instance->BRR = usartdiv;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	60da      	str	r2, [r3, #12]
 8003ebe:	e001      	b.n	8003ec4 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003ed0:	7ebb      	ldrb	r3, [r7, #26]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3720      	adds	r7, #32
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003edc:	00f42400 	.word	0x00f42400

08003ee0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00a      	beq.n	8003f0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	430a      	orrs	r2, r1
 8003f08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00a      	beq.n	8003f2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00a      	beq.n	8003f4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00a      	beq.n	8003f70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f74:	f003 0310 	and.w	r3, r3, #16
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	430a      	orrs	r2, r1
 8003f90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d01a      	beq.n	8003ff6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fde:	d10a      	bne.n	8003ff6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00a      	beq.n	8004018 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	430a      	orrs	r2, r1
 8004016:	605a      	str	r2, [r3, #4]
  }
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af02      	add	r7, sp, #8
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004032:	f7fc ff51 	bl	8000ed8 <HAL_GetTick>
 8004036:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b08      	cmp	r3, #8
 8004044:	d10e      	bne.n	8004064 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004046:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f82a 	bl	80040ae <UART_WaitOnFlagUntilTimeout>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	e020      	b.n	80040a6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0304 	and.w	r3, r3, #4
 800406e:	2b04      	cmp	r3, #4
 8004070:	d10e      	bne.n	8004090 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004072:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f814 	bl	80040ae <UART_WaitOnFlagUntilTimeout>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e00a      	b.n	80040a6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2220      	movs	r2, #32
 8004094:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2220      	movs	r2, #32
 800409a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b084      	sub	sp, #16
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	603b      	str	r3, [r7, #0]
 80040ba:	4613      	mov	r3, r2
 80040bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040be:	e05d      	b.n	800417c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c6:	d059      	beq.n	800417c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040c8:	f7fc ff06 	bl	8000ed8 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d302      	bcc.n	80040de <UART_WaitOnFlagUntilTimeout+0x30>
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d11b      	bne.n	8004116 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040ec:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0201 	bic.w	r2, r2, #1
 80040fc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2220      	movs	r2, #32
 8004102:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e042      	b.n	800419c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b00      	cmp	r3, #0
 8004122:	d02b      	beq.n	800417c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800412e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004132:	d123      	bne.n	800417c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800413c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800414c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689a      	ldr	r2, [r3, #8]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0201 	bic.w	r2, r2, #1
 800415c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2220      	movs	r2, #32
 8004162:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2220      	movs	r2, #32
 800416e:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e00f      	b.n	800419c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	69da      	ldr	r2, [r3, #28]
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	4013      	ands	r3, r2
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	429a      	cmp	r2, r3
 800418a:	bf0c      	ite	eq
 800418c:	2301      	moveq	r3, #1
 800418e:	2300      	movne	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	461a      	mov	r2, r3
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	429a      	cmp	r2, r3
 8004198:	d092      	beq.n	80040c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <__errno>:
 80041a4:	4b01      	ldr	r3, [pc, #4]	; (80041ac <__errno+0x8>)
 80041a6:	6818      	ldr	r0, [r3, #0]
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	20000034 	.word	0x20000034

080041b0 <__libc_init_array>:
 80041b0:	b570      	push	{r4, r5, r6, lr}
 80041b2:	4e0d      	ldr	r6, [pc, #52]	; (80041e8 <__libc_init_array+0x38>)
 80041b4:	4c0d      	ldr	r4, [pc, #52]	; (80041ec <__libc_init_array+0x3c>)
 80041b6:	1ba4      	subs	r4, r4, r6
 80041b8:	10a4      	asrs	r4, r4, #2
 80041ba:	2500      	movs	r5, #0
 80041bc:	42a5      	cmp	r5, r4
 80041be:	d109      	bne.n	80041d4 <__libc_init_array+0x24>
 80041c0:	4e0b      	ldr	r6, [pc, #44]	; (80041f0 <__libc_init_array+0x40>)
 80041c2:	4c0c      	ldr	r4, [pc, #48]	; (80041f4 <__libc_init_array+0x44>)
 80041c4:	f001 fd12 	bl	8005bec <_init>
 80041c8:	1ba4      	subs	r4, r4, r6
 80041ca:	10a4      	asrs	r4, r4, #2
 80041cc:	2500      	movs	r5, #0
 80041ce:	42a5      	cmp	r5, r4
 80041d0:	d105      	bne.n	80041de <__libc_init_array+0x2e>
 80041d2:	bd70      	pop	{r4, r5, r6, pc}
 80041d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041d8:	4798      	blx	r3
 80041da:	3501      	adds	r5, #1
 80041dc:	e7ee      	b.n	80041bc <__libc_init_array+0xc>
 80041de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041e2:	4798      	blx	r3
 80041e4:	3501      	adds	r5, #1
 80041e6:	e7f2      	b.n	80041ce <__libc_init_array+0x1e>
 80041e8:	08005e58 	.word	0x08005e58
 80041ec:	08005e58 	.word	0x08005e58
 80041f0:	08005e58 	.word	0x08005e58
 80041f4:	08005e5c 	.word	0x08005e5c

080041f8 <memset>:
 80041f8:	4402      	add	r2, r0
 80041fa:	4603      	mov	r3, r0
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d100      	bne.n	8004202 <memset+0xa>
 8004200:	4770      	bx	lr
 8004202:	f803 1b01 	strb.w	r1, [r3], #1
 8004206:	e7f9      	b.n	80041fc <memset+0x4>

08004208 <iprintf>:
 8004208:	b40f      	push	{r0, r1, r2, r3}
 800420a:	4b0a      	ldr	r3, [pc, #40]	; (8004234 <iprintf+0x2c>)
 800420c:	b513      	push	{r0, r1, r4, lr}
 800420e:	681c      	ldr	r4, [r3, #0]
 8004210:	b124      	cbz	r4, 800421c <iprintf+0x14>
 8004212:	69a3      	ldr	r3, [r4, #24]
 8004214:	b913      	cbnz	r3, 800421c <iprintf+0x14>
 8004216:	4620      	mov	r0, r4
 8004218:	f000 f866 	bl	80042e8 <__sinit>
 800421c:	ab05      	add	r3, sp, #20
 800421e:	9a04      	ldr	r2, [sp, #16]
 8004220:	68a1      	ldr	r1, [r4, #8]
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	4620      	mov	r0, r4
 8004226:	f000 f989 	bl	800453c <_vfiprintf_r>
 800422a:	b002      	add	sp, #8
 800422c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004230:	b004      	add	sp, #16
 8004232:	4770      	bx	lr
 8004234:	20000034 	.word	0x20000034

08004238 <iscanf>:
 8004238:	b40f      	push	{r0, r1, r2, r3}
 800423a:	4b0a      	ldr	r3, [pc, #40]	; (8004264 <iscanf+0x2c>)
 800423c:	b513      	push	{r0, r1, r4, lr}
 800423e:	681c      	ldr	r4, [r3, #0]
 8004240:	b124      	cbz	r4, 800424c <iscanf+0x14>
 8004242:	69a3      	ldr	r3, [r4, #24]
 8004244:	b913      	cbnz	r3, 800424c <iscanf+0x14>
 8004246:	4620      	mov	r0, r4
 8004248:	f000 f84e 	bl	80042e8 <__sinit>
 800424c:	ab05      	add	r3, sp, #20
 800424e:	9a04      	ldr	r2, [sp, #16]
 8004250:	6861      	ldr	r1, [r4, #4]
 8004252:	9301      	str	r3, [sp, #4]
 8004254:	4620      	mov	r0, r4
 8004256:	f000 fd5f 	bl	8004d18 <_vfiscanf_r>
 800425a:	b002      	add	sp, #8
 800425c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004260:	b004      	add	sp, #16
 8004262:	4770      	bx	lr
 8004264:	20000034 	.word	0x20000034

08004268 <std>:
 8004268:	2300      	movs	r3, #0
 800426a:	b510      	push	{r4, lr}
 800426c:	4604      	mov	r4, r0
 800426e:	e9c0 3300 	strd	r3, r3, [r0]
 8004272:	6083      	str	r3, [r0, #8]
 8004274:	8181      	strh	r1, [r0, #12]
 8004276:	6643      	str	r3, [r0, #100]	; 0x64
 8004278:	81c2      	strh	r2, [r0, #14]
 800427a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800427e:	6183      	str	r3, [r0, #24]
 8004280:	4619      	mov	r1, r3
 8004282:	2208      	movs	r2, #8
 8004284:	305c      	adds	r0, #92	; 0x5c
 8004286:	f7ff ffb7 	bl	80041f8 <memset>
 800428a:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <std+0x38>)
 800428c:	6263      	str	r3, [r4, #36]	; 0x24
 800428e:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <std+0x3c>)
 8004290:	62a3      	str	r3, [r4, #40]	; 0x28
 8004292:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <std+0x40>)
 8004294:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004296:	4b05      	ldr	r3, [pc, #20]	; (80042ac <std+0x44>)
 8004298:	6224      	str	r4, [r4, #32]
 800429a:	6323      	str	r3, [r4, #48]	; 0x30
 800429c:	bd10      	pop	{r4, pc}
 800429e:	bf00      	nop
 80042a0:	080051c9 	.word	0x080051c9
 80042a4:	080051eb 	.word	0x080051eb
 80042a8:	08005223 	.word	0x08005223
 80042ac:	08005247 	.word	0x08005247

080042b0 <_cleanup_r>:
 80042b0:	4901      	ldr	r1, [pc, #4]	; (80042b8 <_cleanup_r+0x8>)
 80042b2:	f000 b8a1 	b.w	80043f8 <_fwalk_reent>
 80042b6:	bf00      	nop
 80042b8:	080058a9 	.word	0x080058a9

080042bc <__sfmoreglue>:
 80042bc:	b570      	push	{r4, r5, r6, lr}
 80042be:	1e4a      	subs	r2, r1, #1
 80042c0:	2568      	movs	r5, #104	; 0x68
 80042c2:	4355      	muls	r5, r2
 80042c4:	460e      	mov	r6, r1
 80042c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80042ca:	f000 f8b3 	bl	8004434 <_malloc_r>
 80042ce:	4604      	mov	r4, r0
 80042d0:	b140      	cbz	r0, 80042e4 <__sfmoreglue+0x28>
 80042d2:	2100      	movs	r1, #0
 80042d4:	e9c0 1600 	strd	r1, r6, [r0]
 80042d8:	300c      	adds	r0, #12
 80042da:	60a0      	str	r0, [r4, #8]
 80042dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80042e0:	f7ff ff8a 	bl	80041f8 <memset>
 80042e4:	4620      	mov	r0, r4
 80042e6:	bd70      	pop	{r4, r5, r6, pc}

080042e8 <__sinit>:
 80042e8:	6983      	ldr	r3, [r0, #24]
 80042ea:	b510      	push	{r4, lr}
 80042ec:	4604      	mov	r4, r0
 80042ee:	bb33      	cbnz	r3, 800433e <__sinit+0x56>
 80042f0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80042f4:	6503      	str	r3, [r0, #80]	; 0x50
 80042f6:	4b12      	ldr	r3, [pc, #72]	; (8004340 <__sinit+0x58>)
 80042f8:	4a12      	ldr	r2, [pc, #72]	; (8004344 <__sinit+0x5c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6282      	str	r2, [r0, #40]	; 0x28
 80042fe:	4298      	cmp	r0, r3
 8004300:	bf04      	itt	eq
 8004302:	2301      	moveq	r3, #1
 8004304:	6183      	streq	r3, [r0, #24]
 8004306:	f000 f81f 	bl	8004348 <__sfp>
 800430a:	6060      	str	r0, [r4, #4]
 800430c:	4620      	mov	r0, r4
 800430e:	f000 f81b 	bl	8004348 <__sfp>
 8004312:	60a0      	str	r0, [r4, #8]
 8004314:	4620      	mov	r0, r4
 8004316:	f000 f817 	bl	8004348 <__sfp>
 800431a:	2200      	movs	r2, #0
 800431c:	60e0      	str	r0, [r4, #12]
 800431e:	2104      	movs	r1, #4
 8004320:	6860      	ldr	r0, [r4, #4]
 8004322:	f7ff ffa1 	bl	8004268 <std>
 8004326:	2201      	movs	r2, #1
 8004328:	2109      	movs	r1, #9
 800432a:	68a0      	ldr	r0, [r4, #8]
 800432c:	f7ff ff9c 	bl	8004268 <std>
 8004330:	2202      	movs	r2, #2
 8004332:	2112      	movs	r1, #18
 8004334:	68e0      	ldr	r0, [r4, #12]
 8004336:	f7ff ff97 	bl	8004268 <std>
 800433a:	2301      	movs	r3, #1
 800433c:	61a3      	str	r3, [r4, #24]
 800433e:	bd10      	pop	{r4, pc}
 8004340:	08005c90 	.word	0x08005c90
 8004344:	080042b1 	.word	0x080042b1

08004348 <__sfp>:
 8004348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800434a:	4b1b      	ldr	r3, [pc, #108]	; (80043b8 <__sfp+0x70>)
 800434c:	681e      	ldr	r6, [r3, #0]
 800434e:	69b3      	ldr	r3, [r6, #24]
 8004350:	4607      	mov	r7, r0
 8004352:	b913      	cbnz	r3, 800435a <__sfp+0x12>
 8004354:	4630      	mov	r0, r6
 8004356:	f7ff ffc7 	bl	80042e8 <__sinit>
 800435a:	3648      	adds	r6, #72	; 0x48
 800435c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004360:	3b01      	subs	r3, #1
 8004362:	d503      	bpl.n	800436c <__sfp+0x24>
 8004364:	6833      	ldr	r3, [r6, #0]
 8004366:	b133      	cbz	r3, 8004376 <__sfp+0x2e>
 8004368:	6836      	ldr	r6, [r6, #0]
 800436a:	e7f7      	b.n	800435c <__sfp+0x14>
 800436c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004370:	b16d      	cbz	r5, 800438e <__sfp+0x46>
 8004372:	3468      	adds	r4, #104	; 0x68
 8004374:	e7f4      	b.n	8004360 <__sfp+0x18>
 8004376:	2104      	movs	r1, #4
 8004378:	4638      	mov	r0, r7
 800437a:	f7ff ff9f 	bl	80042bc <__sfmoreglue>
 800437e:	6030      	str	r0, [r6, #0]
 8004380:	2800      	cmp	r0, #0
 8004382:	d1f1      	bne.n	8004368 <__sfp+0x20>
 8004384:	230c      	movs	r3, #12
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	4604      	mov	r4, r0
 800438a:	4620      	mov	r0, r4
 800438c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800438e:	4b0b      	ldr	r3, [pc, #44]	; (80043bc <__sfp+0x74>)
 8004390:	6665      	str	r5, [r4, #100]	; 0x64
 8004392:	e9c4 5500 	strd	r5, r5, [r4]
 8004396:	60a5      	str	r5, [r4, #8]
 8004398:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800439c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80043a0:	2208      	movs	r2, #8
 80043a2:	4629      	mov	r1, r5
 80043a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80043a8:	f7ff ff26 	bl	80041f8 <memset>
 80043ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80043b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80043b4:	e7e9      	b.n	800438a <__sfp+0x42>
 80043b6:	bf00      	nop
 80043b8:	08005c90 	.word	0x08005c90
 80043bc:	ffff0001 	.word	0xffff0001

080043c0 <_fwalk>:
 80043c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043c4:	4688      	mov	r8, r1
 80043c6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80043ca:	2600      	movs	r6, #0
 80043cc:	b914      	cbnz	r4, 80043d4 <_fwalk+0x14>
 80043ce:	4630      	mov	r0, r6
 80043d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043d4:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80043d8:	3f01      	subs	r7, #1
 80043da:	d501      	bpl.n	80043e0 <_fwalk+0x20>
 80043dc:	6824      	ldr	r4, [r4, #0]
 80043de:	e7f5      	b.n	80043cc <_fwalk+0xc>
 80043e0:	89ab      	ldrh	r3, [r5, #12]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d906      	bls.n	80043f4 <_fwalk+0x34>
 80043e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043ea:	3301      	adds	r3, #1
 80043ec:	d002      	beq.n	80043f4 <_fwalk+0x34>
 80043ee:	4628      	mov	r0, r5
 80043f0:	47c0      	blx	r8
 80043f2:	4306      	orrs	r6, r0
 80043f4:	3568      	adds	r5, #104	; 0x68
 80043f6:	e7ef      	b.n	80043d8 <_fwalk+0x18>

080043f8 <_fwalk_reent>:
 80043f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043fc:	4680      	mov	r8, r0
 80043fe:	4689      	mov	r9, r1
 8004400:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004404:	2600      	movs	r6, #0
 8004406:	b914      	cbnz	r4, 800440e <_fwalk_reent+0x16>
 8004408:	4630      	mov	r0, r6
 800440a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800440e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004412:	3f01      	subs	r7, #1
 8004414:	d501      	bpl.n	800441a <_fwalk_reent+0x22>
 8004416:	6824      	ldr	r4, [r4, #0]
 8004418:	e7f5      	b.n	8004406 <_fwalk_reent+0xe>
 800441a:	89ab      	ldrh	r3, [r5, #12]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d907      	bls.n	8004430 <_fwalk_reent+0x38>
 8004420:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004424:	3301      	adds	r3, #1
 8004426:	d003      	beq.n	8004430 <_fwalk_reent+0x38>
 8004428:	4629      	mov	r1, r5
 800442a:	4640      	mov	r0, r8
 800442c:	47c8      	blx	r9
 800442e:	4306      	orrs	r6, r0
 8004430:	3568      	adds	r5, #104	; 0x68
 8004432:	e7ee      	b.n	8004412 <_fwalk_reent+0x1a>

08004434 <_malloc_r>:
 8004434:	b570      	push	{r4, r5, r6, lr}
 8004436:	1ccd      	adds	r5, r1, #3
 8004438:	f025 0503 	bic.w	r5, r5, #3
 800443c:	3508      	adds	r5, #8
 800443e:	2d0c      	cmp	r5, #12
 8004440:	bf38      	it	cc
 8004442:	250c      	movcc	r5, #12
 8004444:	2d00      	cmp	r5, #0
 8004446:	4606      	mov	r6, r0
 8004448:	db01      	blt.n	800444e <_malloc_r+0x1a>
 800444a:	42a9      	cmp	r1, r5
 800444c:	d903      	bls.n	8004456 <_malloc_r+0x22>
 800444e:	230c      	movs	r3, #12
 8004450:	6033      	str	r3, [r6, #0]
 8004452:	2000      	movs	r0, #0
 8004454:	bd70      	pop	{r4, r5, r6, pc}
 8004456:	f001 fb08 	bl	8005a6a <__malloc_lock>
 800445a:	4a21      	ldr	r2, [pc, #132]	; (80044e0 <_malloc_r+0xac>)
 800445c:	6814      	ldr	r4, [r2, #0]
 800445e:	4621      	mov	r1, r4
 8004460:	b991      	cbnz	r1, 8004488 <_malloc_r+0x54>
 8004462:	4c20      	ldr	r4, [pc, #128]	; (80044e4 <_malloc_r+0xb0>)
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	b91b      	cbnz	r3, 8004470 <_malloc_r+0x3c>
 8004468:	4630      	mov	r0, r6
 800446a:	f000 fe6b 	bl	8005144 <_sbrk_r>
 800446e:	6020      	str	r0, [r4, #0]
 8004470:	4629      	mov	r1, r5
 8004472:	4630      	mov	r0, r6
 8004474:	f000 fe66 	bl	8005144 <_sbrk_r>
 8004478:	1c43      	adds	r3, r0, #1
 800447a:	d124      	bne.n	80044c6 <_malloc_r+0x92>
 800447c:	230c      	movs	r3, #12
 800447e:	6033      	str	r3, [r6, #0]
 8004480:	4630      	mov	r0, r6
 8004482:	f001 faf3 	bl	8005a6c <__malloc_unlock>
 8004486:	e7e4      	b.n	8004452 <_malloc_r+0x1e>
 8004488:	680b      	ldr	r3, [r1, #0]
 800448a:	1b5b      	subs	r3, r3, r5
 800448c:	d418      	bmi.n	80044c0 <_malloc_r+0x8c>
 800448e:	2b0b      	cmp	r3, #11
 8004490:	d90f      	bls.n	80044b2 <_malloc_r+0x7e>
 8004492:	600b      	str	r3, [r1, #0]
 8004494:	50cd      	str	r5, [r1, r3]
 8004496:	18cc      	adds	r4, r1, r3
 8004498:	4630      	mov	r0, r6
 800449a:	f001 fae7 	bl	8005a6c <__malloc_unlock>
 800449e:	f104 000b 	add.w	r0, r4, #11
 80044a2:	1d23      	adds	r3, r4, #4
 80044a4:	f020 0007 	bic.w	r0, r0, #7
 80044a8:	1ac3      	subs	r3, r0, r3
 80044aa:	d0d3      	beq.n	8004454 <_malloc_r+0x20>
 80044ac:	425a      	negs	r2, r3
 80044ae:	50e2      	str	r2, [r4, r3]
 80044b0:	e7d0      	b.n	8004454 <_malloc_r+0x20>
 80044b2:	428c      	cmp	r4, r1
 80044b4:	684b      	ldr	r3, [r1, #4]
 80044b6:	bf16      	itet	ne
 80044b8:	6063      	strne	r3, [r4, #4]
 80044ba:	6013      	streq	r3, [r2, #0]
 80044bc:	460c      	movne	r4, r1
 80044be:	e7eb      	b.n	8004498 <_malloc_r+0x64>
 80044c0:	460c      	mov	r4, r1
 80044c2:	6849      	ldr	r1, [r1, #4]
 80044c4:	e7cc      	b.n	8004460 <_malloc_r+0x2c>
 80044c6:	1cc4      	adds	r4, r0, #3
 80044c8:	f024 0403 	bic.w	r4, r4, #3
 80044cc:	42a0      	cmp	r0, r4
 80044ce:	d005      	beq.n	80044dc <_malloc_r+0xa8>
 80044d0:	1a21      	subs	r1, r4, r0
 80044d2:	4630      	mov	r0, r6
 80044d4:	f000 fe36 	bl	8005144 <_sbrk_r>
 80044d8:	3001      	adds	r0, #1
 80044da:	d0cf      	beq.n	800447c <_malloc_r+0x48>
 80044dc:	6025      	str	r5, [r4, #0]
 80044de:	e7db      	b.n	8004498 <_malloc_r+0x64>
 80044e0:	20000224 	.word	0x20000224
 80044e4:	20000228 	.word	0x20000228

080044e8 <__sfputc_r>:
 80044e8:	6893      	ldr	r3, [r2, #8]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	b410      	push	{r4}
 80044f0:	6093      	str	r3, [r2, #8]
 80044f2:	da08      	bge.n	8004506 <__sfputc_r+0x1e>
 80044f4:	6994      	ldr	r4, [r2, #24]
 80044f6:	42a3      	cmp	r3, r4
 80044f8:	db01      	blt.n	80044fe <__sfputc_r+0x16>
 80044fa:	290a      	cmp	r1, #10
 80044fc:	d103      	bne.n	8004506 <__sfputc_r+0x1e>
 80044fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004502:	f001 b869 	b.w	80055d8 <__swbuf_r>
 8004506:	6813      	ldr	r3, [r2, #0]
 8004508:	1c58      	adds	r0, r3, #1
 800450a:	6010      	str	r0, [r2, #0]
 800450c:	7019      	strb	r1, [r3, #0]
 800450e:	4608      	mov	r0, r1
 8004510:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004514:	4770      	bx	lr

08004516 <__sfputs_r>:
 8004516:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004518:	4606      	mov	r6, r0
 800451a:	460f      	mov	r7, r1
 800451c:	4614      	mov	r4, r2
 800451e:	18d5      	adds	r5, r2, r3
 8004520:	42ac      	cmp	r4, r5
 8004522:	d101      	bne.n	8004528 <__sfputs_r+0x12>
 8004524:	2000      	movs	r0, #0
 8004526:	e007      	b.n	8004538 <__sfputs_r+0x22>
 8004528:	463a      	mov	r2, r7
 800452a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800452e:	4630      	mov	r0, r6
 8004530:	f7ff ffda 	bl	80044e8 <__sfputc_r>
 8004534:	1c43      	adds	r3, r0, #1
 8004536:	d1f3      	bne.n	8004520 <__sfputs_r+0xa>
 8004538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800453c <_vfiprintf_r>:
 800453c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004540:	460c      	mov	r4, r1
 8004542:	b09d      	sub	sp, #116	; 0x74
 8004544:	4617      	mov	r7, r2
 8004546:	461d      	mov	r5, r3
 8004548:	4606      	mov	r6, r0
 800454a:	b118      	cbz	r0, 8004554 <_vfiprintf_r+0x18>
 800454c:	6983      	ldr	r3, [r0, #24]
 800454e:	b90b      	cbnz	r3, 8004554 <_vfiprintf_r+0x18>
 8004550:	f7ff feca 	bl	80042e8 <__sinit>
 8004554:	4b7c      	ldr	r3, [pc, #496]	; (8004748 <_vfiprintf_r+0x20c>)
 8004556:	429c      	cmp	r4, r3
 8004558:	d158      	bne.n	800460c <_vfiprintf_r+0xd0>
 800455a:	6874      	ldr	r4, [r6, #4]
 800455c:	89a3      	ldrh	r3, [r4, #12]
 800455e:	0718      	lsls	r0, r3, #28
 8004560:	d55e      	bpl.n	8004620 <_vfiprintf_r+0xe4>
 8004562:	6923      	ldr	r3, [r4, #16]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d05b      	beq.n	8004620 <_vfiprintf_r+0xe4>
 8004568:	2300      	movs	r3, #0
 800456a:	9309      	str	r3, [sp, #36]	; 0x24
 800456c:	2320      	movs	r3, #32
 800456e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004572:	2330      	movs	r3, #48	; 0x30
 8004574:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004578:	9503      	str	r5, [sp, #12]
 800457a:	f04f 0b01 	mov.w	fp, #1
 800457e:	46b8      	mov	r8, r7
 8004580:	4645      	mov	r5, r8
 8004582:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004586:	b10b      	cbz	r3, 800458c <_vfiprintf_r+0x50>
 8004588:	2b25      	cmp	r3, #37	; 0x25
 800458a:	d154      	bne.n	8004636 <_vfiprintf_r+0xfa>
 800458c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004590:	d00b      	beq.n	80045aa <_vfiprintf_r+0x6e>
 8004592:	4653      	mov	r3, sl
 8004594:	463a      	mov	r2, r7
 8004596:	4621      	mov	r1, r4
 8004598:	4630      	mov	r0, r6
 800459a:	f7ff ffbc 	bl	8004516 <__sfputs_r>
 800459e:	3001      	adds	r0, #1
 80045a0:	f000 80c2 	beq.w	8004728 <_vfiprintf_r+0x1ec>
 80045a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045a6:	4453      	add	r3, sl
 80045a8:	9309      	str	r3, [sp, #36]	; 0x24
 80045aa:	f898 3000 	ldrb.w	r3, [r8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 80ba 	beq.w	8004728 <_vfiprintf_r+0x1ec>
 80045b4:	2300      	movs	r3, #0
 80045b6:	f04f 32ff 	mov.w	r2, #4294967295
 80045ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045be:	9304      	str	r3, [sp, #16]
 80045c0:	9307      	str	r3, [sp, #28]
 80045c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045c6:	931a      	str	r3, [sp, #104]	; 0x68
 80045c8:	46a8      	mov	r8, r5
 80045ca:	2205      	movs	r2, #5
 80045cc:	f818 1b01 	ldrb.w	r1, [r8], #1
 80045d0:	485e      	ldr	r0, [pc, #376]	; (800474c <_vfiprintf_r+0x210>)
 80045d2:	f7fb fdfd 	bl	80001d0 <memchr>
 80045d6:	9b04      	ldr	r3, [sp, #16]
 80045d8:	bb78      	cbnz	r0, 800463a <_vfiprintf_r+0xfe>
 80045da:	06d9      	lsls	r1, r3, #27
 80045dc:	bf44      	itt	mi
 80045de:	2220      	movmi	r2, #32
 80045e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80045e4:	071a      	lsls	r2, r3, #28
 80045e6:	bf44      	itt	mi
 80045e8:	222b      	movmi	r2, #43	; 0x2b
 80045ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80045ee:	782a      	ldrb	r2, [r5, #0]
 80045f0:	2a2a      	cmp	r2, #42	; 0x2a
 80045f2:	d02a      	beq.n	800464a <_vfiprintf_r+0x10e>
 80045f4:	9a07      	ldr	r2, [sp, #28]
 80045f6:	46a8      	mov	r8, r5
 80045f8:	2000      	movs	r0, #0
 80045fa:	250a      	movs	r5, #10
 80045fc:	4641      	mov	r1, r8
 80045fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004602:	3b30      	subs	r3, #48	; 0x30
 8004604:	2b09      	cmp	r3, #9
 8004606:	d969      	bls.n	80046dc <_vfiprintf_r+0x1a0>
 8004608:	b360      	cbz	r0, 8004664 <_vfiprintf_r+0x128>
 800460a:	e024      	b.n	8004656 <_vfiprintf_r+0x11a>
 800460c:	4b50      	ldr	r3, [pc, #320]	; (8004750 <_vfiprintf_r+0x214>)
 800460e:	429c      	cmp	r4, r3
 8004610:	d101      	bne.n	8004616 <_vfiprintf_r+0xda>
 8004612:	68b4      	ldr	r4, [r6, #8]
 8004614:	e7a2      	b.n	800455c <_vfiprintf_r+0x20>
 8004616:	4b4f      	ldr	r3, [pc, #316]	; (8004754 <_vfiprintf_r+0x218>)
 8004618:	429c      	cmp	r4, r3
 800461a:	bf08      	it	eq
 800461c:	68f4      	ldreq	r4, [r6, #12]
 800461e:	e79d      	b.n	800455c <_vfiprintf_r+0x20>
 8004620:	4621      	mov	r1, r4
 8004622:	4630      	mov	r0, r6
 8004624:	f001 f83c 	bl	80056a0 <__swsetup_r>
 8004628:	2800      	cmp	r0, #0
 800462a:	d09d      	beq.n	8004568 <_vfiprintf_r+0x2c>
 800462c:	f04f 30ff 	mov.w	r0, #4294967295
 8004630:	b01d      	add	sp, #116	; 0x74
 8004632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004636:	46a8      	mov	r8, r5
 8004638:	e7a2      	b.n	8004580 <_vfiprintf_r+0x44>
 800463a:	4a44      	ldr	r2, [pc, #272]	; (800474c <_vfiprintf_r+0x210>)
 800463c:	1a80      	subs	r0, r0, r2
 800463e:	fa0b f000 	lsl.w	r0, fp, r0
 8004642:	4318      	orrs	r0, r3
 8004644:	9004      	str	r0, [sp, #16]
 8004646:	4645      	mov	r5, r8
 8004648:	e7be      	b.n	80045c8 <_vfiprintf_r+0x8c>
 800464a:	9a03      	ldr	r2, [sp, #12]
 800464c:	1d11      	adds	r1, r2, #4
 800464e:	6812      	ldr	r2, [r2, #0]
 8004650:	9103      	str	r1, [sp, #12]
 8004652:	2a00      	cmp	r2, #0
 8004654:	db01      	blt.n	800465a <_vfiprintf_r+0x11e>
 8004656:	9207      	str	r2, [sp, #28]
 8004658:	e004      	b.n	8004664 <_vfiprintf_r+0x128>
 800465a:	4252      	negs	r2, r2
 800465c:	f043 0302 	orr.w	r3, r3, #2
 8004660:	9207      	str	r2, [sp, #28]
 8004662:	9304      	str	r3, [sp, #16]
 8004664:	f898 3000 	ldrb.w	r3, [r8]
 8004668:	2b2e      	cmp	r3, #46	; 0x2e
 800466a:	d10e      	bne.n	800468a <_vfiprintf_r+0x14e>
 800466c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004670:	2b2a      	cmp	r3, #42	; 0x2a
 8004672:	d138      	bne.n	80046e6 <_vfiprintf_r+0x1aa>
 8004674:	9b03      	ldr	r3, [sp, #12]
 8004676:	1d1a      	adds	r2, r3, #4
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	9203      	str	r2, [sp, #12]
 800467c:	2b00      	cmp	r3, #0
 800467e:	bfb8      	it	lt
 8004680:	f04f 33ff 	movlt.w	r3, #4294967295
 8004684:	f108 0802 	add.w	r8, r8, #2
 8004688:	9305      	str	r3, [sp, #20]
 800468a:	4d33      	ldr	r5, [pc, #204]	; (8004758 <_vfiprintf_r+0x21c>)
 800468c:	f898 1000 	ldrb.w	r1, [r8]
 8004690:	2203      	movs	r2, #3
 8004692:	4628      	mov	r0, r5
 8004694:	f7fb fd9c 	bl	80001d0 <memchr>
 8004698:	b140      	cbz	r0, 80046ac <_vfiprintf_r+0x170>
 800469a:	2340      	movs	r3, #64	; 0x40
 800469c:	1b40      	subs	r0, r0, r5
 800469e:	fa03 f000 	lsl.w	r0, r3, r0
 80046a2:	9b04      	ldr	r3, [sp, #16]
 80046a4:	4303      	orrs	r3, r0
 80046a6:	f108 0801 	add.w	r8, r8, #1
 80046aa:	9304      	str	r3, [sp, #16]
 80046ac:	f898 1000 	ldrb.w	r1, [r8]
 80046b0:	482a      	ldr	r0, [pc, #168]	; (800475c <_vfiprintf_r+0x220>)
 80046b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046b6:	2206      	movs	r2, #6
 80046b8:	f108 0701 	add.w	r7, r8, #1
 80046bc:	f7fb fd88 	bl	80001d0 <memchr>
 80046c0:	2800      	cmp	r0, #0
 80046c2:	d037      	beq.n	8004734 <_vfiprintf_r+0x1f8>
 80046c4:	4b26      	ldr	r3, [pc, #152]	; (8004760 <_vfiprintf_r+0x224>)
 80046c6:	bb1b      	cbnz	r3, 8004710 <_vfiprintf_r+0x1d4>
 80046c8:	9b03      	ldr	r3, [sp, #12]
 80046ca:	3307      	adds	r3, #7
 80046cc:	f023 0307 	bic.w	r3, r3, #7
 80046d0:	3308      	adds	r3, #8
 80046d2:	9303      	str	r3, [sp, #12]
 80046d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046d6:	444b      	add	r3, r9
 80046d8:	9309      	str	r3, [sp, #36]	; 0x24
 80046da:	e750      	b.n	800457e <_vfiprintf_r+0x42>
 80046dc:	fb05 3202 	mla	r2, r5, r2, r3
 80046e0:	2001      	movs	r0, #1
 80046e2:	4688      	mov	r8, r1
 80046e4:	e78a      	b.n	80045fc <_vfiprintf_r+0xc0>
 80046e6:	2300      	movs	r3, #0
 80046e8:	f108 0801 	add.w	r8, r8, #1
 80046ec:	9305      	str	r3, [sp, #20]
 80046ee:	4619      	mov	r1, r3
 80046f0:	250a      	movs	r5, #10
 80046f2:	4640      	mov	r0, r8
 80046f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046f8:	3a30      	subs	r2, #48	; 0x30
 80046fa:	2a09      	cmp	r2, #9
 80046fc:	d903      	bls.n	8004706 <_vfiprintf_r+0x1ca>
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0c3      	beq.n	800468a <_vfiprintf_r+0x14e>
 8004702:	9105      	str	r1, [sp, #20]
 8004704:	e7c1      	b.n	800468a <_vfiprintf_r+0x14e>
 8004706:	fb05 2101 	mla	r1, r5, r1, r2
 800470a:	2301      	movs	r3, #1
 800470c:	4680      	mov	r8, r0
 800470e:	e7f0      	b.n	80046f2 <_vfiprintf_r+0x1b6>
 8004710:	ab03      	add	r3, sp, #12
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	4622      	mov	r2, r4
 8004716:	4b13      	ldr	r3, [pc, #76]	; (8004764 <_vfiprintf_r+0x228>)
 8004718:	a904      	add	r1, sp, #16
 800471a:	4630      	mov	r0, r6
 800471c:	f3af 8000 	nop.w
 8004720:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004724:	4681      	mov	r9, r0
 8004726:	d1d5      	bne.n	80046d4 <_vfiprintf_r+0x198>
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	065b      	lsls	r3, r3, #25
 800472c:	f53f af7e 	bmi.w	800462c <_vfiprintf_r+0xf0>
 8004730:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004732:	e77d      	b.n	8004630 <_vfiprintf_r+0xf4>
 8004734:	ab03      	add	r3, sp, #12
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	4622      	mov	r2, r4
 800473a:	4b0a      	ldr	r3, [pc, #40]	; (8004764 <_vfiprintf_r+0x228>)
 800473c:	a904      	add	r1, sp, #16
 800473e:	4630      	mov	r0, r6
 8004740:	f000 f888 	bl	8004854 <_printf_i>
 8004744:	e7ec      	b.n	8004720 <_vfiprintf_r+0x1e4>
 8004746:	bf00      	nop
 8004748:	08005cb4 	.word	0x08005cb4
 800474c:	08005cf4 	.word	0x08005cf4
 8004750:	08005cd4 	.word	0x08005cd4
 8004754:	08005c94 	.word	0x08005c94
 8004758:	08005cfa 	.word	0x08005cfa
 800475c:	08005cfe 	.word	0x08005cfe
 8004760:	00000000 	.word	0x00000000
 8004764:	08004517 	.word	0x08004517

08004768 <_printf_common>:
 8004768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800476c:	4691      	mov	r9, r2
 800476e:	461f      	mov	r7, r3
 8004770:	688a      	ldr	r2, [r1, #8]
 8004772:	690b      	ldr	r3, [r1, #16]
 8004774:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004778:	4293      	cmp	r3, r2
 800477a:	bfb8      	it	lt
 800477c:	4613      	movlt	r3, r2
 800477e:	f8c9 3000 	str.w	r3, [r9]
 8004782:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004786:	4606      	mov	r6, r0
 8004788:	460c      	mov	r4, r1
 800478a:	b112      	cbz	r2, 8004792 <_printf_common+0x2a>
 800478c:	3301      	adds	r3, #1
 800478e:	f8c9 3000 	str.w	r3, [r9]
 8004792:	6823      	ldr	r3, [r4, #0]
 8004794:	0699      	lsls	r1, r3, #26
 8004796:	bf42      	ittt	mi
 8004798:	f8d9 3000 	ldrmi.w	r3, [r9]
 800479c:	3302      	addmi	r3, #2
 800479e:	f8c9 3000 	strmi.w	r3, [r9]
 80047a2:	6825      	ldr	r5, [r4, #0]
 80047a4:	f015 0506 	ands.w	r5, r5, #6
 80047a8:	d107      	bne.n	80047ba <_printf_common+0x52>
 80047aa:	f104 0a19 	add.w	sl, r4, #25
 80047ae:	68e3      	ldr	r3, [r4, #12]
 80047b0:	f8d9 2000 	ldr.w	r2, [r9]
 80047b4:	1a9b      	subs	r3, r3, r2
 80047b6:	42ab      	cmp	r3, r5
 80047b8:	dc28      	bgt.n	800480c <_printf_common+0xa4>
 80047ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80047be:	6822      	ldr	r2, [r4, #0]
 80047c0:	3300      	adds	r3, #0
 80047c2:	bf18      	it	ne
 80047c4:	2301      	movne	r3, #1
 80047c6:	0692      	lsls	r2, r2, #26
 80047c8:	d42d      	bmi.n	8004826 <_printf_common+0xbe>
 80047ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047ce:	4639      	mov	r1, r7
 80047d0:	4630      	mov	r0, r6
 80047d2:	47c0      	blx	r8
 80047d4:	3001      	adds	r0, #1
 80047d6:	d020      	beq.n	800481a <_printf_common+0xb2>
 80047d8:	6823      	ldr	r3, [r4, #0]
 80047da:	68e5      	ldr	r5, [r4, #12]
 80047dc:	f8d9 2000 	ldr.w	r2, [r9]
 80047e0:	f003 0306 	and.w	r3, r3, #6
 80047e4:	2b04      	cmp	r3, #4
 80047e6:	bf08      	it	eq
 80047e8:	1aad      	subeq	r5, r5, r2
 80047ea:	68a3      	ldr	r3, [r4, #8]
 80047ec:	6922      	ldr	r2, [r4, #16]
 80047ee:	bf0c      	ite	eq
 80047f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047f4:	2500      	movne	r5, #0
 80047f6:	4293      	cmp	r3, r2
 80047f8:	bfc4      	itt	gt
 80047fa:	1a9b      	subgt	r3, r3, r2
 80047fc:	18ed      	addgt	r5, r5, r3
 80047fe:	f04f 0900 	mov.w	r9, #0
 8004802:	341a      	adds	r4, #26
 8004804:	454d      	cmp	r5, r9
 8004806:	d11a      	bne.n	800483e <_printf_common+0xd6>
 8004808:	2000      	movs	r0, #0
 800480a:	e008      	b.n	800481e <_printf_common+0xb6>
 800480c:	2301      	movs	r3, #1
 800480e:	4652      	mov	r2, sl
 8004810:	4639      	mov	r1, r7
 8004812:	4630      	mov	r0, r6
 8004814:	47c0      	blx	r8
 8004816:	3001      	adds	r0, #1
 8004818:	d103      	bne.n	8004822 <_printf_common+0xba>
 800481a:	f04f 30ff 	mov.w	r0, #4294967295
 800481e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004822:	3501      	adds	r5, #1
 8004824:	e7c3      	b.n	80047ae <_printf_common+0x46>
 8004826:	18e1      	adds	r1, r4, r3
 8004828:	1c5a      	adds	r2, r3, #1
 800482a:	2030      	movs	r0, #48	; 0x30
 800482c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004830:	4422      	add	r2, r4
 8004832:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004836:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800483a:	3302      	adds	r3, #2
 800483c:	e7c5      	b.n	80047ca <_printf_common+0x62>
 800483e:	2301      	movs	r3, #1
 8004840:	4622      	mov	r2, r4
 8004842:	4639      	mov	r1, r7
 8004844:	4630      	mov	r0, r6
 8004846:	47c0      	blx	r8
 8004848:	3001      	adds	r0, #1
 800484a:	d0e6      	beq.n	800481a <_printf_common+0xb2>
 800484c:	f109 0901 	add.w	r9, r9, #1
 8004850:	e7d8      	b.n	8004804 <_printf_common+0x9c>
	...

08004854 <_printf_i>:
 8004854:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004858:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800485c:	460c      	mov	r4, r1
 800485e:	7e09      	ldrb	r1, [r1, #24]
 8004860:	b085      	sub	sp, #20
 8004862:	296e      	cmp	r1, #110	; 0x6e
 8004864:	4617      	mov	r7, r2
 8004866:	4606      	mov	r6, r0
 8004868:	4698      	mov	r8, r3
 800486a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800486c:	f000 80b3 	beq.w	80049d6 <_printf_i+0x182>
 8004870:	d822      	bhi.n	80048b8 <_printf_i+0x64>
 8004872:	2963      	cmp	r1, #99	; 0x63
 8004874:	d036      	beq.n	80048e4 <_printf_i+0x90>
 8004876:	d80a      	bhi.n	800488e <_printf_i+0x3a>
 8004878:	2900      	cmp	r1, #0
 800487a:	f000 80b9 	beq.w	80049f0 <_printf_i+0x19c>
 800487e:	2958      	cmp	r1, #88	; 0x58
 8004880:	f000 8083 	beq.w	800498a <_printf_i+0x136>
 8004884:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004888:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800488c:	e032      	b.n	80048f4 <_printf_i+0xa0>
 800488e:	2964      	cmp	r1, #100	; 0x64
 8004890:	d001      	beq.n	8004896 <_printf_i+0x42>
 8004892:	2969      	cmp	r1, #105	; 0x69
 8004894:	d1f6      	bne.n	8004884 <_printf_i+0x30>
 8004896:	6820      	ldr	r0, [r4, #0]
 8004898:	6813      	ldr	r3, [r2, #0]
 800489a:	0605      	lsls	r5, r0, #24
 800489c:	f103 0104 	add.w	r1, r3, #4
 80048a0:	d52a      	bpl.n	80048f8 <_printf_i+0xa4>
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6011      	str	r1, [r2, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	da03      	bge.n	80048b2 <_printf_i+0x5e>
 80048aa:	222d      	movs	r2, #45	; 0x2d
 80048ac:	425b      	negs	r3, r3
 80048ae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80048b2:	486f      	ldr	r0, [pc, #444]	; (8004a70 <_printf_i+0x21c>)
 80048b4:	220a      	movs	r2, #10
 80048b6:	e039      	b.n	800492c <_printf_i+0xd8>
 80048b8:	2973      	cmp	r1, #115	; 0x73
 80048ba:	f000 809d 	beq.w	80049f8 <_printf_i+0x1a4>
 80048be:	d808      	bhi.n	80048d2 <_printf_i+0x7e>
 80048c0:	296f      	cmp	r1, #111	; 0x6f
 80048c2:	d020      	beq.n	8004906 <_printf_i+0xb2>
 80048c4:	2970      	cmp	r1, #112	; 0x70
 80048c6:	d1dd      	bne.n	8004884 <_printf_i+0x30>
 80048c8:	6823      	ldr	r3, [r4, #0]
 80048ca:	f043 0320 	orr.w	r3, r3, #32
 80048ce:	6023      	str	r3, [r4, #0]
 80048d0:	e003      	b.n	80048da <_printf_i+0x86>
 80048d2:	2975      	cmp	r1, #117	; 0x75
 80048d4:	d017      	beq.n	8004906 <_printf_i+0xb2>
 80048d6:	2978      	cmp	r1, #120	; 0x78
 80048d8:	d1d4      	bne.n	8004884 <_printf_i+0x30>
 80048da:	2378      	movs	r3, #120	; 0x78
 80048dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80048e0:	4864      	ldr	r0, [pc, #400]	; (8004a74 <_printf_i+0x220>)
 80048e2:	e055      	b.n	8004990 <_printf_i+0x13c>
 80048e4:	6813      	ldr	r3, [r2, #0]
 80048e6:	1d19      	adds	r1, r3, #4
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	6011      	str	r1, [r2, #0]
 80048ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048f4:	2301      	movs	r3, #1
 80048f6:	e08c      	b.n	8004a12 <_printf_i+0x1be>
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6011      	str	r1, [r2, #0]
 80048fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004900:	bf18      	it	ne
 8004902:	b21b      	sxthne	r3, r3
 8004904:	e7cf      	b.n	80048a6 <_printf_i+0x52>
 8004906:	6813      	ldr	r3, [r2, #0]
 8004908:	6825      	ldr	r5, [r4, #0]
 800490a:	1d18      	adds	r0, r3, #4
 800490c:	6010      	str	r0, [r2, #0]
 800490e:	0628      	lsls	r0, r5, #24
 8004910:	d501      	bpl.n	8004916 <_printf_i+0xc2>
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	e002      	b.n	800491c <_printf_i+0xc8>
 8004916:	0668      	lsls	r0, r5, #25
 8004918:	d5fb      	bpl.n	8004912 <_printf_i+0xbe>
 800491a:	881b      	ldrh	r3, [r3, #0]
 800491c:	4854      	ldr	r0, [pc, #336]	; (8004a70 <_printf_i+0x21c>)
 800491e:	296f      	cmp	r1, #111	; 0x6f
 8004920:	bf14      	ite	ne
 8004922:	220a      	movne	r2, #10
 8004924:	2208      	moveq	r2, #8
 8004926:	2100      	movs	r1, #0
 8004928:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800492c:	6865      	ldr	r5, [r4, #4]
 800492e:	60a5      	str	r5, [r4, #8]
 8004930:	2d00      	cmp	r5, #0
 8004932:	f2c0 8095 	blt.w	8004a60 <_printf_i+0x20c>
 8004936:	6821      	ldr	r1, [r4, #0]
 8004938:	f021 0104 	bic.w	r1, r1, #4
 800493c:	6021      	str	r1, [r4, #0]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d13d      	bne.n	80049be <_printf_i+0x16a>
 8004942:	2d00      	cmp	r5, #0
 8004944:	f040 808e 	bne.w	8004a64 <_printf_i+0x210>
 8004948:	4665      	mov	r5, ip
 800494a:	2a08      	cmp	r2, #8
 800494c:	d10b      	bne.n	8004966 <_printf_i+0x112>
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	07db      	lsls	r3, r3, #31
 8004952:	d508      	bpl.n	8004966 <_printf_i+0x112>
 8004954:	6923      	ldr	r3, [r4, #16]
 8004956:	6862      	ldr	r2, [r4, #4]
 8004958:	429a      	cmp	r2, r3
 800495a:	bfde      	ittt	le
 800495c:	2330      	movle	r3, #48	; 0x30
 800495e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004962:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004966:	ebac 0305 	sub.w	r3, ip, r5
 800496a:	6123      	str	r3, [r4, #16]
 800496c:	f8cd 8000 	str.w	r8, [sp]
 8004970:	463b      	mov	r3, r7
 8004972:	aa03      	add	r2, sp, #12
 8004974:	4621      	mov	r1, r4
 8004976:	4630      	mov	r0, r6
 8004978:	f7ff fef6 	bl	8004768 <_printf_common>
 800497c:	3001      	adds	r0, #1
 800497e:	d14d      	bne.n	8004a1c <_printf_i+0x1c8>
 8004980:	f04f 30ff 	mov.w	r0, #4294967295
 8004984:	b005      	add	sp, #20
 8004986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800498a:	4839      	ldr	r0, [pc, #228]	; (8004a70 <_printf_i+0x21c>)
 800498c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004990:	6813      	ldr	r3, [r2, #0]
 8004992:	6821      	ldr	r1, [r4, #0]
 8004994:	1d1d      	adds	r5, r3, #4
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6015      	str	r5, [r2, #0]
 800499a:	060a      	lsls	r2, r1, #24
 800499c:	d50b      	bpl.n	80049b6 <_printf_i+0x162>
 800499e:	07ca      	lsls	r2, r1, #31
 80049a0:	bf44      	itt	mi
 80049a2:	f041 0120 	orrmi.w	r1, r1, #32
 80049a6:	6021      	strmi	r1, [r4, #0]
 80049a8:	b91b      	cbnz	r3, 80049b2 <_printf_i+0x15e>
 80049aa:	6822      	ldr	r2, [r4, #0]
 80049ac:	f022 0220 	bic.w	r2, r2, #32
 80049b0:	6022      	str	r2, [r4, #0]
 80049b2:	2210      	movs	r2, #16
 80049b4:	e7b7      	b.n	8004926 <_printf_i+0xd2>
 80049b6:	064d      	lsls	r5, r1, #25
 80049b8:	bf48      	it	mi
 80049ba:	b29b      	uxthmi	r3, r3
 80049bc:	e7ef      	b.n	800499e <_printf_i+0x14a>
 80049be:	4665      	mov	r5, ip
 80049c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80049c4:	fb02 3311 	mls	r3, r2, r1, r3
 80049c8:	5cc3      	ldrb	r3, [r0, r3]
 80049ca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80049ce:	460b      	mov	r3, r1
 80049d0:	2900      	cmp	r1, #0
 80049d2:	d1f5      	bne.n	80049c0 <_printf_i+0x16c>
 80049d4:	e7b9      	b.n	800494a <_printf_i+0xf6>
 80049d6:	6813      	ldr	r3, [r2, #0]
 80049d8:	6825      	ldr	r5, [r4, #0]
 80049da:	6961      	ldr	r1, [r4, #20]
 80049dc:	1d18      	adds	r0, r3, #4
 80049de:	6010      	str	r0, [r2, #0]
 80049e0:	0628      	lsls	r0, r5, #24
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	d501      	bpl.n	80049ea <_printf_i+0x196>
 80049e6:	6019      	str	r1, [r3, #0]
 80049e8:	e002      	b.n	80049f0 <_printf_i+0x19c>
 80049ea:	066a      	lsls	r2, r5, #25
 80049ec:	d5fb      	bpl.n	80049e6 <_printf_i+0x192>
 80049ee:	8019      	strh	r1, [r3, #0]
 80049f0:	2300      	movs	r3, #0
 80049f2:	6123      	str	r3, [r4, #16]
 80049f4:	4665      	mov	r5, ip
 80049f6:	e7b9      	b.n	800496c <_printf_i+0x118>
 80049f8:	6813      	ldr	r3, [r2, #0]
 80049fa:	1d19      	adds	r1, r3, #4
 80049fc:	6011      	str	r1, [r2, #0]
 80049fe:	681d      	ldr	r5, [r3, #0]
 8004a00:	6862      	ldr	r2, [r4, #4]
 8004a02:	2100      	movs	r1, #0
 8004a04:	4628      	mov	r0, r5
 8004a06:	f7fb fbe3 	bl	80001d0 <memchr>
 8004a0a:	b108      	cbz	r0, 8004a10 <_printf_i+0x1bc>
 8004a0c:	1b40      	subs	r0, r0, r5
 8004a0e:	6060      	str	r0, [r4, #4]
 8004a10:	6863      	ldr	r3, [r4, #4]
 8004a12:	6123      	str	r3, [r4, #16]
 8004a14:	2300      	movs	r3, #0
 8004a16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a1a:	e7a7      	b.n	800496c <_printf_i+0x118>
 8004a1c:	6923      	ldr	r3, [r4, #16]
 8004a1e:	462a      	mov	r2, r5
 8004a20:	4639      	mov	r1, r7
 8004a22:	4630      	mov	r0, r6
 8004a24:	47c0      	blx	r8
 8004a26:	3001      	adds	r0, #1
 8004a28:	d0aa      	beq.n	8004980 <_printf_i+0x12c>
 8004a2a:	6823      	ldr	r3, [r4, #0]
 8004a2c:	079b      	lsls	r3, r3, #30
 8004a2e:	d413      	bmi.n	8004a58 <_printf_i+0x204>
 8004a30:	68e0      	ldr	r0, [r4, #12]
 8004a32:	9b03      	ldr	r3, [sp, #12]
 8004a34:	4298      	cmp	r0, r3
 8004a36:	bfb8      	it	lt
 8004a38:	4618      	movlt	r0, r3
 8004a3a:	e7a3      	b.n	8004984 <_printf_i+0x130>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	464a      	mov	r2, r9
 8004a40:	4639      	mov	r1, r7
 8004a42:	4630      	mov	r0, r6
 8004a44:	47c0      	blx	r8
 8004a46:	3001      	adds	r0, #1
 8004a48:	d09a      	beq.n	8004980 <_printf_i+0x12c>
 8004a4a:	3501      	adds	r5, #1
 8004a4c:	68e3      	ldr	r3, [r4, #12]
 8004a4e:	9a03      	ldr	r2, [sp, #12]
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	42ab      	cmp	r3, r5
 8004a54:	dcf2      	bgt.n	8004a3c <_printf_i+0x1e8>
 8004a56:	e7eb      	b.n	8004a30 <_printf_i+0x1dc>
 8004a58:	2500      	movs	r5, #0
 8004a5a:	f104 0919 	add.w	r9, r4, #25
 8004a5e:	e7f5      	b.n	8004a4c <_printf_i+0x1f8>
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1ac      	bne.n	80049be <_printf_i+0x16a>
 8004a64:	7803      	ldrb	r3, [r0, #0]
 8004a66:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a6e:	e76c      	b.n	800494a <_printf_i+0xf6>
 8004a70:	08005d05 	.word	0x08005d05
 8004a74:	08005d16 	.word	0x08005d16

08004a78 <__svfiscanf_r>:
 8004a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a7c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8004a80:	460c      	mov	r4, r1
 8004a82:	2100      	movs	r1, #0
 8004a84:	9144      	str	r1, [sp, #272]	; 0x110
 8004a86:	9145      	str	r1, [sp, #276]	; 0x114
 8004a88:	499f      	ldr	r1, [pc, #636]	; (8004d08 <__svfiscanf_r+0x290>)
 8004a8a:	91a0      	str	r1, [sp, #640]	; 0x280
 8004a8c:	f10d 0804 	add.w	r8, sp, #4
 8004a90:	499e      	ldr	r1, [pc, #632]	; (8004d0c <__svfiscanf_r+0x294>)
 8004a92:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8004d10 <__svfiscanf_r+0x298>
 8004a96:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8004a9a:	4606      	mov	r6, r0
 8004a9c:	4692      	mov	sl, r2
 8004a9e:	91a1      	str	r1, [sp, #644]	; 0x284
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	270a      	movs	r7, #10
 8004aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 812a 	beq.w	8004d02 <__svfiscanf_r+0x28a>
 8004aae:	4655      	mov	r5, sl
 8004ab0:	f000 ff3a 	bl	8005928 <__locale_ctype_ptr>
 8004ab4:	f815 bb01 	ldrb.w	fp, [r5], #1
 8004ab8:	4458      	add	r0, fp
 8004aba:	7843      	ldrb	r3, [r0, #1]
 8004abc:	f013 0308 	ands.w	r3, r3, #8
 8004ac0:	d01c      	beq.n	8004afc <__svfiscanf_r+0x84>
 8004ac2:	6863      	ldr	r3, [r4, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	dd12      	ble.n	8004aee <__svfiscanf_r+0x76>
 8004ac8:	f000 ff2e 	bl	8005928 <__locale_ctype_ptr>
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	781a      	ldrb	r2, [r3, #0]
 8004ad0:	4410      	add	r0, r2
 8004ad2:	7842      	ldrb	r2, [r0, #1]
 8004ad4:	0712      	lsls	r2, r2, #28
 8004ad6:	d401      	bmi.n	8004adc <__svfiscanf_r+0x64>
 8004ad8:	46aa      	mov	sl, r5
 8004ada:	e7e3      	b.n	8004aa4 <__svfiscanf_r+0x2c>
 8004adc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004ade:	3201      	adds	r2, #1
 8004ae0:	9245      	str	r2, [sp, #276]	; 0x114
 8004ae2:	6862      	ldr	r2, [r4, #4]
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	3a01      	subs	r2, #1
 8004ae8:	6062      	str	r2, [r4, #4]
 8004aea:	6023      	str	r3, [r4, #0]
 8004aec:	e7e9      	b.n	8004ac2 <__svfiscanf_r+0x4a>
 8004aee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004af0:	4621      	mov	r1, r4
 8004af2:	4630      	mov	r0, r6
 8004af4:	4798      	blx	r3
 8004af6:	2800      	cmp	r0, #0
 8004af8:	d0e6      	beq.n	8004ac8 <__svfiscanf_r+0x50>
 8004afa:	e7ed      	b.n	8004ad8 <__svfiscanf_r+0x60>
 8004afc:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8004b00:	f040 8082 	bne.w	8004c08 <__svfiscanf_r+0x190>
 8004b04:	9343      	str	r3, [sp, #268]	; 0x10c
 8004b06:	9341      	str	r3, [sp, #260]	; 0x104
 8004b08:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8004b0c:	2b2a      	cmp	r3, #42	; 0x2a
 8004b0e:	d103      	bne.n	8004b18 <__svfiscanf_r+0xa0>
 8004b10:	2310      	movs	r3, #16
 8004b12:	9341      	str	r3, [sp, #260]	; 0x104
 8004b14:	f10a 0502 	add.w	r5, sl, #2
 8004b18:	46aa      	mov	sl, r5
 8004b1a:	f815 1b01 	ldrb.w	r1, [r5], #1
 8004b1e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8004b22:	2a09      	cmp	r2, #9
 8004b24:	d922      	bls.n	8004b6c <__svfiscanf_r+0xf4>
 8004b26:	2203      	movs	r2, #3
 8004b28:	4879      	ldr	r0, [pc, #484]	; (8004d10 <__svfiscanf_r+0x298>)
 8004b2a:	f7fb fb51 	bl	80001d0 <memchr>
 8004b2e:	b138      	cbz	r0, 8004b40 <__svfiscanf_r+0xc8>
 8004b30:	eba0 0309 	sub.w	r3, r0, r9
 8004b34:	2001      	movs	r0, #1
 8004b36:	4098      	lsls	r0, r3
 8004b38:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004b3a:	4318      	orrs	r0, r3
 8004b3c:	9041      	str	r0, [sp, #260]	; 0x104
 8004b3e:	46aa      	mov	sl, r5
 8004b40:	f89a 3000 	ldrb.w	r3, [sl]
 8004b44:	2b67      	cmp	r3, #103	; 0x67
 8004b46:	f10a 0501 	add.w	r5, sl, #1
 8004b4a:	d82b      	bhi.n	8004ba4 <__svfiscanf_r+0x12c>
 8004b4c:	2b65      	cmp	r3, #101	; 0x65
 8004b4e:	f080 809f 	bcs.w	8004c90 <__svfiscanf_r+0x218>
 8004b52:	2b47      	cmp	r3, #71	; 0x47
 8004b54:	d810      	bhi.n	8004b78 <__svfiscanf_r+0x100>
 8004b56:	2b45      	cmp	r3, #69	; 0x45
 8004b58:	f080 809a 	bcs.w	8004c90 <__svfiscanf_r+0x218>
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d06c      	beq.n	8004c3a <__svfiscanf_r+0x1c2>
 8004b60:	2b25      	cmp	r3, #37	; 0x25
 8004b62:	d051      	beq.n	8004c08 <__svfiscanf_r+0x190>
 8004b64:	2303      	movs	r3, #3
 8004b66:	9347      	str	r3, [sp, #284]	; 0x11c
 8004b68:	9742      	str	r7, [sp, #264]	; 0x108
 8004b6a:	e027      	b.n	8004bbc <__svfiscanf_r+0x144>
 8004b6c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004b6e:	fb07 1303 	mla	r3, r7, r3, r1
 8004b72:	3b30      	subs	r3, #48	; 0x30
 8004b74:	9343      	str	r3, [sp, #268]	; 0x10c
 8004b76:	e7cf      	b.n	8004b18 <__svfiscanf_r+0xa0>
 8004b78:	2b5b      	cmp	r3, #91	; 0x5b
 8004b7a:	d06a      	beq.n	8004c52 <__svfiscanf_r+0x1da>
 8004b7c:	d80c      	bhi.n	8004b98 <__svfiscanf_r+0x120>
 8004b7e:	2b58      	cmp	r3, #88	; 0x58
 8004b80:	d1f0      	bne.n	8004b64 <__svfiscanf_r+0xec>
 8004b82:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004b84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b88:	9241      	str	r2, [sp, #260]	; 0x104
 8004b8a:	2210      	movs	r2, #16
 8004b8c:	9242      	str	r2, [sp, #264]	; 0x108
 8004b8e:	2b6e      	cmp	r3, #110	; 0x6e
 8004b90:	bf8c      	ite	hi
 8004b92:	2304      	movhi	r3, #4
 8004b94:	2303      	movls	r3, #3
 8004b96:	e010      	b.n	8004bba <__svfiscanf_r+0x142>
 8004b98:	2b63      	cmp	r3, #99	; 0x63
 8004b9a:	d065      	beq.n	8004c68 <__svfiscanf_r+0x1f0>
 8004b9c:	2b64      	cmp	r3, #100	; 0x64
 8004b9e:	d1e1      	bne.n	8004b64 <__svfiscanf_r+0xec>
 8004ba0:	9742      	str	r7, [sp, #264]	; 0x108
 8004ba2:	e7f4      	b.n	8004b8e <__svfiscanf_r+0x116>
 8004ba4:	2b70      	cmp	r3, #112	; 0x70
 8004ba6:	d04b      	beq.n	8004c40 <__svfiscanf_r+0x1c8>
 8004ba8:	d826      	bhi.n	8004bf8 <__svfiscanf_r+0x180>
 8004baa:	2b6e      	cmp	r3, #110	; 0x6e
 8004bac:	d062      	beq.n	8004c74 <__svfiscanf_r+0x1fc>
 8004bae:	d84c      	bhi.n	8004c4a <__svfiscanf_r+0x1d2>
 8004bb0:	2b69      	cmp	r3, #105	; 0x69
 8004bb2:	d1d7      	bne.n	8004b64 <__svfiscanf_r+0xec>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9342      	str	r3, [sp, #264]	; 0x108
 8004bb8:	2303      	movs	r3, #3
 8004bba:	9347      	str	r3, [sp, #284]	; 0x11c
 8004bbc:	6863      	ldr	r3, [r4, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	dd68      	ble.n	8004c94 <__svfiscanf_r+0x21c>
 8004bc2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004bc4:	0659      	lsls	r1, r3, #25
 8004bc6:	d407      	bmi.n	8004bd8 <__svfiscanf_r+0x160>
 8004bc8:	f000 feae 	bl	8005928 <__locale_ctype_ptr>
 8004bcc:	6823      	ldr	r3, [r4, #0]
 8004bce:	781a      	ldrb	r2, [r3, #0]
 8004bd0:	4410      	add	r0, r2
 8004bd2:	7842      	ldrb	r2, [r0, #1]
 8004bd4:	0712      	lsls	r2, r2, #28
 8004bd6:	d464      	bmi.n	8004ca2 <__svfiscanf_r+0x22a>
 8004bd8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	dc73      	bgt.n	8004cc6 <__svfiscanf_r+0x24e>
 8004bde:	466b      	mov	r3, sp
 8004be0:	4622      	mov	r2, r4
 8004be2:	a941      	add	r1, sp, #260	; 0x104
 8004be4:	4630      	mov	r0, r6
 8004be6:	f000 f8bf 	bl	8004d68 <_scanf_chars>
 8004bea:	2801      	cmp	r0, #1
 8004bec:	f000 8089 	beq.w	8004d02 <__svfiscanf_r+0x28a>
 8004bf0:	2802      	cmp	r0, #2
 8004bf2:	f47f af71 	bne.w	8004ad8 <__svfiscanf_r+0x60>
 8004bf6:	e01d      	b.n	8004c34 <__svfiscanf_r+0x1bc>
 8004bf8:	2b75      	cmp	r3, #117	; 0x75
 8004bfa:	d0d1      	beq.n	8004ba0 <__svfiscanf_r+0x128>
 8004bfc:	2b78      	cmp	r3, #120	; 0x78
 8004bfe:	d0c0      	beq.n	8004b82 <__svfiscanf_r+0x10a>
 8004c00:	2b73      	cmp	r3, #115	; 0x73
 8004c02:	d1af      	bne.n	8004b64 <__svfiscanf_r+0xec>
 8004c04:	2302      	movs	r3, #2
 8004c06:	e7d8      	b.n	8004bba <__svfiscanf_r+0x142>
 8004c08:	6863      	ldr	r3, [r4, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	dd0c      	ble.n	8004c28 <__svfiscanf_r+0x1b0>
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	781a      	ldrb	r2, [r3, #0]
 8004c12:	455a      	cmp	r2, fp
 8004c14:	d175      	bne.n	8004d02 <__svfiscanf_r+0x28a>
 8004c16:	3301      	adds	r3, #1
 8004c18:	6862      	ldr	r2, [r4, #4]
 8004c1a:	6023      	str	r3, [r4, #0]
 8004c1c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004c1e:	3a01      	subs	r2, #1
 8004c20:	3301      	adds	r3, #1
 8004c22:	6062      	str	r2, [r4, #4]
 8004c24:	9345      	str	r3, [sp, #276]	; 0x114
 8004c26:	e757      	b.n	8004ad8 <__svfiscanf_r+0x60>
 8004c28:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	4798      	blx	r3
 8004c30:	2800      	cmp	r0, #0
 8004c32:	d0ec      	beq.n	8004c0e <__svfiscanf_r+0x196>
 8004c34:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004c36:	2800      	cmp	r0, #0
 8004c38:	d159      	bne.n	8004cee <__svfiscanf_r+0x276>
 8004c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c3e:	e05c      	b.n	8004cfa <__svfiscanf_r+0x282>
 8004c40:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004c42:	f042 0220 	orr.w	r2, r2, #32
 8004c46:	9241      	str	r2, [sp, #260]	; 0x104
 8004c48:	e79b      	b.n	8004b82 <__svfiscanf_r+0x10a>
 8004c4a:	2308      	movs	r3, #8
 8004c4c:	9342      	str	r3, [sp, #264]	; 0x108
 8004c4e:	2304      	movs	r3, #4
 8004c50:	e7b3      	b.n	8004bba <__svfiscanf_r+0x142>
 8004c52:	4629      	mov	r1, r5
 8004c54:	4640      	mov	r0, r8
 8004c56:	f000 fa85 	bl	8005164 <__sccl>
 8004c5a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c60:	9341      	str	r3, [sp, #260]	; 0x104
 8004c62:	4605      	mov	r5, r0
 8004c64:	2301      	movs	r3, #1
 8004c66:	e7a8      	b.n	8004bba <__svfiscanf_r+0x142>
 8004c68:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004c6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c6e:	9341      	str	r3, [sp, #260]	; 0x104
 8004c70:	2300      	movs	r3, #0
 8004c72:	e7a2      	b.n	8004bba <__svfiscanf_r+0x142>
 8004c74:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004c76:	06c3      	lsls	r3, r0, #27
 8004c78:	f53f af2e 	bmi.w	8004ad8 <__svfiscanf_r+0x60>
 8004c7c:	9b00      	ldr	r3, [sp, #0]
 8004c7e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004c80:	1d19      	adds	r1, r3, #4
 8004c82:	9100      	str	r1, [sp, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	07c0      	lsls	r0, r0, #31
 8004c88:	bf4c      	ite	mi
 8004c8a:	801a      	strhmi	r2, [r3, #0]
 8004c8c:	601a      	strpl	r2, [r3, #0]
 8004c8e:	e723      	b.n	8004ad8 <__svfiscanf_r+0x60>
 8004c90:	2305      	movs	r3, #5
 8004c92:	e792      	b.n	8004bba <__svfiscanf_r+0x142>
 8004c94:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004c96:	4621      	mov	r1, r4
 8004c98:	4630      	mov	r0, r6
 8004c9a:	4798      	blx	r3
 8004c9c:	2800      	cmp	r0, #0
 8004c9e:	d090      	beq.n	8004bc2 <__svfiscanf_r+0x14a>
 8004ca0:	e7c8      	b.n	8004c34 <__svfiscanf_r+0x1bc>
 8004ca2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004ca4:	3201      	adds	r2, #1
 8004ca6:	9245      	str	r2, [sp, #276]	; 0x114
 8004ca8:	6862      	ldr	r2, [r4, #4]
 8004caa:	3a01      	subs	r2, #1
 8004cac:	2a00      	cmp	r2, #0
 8004cae:	6062      	str	r2, [r4, #4]
 8004cb0:	dd02      	ble.n	8004cb8 <__svfiscanf_r+0x240>
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	6023      	str	r3, [r4, #0]
 8004cb6:	e787      	b.n	8004bc8 <__svfiscanf_r+0x150>
 8004cb8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004cba:	4621      	mov	r1, r4
 8004cbc:	4630      	mov	r0, r6
 8004cbe:	4798      	blx	r3
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	d081      	beq.n	8004bc8 <__svfiscanf_r+0x150>
 8004cc4:	e7b6      	b.n	8004c34 <__svfiscanf_r+0x1bc>
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	dc06      	bgt.n	8004cd8 <__svfiscanf_r+0x260>
 8004cca:	466b      	mov	r3, sp
 8004ccc:	4622      	mov	r2, r4
 8004cce:	a941      	add	r1, sp, #260	; 0x104
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	f000 f8ad 	bl	8004e30 <_scanf_i>
 8004cd6:	e788      	b.n	8004bea <__svfiscanf_r+0x172>
 8004cd8:	4b0e      	ldr	r3, [pc, #56]	; (8004d14 <__svfiscanf_r+0x29c>)
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f43f aefc 	beq.w	8004ad8 <__svfiscanf_r+0x60>
 8004ce0:	466b      	mov	r3, sp
 8004ce2:	4622      	mov	r2, r4
 8004ce4:	a941      	add	r1, sp, #260	; 0x104
 8004ce6:	4630      	mov	r0, r6
 8004ce8:	f3af 8000 	nop.w
 8004cec:	e77d      	b.n	8004bea <__svfiscanf_r+0x172>
 8004cee:	89a3      	ldrh	r3, [r4, #12]
 8004cf0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004cf4:	bf18      	it	ne
 8004cf6:	f04f 30ff 	movne.w	r0, #4294967295
 8004cfa:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8004cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d02:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004d04:	e7f9      	b.n	8004cfa <__svfiscanf_r+0x282>
 8004d06:	bf00      	nop
 8004d08:	080054f5 	.word	0x080054f5
 8004d0c:	0800502d 	.word	0x0800502d
 8004d10:	08005cfa 	.word	0x08005cfa
 8004d14:	00000000 	.word	0x00000000

08004d18 <_vfiscanf_r>:
 8004d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	4616      	mov	r6, r2
 8004d20:	461f      	mov	r7, r3
 8004d22:	4605      	mov	r5, r0
 8004d24:	b118      	cbz	r0, 8004d2e <_vfiscanf_r+0x16>
 8004d26:	6983      	ldr	r3, [r0, #24]
 8004d28:	b90b      	cbnz	r3, 8004d2e <_vfiscanf_r+0x16>
 8004d2a:	f7ff fadd 	bl	80042e8 <__sinit>
 8004d2e:	4b0b      	ldr	r3, [pc, #44]	; (8004d5c <_vfiscanf_r+0x44>)
 8004d30:	429c      	cmp	r4, r3
 8004d32:	d108      	bne.n	8004d46 <_vfiscanf_r+0x2e>
 8004d34:	686c      	ldr	r4, [r5, #4]
 8004d36:	463b      	mov	r3, r7
 8004d38:	4632      	mov	r2, r6
 8004d3a:	4621      	mov	r1, r4
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d42:	f7ff be99 	b.w	8004a78 <__svfiscanf_r>
 8004d46:	4b06      	ldr	r3, [pc, #24]	; (8004d60 <_vfiscanf_r+0x48>)
 8004d48:	429c      	cmp	r4, r3
 8004d4a:	d101      	bne.n	8004d50 <_vfiscanf_r+0x38>
 8004d4c:	68ac      	ldr	r4, [r5, #8]
 8004d4e:	e7f2      	b.n	8004d36 <_vfiscanf_r+0x1e>
 8004d50:	4b04      	ldr	r3, [pc, #16]	; (8004d64 <_vfiscanf_r+0x4c>)
 8004d52:	429c      	cmp	r4, r3
 8004d54:	bf08      	it	eq
 8004d56:	68ec      	ldreq	r4, [r5, #12]
 8004d58:	e7ed      	b.n	8004d36 <_vfiscanf_r+0x1e>
 8004d5a:	bf00      	nop
 8004d5c:	08005cb4 	.word	0x08005cb4
 8004d60:	08005cd4 	.word	0x08005cd4
 8004d64:	08005c94 	.word	0x08005c94

08004d68 <_scanf_chars>:
 8004d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d6c:	4615      	mov	r5, r2
 8004d6e:	688a      	ldr	r2, [r1, #8]
 8004d70:	4680      	mov	r8, r0
 8004d72:	460c      	mov	r4, r1
 8004d74:	b932      	cbnz	r2, 8004d84 <_scanf_chars+0x1c>
 8004d76:	698a      	ldr	r2, [r1, #24]
 8004d78:	2a00      	cmp	r2, #0
 8004d7a:	bf14      	ite	ne
 8004d7c:	f04f 32ff 	movne.w	r2, #4294967295
 8004d80:	2201      	moveq	r2, #1
 8004d82:	608a      	str	r2, [r1, #8]
 8004d84:	6822      	ldr	r2, [r4, #0]
 8004d86:	06d1      	lsls	r1, r2, #27
 8004d88:	bf5f      	itttt	pl
 8004d8a:	681a      	ldrpl	r2, [r3, #0]
 8004d8c:	1d11      	addpl	r1, r2, #4
 8004d8e:	6019      	strpl	r1, [r3, #0]
 8004d90:	6817      	ldrpl	r7, [r2, #0]
 8004d92:	2600      	movs	r6, #0
 8004d94:	69a3      	ldr	r3, [r4, #24]
 8004d96:	b1db      	cbz	r3, 8004dd0 <_scanf_chars+0x68>
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d107      	bne.n	8004dac <_scanf_chars+0x44>
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	6962      	ldr	r2, [r4, #20]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	5cd3      	ldrb	r3, [r2, r3]
 8004da4:	b9a3      	cbnz	r3, 8004dd0 <_scanf_chars+0x68>
 8004da6:	2e00      	cmp	r6, #0
 8004da8:	d132      	bne.n	8004e10 <_scanf_chars+0xa8>
 8004daa:	e006      	b.n	8004dba <_scanf_chars+0x52>
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d007      	beq.n	8004dc0 <_scanf_chars+0x58>
 8004db0:	2e00      	cmp	r6, #0
 8004db2:	d12d      	bne.n	8004e10 <_scanf_chars+0xa8>
 8004db4:	69a3      	ldr	r3, [r4, #24]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d12a      	bne.n	8004e10 <_scanf_chars+0xa8>
 8004dba:	2001      	movs	r0, #1
 8004dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dc0:	f000 fdb2 	bl	8005928 <__locale_ctype_ptr>
 8004dc4:	682b      	ldr	r3, [r5, #0]
 8004dc6:	781b      	ldrb	r3, [r3, #0]
 8004dc8:	4418      	add	r0, r3
 8004dca:	7843      	ldrb	r3, [r0, #1]
 8004dcc:	071b      	lsls	r3, r3, #28
 8004dce:	d4ef      	bmi.n	8004db0 <_scanf_chars+0x48>
 8004dd0:	6823      	ldr	r3, [r4, #0]
 8004dd2:	06da      	lsls	r2, r3, #27
 8004dd4:	bf5e      	ittt	pl
 8004dd6:	682b      	ldrpl	r3, [r5, #0]
 8004dd8:	781b      	ldrbpl	r3, [r3, #0]
 8004dda:	703b      	strbpl	r3, [r7, #0]
 8004ddc:	682a      	ldr	r2, [r5, #0]
 8004dde:	686b      	ldr	r3, [r5, #4]
 8004de0:	f102 0201 	add.w	r2, r2, #1
 8004de4:	602a      	str	r2, [r5, #0]
 8004de6:	68a2      	ldr	r2, [r4, #8]
 8004de8:	f103 33ff 	add.w	r3, r3, #4294967295
 8004dec:	f102 32ff 	add.w	r2, r2, #4294967295
 8004df0:	606b      	str	r3, [r5, #4]
 8004df2:	f106 0601 	add.w	r6, r6, #1
 8004df6:	bf58      	it	pl
 8004df8:	3701      	addpl	r7, #1
 8004dfa:	60a2      	str	r2, [r4, #8]
 8004dfc:	b142      	cbz	r2, 8004e10 <_scanf_chars+0xa8>
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	dcc8      	bgt.n	8004d94 <_scanf_chars+0x2c>
 8004e02:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004e06:	4629      	mov	r1, r5
 8004e08:	4640      	mov	r0, r8
 8004e0a:	4798      	blx	r3
 8004e0c:	2800      	cmp	r0, #0
 8004e0e:	d0c1      	beq.n	8004d94 <_scanf_chars+0x2c>
 8004e10:	6823      	ldr	r3, [r4, #0]
 8004e12:	f013 0310 	ands.w	r3, r3, #16
 8004e16:	d105      	bne.n	8004e24 <_scanf_chars+0xbc>
 8004e18:	68e2      	ldr	r2, [r4, #12]
 8004e1a:	3201      	adds	r2, #1
 8004e1c:	60e2      	str	r2, [r4, #12]
 8004e1e:	69a2      	ldr	r2, [r4, #24]
 8004e20:	b102      	cbz	r2, 8004e24 <_scanf_chars+0xbc>
 8004e22:	703b      	strb	r3, [r7, #0]
 8004e24:	6923      	ldr	r3, [r4, #16]
 8004e26:	441e      	add	r6, r3
 8004e28:	6126      	str	r6, [r4, #16]
 8004e2a:	2000      	movs	r0, #0
 8004e2c:	e7c6      	b.n	8004dbc <_scanf_chars+0x54>
	...

08004e30 <_scanf_i>:
 8004e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e34:	469a      	mov	sl, r3
 8004e36:	4b74      	ldr	r3, [pc, #464]	; (8005008 <_scanf_i+0x1d8>)
 8004e38:	460c      	mov	r4, r1
 8004e3a:	4683      	mov	fp, r0
 8004e3c:	4616      	mov	r6, r2
 8004e3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004e42:	b087      	sub	sp, #28
 8004e44:	ab03      	add	r3, sp, #12
 8004e46:	68a7      	ldr	r7, [r4, #8]
 8004e48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004e4c:	4b6f      	ldr	r3, [pc, #444]	; (800500c <_scanf_i+0x1dc>)
 8004e4e:	69a1      	ldr	r1, [r4, #24]
 8004e50:	4a6f      	ldr	r2, [pc, #444]	; (8005010 <_scanf_i+0x1e0>)
 8004e52:	2903      	cmp	r1, #3
 8004e54:	bf08      	it	eq
 8004e56:	461a      	moveq	r2, r3
 8004e58:	1e7b      	subs	r3, r7, #1
 8004e5a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8004e5e:	bf84      	itt	hi
 8004e60:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004e64:	60a3      	strhi	r3, [r4, #8]
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	9200      	str	r2, [sp, #0]
 8004e6a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8004e6e:	bf88      	it	hi
 8004e70:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004e74:	f104 091c 	add.w	r9, r4, #28
 8004e78:	6023      	str	r3, [r4, #0]
 8004e7a:	bf8c      	ite	hi
 8004e7c:	197f      	addhi	r7, r7, r5
 8004e7e:	2700      	movls	r7, #0
 8004e80:	464b      	mov	r3, r9
 8004e82:	f04f 0800 	mov.w	r8, #0
 8004e86:	9301      	str	r3, [sp, #4]
 8004e88:	6831      	ldr	r1, [r6, #0]
 8004e8a:	ab03      	add	r3, sp, #12
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004e92:	7809      	ldrb	r1, [r1, #0]
 8004e94:	f7fb f99c 	bl	80001d0 <memchr>
 8004e98:	9b01      	ldr	r3, [sp, #4]
 8004e9a:	b330      	cbz	r0, 8004eea <_scanf_i+0xba>
 8004e9c:	f1b8 0f01 	cmp.w	r8, #1
 8004ea0:	d15a      	bne.n	8004f58 <_scanf_i+0x128>
 8004ea2:	6862      	ldr	r2, [r4, #4]
 8004ea4:	b92a      	cbnz	r2, 8004eb2 <_scanf_i+0x82>
 8004ea6:	6822      	ldr	r2, [r4, #0]
 8004ea8:	2108      	movs	r1, #8
 8004eaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eae:	6061      	str	r1, [r4, #4]
 8004eb0:	6022      	str	r2, [r4, #0]
 8004eb2:	6822      	ldr	r2, [r4, #0]
 8004eb4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004eb8:	6022      	str	r2, [r4, #0]
 8004eba:	68a2      	ldr	r2, [r4, #8]
 8004ebc:	1e51      	subs	r1, r2, #1
 8004ebe:	60a1      	str	r1, [r4, #8]
 8004ec0:	b19a      	cbz	r2, 8004eea <_scanf_i+0xba>
 8004ec2:	6832      	ldr	r2, [r6, #0]
 8004ec4:	1c51      	adds	r1, r2, #1
 8004ec6:	6031      	str	r1, [r6, #0]
 8004ec8:	7812      	ldrb	r2, [r2, #0]
 8004eca:	701a      	strb	r2, [r3, #0]
 8004ecc:	1c5d      	adds	r5, r3, #1
 8004ece:	6873      	ldr	r3, [r6, #4]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	6073      	str	r3, [r6, #4]
 8004ed6:	dc07      	bgt.n	8004ee8 <_scanf_i+0xb8>
 8004ed8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004edc:	4631      	mov	r1, r6
 8004ede:	4658      	mov	r0, fp
 8004ee0:	4798      	blx	r3
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	f040 8086 	bne.w	8004ff4 <_scanf_i+0x1c4>
 8004ee8:	462b      	mov	r3, r5
 8004eea:	f108 0801 	add.w	r8, r8, #1
 8004eee:	f1b8 0f03 	cmp.w	r8, #3
 8004ef2:	d1c8      	bne.n	8004e86 <_scanf_i+0x56>
 8004ef4:	6862      	ldr	r2, [r4, #4]
 8004ef6:	b90a      	cbnz	r2, 8004efc <_scanf_i+0xcc>
 8004ef8:	220a      	movs	r2, #10
 8004efa:	6062      	str	r2, [r4, #4]
 8004efc:	6862      	ldr	r2, [r4, #4]
 8004efe:	4945      	ldr	r1, [pc, #276]	; (8005014 <_scanf_i+0x1e4>)
 8004f00:	6960      	ldr	r0, [r4, #20]
 8004f02:	9301      	str	r3, [sp, #4]
 8004f04:	1a89      	subs	r1, r1, r2
 8004f06:	f000 f92d 	bl	8005164 <__sccl>
 8004f0a:	9b01      	ldr	r3, [sp, #4]
 8004f0c:	f04f 0800 	mov.w	r8, #0
 8004f10:	461d      	mov	r5, r3
 8004f12:	68a3      	ldr	r3, [r4, #8]
 8004f14:	6822      	ldr	r2, [r4, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d03a      	beq.n	8004f90 <_scanf_i+0x160>
 8004f1a:	6831      	ldr	r1, [r6, #0]
 8004f1c:	6960      	ldr	r0, [r4, #20]
 8004f1e:	f891 c000 	ldrb.w	ip, [r1]
 8004f22:	f810 000c 	ldrb.w	r0, [r0, ip]
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d032      	beq.n	8004f90 <_scanf_i+0x160>
 8004f2a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8004f2e:	d121      	bne.n	8004f74 <_scanf_i+0x144>
 8004f30:	0510      	lsls	r0, r2, #20
 8004f32:	d51f      	bpl.n	8004f74 <_scanf_i+0x144>
 8004f34:	f108 0801 	add.w	r8, r8, #1
 8004f38:	b117      	cbz	r7, 8004f40 <_scanf_i+0x110>
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	3f01      	subs	r7, #1
 8004f3e:	60a3      	str	r3, [r4, #8]
 8004f40:	6873      	ldr	r3, [r6, #4]
 8004f42:	3b01      	subs	r3, #1
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	6073      	str	r3, [r6, #4]
 8004f48:	dd1b      	ble.n	8004f82 <_scanf_i+0x152>
 8004f4a:	6833      	ldr	r3, [r6, #0]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	6033      	str	r3, [r6, #0]
 8004f50:	68a3      	ldr	r3, [r4, #8]
 8004f52:	3b01      	subs	r3, #1
 8004f54:	60a3      	str	r3, [r4, #8]
 8004f56:	e7dc      	b.n	8004f12 <_scanf_i+0xe2>
 8004f58:	f1b8 0f02 	cmp.w	r8, #2
 8004f5c:	d1ad      	bne.n	8004eba <_scanf_i+0x8a>
 8004f5e:	6822      	ldr	r2, [r4, #0]
 8004f60:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004f64:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004f68:	d1bf      	bne.n	8004eea <_scanf_i+0xba>
 8004f6a:	2110      	movs	r1, #16
 8004f6c:	6061      	str	r1, [r4, #4]
 8004f6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f72:	e7a1      	b.n	8004eb8 <_scanf_i+0x88>
 8004f74:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004f78:	6022      	str	r2, [r4, #0]
 8004f7a:	780b      	ldrb	r3, [r1, #0]
 8004f7c:	702b      	strb	r3, [r5, #0]
 8004f7e:	3501      	adds	r5, #1
 8004f80:	e7de      	b.n	8004f40 <_scanf_i+0x110>
 8004f82:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004f86:	4631      	mov	r1, r6
 8004f88:	4658      	mov	r0, fp
 8004f8a:	4798      	blx	r3
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	d0df      	beq.n	8004f50 <_scanf_i+0x120>
 8004f90:	6823      	ldr	r3, [r4, #0]
 8004f92:	05d9      	lsls	r1, r3, #23
 8004f94:	d50c      	bpl.n	8004fb0 <_scanf_i+0x180>
 8004f96:	454d      	cmp	r5, r9
 8004f98:	d908      	bls.n	8004fac <_scanf_i+0x17c>
 8004f9a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004f9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fa2:	4632      	mov	r2, r6
 8004fa4:	4658      	mov	r0, fp
 8004fa6:	4798      	blx	r3
 8004fa8:	1e6f      	subs	r7, r5, #1
 8004faa:	463d      	mov	r5, r7
 8004fac:	454d      	cmp	r5, r9
 8004fae:	d029      	beq.n	8005004 <_scanf_i+0x1d4>
 8004fb0:	6822      	ldr	r2, [r4, #0]
 8004fb2:	f012 0210 	ands.w	r2, r2, #16
 8004fb6:	d113      	bne.n	8004fe0 <_scanf_i+0x1b0>
 8004fb8:	702a      	strb	r2, [r5, #0]
 8004fba:	6863      	ldr	r3, [r4, #4]
 8004fbc:	9e00      	ldr	r6, [sp, #0]
 8004fbe:	4649      	mov	r1, r9
 8004fc0:	4658      	mov	r0, fp
 8004fc2:	47b0      	blx	r6
 8004fc4:	f8da 3000 	ldr.w	r3, [sl]
 8004fc8:	6821      	ldr	r1, [r4, #0]
 8004fca:	1d1a      	adds	r2, r3, #4
 8004fcc:	f8ca 2000 	str.w	r2, [sl]
 8004fd0:	f011 0f20 	tst.w	r1, #32
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	d010      	beq.n	8004ffa <_scanf_i+0x1ca>
 8004fd8:	6018      	str	r0, [r3, #0]
 8004fda:	68e3      	ldr	r3, [r4, #12]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	60e3      	str	r3, [r4, #12]
 8004fe0:	eba5 0509 	sub.w	r5, r5, r9
 8004fe4:	44a8      	add	r8, r5
 8004fe6:	6925      	ldr	r5, [r4, #16]
 8004fe8:	4445      	add	r5, r8
 8004fea:	6125      	str	r5, [r4, #16]
 8004fec:	2000      	movs	r0, #0
 8004fee:	b007      	add	sp, #28
 8004ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ff4:	f04f 0800 	mov.w	r8, #0
 8004ff8:	e7ca      	b.n	8004f90 <_scanf_i+0x160>
 8004ffa:	07ca      	lsls	r2, r1, #31
 8004ffc:	bf4c      	ite	mi
 8004ffe:	8018      	strhmi	r0, [r3, #0]
 8005000:	6018      	strpl	r0, [r3, #0]
 8005002:	e7ea      	b.n	8004fda <_scanf_i+0x1aa>
 8005004:	2001      	movs	r0, #1
 8005006:	e7f2      	b.n	8004fee <_scanf_i+0x1be>
 8005008:	08005c3c 	.word	0x08005c3c
 800500c:	08005345 	.word	0x08005345
 8005010:	0800545d 	.word	0x0800545d
 8005014:	08005d37 	.word	0x08005d37

08005018 <lflush>:
 8005018:	8983      	ldrh	r3, [r0, #12]
 800501a:	f003 0309 	and.w	r3, r3, #9
 800501e:	2b09      	cmp	r3, #9
 8005020:	d101      	bne.n	8005026 <lflush+0xe>
 8005022:	f000 bc6b 	b.w	80058fc <fflush>
 8005026:	2000      	movs	r0, #0
 8005028:	4770      	bx	lr
	...

0800502c <__srefill_r>:
 800502c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502e:	460c      	mov	r4, r1
 8005030:	4605      	mov	r5, r0
 8005032:	b118      	cbz	r0, 800503c <__srefill_r+0x10>
 8005034:	6983      	ldr	r3, [r0, #24]
 8005036:	b90b      	cbnz	r3, 800503c <__srefill_r+0x10>
 8005038:	f7ff f956 	bl	80042e8 <__sinit>
 800503c:	4b3c      	ldr	r3, [pc, #240]	; (8005130 <__srefill_r+0x104>)
 800503e:	429c      	cmp	r4, r3
 8005040:	d10a      	bne.n	8005058 <__srefill_r+0x2c>
 8005042:	686c      	ldr	r4, [r5, #4]
 8005044:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005048:	2300      	movs	r3, #0
 800504a:	6063      	str	r3, [r4, #4]
 800504c:	b293      	uxth	r3, r2
 800504e:	069e      	lsls	r6, r3, #26
 8005050:	d50c      	bpl.n	800506c <__srefill_r+0x40>
 8005052:	f04f 30ff 	mov.w	r0, #4294967295
 8005056:	e067      	b.n	8005128 <__srefill_r+0xfc>
 8005058:	4b36      	ldr	r3, [pc, #216]	; (8005134 <__srefill_r+0x108>)
 800505a:	429c      	cmp	r4, r3
 800505c:	d101      	bne.n	8005062 <__srefill_r+0x36>
 800505e:	68ac      	ldr	r4, [r5, #8]
 8005060:	e7f0      	b.n	8005044 <__srefill_r+0x18>
 8005062:	4b35      	ldr	r3, [pc, #212]	; (8005138 <__srefill_r+0x10c>)
 8005064:	429c      	cmp	r4, r3
 8005066:	bf08      	it	eq
 8005068:	68ec      	ldreq	r4, [r5, #12]
 800506a:	e7eb      	b.n	8005044 <__srefill_r+0x18>
 800506c:	0758      	lsls	r0, r3, #29
 800506e:	d449      	bmi.n	8005104 <__srefill_r+0xd8>
 8005070:	06d9      	lsls	r1, r3, #27
 8005072:	d405      	bmi.n	8005080 <__srefill_r+0x54>
 8005074:	2309      	movs	r3, #9
 8005076:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800507a:	602b      	str	r3, [r5, #0]
 800507c:	81a2      	strh	r2, [r4, #12]
 800507e:	e7e8      	b.n	8005052 <__srefill_r+0x26>
 8005080:	071a      	lsls	r2, r3, #28
 8005082:	d50b      	bpl.n	800509c <__srefill_r+0x70>
 8005084:	4621      	mov	r1, r4
 8005086:	4628      	mov	r0, r5
 8005088:	f000 fc0e 	bl	80058a8 <_fflush_r>
 800508c:	2800      	cmp	r0, #0
 800508e:	d1e0      	bne.n	8005052 <__srefill_r+0x26>
 8005090:	89a3      	ldrh	r3, [r4, #12]
 8005092:	60a0      	str	r0, [r4, #8]
 8005094:	f023 0308 	bic.w	r3, r3, #8
 8005098:	81a3      	strh	r3, [r4, #12]
 800509a:	61a0      	str	r0, [r4, #24]
 800509c:	89a3      	ldrh	r3, [r4, #12]
 800509e:	f043 0304 	orr.w	r3, r3, #4
 80050a2:	81a3      	strh	r3, [r4, #12]
 80050a4:	6923      	ldr	r3, [r4, #16]
 80050a6:	b91b      	cbnz	r3, 80050b0 <__srefill_r+0x84>
 80050a8:	4621      	mov	r1, r4
 80050aa:	4628      	mov	r0, r5
 80050ac:	f000 fc80 	bl	80059b0 <__smakebuf_r>
 80050b0:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 80050b4:	b2be      	uxth	r6, r7
 80050b6:	07b3      	lsls	r3, r6, #30
 80050b8:	d00f      	beq.n	80050da <__srefill_r+0xae>
 80050ba:	2301      	movs	r3, #1
 80050bc:	81a3      	strh	r3, [r4, #12]
 80050be:	4b1f      	ldr	r3, [pc, #124]	; (800513c <__srefill_r+0x110>)
 80050c0:	491f      	ldr	r1, [pc, #124]	; (8005140 <__srefill_r+0x114>)
 80050c2:	6818      	ldr	r0, [r3, #0]
 80050c4:	f006 0609 	and.w	r6, r6, #9
 80050c8:	f7ff f97a 	bl	80043c0 <_fwalk>
 80050cc:	2e09      	cmp	r6, #9
 80050ce:	81a7      	strh	r7, [r4, #12]
 80050d0:	d103      	bne.n	80050da <__srefill_r+0xae>
 80050d2:	4621      	mov	r1, r4
 80050d4:	4628      	mov	r0, r5
 80050d6:	f000 fb61 	bl	800579c <__sflush_r>
 80050da:	6922      	ldr	r2, [r4, #16]
 80050dc:	6022      	str	r2, [r4, #0]
 80050de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80050e0:	6963      	ldr	r3, [r4, #20]
 80050e2:	6a21      	ldr	r1, [r4, #32]
 80050e4:	4628      	mov	r0, r5
 80050e6:	47b0      	blx	r6
 80050e8:	2800      	cmp	r0, #0
 80050ea:	6060      	str	r0, [r4, #4]
 80050ec:	dc1d      	bgt.n	800512a <__srefill_r+0xfe>
 80050ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050f2:	bf17      	itett	ne
 80050f4:	2200      	movne	r2, #0
 80050f6:	f043 0320 	orreq.w	r3, r3, #32
 80050fa:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80050fe:	6062      	strne	r2, [r4, #4]
 8005100:	81a3      	strh	r3, [r4, #12]
 8005102:	e7a6      	b.n	8005052 <__srefill_r+0x26>
 8005104:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005106:	2900      	cmp	r1, #0
 8005108:	d0cc      	beq.n	80050a4 <__srefill_r+0x78>
 800510a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800510e:	4299      	cmp	r1, r3
 8005110:	d002      	beq.n	8005118 <__srefill_r+0xec>
 8005112:	4628      	mov	r0, r5
 8005114:	f000 fcac 	bl	8005a70 <_free_r>
 8005118:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800511a:	6063      	str	r3, [r4, #4]
 800511c:	2000      	movs	r0, #0
 800511e:	6360      	str	r0, [r4, #52]	; 0x34
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0bf      	beq.n	80050a4 <__srefill_r+0x78>
 8005124:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005126:	6023      	str	r3, [r4, #0]
 8005128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800512a:	2000      	movs	r0, #0
 800512c:	e7fc      	b.n	8005128 <__srefill_r+0xfc>
 800512e:	bf00      	nop
 8005130:	08005cb4 	.word	0x08005cb4
 8005134:	08005cd4 	.word	0x08005cd4
 8005138:	08005c94 	.word	0x08005c94
 800513c:	08005c90 	.word	0x08005c90
 8005140:	08005019 	.word	0x08005019

08005144 <_sbrk_r>:
 8005144:	b538      	push	{r3, r4, r5, lr}
 8005146:	4c06      	ldr	r4, [pc, #24]	; (8005160 <_sbrk_r+0x1c>)
 8005148:	2300      	movs	r3, #0
 800514a:	4605      	mov	r5, r0
 800514c:	4608      	mov	r0, r1
 800514e:	6023      	str	r3, [r4, #0]
 8005150:	f7fb fdc4 	bl	8000cdc <_sbrk>
 8005154:	1c43      	adds	r3, r0, #1
 8005156:	d102      	bne.n	800515e <_sbrk_r+0x1a>
 8005158:	6823      	ldr	r3, [r4, #0]
 800515a:	b103      	cbz	r3, 800515e <_sbrk_r+0x1a>
 800515c:	602b      	str	r3, [r5, #0]
 800515e:	bd38      	pop	{r3, r4, r5, pc}
 8005160:	200002fc 	.word	0x200002fc

08005164 <__sccl>:
 8005164:	b570      	push	{r4, r5, r6, lr}
 8005166:	780b      	ldrb	r3, [r1, #0]
 8005168:	2b5e      	cmp	r3, #94	; 0x5e
 800516a:	bf13      	iteet	ne
 800516c:	1c4a      	addne	r2, r1, #1
 800516e:	1c8a      	addeq	r2, r1, #2
 8005170:	784b      	ldrbeq	r3, [r1, #1]
 8005172:	2100      	movne	r1, #0
 8005174:	bf08      	it	eq
 8005176:	2101      	moveq	r1, #1
 8005178:	1e44      	subs	r4, r0, #1
 800517a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800517e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8005182:	42ac      	cmp	r4, r5
 8005184:	d1fb      	bne.n	800517e <__sccl+0x1a>
 8005186:	b913      	cbnz	r3, 800518e <__sccl+0x2a>
 8005188:	3a01      	subs	r2, #1
 800518a:	4610      	mov	r0, r2
 800518c:	bd70      	pop	{r4, r5, r6, pc}
 800518e:	f081 0401 	eor.w	r4, r1, #1
 8005192:	54c4      	strb	r4, [r0, r3]
 8005194:	1c51      	adds	r1, r2, #1
 8005196:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800519a:	2d2d      	cmp	r5, #45	; 0x2d
 800519c:	f101 36ff 	add.w	r6, r1, #4294967295
 80051a0:	460a      	mov	r2, r1
 80051a2:	d006      	beq.n	80051b2 <__sccl+0x4e>
 80051a4:	2d5d      	cmp	r5, #93	; 0x5d
 80051a6:	d0f0      	beq.n	800518a <__sccl+0x26>
 80051a8:	b90d      	cbnz	r5, 80051ae <__sccl+0x4a>
 80051aa:	4632      	mov	r2, r6
 80051ac:	e7ed      	b.n	800518a <__sccl+0x26>
 80051ae:	462b      	mov	r3, r5
 80051b0:	e7ef      	b.n	8005192 <__sccl+0x2e>
 80051b2:	780e      	ldrb	r6, [r1, #0]
 80051b4:	2e5d      	cmp	r6, #93	; 0x5d
 80051b6:	d0fa      	beq.n	80051ae <__sccl+0x4a>
 80051b8:	42b3      	cmp	r3, r6
 80051ba:	dcf8      	bgt.n	80051ae <__sccl+0x4a>
 80051bc:	3301      	adds	r3, #1
 80051be:	429e      	cmp	r6, r3
 80051c0:	54c4      	strb	r4, [r0, r3]
 80051c2:	dcfb      	bgt.n	80051bc <__sccl+0x58>
 80051c4:	3102      	adds	r1, #2
 80051c6:	e7e6      	b.n	8005196 <__sccl+0x32>

080051c8 <__sread>:
 80051c8:	b510      	push	{r4, lr}
 80051ca:	460c      	mov	r4, r1
 80051cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051d0:	f000 fcc2 	bl	8005b58 <_read_r>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	bfab      	itete	ge
 80051d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80051da:	89a3      	ldrhlt	r3, [r4, #12]
 80051dc:	181b      	addge	r3, r3, r0
 80051de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80051e2:	bfac      	ite	ge
 80051e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80051e6:	81a3      	strhlt	r3, [r4, #12]
 80051e8:	bd10      	pop	{r4, pc}

080051ea <__swrite>:
 80051ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051ee:	461f      	mov	r7, r3
 80051f0:	898b      	ldrh	r3, [r1, #12]
 80051f2:	05db      	lsls	r3, r3, #23
 80051f4:	4605      	mov	r5, r0
 80051f6:	460c      	mov	r4, r1
 80051f8:	4616      	mov	r6, r2
 80051fa:	d505      	bpl.n	8005208 <__swrite+0x1e>
 80051fc:	2302      	movs	r3, #2
 80051fe:	2200      	movs	r2, #0
 8005200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005204:	f000 fb9e 	bl	8005944 <_lseek_r>
 8005208:	89a3      	ldrh	r3, [r4, #12]
 800520a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800520e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005212:	81a3      	strh	r3, [r4, #12]
 8005214:	4632      	mov	r2, r6
 8005216:	463b      	mov	r3, r7
 8005218:	4628      	mov	r0, r5
 800521a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800521e:	f000 ba2d 	b.w	800567c <_write_r>

08005222 <__sseek>:
 8005222:	b510      	push	{r4, lr}
 8005224:	460c      	mov	r4, r1
 8005226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800522a:	f000 fb8b 	bl	8005944 <_lseek_r>
 800522e:	1c43      	adds	r3, r0, #1
 8005230:	89a3      	ldrh	r3, [r4, #12]
 8005232:	bf15      	itete	ne
 8005234:	6560      	strne	r0, [r4, #84]	; 0x54
 8005236:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800523a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800523e:	81a3      	strheq	r3, [r4, #12]
 8005240:	bf18      	it	ne
 8005242:	81a3      	strhne	r3, [r4, #12]
 8005244:	bd10      	pop	{r4, pc}

08005246 <__sclose>:
 8005246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800524a:	f000 ba97 	b.w	800577c <_close_r>

0800524e <_strtol_l.isra.0>:
 800524e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005252:	4680      	mov	r8, r0
 8005254:	4689      	mov	r9, r1
 8005256:	4692      	mov	sl, r2
 8005258:	461e      	mov	r6, r3
 800525a:	460f      	mov	r7, r1
 800525c:	463d      	mov	r5, r7
 800525e:	9808      	ldr	r0, [sp, #32]
 8005260:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005264:	f000 fb5c 	bl	8005920 <__locale_ctype_ptr_l>
 8005268:	4420      	add	r0, r4
 800526a:	7843      	ldrb	r3, [r0, #1]
 800526c:	f013 0308 	ands.w	r3, r3, #8
 8005270:	d132      	bne.n	80052d8 <_strtol_l.isra.0+0x8a>
 8005272:	2c2d      	cmp	r4, #45	; 0x2d
 8005274:	d132      	bne.n	80052dc <_strtol_l.isra.0+0x8e>
 8005276:	787c      	ldrb	r4, [r7, #1]
 8005278:	1cbd      	adds	r5, r7, #2
 800527a:	2201      	movs	r2, #1
 800527c:	2e00      	cmp	r6, #0
 800527e:	d05d      	beq.n	800533c <_strtol_l.isra.0+0xee>
 8005280:	2e10      	cmp	r6, #16
 8005282:	d109      	bne.n	8005298 <_strtol_l.isra.0+0x4a>
 8005284:	2c30      	cmp	r4, #48	; 0x30
 8005286:	d107      	bne.n	8005298 <_strtol_l.isra.0+0x4a>
 8005288:	782b      	ldrb	r3, [r5, #0]
 800528a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800528e:	2b58      	cmp	r3, #88	; 0x58
 8005290:	d14f      	bne.n	8005332 <_strtol_l.isra.0+0xe4>
 8005292:	786c      	ldrb	r4, [r5, #1]
 8005294:	2610      	movs	r6, #16
 8005296:	3502      	adds	r5, #2
 8005298:	2a00      	cmp	r2, #0
 800529a:	bf14      	ite	ne
 800529c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80052a0:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80052a4:	2700      	movs	r7, #0
 80052a6:	fbb1 fcf6 	udiv	ip, r1, r6
 80052aa:	4638      	mov	r0, r7
 80052ac:	fb06 1e1c 	mls	lr, r6, ip, r1
 80052b0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80052b4:	2b09      	cmp	r3, #9
 80052b6:	d817      	bhi.n	80052e8 <_strtol_l.isra.0+0x9a>
 80052b8:	461c      	mov	r4, r3
 80052ba:	42a6      	cmp	r6, r4
 80052bc:	dd23      	ble.n	8005306 <_strtol_l.isra.0+0xb8>
 80052be:	1c7b      	adds	r3, r7, #1
 80052c0:	d007      	beq.n	80052d2 <_strtol_l.isra.0+0x84>
 80052c2:	4584      	cmp	ip, r0
 80052c4:	d31c      	bcc.n	8005300 <_strtol_l.isra.0+0xb2>
 80052c6:	d101      	bne.n	80052cc <_strtol_l.isra.0+0x7e>
 80052c8:	45a6      	cmp	lr, r4
 80052ca:	db19      	blt.n	8005300 <_strtol_l.isra.0+0xb2>
 80052cc:	fb00 4006 	mla	r0, r0, r6, r4
 80052d0:	2701      	movs	r7, #1
 80052d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80052d6:	e7eb      	b.n	80052b0 <_strtol_l.isra.0+0x62>
 80052d8:	462f      	mov	r7, r5
 80052da:	e7bf      	b.n	800525c <_strtol_l.isra.0+0xe>
 80052dc:	2c2b      	cmp	r4, #43	; 0x2b
 80052de:	bf04      	itt	eq
 80052e0:	1cbd      	addeq	r5, r7, #2
 80052e2:	787c      	ldrbeq	r4, [r7, #1]
 80052e4:	461a      	mov	r2, r3
 80052e6:	e7c9      	b.n	800527c <_strtol_l.isra.0+0x2e>
 80052e8:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80052ec:	2b19      	cmp	r3, #25
 80052ee:	d801      	bhi.n	80052f4 <_strtol_l.isra.0+0xa6>
 80052f0:	3c37      	subs	r4, #55	; 0x37
 80052f2:	e7e2      	b.n	80052ba <_strtol_l.isra.0+0x6c>
 80052f4:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80052f8:	2b19      	cmp	r3, #25
 80052fa:	d804      	bhi.n	8005306 <_strtol_l.isra.0+0xb8>
 80052fc:	3c57      	subs	r4, #87	; 0x57
 80052fe:	e7dc      	b.n	80052ba <_strtol_l.isra.0+0x6c>
 8005300:	f04f 37ff 	mov.w	r7, #4294967295
 8005304:	e7e5      	b.n	80052d2 <_strtol_l.isra.0+0x84>
 8005306:	1c7b      	adds	r3, r7, #1
 8005308:	d108      	bne.n	800531c <_strtol_l.isra.0+0xce>
 800530a:	2322      	movs	r3, #34	; 0x22
 800530c:	f8c8 3000 	str.w	r3, [r8]
 8005310:	4608      	mov	r0, r1
 8005312:	f1ba 0f00 	cmp.w	sl, #0
 8005316:	d107      	bne.n	8005328 <_strtol_l.isra.0+0xda>
 8005318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800531c:	b102      	cbz	r2, 8005320 <_strtol_l.isra.0+0xd2>
 800531e:	4240      	negs	r0, r0
 8005320:	f1ba 0f00 	cmp.w	sl, #0
 8005324:	d0f8      	beq.n	8005318 <_strtol_l.isra.0+0xca>
 8005326:	b10f      	cbz	r7, 800532c <_strtol_l.isra.0+0xde>
 8005328:	f105 39ff 	add.w	r9, r5, #4294967295
 800532c:	f8ca 9000 	str.w	r9, [sl]
 8005330:	e7f2      	b.n	8005318 <_strtol_l.isra.0+0xca>
 8005332:	2430      	movs	r4, #48	; 0x30
 8005334:	2e00      	cmp	r6, #0
 8005336:	d1af      	bne.n	8005298 <_strtol_l.isra.0+0x4a>
 8005338:	2608      	movs	r6, #8
 800533a:	e7ad      	b.n	8005298 <_strtol_l.isra.0+0x4a>
 800533c:	2c30      	cmp	r4, #48	; 0x30
 800533e:	d0a3      	beq.n	8005288 <_strtol_l.isra.0+0x3a>
 8005340:	260a      	movs	r6, #10
 8005342:	e7a9      	b.n	8005298 <_strtol_l.isra.0+0x4a>

08005344 <_strtol_r>:
 8005344:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005346:	4c06      	ldr	r4, [pc, #24]	; (8005360 <_strtol_r+0x1c>)
 8005348:	4d06      	ldr	r5, [pc, #24]	; (8005364 <_strtol_r+0x20>)
 800534a:	6824      	ldr	r4, [r4, #0]
 800534c:	6a24      	ldr	r4, [r4, #32]
 800534e:	2c00      	cmp	r4, #0
 8005350:	bf08      	it	eq
 8005352:	462c      	moveq	r4, r5
 8005354:	9400      	str	r4, [sp, #0]
 8005356:	f7ff ff7a 	bl	800524e <_strtol_l.isra.0>
 800535a:	b003      	add	sp, #12
 800535c:	bd30      	pop	{r4, r5, pc}
 800535e:	bf00      	nop
 8005360:	20000034 	.word	0x20000034
 8005364:	20000098 	.word	0x20000098

08005368 <_strtoul_l.isra.0>:
 8005368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800536c:	4680      	mov	r8, r0
 800536e:	4689      	mov	r9, r1
 8005370:	4692      	mov	sl, r2
 8005372:	461e      	mov	r6, r3
 8005374:	460f      	mov	r7, r1
 8005376:	463d      	mov	r5, r7
 8005378:	9808      	ldr	r0, [sp, #32]
 800537a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800537e:	f000 facf 	bl	8005920 <__locale_ctype_ptr_l>
 8005382:	4420      	add	r0, r4
 8005384:	7843      	ldrb	r3, [r0, #1]
 8005386:	f013 0308 	ands.w	r3, r3, #8
 800538a:	d130      	bne.n	80053ee <_strtoul_l.isra.0+0x86>
 800538c:	2c2d      	cmp	r4, #45	; 0x2d
 800538e:	d130      	bne.n	80053f2 <_strtoul_l.isra.0+0x8a>
 8005390:	787c      	ldrb	r4, [r7, #1]
 8005392:	1cbd      	adds	r5, r7, #2
 8005394:	2101      	movs	r1, #1
 8005396:	2e00      	cmp	r6, #0
 8005398:	d05c      	beq.n	8005454 <_strtoul_l.isra.0+0xec>
 800539a:	2e10      	cmp	r6, #16
 800539c:	d109      	bne.n	80053b2 <_strtoul_l.isra.0+0x4a>
 800539e:	2c30      	cmp	r4, #48	; 0x30
 80053a0:	d107      	bne.n	80053b2 <_strtoul_l.isra.0+0x4a>
 80053a2:	782b      	ldrb	r3, [r5, #0]
 80053a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80053a8:	2b58      	cmp	r3, #88	; 0x58
 80053aa:	d14e      	bne.n	800544a <_strtoul_l.isra.0+0xe2>
 80053ac:	786c      	ldrb	r4, [r5, #1]
 80053ae:	2610      	movs	r6, #16
 80053b0:	3502      	adds	r5, #2
 80053b2:	f04f 32ff 	mov.w	r2, #4294967295
 80053b6:	2300      	movs	r3, #0
 80053b8:	fbb2 f2f6 	udiv	r2, r2, r6
 80053bc:	fb06 fc02 	mul.w	ip, r6, r2
 80053c0:	ea6f 0c0c 	mvn.w	ip, ip
 80053c4:	4618      	mov	r0, r3
 80053c6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80053ca:	2f09      	cmp	r7, #9
 80053cc:	d817      	bhi.n	80053fe <_strtoul_l.isra.0+0x96>
 80053ce:	463c      	mov	r4, r7
 80053d0:	42a6      	cmp	r6, r4
 80053d2:	dd23      	ble.n	800541c <_strtoul_l.isra.0+0xb4>
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	db1e      	blt.n	8005416 <_strtoul_l.isra.0+0xae>
 80053d8:	4282      	cmp	r2, r0
 80053da:	d31c      	bcc.n	8005416 <_strtoul_l.isra.0+0xae>
 80053dc:	d101      	bne.n	80053e2 <_strtoul_l.isra.0+0x7a>
 80053de:	45a4      	cmp	ip, r4
 80053e0:	db19      	blt.n	8005416 <_strtoul_l.isra.0+0xae>
 80053e2:	fb00 4006 	mla	r0, r0, r6, r4
 80053e6:	2301      	movs	r3, #1
 80053e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053ec:	e7eb      	b.n	80053c6 <_strtoul_l.isra.0+0x5e>
 80053ee:	462f      	mov	r7, r5
 80053f0:	e7c1      	b.n	8005376 <_strtoul_l.isra.0+0xe>
 80053f2:	2c2b      	cmp	r4, #43	; 0x2b
 80053f4:	bf04      	itt	eq
 80053f6:	1cbd      	addeq	r5, r7, #2
 80053f8:	787c      	ldrbeq	r4, [r7, #1]
 80053fa:	4619      	mov	r1, r3
 80053fc:	e7cb      	b.n	8005396 <_strtoul_l.isra.0+0x2e>
 80053fe:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005402:	2f19      	cmp	r7, #25
 8005404:	d801      	bhi.n	800540a <_strtoul_l.isra.0+0xa2>
 8005406:	3c37      	subs	r4, #55	; 0x37
 8005408:	e7e2      	b.n	80053d0 <_strtoul_l.isra.0+0x68>
 800540a:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800540e:	2f19      	cmp	r7, #25
 8005410:	d804      	bhi.n	800541c <_strtoul_l.isra.0+0xb4>
 8005412:	3c57      	subs	r4, #87	; 0x57
 8005414:	e7dc      	b.n	80053d0 <_strtoul_l.isra.0+0x68>
 8005416:	f04f 33ff 	mov.w	r3, #4294967295
 800541a:	e7e5      	b.n	80053e8 <_strtoul_l.isra.0+0x80>
 800541c:	2b00      	cmp	r3, #0
 800541e:	da09      	bge.n	8005434 <_strtoul_l.isra.0+0xcc>
 8005420:	2322      	movs	r3, #34	; 0x22
 8005422:	f8c8 3000 	str.w	r3, [r8]
 8005426:	f04f 30ff 	mov.w	r0, #4294967295
 800542a:	f1ba 0f00 	cmp.w	sl, #0
 800542e:	d107      	bne.n	8005440 <_strtoul_l.isra.0+0xd8>
 8005430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005434:	b101      	cbz	r1, 8005438 <_strtoul_l.isra.0+0xd0>
 8005436:	4240      	negs	r0, r0
 8005438:	f1ba 0f00 	cmp.w	sl, #0
 800543c:	d0f8      	beq.n	8005430 <_strtoul_l.isra.0+0xc8>
 800543e:	b10b      	cbz	r3, 8005444 <_strtoul_l.isra.0+0xdc>
 8005440:	f105 39ff 	add.w	r9, r5, #4294967295
 8005444:	f8ca 9000 	str.w	r9, [sl]
 8005448:	e7f2      	b.n	8005430 <_strtoul_l.isra.0+0xc8>
 800544a:	2430      	movs	r4, #48	; 0x30
 800544c:	2e00      	cmp	r6, #0
 800544e:	d1b0      	bne.n	80053b2 <_strtoul_l.isra.0+0x4a>
 8005450:	2608      	movs	r6, #8
 8005452:	e7ae      	b.n	80053b2 <_strtoul_l.isra.0+0x4a>
 8005454:	2c30      	cmp	r4, #48	; 0x30
 8005456:	d0a4      	beq.n	80053a2 <_strtoul_l.isra.0+0x3a>
 8005458:	260a      	movs	r6, #10
 800545a:	e7aa      	b.n	80053b2 <_strtoul_l.isra.0+0x4a>

0800545c <_strtoul_r>:
 800545c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800545e:	4c06      	ldr	r4, [pc, #24]	; (8005478 <_strtoul_r+0x1c>)
 8005460:	4d06      	ldr	r5, [pc, #24]	; (800547c <_strtoul_r+0x20>)
 8005462:	6824      	ldr	r4, [r4, #0]
 8005464:	6a24      	ldr	r4, [r4, #32]
 8005466:	2c00      	cmp	r4, #0
 8005468:	bf08      	it	eq
 800546a:	462c      	moveq	r4, r5
 800546c:	9400      	str	r4, [sp, #0]
 800546e:	f7ff ff7b 	bl	8005368 <_strtoul_l.isra.0>
 8005472:	b003      	add	sp, #12
 8005474:	bd30      	pop	{r4, r5, pc}
 8005476:	bf00      	nop
 8005478:	20000034 	.word	0x20000034
 800547c:	20000098 	.word	0x20000098

08005480 <__submore>:
 8005480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005484:	460c      	mov	r4, r1
 8005486:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005488:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800548c:	4299      	cmp	r1, r3
 800548e:	d11d      	bne.n	80054cc <__submore+0x4c>
 8005490:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005494:	f7fe ffce 	bl	8004434 <_malloc_r>
 8005498:	b918      	cbnz	r0, 80054a2 <__submore+0x22>
 800549a:	f04f 30ff 	mov.w	r0, #4294967295
 800549e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054a6:	63a3      	str	r3, [r4, #56]	; 0x38
 80054a8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80054ac:	6360      	str	r0, [r4, #52]	; 0x34
 80054ae:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80054b2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80054b6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80054ba:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80054be:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80054c2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80054c6:	6020      	str	r0, [r4, #0]
 80054c8:	2000      	movs	r0, #0
 80054ca:	e7e8      	b.n	800549e <__submore+0x1e>
 80054cc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80054ce:	0077      	lsls	r7, r6, #1
 80054d0:	463a      	mov	r2, r7
 80054d2:	f000 fb1b 	bl	8005b0c <_realloc_r>
 80054d6:	4605      	mov	r5, r0
 80054d8:	2800      	cmp	r0, #0
 80054da:	d0de      	beq.n	800549a <__submore+0x1a>
 80054dc:	eb00 0806 	add.w	r8, r0, r6
 80054e0:	4601      	mov	r1, r0
 80054e2:	4632      	mov	r2, r6
 80054e4:	4640      	mov	r0, r8
 80054e6:	f000 fab5 	bl	8005a54 <memcpy>
 80054ea:	f8c4 8000 	str.w	r8, [r4]
 80054ee:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80054f2:	e7e9      	b.n	80054c8 <__submore+0x48>

080054f4 <_ungetc_r>:
 80054f4:	1c4b      	adds	r3, r1, #1
 80054f6:	b570      	push	{r4, r5, r6, lr}
 80054f8:	4606      	mov	r6, r0
 80054fa:	460d      	mov	r5, r1
 80054fc:	4614      	mov	r4, r2
 80054fe:	d103      	bne.n	8005508 <_ungetc_r+0x14>
 8005500:	f04f 35ff 	mov.w	r5, #4294967295
 8005504:	4628      	mov	r0, r5
 8005506:	bd70      	pop	{r4, r5, r6, pc}
 8005508:	b118      	cbz	r0, 8005512 <_ungetc_r+0x1e>
 800550a:	6983      	ldr	r3, [r0, #24]
 800550c:	b90b      	cbnz	r3, 8005512 <_ungetc_r+0x1e>
 800550e:	f7fe feeb 	bl	80042e8 <__sinit>
 8005512:	4b2e      	ldr	r3, [pc, #184]	; (80055cc <_ungetc_r+0xd8>)
 8005514:	429c      	cmp	r4, r3
 8005516:	d12c      	bne.n	8005572 <_ungetc_r+0x7e>
 8005518:	6874      	ldr	r4, [r6, #4]
 800551a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800551e:	f023 0320 	bic.w	r3, r3, #32
 8005522:	81a3      	strh	r3, [r4, #12]
 8005524:	b29b      	uxth	r3, r3
 8005526:	0759      	lsls	r1, r3, #29
 8005528:	d413      	bmi.n	8005552 <_ungetc_r+0x5e>
 800552a:	06da      	lsls	r2, r3, #27
 800552c:	d5e8      	bpl.n	8005500 <_ungetc_r+0xc>
 800552e:	071b      	lsls	r3, r3, #28
 8005530:	d50b      	bpl.n	800554a <_ungetc_r+0x56>
 8005532:	4621      	mov	r1, r4
 8005534:	4630      	mov	r0, r6
 8005536:	f000 f9b7 	bl	80058a8 <_fflush_r>
 800553a:	2800      	cmp	r0, #0
 800553c:	d1e0      	bne.n	8005500 <_ungetc_r+0xc>
 800553e:	89a3      	ldrh	r3, [r4, #12]
 8005540:	60a0      	str	r0, [r4, #8]
 8005542:	f023 0308 	bic.w	r3, r3, #8
 8005546:	81a3      	strh	r3, [r4, #12]
 8005548:	61a0      	str	r0, [r4, #24]
 800554a:	89a3      	ldrh	r3, [r4, #12]
 800554c:	f043 0304 	orr.w	r3, r3, #4
 8005550:	81a3      	strh	r3, [r4, #12]
 8005552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005554:	6862      	ldr	r2, [r4, #4]
 8005556:	b2ed      	uxtb	r5, r5
 8005558:	b1e3      	cbz	r3, 8005594 <_ungetc_r+0xa0>
 800555a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800555c:	4293      	cmp	r3, r2
 800555e:	dd12      	ble.n	8005586 <_ungetc_r+0x92>
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	1e5a      	subs	r2, r3, #1
 8005564:	6022      	str	r2, [r4, #0]
 8005566:	f803 5c01 	strb.w	r5, [r3, #-1]
 800556a:	6863      	ldr	r3, [r4, #4]
 800556c:	3301      	adds	r3, #1
 800556e:	6063      	str	r3, [r4, #4]
 8005570:	e7c8      	b.n	8005504 <_ungetc_r+0x10>
 8005572:	4b17      	ldr	r3, [pc, #92]	; (80055d0 <_ungetc_r+0xdc>)
 8005574:	429c      	cmp	r4, r3
 8005576:	d101      	bne.n	800557c <_ungetc_r+0x88>
 8005578:	68b4      	ldr	r4, [r6, #8]
 800557a:	e7ce      	b.n	800551a <_ungetc_r+0x26>
 800557c:	4b15      	ldr	r3, [pc, #84]	; (80055d4 <_ungetc_r+0xe0>)
 800557e:	429c      	cmp	r4, r3
 8005580:	bf08      	it	eq
 8005582:	68f4      	ldreq	r4, [r6, #12]
 8005584:	e7c9      	b.n	800551a <_ungetc_r+0x26>
 8005586:	4621      	mov	r1, r4
 8005588:	4630      	mov	r0, r6
 800558a:	f7ff ff79 	bl	8005480 <__submore>
 800558e:	2800      	cmp	r0, #0
 8005590:	d0e6      	beq.n	8005560 <_ungetc_r+0x6c>
 8005592:	e7b5      	b.n	8005500 <_ungetc_r+0xc>
 8005594:	6921      	ldr	r1, [r4, #16]
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	b151      	cbz	r1, 80055b0 <_ungetc_r+0xbc>
 800559a:	4299      	cmp	r1, r3
 800559c:	d208      	bcs.n	80055b0 <_ungetc_r+0xbc>
 800559e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80055a2:	42a9      	cmp	r1, r5
 80055a4:	d104      	bne.n	80055b0 <_ungetc_r+0xbc>
 80055a6:	3b01      	subs	r3, #1
 80055a8:	3201      	adds	r2, #1
 80055aa:	6023      	str	r3, [r4, #0]
 80055ac:	6062      	str	r2, [r4, #4]
 80055ae:	e7a9      	b.n	8005504 <_ungetc_r+0x10>
 80055b0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80055b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80055b8:	6363      	str	r3, [r4, #52]	; 0x34
 80055ba:	2303      	movs	r3, #3
 80055bc:	63a3      	str	r3, [r4, #56]	; 0x38
 80055be:	4623      	mov	r3, r4
 80055c0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80055c4:	6023      	str	r3, [r4, #0]
 80055c6:	2301      	movs	r3, #1
 80055c8:	e7d1      	b.n	800556e <_ungetc_r+0x7a>
 80055ca:	bf00      	nop
 80055cc:	08005cb4 	.word	0x08005cb4
 80055d0:	08005cd4 	.word	0x08005cd4
 80055d4:	08005c94 	.word	0x08005c94

080055d8 <__swbuf_r>:
 80055d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055da:	460e      	mov	r6, r1
 80055dc:	4614      	mov	r4, r2
 80055de:	4605      	mov	r5, r0
 80055e0:	b118      	cbz	r0, 80055ea <__swbuf_r+0x12>
 80055e2:	6983      	ldr	r3, [r0, #24]
 80055e4:	b90b      	cbnz	r3, 80055ea <__swbuf_r+0x12>
 80055e6:	f7fe fe7f 	bl	80042e8 <__sinit>
 80055ea:	4b21      	ldr	r3, [pc, #132]	; (8005670 <__swbuf_r+0x98>)
 80055ec:	429c      	cmp	r4, r3
 80055ee:	d12a      	bne.n	8005646 <__swbuf_r+0x6e>
 80055f0:	686c      	ldr	r4, [r5, #4]
 80055f2:	69a3      	ldr	r3, [r4, #24]
 80055f4:	60a3      	str	r3, [r4, #8]
 80055f6:	89a3      	ldrh	r3, [r4, #12]
 80055f8:	071a      	lsls	r2, r3, #28
 80055fa:	d52e      	bpl.n	800565a <__swbuf_r+0x82>
 80055fc:	6923      	ldr	r3, [r4, #16]
 80055fe:	b363      	cbz	r3, 800565a <__swbuf_r+0x82>
 8005600:	6923      	ldr	r3, [r4, #16]
 8005602:	6820      	ldr	r0, [r4, #0]
 8005604:	1ac0      	subs	r0, r0, r3
 8005606:	6963      	ldr	r3, [r4, #20]
 8005608:	b2f6      	uxtb	r6, r6
 800560a:	4283      	cmp	r3, r0
 800560c:	4637      	mov	r7, r6
 800560e:	dc04      	bgt.n	800561a <__swbuf_r+0x42>
 8005610:	4621      	mov	r1, r4
 8005612:	4628      	mov	r0, r5
 8005614:	f000 f948 	bl	80058a8 <_fflush_r>
 8005618:	bb28      	cbnz	r0, 8005666 <__swbuf_r+0x8e>
 800561a:	68a3      	ldr	r3, [r4, #8]
 800561c:	3b01      	subs	r3, #1
 800561e:	60a3      	str	r3, [r4, #8]
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	1c5a      	adds	r2, r3, #1
 8005624:	6022      	str	r2, [r4, #0]
 8005626:	701e      	strb	r6, [r3, #0]
 8005628:	6963      	ldr	r3, [r4, #20]
 800562a:	3001      	adds	r0, #1
 800562c:	4283      	cmp	r3, r0
 800562e:	d004      	beq.n	800563a <__swbuf_r+0x62>
 8005630:	89a3      	ldrh	r3, [r4, #12]
 8005632:	07db      	lsls	r3, r3, #31
 8005634:	d519      	bpl.n	800566a <__swbuf_r+0x92>
 8005636:	2e0a      	cmp	r6, #10
 8005638:	d117      	bne.n	800566a <__swbuf_r+0x92>
 800563a:	4621      	mov	r1, r4
 800563c:	4628      	mov	r0, r5
 800563e:	f000 f933 	bl	80058a8 <_fflush_r>
 8005642:	b190      	cbz	r0, 800566a <__swbuf_r+0x92>
 8005644:	e00f      	b.n	8005666 <__swbuf_r+0x8e>
 8005646:	4b0b      	ldr	r3, [pc, #44]	; (8005674 <__swbuf_r+0x9c>)
 8005648:	429c      	cmp	r4, r3
 800564a:	d101      	bne.n	8005650 <__swbuf_r+0x78>
 800564c:	68ac      	ldr	r4, [r5, #8]
 800564e:	e7d0      	b.n	80055f2 <__swbuf_r+0x1a>
 8005650:	4b09      	ldr	r3, [pc, #36]	; (8005678 <__swbuf_r+0xa0>)
 8005652:	429c      	cmp	r4, r3
 8005654:	bf08      	it	eq
 8005656:	68ec      	ldreq	r4, [r5, #12]
 8005658:	e7cb      	b.n	80055f2 <__swbuf_r+0x1a>
 800565a:	4621      	mov	r1, r4
 800565c:	4628      	mov	r0, r5
 800565e:	f000 f81f 	bl	80056a0 <__swsetup_r>
 8005662:	2800      	cmp	r0, #0
 8005664:	d0cc      	beq.n	8005600 <__swbuf_r+0x28>
 8005666:	f04f 37ff 	mov.w	r7, #4294967295
 800566a:	4638      	mov	r0, r7
 800566c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800566e:	bf00      	nop
 8005670:	08005cb4 	.word	0x08005cb4
 8005674:	08005cd4 	.word	0x08005cd4
 8005678:	08005c94 	.word	0x08005c94

0800567c <_write_r>:
 800567c:	b538      	push	{r3, r4, r5, lr}
 800567e:	4c07      	ldr	r4, [pc, #28]	; (800569c <_write_r+0x20>)
 8005680:	4605      	mov	r5, r0
 8005682:	4608      	mov	r0, r1
 8005684:	4611      	mov	r1, r2
 8005686:	2200      	movs	r2, #0
 8005688:	6022      	str	r2, [r4, #0]
 800568a:	461a      	mov	r2, r3
 800568c:	f7fb fad0 	bl	8000c30 <_write>
 8005690:	1c43      	adds	r3, r0, #1
 8005692:	d102      	bne.n	800569a <_write_r+0x1e>
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	b103      	cbz	r3, 800569a <_write_r+0x1e>
 8005698:	602b      	str	r3, [r5, #0]
 800569a:	bd38      	pop	{r3, r4, r5, pc}
 800569c:	200002fc 	.word	0x200002fc

080056a0 <__swsetup_r>:
 80056a0:	4b32      	ldr	r3, [pc, #200]	; (800576c <__swsetup_r+0xcc>)
 80056a2:	b570      	push	{r4, r5, r6, lr}
 80056a4:	681d      	ldr	r5, [r3, #0]
 80056a6:	4606      	mov	r6, r0
 80056a8:	460c      	mov	r4, r1
 80056aa:	b125      	cbz	r5, 80056b6 <__swsetup_r+0x16>
 80056ac:	69ab      	ldr	r3, [r5, #24]
 80056ae:	b913      	cbnz	r3, 80056b6 <__swsetup_r+0x16>
 80056b0:	4628      	mov	r0, r5
 80056b2:	f7fe fe19 	bl	80042e8 <__sinit>
 80056b6:	4b2e      	ldr	r3, [pc, #184]	; (8005770 <__swsetup_r+0xd0>)
 80056b8:	429c      	cmp	r4, r3
 80056ba:	d10f      	bne.n	80056dc <__swsetup_r+0x3c>
 80056bc:	686c      	ldr	r4, [r5, #4]
 80056be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	0715      	lsls	r5, r2, #28
 80056c6:	d42c      	bmi.n	8005722 <__swsetup_r+0x82>
 80056c8:	06d0      	lsls	r0, r2, #27
 80056ca:	d411      	bmi.n	80056f0 <__swsetup_r+0x50>
 80056cc:	2209      	movs	r2, #9
 80056ce:	6032      	str	r2, [r6, #0]
 80056d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056d4:	81a3      	strh	r3, [r4, #12]
 80056d6:	f04f 30ff 	mov.w	r0, #4294967295
 80056da:	e03e      	b.n	800575a <__swsetup_r+0xba>
 80056dc:	4b25      	ldr	r3, [pc, #148]	; (8005774 <__swsetup_r+0xd4>)
 80056de:	429c      	cmp	r4, r3
 80056e0:	d101      	bne.n	80056e6 <__swsetup_r+0x46>
 80056e2:	68ac      	ldr	r4, [r5, #8]
 80056e4:	e7eb      	b.n	80056be <__swsetup_r+0x1e>
 80056e6:	4b24      	ldr	r3, [pc, #144]	; (8005778 <__swsetup_r+0xd8>)
 80056e8:	429c      	cmp	r4, r3
 80056ea:	bf08      	it	eq
 80056ec:	68ec      	ldreq	r4, [r5, #12]
 80056ee:	e7e6      	b.n	80056be <__swsetup_r+0x1e>
 80056f0:	0751      	lsls	r1, r2, #29
 80056f2:	d512      	bpl.n	800571a <__swsetup_r+0x7a>
 80056f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056f6:	b141      	cbz	r1, 800570a <__swsetup_r+0x6a>
 80056f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056fc:	4299      	cmp	r1, r3
 80056fe:	d002      	beq.n	8005706 <__swsetup_r+0x66>
 8005700:	4630      	mov	r0, r6
 8005702:	f000 f9b5 	bl	8005a70 <_free_r>
 8005706:	2300      	movs	r3, #0
 8005708:	6363      	str	r3, [r4, #52]	; 0x34
 800570a:	89a3      	ldrh	r3, [r4, #12]
 800570c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005710:	81a3      	strh	r3, [r4, #12]
 8005712:	2300      	movs	r3, #0
 8005714:	6063      	str	r3, [r4, #4]
 8005716:	6923      	ldr	r3, [r4, #16]
 8005718:	6023      	str	r3, [r4, #0]
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	f043 0308 	orr.w	r3, r3, #8
 8005720:	81a3      	strh	r3, [r4, #12]
 8005722:	6923      	ldr	r3, [r4, #16]
 8005724:	b94b      	cbnz	r3, 800573a <__swsetup_r+0x9a>
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800572c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005730:	d003      	beq.n	800573a <__swsetup_r+0x9a>
 8005732:	4621      	mov	r1, r4
 8005734:	4630      	mov	r0, r6
 8005736:	f000 f93b 	bl	80059b0 <__smakebuf_r>
 800573a:	89a2      	ldrh	r2, [r4, #12]
 800573c:	f012 0301 	ands.w	r3, r2, #1
 8005740:	d00c      	beq.n	800575c <__swsetup_r+0xbc>
 8005742:	2300      	movs	r3, #0
 8005744:	60a3      	str	r3, [r4, #8]
 8005746:	6963      	ldr	r3, [r4, #20]
 8005748:	425b      	negs	r3, r3
 800574a:	61a3      	str	r3, [r4, #24]
 800574c:	6923      	ldr	r3, [r4, #16]
 800574e:	b953      	cbnz	r3, 8005766 <__swsetup_r+0xc6>
 8005750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005754:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005758:	d1ba      	bne.n	80056d0 <__swsetup_r+0x30>
 800575a:	bd70      	pop	{r4, r5, r6, pc}
 800575c:	0792      	lsls	r2, r2, #30
 800575e:	bf58      	it	pl
 8005760:	6963      	ldrpl	r3, [r4, #20]
 8005762:	60a3      	str	r3, [r4, #8]
 8005764:	e7f2      	b.n	800574c <__swsetup_r+0xac>
 8005766:	2000      	movs	r0, #0
 8005768:	e7f7      	b.n	800575a <__swsetup_r+0xba>
 800576a:	bf00      	nop
 800576c:	20000034 	.word	0x20000034
 8005770:	08005cb4 	.word	0x08005cb4
 8005774:	08005cd4 	.word	0x08005cd4
 8005778:	08005c94 	.word	0x08005c94

0800577c <_close_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	4c06      	ldr	r4, [pc, #24]	; (8005798 <_close_r+0x1c>)
 8005780:	2300      	movs	r3, #0
 8005782:	4605      	mov	r5, r0
 8005784:	4608      	mov	r0, r1
 8005786:	6023      	str	r3, [r4, #0]
 8005788:	f7fb fa74 	bl	8000c74 <_close>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	d102      	bne.n	8005796 <_close_r+0x1a>
 8005790:	6823      	ldr	r3, [r4, #0]
 8005792:	b103      	cbz	r3, 8005796 <_close_r+0x1a>
 8005794:	602b      	str	r3, [r5, #0]
 8005796:	bd38      	pop	{r3, r4, r5, pc}
 8005798:	200002fc 	.word	0x200002fc

0800579c <__sflush_r>:
 800579c:	898a      	ldrh	r2, [r1, #12]
 800579e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057a2:	4605      	mov	r5, r0
 80057a4:	0710      	lsls	r0, r2, #28
 80057a6:	460c      	mov	r4, r1
 80057a8:	d458      	bmi.n	800585c <__sflush_r+0xc0>
 80057aa:	684b      	ldr	r3, [r1, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	dc05      	bgt.n	80057bc <__sflush_r+0x20>
 80057b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	dc02      	bgt.n	80057bc <__sflush_r+0x20>
 80057b6:	2000      	movs	r0, #0
 80057b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057be:	2e00      	cmp	r6, #0
 80057c0:	d0f9      	beq.n	80057b6 <__sflush_r+0x1a>
 80057c2:	2300      	movs	r3, #0
 80057c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057c8:	682f      	ldr	r7, [r5, #0]
 80057ca:	6a21      	ldr	r1, [r4, #32]
 80057cc:	602b      	str	r3, [r5, #0]
 80057ce:	d032      	beq.n	8005836 <__sflush_r+0x9a>
 80057d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057d2:	89a3      	ldrh	r3, [r4, #12]
 80057d4:	075a      	lsls	r2, r3, #29
 80057d6:	d505      	bpl.n	80057e4 <__sflush_r+0x48>
 80057d8:	6863      	ldr	r3, [r4, #4]
 80057da:	1ac0      	subs	r0, r0, r3
 80057dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80057de:	b10b      	cbz	r3, 80057e4 <__sflush_r+0x48>
 80057e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057e2:	1ac0      	subs	r0, r0, r3
 80057e4:	2300      	movs	r3, #0
 80057e6:	4602      	mov	r2, r0
 80057e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057ea:	6a21      	ldr	r1, [r4, #32]
 80057ec:	4628      	mov	r0, r5
 80057ee:	47b0      	blx	r6
 80057f0:	1c43      	adds	r3, r0, #1
 80057f2:	89a3      	ldrh	r3, [r4, #12]
 80057f4:	d106      	bne.n	8005804 <__sflush_r+0x68>
 80057f6:	6829      	ldr	r1, [r5, #0]
 80057f8:	291d      	cmp	r1, #29
 80057fa:	d848      	bhi.n	800588e <__sflush_r+0xf2>
 80057fc:	4a29      	ldr	r2, [pc, #164]	; (80058a4 <__sflush_r+0x108>)
 80057fe:	40ca      	lsrs	r2, r1
 8005800:	07d6      	lsls	r6, r2, #31
 8005802:	d544      	bpl.n	800588e <__sflush_r+0xf2>
 8005804:	2200      	movs	r2, #0
 8005806:	6062      	str	r2, [r4, #4]
 8005808:	04d9      	lsls	r1, r3, #19
 800580a:	6922      	ldr	r2, [r4, #16]
 800580c:	6022      	str	r2, [r4, #0]
 800580e:	d504      	bpl.n	800581a <__sflush_r+0x7e>
 8005810:	1c42      	adds	r2, r0, #1
 8005812:	d101      	bne.n	8005818 <__sflush_r+0x7c>
 8005814:	682b      	ldr	r3, [r5, #0]
 8005816:	b903      	cbnz	r3, 800581a <__sflush_r+0x7e>
 8005818:	6560      	str	r0, [r4, #84]	; 0x54
 800581a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800581c:	602f      	str	r7, [r5, #0]
 800581e:	2900      	cmp	r1, #0
 8005820:	d0c9      	beq.n	80057b6 <__sflush_r+0x1a>
 8005822:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005826:	4299      	cmp	r1, r3
 8005828:	d002      	beq.n	8005830 <__sflush_r+0x94>
 800582a:	4628      	mov	r0, r5
 800582c:	f000 f920 	bl	8005a70 <_free_r>
 8005830:	2000      	movs	r0, #0
 8005832:	6360      	str	r0, [r4, #52]	; 0x34
 8005834:	e7c0      	b.n	80057b8 <__sflush_r+0x1c>
 8005836:	2301      	movs	r3, #1
 8005838:	4628      	mov	r0, r5
 800583a:	47b0      	blx	r6
 800583c:	1c41      	adds	r1, r0, #1
 800583e:	d1c8      	bne.n	80057d2 <__sflush_r+0x36>
 8005840:	682b      	ldr	r3, [r5, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0c5      	beq.n	80057d2 <__sflush_r+0x36>
 8005846:	2b1d      	cmp	r3, #29
 8005848:	d001      	beq.n	800584e <__sflush_r+0xb2>
 800584a:	2b16      	cmp	r3, #22
 800584c:	d101      	bne.n	8005852 <__sflush_r+0xb6>
 800584e:	602f      	str	r7, [r5, #0]
 8005850:	e7b1      	b.n	80057b6 <__sflush_r+0x1a>
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005858:	81a3      	strh	r3, [r4, #12]
 800585a:	e7ad      	b.n	80057b8 <__sflush_r+0x1c>
 800585c:	690f      	ldr	r7, [r1, #16]
 800585e:	2f00      	cmp	r7, #0
 8005860:	d0a9      	beq.n	80057b6 <__sflush_r+0x1a>
 8005862:	0793      	lsls	r3, r2, #30
 8005864:	680e      	ldr	r6, [r1, #0]
 8005866:	bf08      	it	eq
 8005868:	694b      	ldreq	r3, [r1, #20]
 800586a:	600f      	str	r7, [r1, #0]
 800586c:	bf18      	it	ne
 800586e:	2300      	movne	r3, #0
 8005870:	eba6 0807 	sub.w	r8, r6, r7
 8005874:	608b      	str	r3, [r1, #8]
 8005876:	f1b8 0f00 	cmp.w	r8, #0
 800587a:	dd9c      	ble.n	80057b6 <__sflush_r+0x1a>
 800587c:	4643      	mov	r3, r8
 800587e:	463a      	mov	r2, r7
 8005880:	6a21      	ldr	r1, [r4, #32]
 8005882:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005884:	4628      	mov	r0, r5
 8005886:	47b0      	blx	r6
 8005888:	2800      	cmp	r0, #0
 800588a:	dc06      	bgt.n	800589a <__sflush_r+0xfe>
 800588c:	89a3      	ldrh	r3, [r4, #12]
 800588e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005892:	81a3      	strh	r3, [r4, #12]
 8005894:	f04f 30ff 	mov.w	r0, #4294967295
 8005898:	e78e      	b.n	80057b8 <__sflush_r+0x1c>
 800589a:	4407      	add	r7, r0
 800589c:	eba8 0800 	sub.w	r8, r8, r0
 80058a0:	e7e9      	b.n	8005876 <__sflush_r+0xda>
 80058a2:	bf00      	nop
 80058a4:	20400001 	.word	0x20400001

080058a8 <_fflush_r>:
 80058a8:	b538      	push	{r3, r4, r5, lr}
 80058aa:	690b      	ldr	r3, [r1, #16]
 80058ac:	4605      	mov	r5, r0
 80058ae:	460c      	mov	r4, r1
 80058b0:	b1db      	cbz	r3, 80058ea <_fflush_r+0x42>
 80058b2:	b118      	cbz	r0, 80058bc <_fflush_r+0x14>
 80058b4:	6983      	ldr	r3, [r0, #24]
 80058b6:	b90b      	cbnz	r3, 80058bc <_fflush_r+0x14>
 80058b8:	f7fe fd16 	bl	80042e8 <__sinit>
 80058bc:	4b0c      	ldr	r3, [pc, #48]	; (80058f0 <_fflush_r+0x48>)
 80058be:	429c      	cmp	r4, r3
 80058c0:	d109      	bne.n	80058d6 <_fflush_r+0x2e>
 80058c2:	686c      	ldr	r4, [r5, #4]
 80058c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058c8:	b17b      	cbz	r3, 80058ea <_fflush_r+0x42>
 80058ca:	4621      	mov	r1, r4
 80058cc:	4628      	mov	r0, r5
 80058ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058d2:	f7ff bf63 	b.w	800579c <__sflush_r>
 80058d6:	4b07      	ldr	r3, [pc, #28]	; (80058f4 <_fflush_r+0x4c>)
 80058d8:	429c      	cmp	r4, r3
 80058da:	d101      	bne.n	80058e0 <_fflush_r+0x38>
 80058dc:	68ac      	ldr	r4, [r5, #8]
 80058de:	e7f1      	b.n	80058c4 <_fflush_r+0x1c>
 80058e0:	4b05      	ldr	r3, [pc, #20]	; (80058f8 <_fflush_r+0x50>)
 80058e2:	429c      	cmp	r4, r3
 80058e4:	bf08      	it	eq
 80058e6:	68ec      	ldreq	r4, [r5, #12]
 80058e8:	e7ec      	b.n	80058c4 <_fflush_r+0x1c>
 80058ea:	2000      	movs	r0, #0
 80058ec:	bd38      	pop	{r3, r4, r5, pc}
 80058ee:	bf00      	nop
 80058f0:	08005cb4 	.word	0x08005cb4
 80058f4:	08005cd4 	.word	0x08005cd4
 80058f8:	08005c94 	.word	0x08005c94

080058fc <fflush>:
 80058fc:	4601      	mov	r1, r0
 80058fe:	b920      	cbnz	r0, 800590a <fflush+0xe>
 8005900:	4b04      	ldr	r3, [pc, #16]	; (8005914 <fflush+0x18>)
 8005902:	4905      	ldr	r1, [pc, #20]	; (8005918 <fflush+0x1c>)
 8005904:	6818      	ldr	r0, [r3, #0]
 8005906:	f7fe bd77 	b.w	80043f8 <_fwalk_reent>
 800590a:	4b04      	ldr	r3, [pc, #16]	; (800591c <fflush+0x20>)
 800590c:	6818      	ldr	r0, [r3, #0]
 800590e:	f7ff bfcb 	b.w	80058a8 <_fflush_r>
 8005912:	bf00      	nop
 8005914:	08005c90 	.word	0x08005c90
 8005918:	080058a9 	.word	0x080058a9
 800591c:	20000034 	.word	0x20000034

08005920 <__locale_ctype_ptr_l>:
 8005920:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005924:	4770      	bx	lr
	...

08005928 <__locale_ctype_ptr>:
 8005928:	4b04      	ldr	r3, [pc, #16]	; (800593c <__locale_ctype_ptr+0x14>)
 800592a:	4a05      	ldr	r2, [pc, #20]	; (8005940 <__locale_ctype_ptr+0x18>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	6a1b      	ldr	r3, [r3, #32]
 8005930:	2b00      	cmp	r3, #0
 8005932:	bf08      	it	eq
 8005934:	4613      	moveq	r3, r2
 8005936:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800593a:	4770      	bx	lr
 800593c:	20000034 	.word	0x20000034
 8005940:	20000098 	.word	0x20000098

08005944 <_lseek_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4c07      	ldr	r4, [pc, #28]	; (8005964 <_lseek_r+0x20>)
 8005948:	4605      	mov	r5, r0
 800594a:	4608      	mov	r0, r1
 800594c:	4611      	mov	r1, r2
 800594e:	2200      	movs	r2, #0
 8005950:	6022      	str	r2, [r4, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	f7fb f9b5 	bl	8000cc2 <_lseek>
 8005958:	1c43      	adds	r3, r0, #1
 800595a:	d102      	bne.n	8005962 <_lseek_r+0x1e>
 800595c:	6823      	ldr	r3, [r4, #0]
 800595e:	b103      	cbz	r3, 8005962 <_lseek_r+0x1e>
 8005960:	602b      	str	r3, [r5, #0]
 8005962:	bd38      	pop	{r3, r4, r5, pc}
 8005964:	200002fc 	.word	0x200002fc

08005968 <__swhatbuf_r>:
 8005968:	b570      	push	{r4, r5, r6, lr}
 800596a:	460e      	mov	r6, r1
 800596c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005970:	2900      	cmp	r1, #0
 8005972:	b096      	sub	sp, #88	; 0x58
 8005974:	4614      	mov	r4, r2
 8005976:	461d      	mov	r5, r3
 8005978:	da07      	bge.n	800598a <__swhatbuf_r+0x22>
 800597a:	2300      	movs	r3, #0
 800597c:	602b      	str	r3, [r5, #0]
 800597e:	89b3      	ldrh	r3, [r6, #12]
 8005980:	061a      	lsls	r2, r3, #24
 8005982:	d410      	bmi.n	80059a6 <__swhatbuf_r+0x3e>
 8005984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005988:	e00e      	b.n	80059a8 <__swhatbuf_r+0x40>
 800598a:	466a      	mov	r2, sp
 800598c:	f000 f904 	bl	8005b98 <_fstat_r>
 8005990:	2800      	cmp	r0, #0
 8005992:	dbf2      	blt.n	800597a <__swhatbuf_r+0x12>
 8005994:	9a01      	ldr	r2, [sp, #4]
 8005996:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800599a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800599e:	425a      	negs	r2, r3
 80059a0:	415a      	adcs	r2, r3
 80059a2:	602a      	str	r2, [r5, #0]
 80059a4:	e7ee      	b.n	8005984 <__swhatbuf_r+0x1c>
 80059a6:	2340      	movs	r3, #64	; 0x40
 80059a8:	2000      	movs	r0, #0
 80059aa:	6023      	str	r3, [r4, #0]
 80059ac:	b016      	add	sp, #88	; 0x58
 80059ae:	bd70      	pop	{r4, r5, r6, pc}

080059b0 <__smakebuf_r>:
 80059b0:	898b      	ldrh	r3, [r1, #12]
 80059b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059b4:	079d      	lsls	r5, r3, #30
 80059b6:	4606      	mov	r6, r0
 80059b8:	460c      	mov	r4, r1
 80059ba:	d507      	bpl.n	80059cc <__smakebuf_r+0x1c>
 80059bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80059c0:	6023      	str	r3, [r4, #0]
 80059c2:	6123      	str	r3, [r4, #16]
 80059c4:	2301      	movs	r3, #1
 80059c6:	6163      	str	r3, [r4, #20]
 80059c8:	b002      	add	sp, #8
 80059ca:	bd70      	pop	{r4, r5, r6, pc}
 80059cc:	ab01      	add	r3, sp, #4
 80059ce:	466a      	mov	r2, sp
 80059d0:	f7ff ffca 	bl	8005968 <__swhatbuf_r>
 80059d4:	9900      	ldr	r1, [sp, #0]
 80059d6:	4605      	mov	r5, r0
 80059d8:	4630      	mov	r0, r6
 80059da:	f7fe fd2b 	bl	8004434 <_malloc_r>
 80059de:	b948      	cbnz	r0, 80059f4 <__smakebuf_r+0x44>
 80059e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059e4:	059a      	lsls	r2, r3, #22
 80059e6:	d4ef      	bmi.n	80059c8 <__smakebuf_r+0x18>
 80059e8:	f023 0303 	bic.w	r3, r3, #3
 80059ec:	f043 0302 	orr.w	r3, r3, #2
 80059f0:	81a3      	strh	r3, [r4, #12]
 80059f2:	e7e3      	b.n	80059bc <__smakebuf_r+0xc>
 80059f4:	4b0d      	ldr	r3, [pc, #52]	; (8005a2c <__smakebuf_r+0x7c>)
 80059f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80059f8:	89a3      	ldrh	r3, [r4, #12]
 80059fa:	6020      	str	r0, [r4, #0]
 80059fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a00:	81a3      	strh	r3, [r4, #12]
 8005a02:	9b00      	ldr	r3, [sp, #0]
 8005a04:	6163      	str	r3, [r4, #20]
 8005a06:	9b01      	ldr	r3, [sp, #4]
 8005a08:	6120      	str	r0, [r4, #16]
 8005a0a:	b15b      	cbz	r3, 8005a24 <__smakebuf_r+0x74>
 8005a0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a10:	4630      	mov	r0, r6
 8005a12:	f000 f8d3 	bl	8005bbc <_isatty_r>
 8005a16:	b128      	cbz	r0, 8005a24 <__smakebuf_r+0x74>
 8005a18:	89a3      	ldrh	r3, [r4, #12]
 8005a1a:	f023 0303 	bic.w	r3, r3, #3
 8005a1e:	f043 0301 	orr.w	r3, r3, #1
 8005a22:	81a3      	strh	r3, [r4, #12]
 8005a24:	89a3      	ldrh	r3, [r4, #12]
 8005a26:	431d      	orrs	r5, r3
 8005a28:	81a5      	strh	r5, [r4, #12]
 8005a2a:	e7cd      	b.n	80059c8 <__smakebuf_r+0x18>
 8005a2c:	080042b1 	.word	0x080042b1

08005a30 <__ascii_mbtowc>:
 8005a30:	b082      	sub	sp, #8
 8005a32:	b901      	cbnz	r1, 8005a36 <__ascii_mbtowc+0x6>
 8005a34:	a901      	add	r1, sp, #4
 8005a36:	b142      	cbz	r2, 8005a4a <__ascii_mbtowc+0x1a>
 8005a38:	b14b      	cbz	r3, 8005a4e <__ascii_mbtowc+0x1e>
 8005a3a:	7813      	ldrb	r3, [r2, #0]
 8005a3c:	600b      	str	r3, [r1, #0]
 8005a3e:	7812      	ldrb	r2, [r2, #0]
 8005a40:	1c10      	adds	r0, r2, #0
 8005a42:	bf18      	it	ne
 8005a44:	2001      	movne	r0, #1
 8005a46:	b002      	add	sp, #8
 8005a48:	4770      	bx	lr
 8005a4a:	4610      	mov	r0, r2
 8005a4c:	e7fb      	b.n	8005a46 <__ascii_mbtowc+0x16>
 8005a4e:	f06f 0001 	mvn.w	r0, #1
 8005a52:	e7f8      	b.n	8005a46 <__ascii_mbtowc+0x16>

08005a54 <memcpy>:
 8005a54:	b510      	push	{r4, lr}
 8005a56:	1e43      	subs	r3, r0, #1
 8005a58:	440a      	add	r2, r1
 8005a5a:	4291      	cmp	r1, r2
 8005a5c:	d100      	bne.n	8005a60 <memcpy+0xc>
 8005a5e:	bd10      	pop	{r4, pc}
 8005a60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a68:	e7f7      	b.n	8005a5a <memcpy+0x6>

08005a6a <__malloc_lock>:
 8005a6a:	4770      	bx	lr

08005a6c <__malloc_unlock>:
 8005a6c:	4770      	bx	lr
	...

08005a70 <_free_r>:
 8005a70:	b538      	push	{r3, r4, r5, lr}
 8005a72:	4605      	mov	r5, r0
 8005a74:	2900      	cmp	r1, #0
 8005a76:	d045      	beq.n	8005b04 <_free_r+0x94>
 8005a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a7c:	1f0c      	subs	r4, r1, #4
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	bfb8      	it	lt
 8005a82:	18e4      	addlt	r4, r4, r3
 8005a84:	f7ff fff1 	bl	8005a6a <__malloc_lock>
 8005a88:	4a1f      	ldr	r2, [pc, #124]	; (8005b08 <_free_r+0x98>)
 8005a8a:	6813      	ldr	r3, [r2, #0]
 8005a8c:	4610      	mov	r0, r2
 8005a8e:	b933      	cbnz	r3, 8005a9e <_free_r+0x2e>
 8005a90:	6063      	str	r3, [r4, #4]
 8005a92:	6014      	str	r4, [r2, #0]
 8005a94:	4628      	mov	r0, r5
 8005a96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a9a:	f7ff bfe7 	b.w	8005a6c <__malloc_unlock>
 8005a9e:	42a3      	cmp	r3, r4
 8005aa0:	d90c      	bls.n	8005abc <_free_r+0x4c>
 8005aa2:	6821      	ldr	r1, [r4, #0]
 8005aa4:	1862      	adds	r2, r4, r1
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	bf04      	itt	eq
 8005aaa:	681a      	ldreq	r2, [r3, #0]
 8005aac:	685b      	ldreq	r3, [r3, #4]
 8005aae:	6063      	str	r3, [r4, #4]
 8005ab0:	bf04      	itt	eq
 8005ab2:	1852      	addeq	r2, r2, r1
 8005ab4:	6022      	streq	r2, [r4, #0]
 8005ab6:	6004      	str	r4, [r0, #0]
 8005ab8:	e7ec      	b.n	8005a94 <_free_r+0x24>
 8005aba:	4613      	mov	r3, r2
 8005abc:	685a      	ldr	r2, [r3, #4]
 8005abe:	b10a      	cbz	r2, 8005ac4 <_free_r+0x54>
 8005ac0:	42a2      	cmp	r2, r4
 8005ac2:	d9fa      	bls.n	8005aba <_free_r+0x4a>
 8005ac4:	6819      	ldr	r1, [r3, #0]
 8005ac6:	1858      	adds	r0, r3, r1
 8005ac8:	42a0      	cmp	r0, r4
 8005aca:	d10b      	bne.n	8005ae4 <_free_r+0x74>
 8005acc:	6820      	ldr	r0, [r4, #0]
 8005ace:	4401      	add	r1, r0
 8005ad0:	1858      	adds	r0, r3, r1
 8005ad2:	4282      	cmp	r2, r0
 8005ad4:	6019      	str	r1, [r3, #0]
 8005ad6:	d1dd      	bne.n	8005a94 <_free_r+0x24>
 8005ad8:	6810      	ldr	r0, [r2, #0]
 8005ada:	6852      	ldr	r2, [r2, #4]
 8005adc:	605a      	str	r2, [r3, #4]
 8005ade:	4401      	add	r1, r0
 8005ae0:	6019      	str	r1, [r3, #0]
 8005ae2:	e7d7      	b.n	8005a94 <_free_r+0x24>
 8005ae4:	d902      	bls.n	8005aec <_free_r+0x7c>
 8005ae6:	230c      	movs	r3, #12
 8005ae8:	602b      	str	r3, [r5, #0]
 8005aea:	e7d3      	b.n	8005a94 <_free_r+0x24>
 8005aec:	6820      	ldr	r0, [r4, #0]
 8005aee:	1821      	adds	r1, r4, r0
 8005af0:	428a      	cmp	r2, r1
 8005af2:	bf04      	itt	eq
 8005af4:	6811      	ldreq	r1, [r2, #0]
 8005af6:	6852      	ldreq	r2, [r2, #4]
 8005af8:	6062      	str	r2, [r4, #4]
 8005afa:	bf04      	itt	eq
 8005afc:	1809      	addeq	r1, r1, r0
 8005afe:	6021      	streq	r1, [r4, #0]
 8005b00:	605c      	str	r4, [r3, #4]
 8005b02:	e7c7      	b.n	8005a94 <_free_r+0x24>
 8005b04:	bd38      	pop	{r3, r4, r5, pc}
 8005b06:	bf00      	nop
 8005b08:	20000224 	.word	0x20000224

08005b0c <_realloc_r>:
 8005b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b0e:	4607      	mov	r7, r0
 8005b10:	4614      	mov	r4, r2
 8005b12:	460e      	mov	r6, r1
 8005b14:	b921      	cbnz	r1, 8005b20 <_realloc_r+0x14>
 8005b16:	4611      	mov	r1, r2
 8005b18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005b1c:	f7fe bc8a 	b.w	8004434 <_malloc_r>
 8005b20:	b922      	cbnz	r2, 8005b2c <_realloc_r+0x20>
 8005b22:	f7ff ffa5 	bl	8005a70 <_free_r>
 8005b26:	4625      	mov	r5, r4
 8005b28:	4628      	mov	r0, r5
 8005b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b2c:	f000 f856 	bl	8005bdc <_malloc_usable_size_r>
 8005b30:	42a0      	cmp	r0, r4
 8005b32:	d20f      	bcs.n	8005b54 <_realloc_r+0x48>
 8005b34:	4621      	mov	r1, r4
 8005b36:	4638      	mov	r0, r7
 8005b38:	f7fe fc7c 	bl	8004434 <_malloc_r>
 8005b3c:	4605      	mov	r5, r0
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	d0f2      	beq.n	8005b28 <_realloc_r+0x1c>
 8005b42:	4631      	mov	r1, r6
 8005b44:	4622      	mov	r2, r4
 8005b46:	f7ff ff85 	bl	8005a54 <memcpy>
 8005b4a:	4631      	mov	r1, r6
 8005b4c:	4638      	mov	r0, r7
 8005b4e:	f7ff ff8f 	bl	8005a70 <_free_r>
 8005b52:	e7e9      	b.n	8005b28 <_realloc_r+0x1c>
 8005b54:	4635      	mov	r5, r6
 8005b56:	e7e7      	b.n	8005b28 <_realloc_r+0x1c>

08005b58 <_read_r>:
 8005b58:	b538      	push	{r3, r4, r5, lr}
 8005b5a:	4c07      	ldr	r4, [pc, #28]	; (8005b78 <_read_r+0x20>)
 8005b5c:	4605      	mov	r5, r0
 8005b5e:	4608      	mov	r0, r1
 8005b60:	4611      	mov	r1, r2
 8005b62:	2200      	movs	r2, #0
 8005b64:	6022      	str	r2, [r4, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	f7fb f844 	bl	8000bf4 <_read>
 8005b6c:	1c43      	adds	r3, r0, #1
 8005b6e:	d102      	bne.n	8005b76 <_read_r+0x1e>
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	b103      	cbz	r3, 8005b76 <_read_r+0x1e>
 8005b74:	602b      	str	r3, [r5, #0]
 8005b76:	bd38      	pop	{r3, r4, r5, pc}
 8005b78:	200002fc 	.word	0x200002fc

08005b7c <__ascii_wctomb>:
 8005b7c:	b149      	cbz	r1, 8005b92 <__ascii_wctomb+0x16>
 8005b7e:	2aff      	cmp	r2, #255	; 0xff
 8005b80:	bf85      	ittet	hi
 8005b82:	238a      	movhi	r3, #138	; 0x8a
 8005b84:	6003      	strhi	r3, [r0, #0]
 8005b86:	700a      	strbls	r2, [r1, #0]
 8005b88:	f04f 30ff 	movhi.w	r0, #4294967295
 8005b8c:	bf98      	it	ls
 8005b8e:	2001      	movls	r0, #1
 8005b90:	4770      	bx	lr
 8005b92:	4608      	mov	r0, r1
 8005b94:	4770      	bx	lr
	...

08005b98 <_fstat_r>:
 8005b98:	b538      	push	{r3, r4, r5, lr}
 8005b9a:	4c07      	ldr	r4, [pc, #28]	; (8005bb8 <_fstat_r+0x20>)
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	4605      	mov	r5, r0
 8005ba0:	4608      	mov	r0, r1
 8005ba2:	4611      	mov	r1, r2
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	f7fb f871 	bl	8000c8c <_fstat>
 8005baa:	1c43      	adds	r3, r0, #1
 8005bac:	d102      	bne.n	8005bb4 <_fstat_r+0x1c>
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	b103      	cbz	r3, 8005bb4 <_fstat_r+0x1c>
 8005bb2:	602b      	str	r3, [r5, #0]
 8005bb4:	bd38      	pop	{r3, r4, r5, pc}
 8005bb6:	bf00      	nop
 8005bb8:	200002fc 	.word	0x200002fc

08005bbc <_isatty_r>:
 8005bbc:	b538      	push	{r3, r4, r5, lr}
 8005bbe:	4c06      	ldr	r4, [pc, #24]	; (8005bd8 <_isatty_r+0x1c>)
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	4605      	mov	r5, r0
 8005bc4:	4608      	mov	r0, r1
 8005bc6:	6023      	str	r3, [r4, #0]
 8005bc8:	f7fb f870 	bl	8000cac <_isatty>
 8005bcc:	1c43      	adds	r3, r0, #1
 8005bce:	d102      	bne.n	8005bd6 <_isatty_r+0x1a>
 8005bd0:	6823      	ldr	r3, [r4, #0]
 8005bd2:	b103      	cbz	r3, 8005bd6 <_isatty_r+0x1a>
 8005bd4:	602b      	str	r3, [r5, #0]
 8005bd6:	bd38      	pop	{r3, r4, r5, pc}
 8005bd8:	200002fc 	.word	0x200002fc

08005bdc <_malloc_usable_size_r>:
 8005bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005be0:	1f18      	subs	r0, r3, #4
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	bfbc      	itt	lt
 8005be6:	580b      	ldrlt	r3, [r1, r0]
 8005be8:	18c0      	addlt	r0, r0, r3
 8005bea:	4770      	bx	lr

08005bec <_init>:
 8005bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bee:	bf00      	nop
 8005bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bf2:	bc08      	pop	{r3}
 8005bf4:	469e      	mov	lr, r3
 8005bf6:	4770      	bx	lr

08005bf8 <_fini>:
 8005bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfa:	bf00      	nop
 8005bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bfe:	bc08      	pop	{r3}
 8005c00:	469e      	mov	lr, r3
 8005c02:	4770      	bx	lr
