# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=3 -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -o /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5896 5066549580804278  1650552126   890775400  1650552126   890775400 "../build/emu-compile/VSimTop.cpp"
T      3113 5348024557514933  1650552126   888776400  1650552126   888776400 "../build/emu-compile/VSimTop.h"
T      6199 5066549580804289  1650552126   966935200  1650552126   966935200 "../build/emu-compile/VSimTop.mk"
T       774 5066549580804276  1650552126   886774400  1650552126   886774400 "../build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678 5066549580804275  1650552126   885766500  1650552126   885766500 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 5066549580804273  1650552126   881765000  1650552126   881765000 "../build/emu-compile/VSimTop__Dpi.h"
T      1302 4503599627382959  1650552126   878772700  1650552126   878772700 "../build/emu-compile/VSimTop__Syms.cpp"
T      1367 4503599627382960  1650552126   879772100  1650552126   879772100 "../build/emu-compile/VSimTop__Syms.h"
T    119450 5066549580804280  1650552126   904770200  1650552126   904770200 "../build/emu-compile/VSimTop__Trace.cpp"
T    230078 5066549580804279  1650552126   896767800  1650552126   896767800 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    326089 5066549580804283  1650552126   932921000  1650552126   932921000 "../build/emu-compile/VSimTop___024root.cpp"
T      5333 5066549580804281  1650552126   909773000  1650552126   909773000 "../build/emu-compile/VSimTop___024root.h"
T    267283 4785074604093626  1650552126   919774800  1650552126   919774800 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 9288674231464126  1650552126   944920900  1650552126   944920900 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 5629499534225596  1650552126   938932600  1650552126   938932600 "../build/emu-compile/VSimTop___024unit.h"
T       963 5629499534225597  1650552126   939922700  1650552126   939922700 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    117829 5066549580804287  1650552126   958935100  1650552126   958935100 "../build/emu-compile/VSimTop__stats.txt"
T      3184 4785074604093634  1650552126   967929100  1650552126   967929100 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1650552126   968940100  1650552126   968940100 "../build/emu-compile/VSimTop__verFiles.dat"
T      1789 6192449487646912  1650552126   964928700  1650552126   964928700 "../build/emu-compile/VSimTop_classes.mk"
S       999 1407374883802045  1650463480   964514800  1650463480   964514800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/../build/../vsrc/SimTop.sv"
S       924 1407374883802048  1650463480   969516100  1650463480   969516100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/VTop.sv"
S      7254 1407374883802056  1648018256   432254700  1648018256   432254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/common.sv"
S       388 1407374883802073  1648018256   433254900  1648018256   433254900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/config.sv"
S      4779 2251799813941485  1650537225   918921400  1650537225   918921400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/pipes.sv"
S      9091 844424930397812  1650552114   704902700  1650552114   704902700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/core.sv"
S      1863 1407374883925554  1650536958   138551900  1650536958   138551900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/dataconfirm.sv"
S      1796 844424930397832  1648605908     2497000  1648605908     2497000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decode.sv"
S      9982 12666373952245659  1650538601   207001700  1650538601   207001700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decoder.sv"
S      2243 1125899907108779  1650536498   546601500  1650536498   546601500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/extend.sv"
S      1373 1125899907108781  1650537805   949426400  1650537805   949426400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/alu.sv"
S      1845 1125899907108782  1650537562   761253900  1650537562   761253900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/execute.sv"
S       386 1125899907108784  1648018256   439256800  1648018256   439256800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/fetch.sv"
S       334 1125899907108785  1648381872   685214900  1648381872   685214900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/pcselect.sv"
S       387 28428972647952015  1648890443   637298000  1648890443   637298000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/controller.sv"
S       638 844424930593505  1648546916   267098900  1648546916   267098900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/forward.sv"
S      3029 844424930593515  1648875628   648990800  1648875628   648990800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/hazard.sv"
S       819 1125899907108787  1648644888   764154000  1648644888   764154000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/memory.sv"
S      1092 1125899907108789  1648018256   441257100  1648018256   441257100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/regfile/regfile.sv"
S       622 844424930506664  1648532255     6236500  1648532255     6236500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/decode_execute.sv"
S       622 844424930506666  1650538436   810351200  1650538436   810351200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/execute_memory.sv"
S       732 844424930506658  1648532179   360864300  1648532179   360864300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/fetch_decode.sv"
S       544 844424930506667  1648606433   776468900  1648606433   776468900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/memory_writeback.sv"
S       673 844424930593609  1648644872     5764100  1648644872     5764100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/writeback/writeback.sv"
S      1732 1125899907108797  1650464350   927070000  1650463481    41531300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/util/CBusArbiter.sv"
S       857 1125899907108800  1650463481    56536900  1650463481    56536900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/util/DBusToCBus.sv"
S       563 1125899907108801  1650463481    61537200  1650463481    61537200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/util/IBusToCBus.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       303 1125899907018702  1647154085   278056500  1647154085   278056500 "src/test/vsrc/common/EICG_wrapper.v"
S      2458 1125899907018704  1647154085   283065100  1647154085   283065100 "src/test/vsrc/common/SimJTAG.v"
S       864 1125899907018711  1647154085   288069300  1647154085   288069300 "src/test/vsrc/common/assert.v"
S     17294 1125899907018712  1647154085   293074200  1647154085   293074200 "src/test/vsrc/common/difftest.v"
S      6586 1125899907018720  1649768126   481033800  1649768126   481033800 "src/test/vsrc/common/ram.sv"
S      1437 1125899907018724  1647154085   308070900  1647154085   308070900 "src/test/vsrc/common/ram.v"
S      1731 1125899907018726  1647154085   315079100  1647154085   315079100 "src/test/vsrc/common/ref.v"
