/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_decode_sd_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 2:28p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 12:01:16 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_decode_sd_0.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 2:28p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_DECODE_SD_0_H__
#define BCHP_DECODE_SD_0_H__

/***************************************************************************
 *DECODE_SD_0 - SDRAM Control Registers 0
 ***************************************************************************/
#define BCHP_DECODE_SD_0_REG_SD_PARAM            0x00840804 /* SDRAM Parameter Register */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE0       0x0084080c /* Semaphore Register 0 */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE1       0x00840810 /* Semaphore Register 1 */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE2       0x00840814 /* Semaphore Register 2 */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE3       0x00840818 /* Semaphore Register 3 */
#define BCHP_DECODE_SD_0_REG_SD_SCRATCH          0x0084081c /* SDRAM Scratch Regsiter */
#define BCHP_DECODE_SD_0_REG_SD_BOOST_PRIO       0x00840820 /* PFRI Priority Control Register */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW       0x00840900 /* SDRAM Stripe Width Control */
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW    0x00840c00 /* SDRAM Picture Base Registers */
#define BCHP_DECODE_SD_0_REG_SD_END              0x00840ffc /* REG_SD_END */

/***************************************************************************
 *REG_SD_PARAM - SDRAM Parameter Register
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_PARAM :: reserved0 [31:29] */
#define BCHP_DECODE_SD_0_REG_SD_PARAM_reserved0_MASK               0xe0000000
#define BCHP_DECODE_SD_0_REG_SD_PARAM_reserved0_SHIFT              29

/* DECODE_SD_0 :: REG_SD_PARAM :: UseChrHt [28:28] */
#define BCHP_DECODE_SD_0_REG_SD_PARAM_UseChrHt_MASK                0x10000000
#define BCHP_DECODE_SD_0_REG_SD_PARAM_UseChrHt_SHIFT               28

/* DECODE_SD_0 :: REG_SD_PARAM :: reserved1 [27:25] */
#define BCHP_DECODE_SD_0_REG_SD_PARAM_reserved1_MASK               0x0e000000
#define BCHP_DECODE_SD_0_REG_SD_PARAM_reserved1_SHIFT              25

/* DECODE_SD_0 :: REG_SD_PARAM :: Colm_bits [24:23] */
#define BCHP_DECODE_SD_0_REG_SD_PARAM_Colm_bits_MASK               0x01800000
#define BCHP_DECODE_SD_0_REG_SD_PARAM_Colm_bits_SHIFT              23

/* DECODE_SD_0 :: REG_SD_PARAM :: reserved2 [22:00] */
#define BCHP_DECODE_SD_0_REG_SD_PARAM_reserved2_MASK               0x007fffff
#define BCHP_DECODE_SD_0_REG_SD_PARAM_reserved2_SHIFT              0

/***************************************************************************
 *REG_SD_SEMAPHORE0 - Semaphore Register 0
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_SEMAPHORE0 :: reserved0 [31:01] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE0_reserved0_MASK          0xfffffffe
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE0_reserved0_SHIFT         1

/* DECODE_SD_0 :: REG_SD_SEMAPHORE0 :: TAS [00:00] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE0_TAS_MASK                0x00000001
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE0_TAS_SHIFT               0

/***************************************************************************
 *REG_SD_SEMAPHORE1 - Semaphore Register 1
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_SEMAPHORE1 :: reserved0 [31:01] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE1_reserved0_MASK          0xfffffffe
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE1_reserved0_SHIFT         1

/* DECODE_SD_0 :: REG_SD_SEMAPHORE1 :: TAS [00:00] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE1_TAS_MASK                0x00000001
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE1_TAS_SHIFT               0

/***************************************************************************
 *REG_SD_SEMAPHORE2 - Semaphore Register 2
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_SEMAPHORE2 :: reserved0 [31:01] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE2_reserved0_MASK          0xfffffffe
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE2_reserved0_SHIFT         1

/* DECODE_SD_0 :: REG_SD_SEMAPHORE2 :: TAS [00:00] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE2_TAS_MASK                0x00000001
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE2_TAS_SHIFT               0

/***************************************************************************
 *REG_SD_SEMAPHORE3 - Semaphore Register 3
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_SEMAPHORE3 :: reserved0 [31:01] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE3_reserved0_MASK          0xfffffffe
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE3_reserved0_SHIFT         1

/* DECODE_SD_0 :: REG_SD_SEMAPHORE3 :: TAS [00:00] */
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE3_TAS_MASK                0x00000001
#define BCHP_DECODE_SD_0_REG_SD_SEMAPHORE3_TAS_SHIFT               0

/***************************************************************************
 *REG_SD_SCRATCH - SDRAM Scratch Regsiter
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_SCRATCH :: Data [31:00] */
#define BCHP_DECODE_SD_0_REG_SD_SCRATCH_Data_MASK                  0xffffffff
#define BCHP_DECODE_SD_0_REG_SD_SCRATCH_Data_SHIFT                 0

/***************************************************************************
 *REG_SD_BOOST_PRIO - PFRI Priority Control Register
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_BOOST_PRIO :: reserved0 [31:02] */
#define BCHP_DECODE_SD_0_REG_SD_BOOST_PRIO_reserved0_MASK          0xfffffffc
#define BCHP_DECODE_SD_0_REG_SD_BOOST_PRIO_reserved0_SHIFT         2

/* DECODE_SD_0 :: REG_SD_BOOST_PRIO :: MCPrio [01:01] */
#define BCHP_DECODE_SD_0_REG_SD_BOOST_PRIO_MCPrio_MASK             0x00000002
#define BCHP_DECODE_SD_0_REG_SD_BOOST_PRIO_MCPrio_SHIFT            1

/* DECODE_SD_0 :: REG_SD_BOOST_PRIO :: DBPrio [00:00] */
#define BCHP_DECODE_SD_0_REG_SD_BOOST_PRIO_DBPrio_MASK             0x00000001
#define BCHP_DECODE_SD_0_REG_SD_BOOST_PRIO_DBPrio_SHIFT            0

/***************************************************************************
 *REG_SD_STRIPE_NEW - SDRAM Stripe Width Control
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: reserved0 [31:13] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved0_MASK          0xffffe000
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved0_SHIFT         13

/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: Height [12:02] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Height_MASK             0x00001ffc
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Height_SHIFT            2

/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: Width [01:00] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Width_MASK              0x00000003
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Width_SHIFT             0

/***************************************************************************
 *REG_SD_PICT_BASE_NEW - SDRAM Picture Base Registers
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_PICT_BASE_NEW :: reserved0 [31:20] */
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_reserved0_MASK       0xfff00000
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_reserved0_SHIFT      20

/* DECODE_SD_0 :: REG_SD_PICT_BASE_NEW :: Addr [19:00] */
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_Addr_MASK            0x000fffff
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_Addr_SHIFT           0

/***************************************************************************
 *REG_SD_END - REG_SD_END
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_END :: reserved0 [31:00] */
#define BCHP_DECODE_SD_0_REG_SD_END_reserved0_MASK                 0xffffffff
#define BCHP_DECODE_SD_0_REG_SD_END_reserved0_SHIFT                0

#endif /* #ifndef BCHP_DECODE_SD_0_H__ */

/* End of File */
