<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="a2b" solutionName="solution1" date="2019-11-14T22:48:26.179+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:&#xA;&#x9;axis read on port 'my_input1_V' (myIP.cpp:39) [100]  (0 ns)&#xA;&#x9;'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:48) [119]  (3.36 ns)&#xA;&#x9;'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:48) [123]  (3.02 ns)&#xA;&#x9;'icmp' operation ('icmp_ln1494', myIP.cpp:50) [125]  (2.49 ns)" projectName="a2b" solutionName="solution1" date="2019-11-14T22:48:25.846+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="a2b" solutionName="solution1" date="2019-11-14T22:48:25.844+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39)." projectName="a2b" solutionName="solution1" date="2019-11-14T22:48:25.832+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39)." projectName="a2b" solutionName="solution1" date="2019-11-14T22:48:25.830+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39)." projectName="a2b" solutionName="solution1" date="2019-11-14T22:48:25.825+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set data_out_group [add_wave_group data_out(axis) -into $coutputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/my_output_V_TREADY -into $data_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/my_output_V_TVALID -into $data_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/my_output_V_TDATA -into $data_out_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set data1_group [add_wave_group data1(axis) -into $cinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/my_input1_V_TREADY -into $data1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/my_input1_V_TVALID -into $data1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/my_input1_V_TDATA -into $data1_group -radix hex&#xA;## set data0_group [add_wave_group data0(wire) -into $cinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_15_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_14_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_13_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_12_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_11_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_10_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_9_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_8_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_7_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_6_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_5_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_4_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_3_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_2_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_1_V -into $data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/data0_0_V -into $data0_group -radix hex&#xA;## set threshold_group [add_wave_group threshold(wire) -into $cinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/threshold_V -into $threshold_group -radix hex&#xA;## set dim_group [add_wave_group dim(wire) -into $cinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/dim -into $dim_group -radix hex&#xA;## set size_group [add_wave_group size(wire) -into $cinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/size -into $size_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_ready -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AESL_inst_myFuncAccel4/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_myFuncAccel4_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_size -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_threshold_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_0_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_1_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_2_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_3_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_4_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_5_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_6_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_7_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_8_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_9_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_10_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_11_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_12_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_13_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_14_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_data0_15_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_my_input1_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/LENGTH_my_output_V -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_data_out_group [add_wave_group data_out(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/my_output_V_TREADY -into $tb_data_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/my_output_V_TVALID -into $tb_data_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/my_output_V_TDATA -into $tb_data_out_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_data1_group [add_wave_group data1(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/my_input1_V_TREADY -into $tb_data1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/my_input1_V_TVALID -into $tb_data1_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/my_input1_V_TDATA -into $tb_data1_group -radix hex&#xA;## set tb_data0_group [add_wave_group data0(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/data0_15_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_14_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_13_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_12_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_11_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_10_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_9_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_8_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_7_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_6_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_5_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_4_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_3_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_2_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_1_V -into $tb_data0_group -radix hex&#xA;## add_wave /apatb_myFuncAccel4_top/data0_0_V -into $tb_data0_group -radix hex&#xA;## set tb_threshold_group [add_wave_group threshold(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/threshold_V -into $tb_threshold_group -radix hex&#xA;## set tb_dim_group [add_wave_group dim(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/dim -into $tb_dim_group -radix hex&#xA;## set tb_size_group [add_wave_group size(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_myFuncAccel4_top/size -into $tb_size_group -radix hex&#xA;## save_wave_config myFuncAccel4.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;575000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 615 ns : File &quot;/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/a2b/solution1/sim/verilog/myFuncAccel4.autotb.v&quot; Line 1336&#xA;## quit" projectName="a2b" solutionName="solution1" date="2019-11-14T22:49:40.953+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
