//===========================================================================
// Verilog module generated by IPexpress    10/12/2024    19:35:07       
// Filename  : csi2_output_params.v                                    
// IP package: CSI-2/DSI D-PHY Transmitter 1.4                           
// Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================
localparam INTF_TYPE     = "CSI2";
localparam NUM_TX_LANE   = 2;
localparam TX_GEAR       = 8;
localparam CM            = 8'd198;
localparam CN            = 5'd0;
localparam CO            = 2'd0;
localparam TX_FREQ_TGT   = 114.0000;
localparam TINIT_VALUE   = 1000;
localparam CLK_MODE      = "HS_LP";
localparam EOTP          = "OFF";
localparam MISC          = "ON";
localparam USER_TIMING   = "OFF";
localparam TINIT_COUNT   = "ON";
localparam PKT_FORMATTER = "ON";
localparam FRAME_CNT_EN  = "ON";
localparam LINE_CNT_EN   = "ON";
localparam REF_CLK_FREQ  = 48;
