INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
