IM_SIMPLE: mem[0]=0000028f mem[1]=01410005 mem[2]=00c20005 mem[3]=00030424 mem[4]=00000000
========== MEMORY STAGE TESTBENCH ==========

EX_STAGE @0 PC=xxxxxxxx MEM_WRITE=z
Test 1 - ALU pass-through: mem_alu_result=     12345 (Expected 12345) PASS
Test 2 - Register index: mem_rd=10 (Expected 10) PASS
Test 3 - Flags: zero=1, neg=1 (Expected 1, 1) PASS
Test 4 - Control: reg_write=0 (Expected 0), mem_to_reg=1 (Expected 1) PASS
MEM_STAGE @35000: ST store to addr 00000064, data deadbeef
Test 5 - Store: wrote to addr 100, data=DEAD_BEEF
Test 6 - Load: mem_read_data=deadbeef (Expected DEAD_BEEF) PASS
MEM_STAGE @65000: ST store to addr 00000032, data cafebabe
MEM_STAGE @75000: ST store to addr 00000032, data cafebabe
Test 7 - Read-after-write: mem_read_data=cafebabe (Expected CAFE_BABE) PASS

========== TEST COMPLETE ==========

groupproject/groupproject.srcs/sim_1/new/tb_mem_stage.v:117: $finish called at 105000 (1ps)
