{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453473151955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453473151959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 22 06:32:31 2016 " "Processing started: Fri Jan 22 06:32:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453473151959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453473151959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453473151959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1453473152389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andrew/desktop/school/computer science/cse 141l/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andrew/desktop/school/computer science/cse 141l/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453473163324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453473163324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rptr_r_a fifo.sv(52) " "Verilog HDL error at fifo.sv(52): object \"rptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wptr_r_a fifo.sv(53) " "Verilog HDL error at fifo.sv(53): object \"wptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "error_r_a fifo.sv(54) " "Verilog HDL error at fifo.sv(54): object \"error_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rptr_r_a fifo.sv(57) " "Verilog HDL error at fifo.sv(57): object \"rptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wptr_r_a fifo.sv(58) " "Verilog HDL error at fifo.sv(58): object \"wptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "error_r_a fifo.sv(59) " "Verilog HDL error at fifo.sv(59): object \"error_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rptr_r_a fifo.sv(63) " "Verilog HDL error at fifo.sv(63): object \"rptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wptr_r_a fifo.sv(64) " "Verilog HDL error at fifo.sv(64): object \"wptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "error_r_a fifo.sv(78) " "Verilog HDL error at fifo.sv(78): object \"error_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rptr_r_a fifo.sv(83) " "Verilog HDL error at fifo.sv(83): object \"rptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wptr_r_a fifo.sv(84) " "Verilog HDL error at fifo.sv(84): object \"wptr_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "error_r_a fifo.sv(85) " "Verilog HDL error at fifo.sv(85): object \"error_r_a\" is not declared" {  } { { "../src/fifo.sv" "" { Text "C:/Users/Andrew/Desktop/School/Computer Science/cse 141L/ucsdcse141l-labs-368c70ae0b2b/ucsdcse141l-labs-368c70ae0b2b/lab1/fifo/src/fifo.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453473163325 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453473163429 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 22 06:32:43 2016 " "Processing ended: Fri Jan 22 06:32:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453473163429 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453473163429 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453473163429 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453473163429 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 0 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453473164089 ""}
