

================================================================
== Vitis HLS Report for 'bgn_inference'
================================================================
* Date:           Sun Feb 15 20:09:01 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bgn_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.627 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8371|     8371|  83.710 us|  83.710 us|  8372|  8372|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                         |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                         Instance                        |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79  |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1  |     3237|     3237|  32.370 us|  32.370 us|  3201|  3201|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2  |     5130|     5130|  51.300 us|  51.300 us|  5124|  5124|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      104|    8|    3479|   3244|    -|
|Memory           |        -|    -|      32|     64|    -|
|Multiplexer      |        -|    -|       0|    151|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      104|    8|    3518|   3459|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       37|    3|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                                             |CTRL_s_axi                                     |        0|   0|   218|   187|    0|
    |grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79  |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1  |       72|   3|  2382|  1843|    0|
    |grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2  |       32|   3|   674|   823|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U26                       |fadd_32ns_32ns_32_5_full_dsp_1                 |        0|   2|   205|   391|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U27                          |fcmp_32ns_32ns_1_2_no_dsp_1                    |        0|   0|     0|     0|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                               |      104|   8|  3479|  3244|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |hidden_out_U  |hidden_out_RAM_1P_LUTRAM_1R1W  |        0|  32|  64|    0|   128|   32|     1|         4096|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                               |        0|  32|  64|    0|   128|   32|     1|         4096|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  25|          6|    1|          6|
    |grp_fu_113_ce        |  13|          3|    1|          3|
    |grp_fu_113_p0        |  13|          3|   32|         96|
    |grp_fu_113_p1        |  13|          3|   32|         96|
    |grp_fu_117_ce        |  13|          3|    1|          3|
    |grp_fu_117_opcode    |  13|          3|    5|         15|
    |grp_fu_117_p0        |  13|          3|   32|         96|
    |grp_fu_117_p1        |  13|          3|   32|         96|
    |hidden_out_address0  |  13|          3|    7|         21|
    |hidden_out_ce0       |  13|          3|    1|          3|
    |hidden_out_we0       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 151|         35|  145|        437|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  5|   0|    5|          0|
    |grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79_ap_start_reg  |  1|   0|    1|          0|
    |grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 |  7|   0|    7|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_AWADDR   |   in|    8|       s_axi|           CTRL|         array|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|           CTRL|         array|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_ARADDR   |   in|    8|       s_axi|           CTRL|         array|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|           CTRL|         array|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|           CTRL|         array|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|           CTRL|         array|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|           CTRL|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  bgn_inference|  return value|
+--------------------+-----+-----+------------+---------------+--------------+

