Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Sep  9 22:57:07 2025
| Host         : f4bjh-minipc running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_blinky_timing_summary_routed.rpt -pb top_blinky_timing_summary_routed.pb -rpx top_blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : top_blinky
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.741        0.000                      0                   51        0.248        0.000                      0                   51       16.667        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.741        0.000                      0                   51        0.248        0.000                      0                   51       19.500        0.000                       0                    28  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 41.666 }
Period(ns):         83.333
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.741ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.535ns (20.152%)  route 2.120ns (79.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 39.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.930     2.453    led_reg
    SLICE_X0Y129         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.320    39.413    clk25
    SLICE_X0Y129         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.368    39.781    
                         clock uncertainty           -0.273    39.508    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.314    39.194    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         39.194    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                 36.741    

Slack (MET) :             36.741ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.535ns (20.152%)  route 2.120ns (79.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 39.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.930     2.453    led_reg
    SLICE_X0Y129         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.320    39.413    clk25
    SLICE_X0Y129         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.368    39.781    
                         clock uncertainty           -0.273    39.508    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.314    39.194    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         39.194    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                 36.741    

Slack (MET) :             36.741ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.535ns (20.152%)  route 2.120ns (79.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 39.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.930     2.453    led_reg
    SLICE_X0Y129         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.320    39.413    clk25
    SLICE_X0Y129         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.368    39.781    
                         clock uncertainty           -0.273    39.508    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.314    39.194    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         39.194    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                 36.741    

Slack (MET) :             36.741ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.535ns (20.152%)  route 2.120ns (79.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 39.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.930     2.453    led_reg
    SLICE_X0Y129         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.320    39.413    clk25
    SLICE_X0Y129         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.368    39.781    
                         clock uncertainty           -0.273    39.508    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.314    39.194    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         39.194    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                 36.741    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.535ns (20.922%)  route 2.022ns (79.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 39.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.832     2.355    led_reg
    SLICE_X0Y128         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.318    39.411    clk25
    SLICE_X0Y128         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.368    39.779    
                         clock uncertainty           -0.273    39.506    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.314    39.192    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.535ns (20.922%)  route 2.022ns (79.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 39.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.832     2.355    led_reg
    SLICE_X0Y128         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.318    39.411    clk25
    SLICE_X0Y128         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.368    39.779    
                         clock uncertainty           -0.273    39.506    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.314    39.192    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.535ns (20.922%)  route 2.022ns (79.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 39.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.832     2.355    led_reg
    SLICE_X0Y128         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.318    39.411    clk25
    SLICE_X0Y128         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.368    39.779    
                         clock uncertainty           -0.273    39.506    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.314    39.192    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.535ns (20.922%)  route 2.022ns (79.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 39.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.832     2.355    led_reg
    SLICE_X0Y128         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.318    39.411    clk25
    SLICE_X0Y128         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.368    39.779    
                         clock uncertainty           -0.273    39.506    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.314    39.192    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.943ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.535ns (21.826%)  route 1.916ns (78.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 39.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.726     2.249    led_reg
    SLICE_X0Y127         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.318    39.411    clk25
    SLICE_X0Y127         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.368    39.779    
                         clock uncertainty           -0.273    39.506    
    SLICE_X0Y127         FDRE (Setup_fdre_C_R)       -0.314    39.192    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 36.943    

Slack (MET) :             36.943ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.535ns (21.826%)  route 1.916ns (78.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 39.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 f  counter_reg[8]/Q
                         net (fo=2, routed)           0.599     0.738    counter[8]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.097     0.835 r  counter[24]_i_6/O
                         net (fo=2, routed)           0.592     1.426    counter[24]_i_6_n_0
    SLICE_X1Y125         LUT5 (Prop_lut5_I4_O)        0.097     1.523 r  counter[24]_i_1/O
                         net (fo=25, routed)          0.726     2.249    led_reg
    SLICE_X0Y127         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257    41.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365    36.808 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212    38.020    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.092 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.318    39.411    clk25
    SLICE_X0Y127         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.368    39.779    
                         clock uncertainty           -0.273    39.506    
    SLICE_X0Y127         FDRE (Setup_fdre_C_R)       -0.314    39.192    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 36.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.927%)  route 0.187ns (50.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.662    -0.501    clk25
    SLICE_X1Y124         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.174    counter[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  led_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.129    led_reg_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  led_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.934    -0.737    clk25
    SLICE_X1Y125         FDRE                                         r  led_reg_reg/C
                         clock pessimism              0.269    -0.467    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.091    -0.376    led_reg_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.371%)  route 0.176ns (48.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.662    -0.501    clk25
    SLICE_X1Y124         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.176    -0.184    counter[0]
    SLICE_X1Y124         LUT1 (Prop_lut1_I0_O)        0.045    -0.139 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    plusOp[0]
    SLICE_X1Y124         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.934    -0.737    clk25
    SLICE_X1Y124         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.235    -0.501    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091    -0.410    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.663    -0.500    clk25
    SLICE_X0Y126         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.234    counter[11]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.123 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.123    plusOp[11]
    SLICE_X0Y126         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.935    -0.736    clk25
    SLICE_X0Y126         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.105    -0.395    counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.662    -0.501    clk25
    SLICE_X0Y124         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.235    counter[3]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.124 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.124    plusOp[3]
    SLICE_X0Y124         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.934    -0.737    clk25
    SLICE_X0Y124         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.235    -0.501    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.105    -0.396    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.665    -0.498    clk25
    SLICE_X0Y127         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.232    counter[15]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    plusOp[15]
    SLICE_X0Y127         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.937    -0.734    clk25
    SLICE_X0Y127         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.235    -0.498    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.105    -0.393    counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.666    -0.497    clk25
    SLICE_X0Y129         FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.231    counter[23]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.120 r  counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.120    plusOp[23]
    SLICE_X0Y129         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.939    -0.732    clk25
    SLICE_X0Y129         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105    -0.392    counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.662    -0.501    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.126    -0.234    counter[7]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.123 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.123    plusOp[7]
    SLICE_X0Y125         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.934    -0.737    clk25
    SLICE_X0Y125         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.235    -0.501    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.105    -0.396    counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.665    -0.498    clk25
    SLICE_X0Y128         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.126    -0.231    counter[19]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.120 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    plusOp[19]
    SLICE_X0Y128         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.938    -0.733    clk25
    SLICE_X0Y128         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105    -0.393    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.663    -0.500    clk25
    SLICE_X0Y126         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.234    counter[11]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.090 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    plusOp[12]
    SLICE_X0Y126         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.935    -0.736    clk25
    SLICE_X0Y126         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.105    -0.395    counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.662    -0.501    clk25
    SLICE_X0Y124         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.235    counter[3]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.091 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.091    plusOp[4]
    SLICE_X0Y124         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.934    -0.737    clk25
    SLICE_X0Y124         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.235    -0.501    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.105    -0.396    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.407     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y126     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y126     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y126     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y127     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y127     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y127     counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y127     counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y127     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y127     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y126     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y127     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y127     counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         83.333      81.741     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.574ns  (logic 3.471ns (75.899%)  route 1.102ns (24.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.940ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.298    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.970 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.696    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.620 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          1.418    -0.202    clk25
    SLICE_X1Y125         FDRE                                         r  led_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.341     0.139 r  led_reg_reg/Q
                         net (fo=2, routed)           1.102     1.241    led_o_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.130     4.372 r  led_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.372    led_o
    A17                                                               r  led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.350ns (82.758%)  route 0.281ns (17.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.940ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  u_clk/inst/clkout1_buf/O
                         net (fo=26, routed)          0.662    -0.501    clk25
    SLICE_X1Y125         FDRE                                         r  led_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  led_reg_reg/Q
                         net (fo=2, routed)           0.281    -0.079    led_o_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     1.130 r  led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.130    led_o
    A17                                                               r  led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.626ns  (logic 0.076ns (2.895%)  route 2.550ns (97.106%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_pin (IN)
                         net (fo=0)                   0.000    41.667    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.324    42.991 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    43.965    u_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.269    38.696 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.274    39.970    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    40.046 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.275    41.322    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.463ns  (logic 0.072ns (2.923%)  route 2.391ns (97.077%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.257     1.257 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.174    u_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.365    -3.192 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.212    -1.979    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    -1.907 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.179    -0.728    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





