INTSTYLE=ise
INFILE=C:\Users\jan\Documents\VHDL-Projects\V6\RISC-VHDL\toplevel.ncd
OUTFILE=C:\Users\jan\Documents\VHDL-Projects\V6\RISC-VHDL\toplevel.bit
FAMILY=Spartan3A and Spartan3AN
PART=xc3s700a-4fg484
WORKINGDIR=C:\Users\jan\Documents\VHDL-Projects\V6\RISC-VHDL
LICENSE=WebPack
USER_INFO=211187216_0_0_416
