-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Fri Feb  1 16:12:56 2019
-- Host        : PC411-00 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/yurii/Desktop/SDR/FPGA
--               3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/RAM/RAM_sim_netlist.vhdl}
-- Design      : RAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end RAM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of RAM_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"03000300010101706C01011C040603010F07511C030201000233021F7E000100",
      INITP_01 => X"4ABFBE38A0F1E1731A69B57FA8EC73E604B30B4DA572404A2000200106845C03",
      INITP_02 => X"0430F0BB4DB24BB8ECE6736E6DCDBAFF7D96582B04211ADD385E22B10D107881",
      INITP_03 => X"9651176208182188576A0B49C0E925E827A5316A55A41CB83309C7358043031A",
      INITP_04 => X"7D310E7946F2DE6D028F5F4037DE99867C6532601A364F16063C2F5741E44FA7",
      INITP_05 => X"CD432AA6DD01B32B70FBB77F028036CC32482807D81676D9E6CD8D3D89700621",
      INITP_06 => X"78ADD6C403EEE42018C840811C75F83E729C8A09082DCDA9A5D74CA6F5012652",
      INITP_07 => X"7B34C351126DAC83F7AAED533E5890A1A17025C8692D2BCC21A73661BE8098EB",
      INITP_08 => X"C82059DFF3CC705ADEC318C9C08E49282E5EBAEC552D5D80A24CA28004AE2E59",
      INITP_09 => X"0000A0629F2A2C627CDC300532263E548CA06DB60C0C2834C805FA9D4C9CF7D1",
      INITP_0A => X"6138105814248103030C97009251F2C002290957C132CBC0AEE661588366A690",
      INITP_0B => X"F2021F22D20559F1D1B5CD769272B3DC3D64BC26DB6113FF84D635C082022061",
      INITP_0C => X"009142B112C4F16A352DD8935B2D159ACF28852C4500200C09C008060644B9B1",
      INITP_0D => X"0000000000000000000000000000000058030C0C2000000C40A010A8520A8E33",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000BFF06838173080000005283050908000000000000008900000000000000DD",
      INIT_01 => X"00000000000053730000510A1010060900000000000053730000000606067305",
      INIT_02 => X"0000000000A70B06000000000000042B00000000000000880000000000000000",
      INIT_03 => X"000000000606700500000000530670050004062B0509065100000051050A2AFF",
      INIT_04 => X"000000522A050908000000000004060600000000000051810000000000000005",
      INIT_05 => X"0051067406050A81000000000000008800000000000000880000000B0806DE08",
      INIT_06 => X"00000000000000520000000000000C0B00000000000000040051057271FF0A81",
      INIT_07 => X"00000000000051FF000000000000000000000000000052720000000000000000",
      INIT_08 => X"75845184082D7508045153720505720451721005838153101010101010100480",
      INIT_09 => X"9480808C80EC840C0B80EC0B808C808880840B83828080800C2D08080C0C809D",
      INIT_0A => X"3D803DE63DF5510B3D06800B8E800B048380EE08EB0C122E52C0A7903D8C8888",
      INIT_0B => X"539A8387A42E7986399F8324798540A0D4ECD039E239E1398C8382843880AC83",
      INIT_0C => X"7AF8E48B2E808197E46080387A7B08EA088C3D8E88270BACF470F56253988005",
      INIT_0D => X"7BEF5C7B5B7B88EF5C7B5B7B90EF5C7B5B7B885F843F933D261C33051D3D549C",
      INIT_0E => X"955E3FC175E175261708A0A0515238773F8C8C8C387538830868043FEF5C7B5B",
      INIT_0F => X"FFB5753F5253703980568C3D33B3803F768357970808337776F2515D337170F2",
      INIT_10 => X"A4A478817579778305555C77D27105298E70803922A2195FAE04580529C27533",
      INIT_11 => X"C6E13F848A513F97FA845188A0AB90CC522E8EA870FE9451388834573D580BDC",
      INIT_12 => X"51523F87F395833F86F395833F8098955185F69552863FBD913FC9913FE9AC80",
      INIT_13 => X"CAFC3F968D513985818F169080808008E1380982228080803F053FE89151A783",
      INIT_14 => X"8074142513858881733F808074142513858481733F808051F052869F3FEFA93F",
      INIT_15 => X"0D0D808489513F9ECD55D78138723F9C882EC7849F8074142513849081733F80",
      INIT_16 => X"53707AFA84E07081E0708151A081E09081E08090E02E06808A52AF8104518108",
      INIT_17 => X"8DB8D08680FF3FB88680FF3FD05354EC385580040C8180745380FF333870709E",
      INIT_18 => X"7481BC80C884808080FF3FC48480FF3FD05354ECE22E068051522E0680518C80",
      INIT_19 => X"53EC0D0D80EC387481DC80757704C4F0808004C0848080040C08387481E7EC38",
      INIT_1A => X"80063379FB83510D0D8081533DAF3D98D007EC750D0D0C0C70CC0673043F5152",
      INIT_1B => X"53FE8372E475820D0D1233518083803D3D0B808A5376FE83803D3D0B3F52FF81",
      INIT_1C => X"0D0D80122EFF119074040C387284907373872E33808174760438823F52EB5113",
      INIT_1D => X"3870510687A8700681A8A8818172518170812E8133880D0D88808488A881EBA8",
      INIT_1E => X"70818181808181F1512A90539778FD850C0B88CC347008385170080C708351B1",
      INIT_1F => X"040C8081393953818051702A90F1512A9090512ED0A838808051328170815181",
      INIT_20 => X"7174F653588C70820438700C7051F6800C0B8081823D3D53F18D31AC08387275",
      INIT_21 => X"828006A0CC81040C5281220D04528872802B0CF884267304388710130C740838",
      INIT_22 => X"0C077002040C802E517081040C723FF08B527039800C71B82E54080D0C710DCC",
      INIT_23 => X"8A38765D2A7005613D3D808070818283FB8573815214F786530D0DCC848006A0",
      INIT_24 => X"752E5919802E06388006335C52703D3DF68B808C3380D052FF3F7680797776AD",
      INIT_25 => X"5919928155528453A45919DA515612773880802E38802E39C680812E8A75E3A0",
      INIT_26 => X"820A86555507720579043851708CB880E0040C39192D58768E5659199E5153A4",
      INIT_27 => X"51520D0D805272832E2AEE152272745578FC8651813873D80C71517952718006",
      INIT_28 => X"08550B080C802E3F53830D0D803889888E54520B053D3D25528851ECFF85EC76",
      INIT_29 => X"E48A6605028D8005808C05028B81059051913D3F5292543D3D84753889888F52",
      INIT_2A => X"439B58802305053F055253AF3D9B3D5BE8915181693D23843D238496220502B7",
      INIT_2B => X"80BFFF571784C45253E6E32E06945438730C84553131708440835F5E5C08086E",
      INIT_2C => X"E3798187535323055A3F525247E005843D076980803D23055A7F0B400D0DE882",
      INIT_2D => X"842381043F7D055456A6807623848D2258F7983886345B1D537B575902D5F6C2",
      INIT_2E => X"900BEE94388634941C53055557595A64519486519453EB519453EB0534843D23",
      INIT_2F => X"AB043FEF5B7AE37A86E49C808008E6AB3D53AA3D8082AA3D8088B68105348605",
      INIT_30 => X"877951983DA91D5BA22E22F509798406802291095A9DF4808D5C29ADCC097E11",
      INIT_31 => X"AB70A83D5386028502341C8202237B51EC5A915EE9A45253805BA8409E06811C",
      INIT_32 => X"512AD1095B8C1D842E39E7261C331D5C54AA57590251539F51AA795198053F52",
      INIT_33 => X"797A5D847A38817F2E5D221B8452817B5C08A5708090383F1DE35E84FF1B842E",
      INIT_34 => X"807C81797C5E553F7D8851B453231BA5793DA57D5F9B3D388008F422E4BDF080",
      INIT_35 => X"3F7D889C79221C80803F22812E5E891D812E339581387D3308AD5A617B81845A",
      INIT_36 => X"02D102961D39E68008388834021B3888345B1D3D7EE1523F7A3D4E9E5A3F7F88",
      INIT_37 => X"852E5371BC702755803DB880800DC5525456D20208F02A08F03D53D602231AD2",
      INIT_38 => X"51FD87518052541094ED530C808273ED11ED0C1426083808FF713D3D70E7538B",
      INIT_39 => X"A090908054728B8376227FF9855480162B149071333D3D73ED52805308800880",
      INIT_3A => X"5414ED225214808273A080800204398151333875DDA0908A153874313DFFC076",
      INIT_3B => X"FF81821A8182815D2E58537130728A81C508E10538FF5B828106815C803D3D27",
      INIT_3C => X"0580700204387C1A81821A80519CEF58775777831919AB56BF568219918019B1",
      INIT_3D => X"540699517481812E5417050295C0703D3DFF80513F52513F523D3DE980545771",
      INIT_3E => X"0AC6E47451385170083F8081B28E04810D8038098051E45595823DF998542715",
      INIT_3F => X"E0043FB48851E03FF8E5E03FD4E080FF80DC8080E3808080513FAC89B2E52E3F",
      INIT_40 => X"8098CAE88053703F73558008893D3D512E083FA43D3D512E083F907351DBE83D",
      INIT_41 => X"817582F698F6815139D911067253550C70E9068A8C3F853F8483558980387288",
      INIT_42 => X"8D73518853F40887C4523F9583510C0BF63F08D6043F97DE3FE838E8380939FE",
      INIT_43 => X"0529B275FF3FCC9438825808080D040C8651803D0D0C0BC00DDE520887BAE953",
      INIT_44 => X"0808175CBC38758183F7803F980808E880FF3FF8803F088E0C0BE20C0B08D504",
      INIT_45 => X"563384FE783FFF510D0D3F82EC587757D2580BEC805C3F8039805152533DA43F",
      INIT_46 => X"5206F07270708B57FFFFFF1115068156712C2A388181832E8854050D0DD05254",
      INIT_47 => X"FF51537270819F380957511170758057558030A3803D3DFE52FE52FE52FE52FE",
      INIT_48 => X"853F8A81D7FF0553A133708A17B754745A7A043FB23FA13F9E3FC254742B51FF",
      INIT_49 => X"3D748354FF3F7576772E5681F770023D34057C043FD0813D3456745502040C81",
      INIT_4A => X"2B3D3D08385170080C0B9881BE0D0C0BACA6810C0B3D75832E5688A08053883D",
      INIT_4B => X"808F70FE881452707738732AFB3871725238578378393D700681C0C00C73C070",
      INIT_4C => X"E0803851700853C080FF053D3D700688E080823F0D0DCBCF883D3DCE1106C651",
      INIT_4D => X"3DFE81880D0D8008FE815488043F808080E00D0D8080F1512A909651E082E081",
      INIT_4E => X"5280817354B48157FF8080FF875153067580FF9B7556FB8280FF3F808281803D",
      INIT_4F => X"E088E0150C08FEE0150C08FE3DEFE08A820C0BE0C0C09080E09FFE3F73CB3F52",
      INIT_50 => X"388038743174EB52542755802E063880380880561279048055E03880163F9080",
      INIT_51 => X"08143871068054FD86518884768052FF30DB0C160C8074FD7380560D0D803FDC",
      INIT_52 => X"3F9C737311F6F69980897206807080A680040C803F810AA00D0D803F0C051481",
      INIT_53 => X"3F9080E0882780D7E08A820C0BE07C829080E03F7D04083F0C80F23380B03D73",
      INIT_54 => X"0D8C043D803F088C8C800C8C51808C82A9721205337173532790755B82E08808",
      INIT_55 => X"8808F080080538088C08F4050B088C080C8C88AB050C8C3D020C8570B9055208",
      INIT_56 => X"258C050B88088C8008FC800C8C0D0C050C8CF88C0554088051080553FC050C8C",
      INIT_57 => X"8C088CA3053805088C080C8C3D020C877008F8088C80080570AD88088C053008",
      INIT_58 => X"390570082E90AF8C8108FC8108F8088C0888088C0826088CC9088C0510088C08",
      INIT_59 => X"55E951FC848173540D80E22E5515380953332E122E067472560D0C8505510805",
      INIT_5A => X"0C70050C70050C70050C7005513D74817134700538713870078C557B0D0D8039",
      INIT_5B => X"7284388F0770880D8006FFFF81387138707472559F713DFFED52537184953871",
      INIT_5C => X"5581FC708181380951332E138051748052700D9038710C709038710C70537105",
      INIT_5D => X"80040C3955D0082757845180F8FF0938723955880827570D80510606513306FF",
      INIT_5E => X"FFFF003F048381707070FF080B0DFFF63F51EBA9AAF6A380FFECE88FF43872B8",
      INIT_5F => X"78726E74616F6F697200202020206D796961637478726E74616F6F69724000FF",
      INIT_60 => X"3D656C62557079216F446F64576C0025647365686E6800646F7564746C6F7074",
      INIT_61 => X"7D7D7D7D7200206B2076722000720025656E69696D656D0025656E69696D4100",
      INIT_62 => X"00642500D9642C000102008541342D26211C7F017D7D7D7D7D537D7DCDE47D7D",
      INIT_63 => X"5F6E0020206B206169746C206D5F00756F616C206D6C61746400FF0046423733",
      INIT_64 => X"6763002E7766616E6F6520732052677200000A64736E74736F2000642073693A",
      INIT_65 => X"6466614120746F6476006F6F6E6D416E206D476E637269006569506F75706C72",
      INIT_66 => X"524F0065696974676164690067612E6F72726E63726900616969696F67686E61",
      INIT_67 => X"00656D207462206F206C2075656D20746F6476006568766468692167206D7272",
      INIT_68 => X"6F6F6F7465004749005300494D005200540045006E5F6C000A6F656500205F6C",
      INIT_69 => X"65616165703A64206365706972030103000025742C306F3A5F4F5F0047494F00",
      INIT_6A => X"000A627635AAAAA089AAAAAAAAAAAAAAAAAAAAAA23455AAAAA04000A74742C68",
      INIT_6B => X"00FF00FFA8004C443C34000F310000FC00000000786D00256500256546423733",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000003015024010136120601000000341B05030100032F0314FE1A0101",
      INITP_01 => X"1CC16305228E8A100C30C424841DAB4CD38E4BB14C10240024A28044048EC803",
      INITP_02 => X"1209044F44B245424D0566CCD99B33575FEDE8AF5ADF6B6C607460A01E0D1D34",
      INITP_03 => X"07400411021010808021590DA411262F21E26084274004A17300427380208008",
      INITP_04 => X"5626062C9510B054782CA0A8A0818124125E6E2844045C9680360001B4052800",
      INITP_05 => X"360AD5CD0E90B653488D16165358073C091350041D2E46E009932A6001E218E1",
      INITP_06 => X"12055BEE0066DB604444071BBA634F54AFB36CD0AC151D79D867810BFE366C8C",
      INITP_07 => X"2D53A12116682F022494B628C5A024D3D28AF2815403626E1E457002244909CD",
      INITP_08 => X"F94863BE2D920D32F13001730600A72CB1F588126A06E2AFC0F140A04730619C",
      INITP_09 => X"90921E5415074802A704444A53A025BF47D780128410204807694C2264038AB4",
      INITP_0A => X"044000000210014000010001042002425E85A39102CA282260021004AD49707A",
      INITP_0B => X"11220113532EF434315DC489B2A47DE8A12FD48F0003AFC54C82858000000080",
      INITP_0C => X"06922610CC12C02908E3A10B1878818B1C1878604D20000000D309852F3A6010",
      INITP_0D => X"0000000000000000000000000000000050280A406000000D1015521936802C02",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8285FF840204FF830000008395C18383000000000000008500000000000000C0",
      INIT_01 => X"000000000000031300822882050540B8000000000000031200008240B904B9C0",
      INIT_02 => X"0000000000C4824F000000000000A83900000000000000850000000000000000",
      INIT_03 => X"00000082C08484C000000000838484C000A87E85C18382A9000000A97F048315",
      INIT_04 => X"0000008308C183030000000000A884B9000000000000A90400000000000000C0",
      INIT_05 => X"00A882B9387F83B8000000000000008500000000000000850000028502C1C003",
      INIT_06 => X"0000000000000082000000000000DA85000000000000008200A8FF842A8383B8",
      INIT_07 => X"000000000082A982000000000000000000000000000002020000000000000000",
      INIT_08 => X"0404060640673A42A89C0529037F401E068388C0393908080808080808089F1F",
      INIT_09 => X"4006854002C04044407CC0527C7648765076059C041C0402426344404044286A",
      INIT_0A => X"4EBDD002C185400541C00585177686821A853838C0E042400475B8767F766F76",
      INIT_0B => X"44A0A02041439CC05A173C429CC02D054140F243C047C07817BC1CC045C1973C",
      INIT_0C => X"ADD01E83BD2D04D61E221F44AD320446C0224C249C84C7209E1E66A9C49FA8C4",
      INIT_0D => X"2E138E998E2E05138E998E2E05138E990E2E05AD01FCD04F3E40BCBE3DC1022A",
      INIT_0E => X"9C045B40ABC09CC9CF0C2D1FEED247AB436FA9174A2BCEAC098686C7138E998E",
      INIT_0F => X"40022E6A190D994A9FA9A94A8C402FCCAB97AB050C0C0CAC9CC0AC030E4118C0",
      INIT_10 => X"2E9C449AAB1E2C05EE84669C40044A422B0214CD0C86C8112F84045CC240AB0C",
      INIT_11 => X"C94067701F64F3C1829FB9289CCEA8C45040C970BA829F40762CBBABCBAD401E",
      INIT_12 => X"41E4EFC0C5A8A9F9C0C528A943C0C79F04C0C328B92AC3C428C9C428CAC30605",
      INIT_13 => X"C31C74D31F3AC4A8C32ACA281C9FA840C05617B9023B172B79FECCD69FC0289F",
      INIT_14 => X"9C554040FF281C04A9DA299C554040FF281C04A9F0291F56C2CF289F4DC31F5C",
      INIT_15 => X"1E1E85F01F4063A9928A122AF5A964A983B9C0282A9C554040FF281C04A9C429",
      INIT_16 => X"40C0BC822940042940041FC0F038C0F038C0F0384040FF9FD8C2A88686069546",
      INIT_17 => X"6176719CBA40C6769CBA40F0405C43C0F0198686409CB8BA899CC03841290B13",
      INIT_18 => X"2A04D8297606049CBA404E769CBA4078406242404040FF9F604240FF1F68292A",
      INIT_19 => X"4AC01E9E3A40432A04D7292A8606767E051F06767F051F866470442A04FE404A",
      INIT_1A => X"39FF3ABB821F409E1EB928387F40C1F07603C0B91E1E46660376BA8686415C68",
      INIT_1B => X"C082A8117102149E1EE282B9829FA97F42C0289F29BA829FA97F43C0C8BB401C",
      INIT_1C => X"9E1EB9484029C4C186860A7C29AAC11FA983400A9C042A8686F2A9E799C039E2",
      INIT_1D => X"5DA899403840A8403840C006839CA838041CC0AA82019E9ED4C0D438403840C0",
      INIT_1E => X"0406B81CB80608B88343D4AA02BB82064860A829AB3A46782895484828977417",
      INIT_1F => X"86400605C5DB891CB8288343D4B88340D4D448C040C0623817A84038049CA838",
      INIT_20 => X"29AAC0408340048686F8A8AA394340C14277C106857FC28993C339DC56CD2986",
      INIT_21 => X"9CB842DCF08686640604029E86A84038C1B9B87B38C38686EEA9BBC04696B947",
      INIT_22 => X"66C4918686C0404003048686C01F69711728954DC0383A404083501E601F1EF0",
      INIT_23 => X"17C7ABAF4F99483F7BC328ABAAAAABBB821CC29FA9B92817409E9EF09CB848DC",
      INIT_24 => X"9C78AB4083D2FFE8BAFF3C5B021E7BC1A88182160204D8BB285CA92A1CBB16A9",
      INIT_25 => X"29C229AA4084BB402A29C2C03A2CC11C5DBA9C79453A7AC540BA1CC0929CC012",
      INIT_26 => X"39C0172A83BD9944868677289938C002C086C051C0BC822917192CC21F3A402A",
      INIT_27 => X"6CBA9E1EB802833840C8A8C0B89CB92ABB8206049F44A8F06A9FA898031CB840",
      INIT_28 => X"B97274C0023B406383381E9EB8F72989171172C04B7E4140890644C0822A409F",
      INIT_29 => X"9E292ED7C0859142C005D3C00591429F02A9C96D02A9387844BB9FF52A8A17AA",
      INIT_2A => X"0805041F024279D5FC6CC3A84D29CBC0821F0214A9C80201C80201911ED704FE",
      INIT_2B => X"1C3C12AC84B8CF0484F740C0411C834D2ABB932D383E84AB038484B7C29E9EA1",
      INIT_2C => X"402D0446B8B802420470B8C534766901CB409102C0CA0242029140201E1EFBBC",
      INIT_2D => X"011E86864FA9FCC4BB02912B02019102BF829F772EBDAD3D402A35369CF628FB",
      INIT_2E => X"91C0829F77ADBD71BD43F24E4040221F02299F0229C29F0229C391428201C702",
      INIT_2F => X"868664938D99402D481E2B2C2E04F4A84AC3A84A29F5A84A29F5029A429E9142",
      INIT_30 => X"289F3C29D428CF1E83C10E43172D9CC0C80E439791C328A993AD420E41172E47",
      INIT_31 => X"A9C2A855C3C041C0199EC2C0111E9F3CC01E4304D3FF70C21F291F299CC03CC3",
      INIT_32 => X"83C44217AD38488340777B3E40BCB0BE022A3F3F9F3F439F02A99F3D29C94302",
      INIT_33 => X"9C3E2E0F84EF049CC0A00EC4A80E429C40C0AE2A2A3F41FB41C03FBF7F4383C2",
      INIT_34 => X"9C449AAD8E1E3ED5A99F3CFF441EC1A829CEA8291EA54DD304C0AE0E0EC128A9",
      INIT_35 => X"47292F9E913E461720673E83C8AE0F5683C18D411745A1380DC1849CC41A818D",
      INIT_36 => X"3FC03FBFF26FF1960277AD8E99BF772EBDAD3D422BD1BDF5A9D5BC910441A9A0",
      INIT_37 => X"833A0928763B3A04057E7606051EFABFBEBDC03CC028C0C02D4ABFC0119EC2C0",
      INIT_38 => X"BA829F0214BA02042840430904382A4040C0DA40C3DADDC0AABC7D43A8938928",
      INIT_39 => X"773839932B388339AB4EBE82292983C144C1B819B87E42AAD0021443409CC01F",
      INIT_3A => X"0AC0A84EE9460605407711918686761F3AB8C82BCF7739291456AA3946C1C0AA",
      INIT_3B => X"40060544849AB84040A883123818380440C0A8446BC0043A3A40162D057A43BA",
      INIT_3C => X"44CF9986865441480605449F0277138C990DAC05C4441711138688463E1744FF",
      INIT_3D => X"40C0C0191C0439FFA8BACEC028C01E75C1A81F41E0C442E6C07FC428C1C8AB99",
      INIT_3E => X"40EE409C60C428955A582A04C58606859EBA41979F39C0C0A82AC38206403AC0",
      INIT_3F => X"7B86E5739FC028EF73FF28F773C95FC0C1289C04FFDF289F0572C1A8EE40405F",
      INIT_40 => X"2B3AED40172815E51F2985C0A87DC140C07071747FC239407055749FB92AC07E",
      INIT_41 => X"041C3AC017C01FC2C529ECC61FAA767699C0410415CF29D3AA17F49CB9459CB9",
      INIT_42 => X"179FC2283803C028EF6551291F4B747FC0F9C0868667A9FE477B477B4B17CF9C",
      INIT_43 => X"4CC2402B1C6D74C148BB049E9E1E86401F68A9439E4847C19EC303C028F04004",
      INIT_44 => X"0B0BCA612E432B04C6C0AE5F7B0B0B402F417B402F7BC01C6840C0D040C0AE84",
      INIT_45 => X"A88201DF86DF1F7A1E1EF2C0138C9982C0AD40FE2AD0FDAE461F84840268AED2",
      INIT_46 => X"4047C0A9838AA9A8404096957FC0B9A9BC40CF65BA2B833A2A99421E1EF0C0CC",
      INIT_47 => X"9CA8838388B8B84E972A98380B509758A992B802AA7DC428C028BBA8B9A8BAA8",
      INIT_48 => X"17C22A04EAC0FE4102AC3B39C0122BACBF8686DC42E041E441E8410303422B40",
      INIT_49 => X"44AA172B40DDA99C40C038046A99A9C49E558686C440A9441E6E2B998686C09C",
      INIT_4A => X"444041547828955250C1E038151E58D8E006854A4C44AB836FAB05FFA902AA7D",
      INIT_4B => X"7538BA829C40068915CAAA41C443291C83C8AA39867F41A8403840C04E28C003",
      INIT_4C => X"C17078281548A9C04640497F41A84038C1829FF31E9EA829B87FC229C047E7AA",
      INIT_4D => X"C328292A1E1E83C0A829C88686C3292A44C11E1EB870B88344701739C138413A",
      INIT_4E => X"FF41139F8B40B92B848486821F4003852AC49F139FBB821CB840F58206991F40",
      INIT_4F => X"C12A414642B82A414246B8AB647EC106054C40C1407F704441FE9F7D29C04FB8",
      INIT_50 => X"F04147AB3B8BFEB93B3ABA41C0FF61BA65C09F2BB986860640C1DE3A48587045",
      INIT_51 => X"0AC44F29FF1FBA829F383803399F280304C03AC20B1C04409CB93D1E9EBBC62A",
      INIT_52 => X"E3759C417540C0282917A9FF83159F048686407F51A9FC2A1E9EB94A0B04C41C",
      INIT_53 => X"5E7045C19CBB2A7CC106054C40C106857044C1C48606C0CCC0850202047F429F",
      INIT_54 => X"9E010642386F02290486461FB98206057F1C4040B89C3838392BBB042DC17046",
      INIT_55 => X"844604864646D5028646047A400286C6021804124402057C04C62A04C14484C6",
      INIT_56 => X"40047E4004029C8446048646029E407C021804177E86469F8446464004780285",
      INIT_57 => X"9C0205177ED6440286C602857E04C62A844604021C84467C04280402A9468446",
      INIT_58 => X"C67A844640047F048446048446040284460402844684460440029C7E84460402",
      INIT_59 => X"39932A0A9C04043A1E0583FF2AC05E97A93AFF7F40C11C41BC1EC6067A86467C",
      INIT_5A => X"A93842A93842A93842A938423A431C0429ABBA404C2953283A13AA3C1E1E98D7",
      INIT_5B => X"86B8D22815833A1E3AC0389AB8492951281CC1AB023CFE2A9309020438136429",
      INIT_5C => X"8A89402838175497AB387F7F17833817AA3E1EFF7929A938136E29A938023942",
      INIT_5D => X"8686C06F3B173AB90B1CA84038FE3858A9CB3B1738B9BA1E3898FFFFAB38C039",
      INIT_5E => X"7FFF00CD829C0429099C38B8FA9E8028D040C0FF7F40FB9FA875D4D57B4F2A75",
      INIT_5F => X"223230B238393110B905BABA16B93ABAB1B810B1223230B238393110B900FF80",
      INIT_60 => X"90B2BA1010BA26322129393690320090B210333134BA00123331123310B610B1",
      INIT_61 => X"0404040403001DB13CB710BA00320010B190B6BAB7B9B90010B190B6BAB72300",
      INIT_62 => X"B2121700000105FF050580610404040404040304040404040404040403030404",
      INIT_63 => X"323000B933B732313410B41DB6BA00311710103AB7303135B780FF0022A09B99",
      INIT_64 => X"B73200323690393426B2321015A9B7308000B2123432B7B4312800123210B238",
      INIT_65 => X"B790B623B7B139349000373A343210BAB23428B73A38B617B3902334B2103037",
      INIT_66 => X"102900B3903A29B73732B717B7373233B034B73A38B697BB33163A3ABA3A3423",
      INIT_67 => X"00B9B9B7B690B43933B61737B9B9B7B139349080381032B63934B637B790333A",
      INIT_68 => X"3931363234A2AF2610A70029A600AF00AF00A700BB352F00B23A3932001D352F",
      INIT_69 => X"363738BABCB9B7BA30BA3A10B981008000003CB7BC90B92BA3AA2CA2AF262710",
      INIT_6A => X"003A30111111111111111111111111111111111111111111111100B2B73AB2BA",
      INIT_6B => X"00FF00FF1A081A1A1A1A80008082801A0000000032B60090BD0090B822A09B99",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"020004000200017AE20000102004060000006030080002000000001008300002",
      INITP_01 => X"9E8046C42DF4186D6CB2F59BC72A035D8A0AC028B1C1821A484A942B70009802",
      INITP_02 => X"18C2E7C0F49B6914EC240E51C2394549FF00B02900414B6FC38A4E2B4BF870E6",
      INITP_03 => X"87008B321036100000031F48D0E80984F19B56DFB9DF2808B593DF1ACD8C0563",
      INITP_04 => X"7B24CA44908608CB11825EC44787E71881C1C4E83014001690562B7080330C87",
      INITP_05 => X"5EE54ED8E061952F218CF2DE704220CCFFD8818E9009AE6758B09BB890B00C18",
      INITP_06 => X"15DCE83BFC127CA13A280934DC6049168C5918F002F1FBB1EFB0985D220F0421",
      INITP_07 => X"44CAF6B8A4358432FA6734EB8DC1B240760A8D3D68AA5BAB06BC0DD7D4514860",
      INITP_08 => X"0A0B2FAAF18E519A4287A068230194053127A9AC7B953BD56C80B013D02D1A1B",
      INITP_09 => X"109804EE5419CFBBAC19B002C1B0EEC4FC50E451C06508E711F6468239338233",
      INITP_0A => X"8A1E4FCFF28D4834D4F24BD6F15CBC088601194C3021C2C107F2E6F8D76ED13C",
      INITP_0B => X"4F69E4F3BED2CC7085B6972B9994865883D65452DB6BAC7D2998876DDADC823C",
      INITP_0C => X"FF6D35077B3BBCC7D4D71FE006C20B5095F6F562F720000002D2C762785A41D2",
      INITP_0D => X"00000000000000000000000000000000500C141240000001B470049DCE52AA65",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E9C2E0CA60C1FF7F000000FFCA41A07F00000000000081C200000000000001C2",
      INIT_01 => X"000000000041CB9C00D4418C9C1C415C000000000041CB9C0000D4C2C2418182",
      INIT_02 => X"0000000041C2609C000000000000948200000000000001C20000000000000000",
      INIT_03 => X"000000D48241818200000041A04181820014DCCA41E0835C00000081415DE79C",
      INIT_04 => X"0000007F0441A07F0000000000D4DC82000000000000419C0000000000008142",
      INIT_05 => X"00D47FC21541428200000000000001C200000000000041C200002A82041CC27F",
      INIT_06 => X"00000000000000600000000000413A42000000000000007F4181019C5C604282",
      INIT_07 => X"0000000000835C5C000000000000000000000000000004A10000000000000000",
      INIT_08 => X"222020A21435020254BB84445C419C41010AC182C1410404040404040404B0B0",
      INIT_09 => X"2A21C22A0302203B2003C22001E020E020E020AFEEA9ED030337024103155460",
      INIT_0A => X"0E164341CFC23B414E82E00220E00F43242094020B3A0E9C1C20D46001E020E0",
      INIT_0B => X"506060600EE0A2602021CEE0A9604860031EA0034203422021CEA360491E2196",
      INIT_0C => X"FF542760DEC1E054A7023B8B9681E016CFDAC8C23ECF8F54E7E5604F50A0984F",
      INIT_0D => X"209F20DE5FD7201F20DE58D7201F20DE5857E05802E2944E22CDD68F97027821",
      INIT_0E => X"A0022201010AA59D7F22E37D37D4C93865A01D600B020956A18F0F269F20DE98",
      INIT_0F => X"4DA132A306234657718C811563D70265205D8CA0E3246501A19DD46165CA9C4C",
      INIT_10 => X"68BB16DD556556200F06A02B15063B5D1025A1C8641D4E5D829D06381D49C165",
      INIT_11 => X"141464A06B38E943432BCF9CE30FE0148EDC94E0434325E009464C41C6CF5565",
      INIT_12 => X"E03065A00F21BC65A00F21BC65A08FE3A0E00F02CF02E18F02E10F02E1CF2CE1",
      INIT_13 => X"43E7E3CF2314CFDC8F144F74263A011414417B55234E2002630FEBD4BECF2474",
      INIT_14 => X"75208EDCCFA2A2CBAA612275208EDCCFA1A2CBAA6121F6E0140FA03AE34FA2E4",
      INIT_15 => X"202120E028D461279D20DD4509C4612760DCCFA06075208EDCCFA4A2CBAA6124",
      INIT_16 => X"95D543430381280381246A14E00214E00214E0020EDC20F6540FA08F8FA022A0",
      INIT_17 => X"60A0E0A395027FA0A595026C943B0D42202D0F0F5CA0D4CE60A09C150BD41C9D",
      INIT_18 => X"C1E014E22031B7A295027FA0A595026C143B03024E5D20B43B4E5D2069A030E1",
      INIT_19 => X"0D423F2103420BC1E014E3A1CFE0E001327EE0E0012EA38F3B380BC1E014140B",
      INIT_1A => X"15209543436D943F21CFE05DC141142020029CC22060783B01605C0F0F303B38",
      INIT_1B => X"4343145C2020E83F203AA34343775C4103CF9CEFDC4343735C41034E60945DA4",
      INIT_1C => X"3F21144EDC14010A8F8F230B02010A772360DCF1A58B150F0FC94494048FD43A",
      INIT_1D => X"0B54209C024E549C02030223203C948A24615C54659E3F20E014A003C1080302",
      INIT_1E => X"242414A114231C54201C204CA24343206A6060C4415C6A5C41206A6A28602060",
      INIT_1F => X"4F5C2430543F3FA3544C201C2054201C2020CE5C03CCA0CE20549CCA243C944A",
      INIT_20 => X"811542541C6022CFCF09C401741403C2A00382227F418E20DC541CA06E09204F",
      INIT_21 => X"BC541C20E00FCF78311CA43FCF14A00202605D60CE9CCFCFC9D505CEA09C940B",
      INIT_22 => X"780A81CF8F028E5C30280F0F9CE77E2060416014D40A02CE9C206E3F783720E0",
      INIT_23 => X"6009D6561CC1C05F414FBDD44C4C4C4343F9D4300C4F2EA0553F20E0BC541CA0",
      INIT_24 => X"3E600CCE609DA0A0D52096292163414F4C43435EE0E0944F026CDD5EA5155E1E",
      INIT_25 => X"425DE22D555C0ED5A0425D4B14D4063B0B4E3660490E60200B4E671D38AE1D3C",
      INIT_26 => X"D41C2055A00AC1C00F8F5C41A002430382CF027F0ED42020609D425D7414D5A0",
      INIT_27 => X"3B943F210E0AFF4E5C5C54C105E3149543432020E50B1C2078EA4A1D82A1549C",
      INIT_28 => X"553B3B4E214E0215FF1E3E21148994209D9C3B944041CE9CBF1C1443430302A2",
      INIT_29 => X"A4A0DA014824810048E00148A08100327701D42C75CF614103C8314915206005",
      INIT_2A => X"71A020F83880A06B8F3B0F8154E10243433CA13001146FE0026E480FE601E054",
      INIT_2B => X"A10EE0C655DD9405DD140E1C82E3E00B421CDD55209E1D0F7FCF4F1796682801",
      INIT_2C => X"8EC1E0170F4F3440023ECF1411E060E09E3081A1E0023240E50F62DB3AE69416",
      INIT_2D => X"20E38FCF7FE4CF9548A1CF0668488FAB43436209474C0717246516D6EA8FDE14",
      INIT_2E => X"8F4343F3C946CCA016240F15169702397DE0F57C024FF97B02CF81406D21826C",
      INIT_2F => X"0F0F3E9E200616E05565E060C0E04F81140F8114E10F0114E148A14100E38100",
      INIT_30 => X"9E6454A10F9E1425609E21412108E0829E2041605E4FFE1E6681422441219042",
      INIT_31 => X"1E0F015448014D0147E8480187A83114942A02E0548F3B10235C255CAE82964F",
      INIT_32 => X"231E412190080E60A4E1CE21CDD6C79477679696F79450FA7DDFFD54E1A0AA7A",
      INIT_33 => X"A390482906A04B6E1F04E04F07220B61CE0FD6381857026914940E97A00E609E",
      INIT_34 => X"BB17DED61EA1D569DE6C548F12A60F9F220F9EA266DF88A0A04FD7606B4F26DF",
      INIT_35 => X"69DE57260F168E20027C0E601E8C308E609E60CE62CB1607634B01BBD6474CDF",
      INIT_36 => X"4D014D5707E0549E21C946019E1609474C07975FDF541468011448870769DFCF",
      INIT_37 => X"605C2315200EDC6D6001E06D20EA5494154801568F9FDE8F1414480186A54801",
      INIT_38 => X"43436570E19402600554556FDD0503C1028E3B4E1C3B094FD55D41033FDC601C",
      INIT_39 => X"6045CEE05448FF0E963B43439514DC81DCC10A445D4103E09470E15504261CB6",
      INIT_3A => X"A40F013B2EE005E015E0A7810F4F9577D54509E05460542224C9D59CC15C0854",
      INIT_3B => X"960620600657DECE1D5609A04C9CC120CBCFDE06A05E068E559C1FA860414E20",
      INIT_3C => X"800AC18F8FFF97200620E03A9F201E20DD9E56201520601EDD0620208E202089",
      INIT_3D => X"4E821C9CA58B4EE00CD501CF9A156241CFA0EE54D4CF54146041CFA05495D4C1",
      INIT_3E => X"E5144E60391C41236E62C1E00F0F25202255411DBA1494CF9E154343E04E6FCE",
      INIT_3F => X"608F7660ECCFAB76E0CFAB76E094D4144FAAAEE0940E77FF2078CFE0148E027F",
      INIT_40 => X"95E014CEA041E062AF363F0F64414B4E9C3D7660418B4EDC3D79A0264F145D01",
      INIT_41 => X"4BA9031D029D773A4F143A8A73D43A3D04811CA0A26202623FA461A39509A615",
      INIT_42 => X"02F34F21C1200FE1143062E42BD43D030261CF4FCF62FF143F200B2041604FA8",
      INIT_43 => X"3A1D89C56F78A0D4C955043535ECCF487DA001953EB0031CE114200FE014D420",
      INIT_44 => X"A3E4CE60310BC1E014CE3163A0E36497C1027F9702A38F6279034278174F309D",
      INIT_45 => X"4169010A8F616D3A203479201E20DD5EC6CF550FA5CE7F3497A40505A0603562",
      INIT_46 => X"D59D0A947F7F54949C5C20270E821554049C1DA01522609C60C1403EE2145495",
      INIT_47 => X"E2557F7F3F84C541A0951C4BCACE20D5811C4CA15E41CF2CCFE5CFE4CF7CCFF8",
      INIT_48 => X"E075C1E0949D8F4DA1414DD51D1DC5D51F0F0F7F547F947FD47F54C17CDC9C1C",
      INIT_49 => X"0320E09C0274DE658E1CC1E095C10154E2C04F0F7FD4015562CE37C18F8F1C30",
      INIT_4A => X"5C4103705C4120707014E001A2207022E0203A7041032060204CE0147D7F6041",
      INIT_4B => X"A00A43433A141C5DE04995DC540BC16260DC959F8F414E549C020302700341A0",
      INIT_4C => X"1CA05C4122B801819EDE40414E549C024343AA9420E0DC945C414FD43ADCD44C",
      INIT_4D => X"4FA021203F217F4FA0A0150F8F7FE06203423F21142054201C20A0030103C103",
      INIT_4E => X"E0CE022B1DC91555CF4F8F43A154C2A6680F37023C4343BD94024343A0207241",
      INIT_4F => X"0203023FB80503023FB80563E003022428B80381811DE003DD0FBF624254230F",
      INIT_50 => X"49150BD65DDC54D4CEDD0C8E1C60A055A0DCBAD6DF4F0F2003027F95C53FE003",
      INIT_51 => X"21540B15202643433283831D0C73951DE08E2002E2E4E0D5A3159E3F22557FA0",
      INIT_52 => X"74A0E31502035CE41C6E94207F2235BC4F8F81027EE020203F21147F22208FA5",
      INIT_53 => X"3EE00302341CDF0302242AB8030A2122E00302BE8FE0423F0AE003F4E04103B6",
      INIT_54 => X"3F02631502602242E34F00B64343266015BBCD5CD4E414CEDC540F20021620B8",
      INIT_55 => X"0143E3010C020923014223020E3F010222422320023F6003234303E014020154",
      INIT_56 => X"422302432322640143E3CF0003221C023E42232002011C690114024323023C20",
      INIT_57 => X"262320200209022301023F60032343030143233EA3011502E042A3232002010E",
      INIT_58 => X"140201CE426343A30143A30143E33F01436323014E0142230B3F320201432323",
      INIT_59 => X"1C601561A30B5C1D2120605CC545419C0C0E9C0E5C01E3941D3F432002011C02",
      INIT_5A => X"01029C01029C01029C01029C4103BACBC4410C9CCBC40BC11CDC559C3F219C7F",
      INIT_5B => X"549C895564DD1D21CE829455DCCBC40BC1E2D54CA35DCE1C603F21551CDCC904",
      INIT_5C => X"7F200BC1CEA0411C0C4EDC0E20E04EA0151E7E14C904011CDCC904011C21C35C",
      INIT_5D => X"4F0F02BF1D820E606126942081FE020B04BF1D020E601C22945C60200C4E8254",
      INIT_5E => X"C03F00EA43BCCB147FA494013A7F8F02EC14CF8F03DC14EFA0E0FF3FE04B15E0",
      INIT_5F => X"881B1ADA089D88DC5159DB9D59991B1A1ADB5919881B1ADA089D88DC5100FFFF",
      INIT_60 => X"88D8DB145C14825C884819DC1B92020F190E5BC81B9980080808085B595E5919",
      INIT_61 => X"0000000000005D185C585CDB0059028E5B1E9A1818D89A028E5B1E9A18189442",
      INIT_62 => X"890B59406C4516FF2A2AFF140000000000000000000000000000000000000000",
      INIT_63 => X"1B9A009B5B1BDA08C85998DBDB998088995BD95B590888DCD9FFFF00D10E0D0C",
      INIT_64 => X"DADA005C5C99C859885B595B0C151ADDC2000988DD1B199C5B5180485E991D5C",
      INIT_65 => X"DDD91A945B1D1C5B9B0B18C81D1D0B9B5948111AD908988B58D088DD9B591D19",
      INIT_66 => X"8E548058995C881A1BDA9A8B1A135B485D191AD90898999B881D18089BC81B82",
      INIT_67 => X"80D89A5A5A1B591A5B989919D89A5B1D1C5B9B885C5C1BDDC815981C5ADB885D",
      INIT_68 => X"9DC8199B5DD392088E10C055D600D100D10093801B5B5900090808DC005C5B59",
      INIT_69 => X"085B0858111918D91C1888DC5100000000020C1909191D51915512D39208080E",
      INIT_6A => X"00DC820000000000000000000000000000000000000000000000000919180999",
      INIT_6B => X"00FF00FF0004000000000206FF414000000000404B1D020FDA020F1ED10E0D0C",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"10010E050010100E0000001F10100E0E00000000000012010000000000001F01",
      INIT_01 => X"00000000000A0E0E000A100101060E0E00000000000A0E0E00000A000E010E0E",
      INIT_02 => X"000000000001010E000000000000010E00000000000018010000000000000000",
      INIT_03 => X"0000000A01100E0E0000000A01100E0E00010010100E000E0000000010010E0E",
      INIT_04 => X"0000001002100E0E0000000000000E0E000000000000000E0000000000000A0E",
      INIT_05 => X"0000000E0E10000E0000000000001C010000000000001F0100001100021F010E",
      INIT_06 => X"000000000000000E00000000000A101000000000000000000A000E000001000E",
      INIT_07 => X"000000000000000E000000000000000000000000000002000000000000000000",
      INIT_08 => X"0100010A0A1011100A0E010E01100E0A1F0210001F0A02020202020202021A10",
      INIT_09 => X"181D011811101F101010011001010101010110051D051D101110100A1001050E",
      INIT_0A => X"180107011201100110050107010110071D070A180E10120A0107060101010101",
      INIT_0B => X"070707071110050F07101110050F070712010F1C10141007101F050F10071004",
      INIT_0C => X"070007010B1F07000A01110F000F07011F04030310141A000A070A1307190A13",
      INIT_0D => X"0710060B03030711060B03030711060B03070B001007041D0B0F0B130B100708",
      INIT_0E => X"10100B011D10100A0B0B0A12100E14100A0A070E110F0F0B0D1D130710060B03",
      INIT_0F => X"0000100A110A111911031D0E071A100A070E030A0A0A0A11050A0A0E06130603",
      INIT_10 => X"070403060003070A12110B0B01121007011D0E0E070115070E0A111007101F07",
      INIT_11 => X"14110A0A111007070712170A0718071412070A0A070713100F100E0F0E10000A",
      INIT_12 => X"10100A0A1D10110A0A1F10110A0A19110A0718101E1007131007101007171D07",
      INIT_13 => X"071F071E130E1C071C0E1E1C0119121910101F0A011901100A11071511181012",
      INIT_14 => X"040A1D0A140A000E100A0A040A1D0A190A000E100A0A110710120A1107121007",
      INIT_15 => X"0001010110130A0710071810101F0A07010A1B0A0A040A1D0A1E0A000E100A0A",
      INIT_16 => X"0A0A0707141F1C121F1C110100140100120100101E0A0107101F0A1F10000E10",
      INIT_17 => X"0A0A0A0500100A0A0500100A101016100E1D1F110A05001B0A050A101006070E",
      INIT_18 => X"1F071A0A0A1D1C0500100A0A0500100A1710181B110A011F10120A01160A1D07",
      INIT_19 => X"16100001180E101F071A0A0A1F0107011D1F0107011D1F101010101F07191010",
      INIT_1A => X"0A0E0A070710110001180A01070101010E1A000E000A1010010E011010101010",
      INIT_1B => X"0707010002120E0006100007070A0101101C0A1F0A07070A0101101C0A000205",
      INIT_1C => X"000101100A0110141F100E100210140A07010A1D00110F1F100E100E19180610",
      INIT_1D => X"100A0E05121E0A0512121215020E001015100A0A000E0001010105101F1A1110",
      INIT_1E => X"151512051A15070A0E010A000007070E1007071F100A100A100E1010070E070E",
      INIT_1F => X"100A1510100A02050A100E01070A0E01010E100A110E05190E0A0010150E0010",
      INIT_20 => X"0E1F100A0101101F10101F10141F111F10101C1001011C07130A010A100E0A1F",
      INIT_21 => X"050A0101011010101C0E0000100100110E0A0005130A1F100E0A1011100A0E10",
      INIT_22 => X"1012111F10101E0A101710100A1F0A070E100E100A1214120A0E100010000101",
      INIT_23 => X"0E100B0A06170C01011D1C0602020207070402150E14070E0E000101050A010A",
      INIT_24 => X"100E0E1B010A0E050A0E0B010E0101110007070A1C070E17100A0A0A04060A07",
      INIT_25 => X"0E070A140B0312160A0E070F100610101F1E100E1E150E071C12100710050710",
      INIT_26 => X"00070E0A0E13130F1F100A100516071A1111100B1D060E070E0A0E071F12160A",
      INIT_27 => X"101000011D121F110A070A0E0204100F07070E171F10010E101F0E1410050A05",
      INIT_28 => X"0A1010150111100B1F0F0001100E02070E0A100401011E0A02101D07071C0E16",
      INIT_29 => X"0A0B041007181510070410071114101607110E0A07120101020E130E02070E11",
      INIT_2A => X"070B011E1004000A1310171E0704100707141C101A1500041000071204100700",
      INIT_2B => X"04150E1F00070E120713110A020E0E100E070E0A12030B11001414120808081E",
      INIT_2C => X"121F070B1312100F100B1210010400040B1019000410100F0312100D00070518",
      INIT_2D => X"12011D110A0A110F000011110007110007071F0F100F0F100A0B0C0F07160719",
      INIT_2E => X"1107071F0F10030B100A121010000E15070A1507101015071011161000061000",
      INIT_2F => X"1B1207100612030A000A0A0B08071C1E101A1E01071C1D010700001610011610",
      INIT_30 => X"0A15030B140A1007010B0710110310050B07100F07131C070F1E070710120407",
      INIT_31 => X"0A121C0F00100010100600101004151B10071007001510011103110310050412",
      INIT_32 => X"0E07100C050E1C010F071D0B0F0B0F0F070B0F0F140F0714070A14030B000B07",
      INIT_33 => X"0508020111001210081D06181307100F101C0A1D0310100A121016000418010B",
      INIT_34 => X"040306030B0F0F0A0A1400150C04190A081A0A0B07040F0508120A0307171C0A",
      INIT_35 => X"0A0A070913011F01100A1E010B021014010B07170F100814070F100403000F0B",
      INIT_36 => X"0010070B15071D0B0C0F10100B100F100F0F0B0A070F110A19110710120A0A12",
      INIT_37 => X"010A010A01140A1D0101011D00070C0F0F001001110A0A130E0C001010040010",
      INIT_38 => X"0707141D0E101007180E0A1D05021710171110110A1010170A010110070E0707",
      INIT_39 => X"05051A0E06071F150A1007070A01060E06051310010110070E1D0E0001040A1F",
      INIT_3A => X"101B0E10010111040A011D131F11021C0A0E0F070005070A0E100A041F070E00",
      INIT_3B => X"0311010011000E100B0A100E11061F071F140B0F040B11170A06101D01011B0A",
      INIT_3C => X"0011141F11040B031101011E040711060A03070A01070E07111101071A01070F",
      INIT_3D => X"10050A020015130E0E0A101B0A0A0101160A1F11101810100101180A0E100014",
      INIT_3E => X"071F1610100A100E100A1F071D1F1C0001101001131710110A0E07070E1A0A11",
      INIT_3F => X"0E100A071012100A0714100A07011F10101C050701191C10120A1E071413100A",
      INIT_40 => X"00071C1D0E100E0A1B1D0A1F01010E100A100A01010E100A100A0A1111100101",
      INIT_41 => X"10051C071C0A1B101C0110101B0A1010170E05000E0A100A070E07051111051C",
      INIT_42 => X"1010100A13121C0710100A11111F101C100A1D1F100A070E010E010E100E1500",
      INIT_43 => X"10071213100A0A0E120B1010101F1007100A1F10001018000710101707120E07",
      INIT_44 => X"0A0A160710101F07131A100A0A0A071A1F100718100B1E10101C10100114100A",
      INIT_45 => X"0E0010111F0A1A1000100A0711060A070E10001A10100A101A1111121F07100A",
      INIT_46 => X"0000100A10070A0000020E0E13050A060E0210051007010A0A140F0007100E10",
      INIT_47 => X"0A0A101005051F100E0A0F1013190E0A190E00000101181019101A101B101C10",
      INIT_48 => X"0E0A1F07000A11000010070A07101F0A0F1F110A100A0E0A0E0A0E11100A0002",
      INIT_49 => X"10070E00100A0A04130A1F070A141F10060A1F110A1E1F100E1010141F110A07",
      INIT_4A => X"010110100A100E10100100100E00100101181010011007010E07071A10070101",
      INIT_4B => X"001007070A0A01020E0E0E071010100E0E0A000F1F011E0A0514141010131017",
      INIT_4C => X"010E0A100E101000000601011E0A05120707190E000707050101170610070A02",
      INIT_4D => X"1A0A0A110001101E0A11101F100A0A0A1210000101070A0E01070E1210131F12",
      INIT_4E => X"0A141010071F1002191917071F10131F0A160710100707050010070700010101",
      INIT_4F => X"10100E0A1011110E0A10100A0712141C1110100101010113071A1F0A070E0A11",
      INIT_50 => X"0E0E100A03070E0E100A0E140A0E0510040A100A0F1F190E1310040A1F010112",
      INIT_51 => X"0110100E011F07071F0202010110020E0714011001040702050A0E0001100710",
      INIT_52 => X"0A0A040A1E1E071D07100A011001071E1F1001100A0A0A110001100A0E011205",
      INIT_53 => X"01011210100A0712151C111010111C010113100A1E0510000107101D0701101E",
      INIT_54 => X"01110101100A01000A1F011E07071C07020A0A0E020410100A06111C10010B10",
      INIT_55 => X"1F000111011110011F00011111011E1001000701110101110007100701111110",
      INIT_56 => X"000111000601041100011F01110A011101000701111F01101101110001110107",
      INIT_57 => X"04010701110111011F100101110007101F000601051F011107000A0101111111",
      INIT_58 => X"01111111000700051100051F0000011F0006011114110007100101111F000201",
      INIT_59 => X"070E020200010A000107010A1F10100E0E140A160A0E040A0F000701111E0111",
      INIT_5A => X"100A0E100A0E100A0E100A0E0110001F1F100A0E1F1F101007110A0E00010E0A",
      INIT_5B => X"000E0E0A0E0500011D0502000E1F1F1010040A00000110070E010E000710111E",
      INIT_5C => X"0207101F100E100E0E160A1A0E001B0E0A0F070E101F100710111E10010E0A0E",
      INIT_5D => X"1F11100A070E1A0A020E0010021E0E101F0A070E110A00010A0E0E0E0E1A050A",
      INIT_5E => X"1F00001F07001F0105050A1F100710101F1D191E1E0701160A0707010E100101",
      INIT_5F => X"070C040C0D0D0D0D04040C0C040C040D0E0D0C0E070C040C0D0D0D0D04001F1F",
      INIT_60 => X"0E0D0D080C04010C0A0D040D0D010C040E0C0C0D0401010E0E050D0C0C0C0C0E",
      INIT_61 => X"0000000000000C0E0C0C0D08000C0C0E0E0E0C0E040E080C0E0E0E0C0E040805",
      INIT_62 => X"050C04080000021F181807000000000000000000000000000000000000000000",
      INIT_63 => X"0C01000C0D0D0C0E0D0C0C0D0C0D0C0E0D0C0D0C0D0C070B0E1F1F0008070606",
      INIT_64 => X"0D08000C0D0C0C0C050D0C0D0A040E0A010004070C040E0D0D0A01070D0E040C",
      INIT_65 => X"0D0C04080D0C040C090E040C0E0E0C0C0C08040E0D0C0A050D080D0C0E0D0404",
      INIT_66 => X"0A08050D0D0C050C040E08050C040E0C0D040E0D0C0A0E0E0D0D040D0E0C0D05",
      INIT_67 => X"050E0C050E0E0E0E0D080D040E0C0D0C040C090D0C0C040D0E040E0E0C0D0D0C",
      INIT_68 => X"0D0E040E0C0909040A0908080A0B0A0B0A0009010C0D0C00040E0C0A000E0D0C",
      INIT_69 => X"0C0F0C0C040D0D0D040C0D0D04000000000F04040F0E040809080A09090A040D",
      INIT_6A => X"000D01000000000000000000000000000000000000000000000000040404040D",
      INIT_6B => X"001F001F00020000000000001F0000000000000C0F0C0F040E0F040E08070606",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end RAM_blk_mem_gen_prim_width;

architecture STRUCTURE of RAM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.RAM_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end RAM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of RAM_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.RAM_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(17 downto 9),
      dinb(8 downto 0) => dinb(17 downto 9),
      douta(8 downto 0) => douta(17 downto 9),
      doutb(8 downto 0) => doutb(17 downto 9),
      ena => ena,
      enb => enb,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[2].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(26 downto 18),
      dinb(8 downto 0) => dinb(26 downto 18),
      douta(8 downto 0) => douta(26 downto 18),
      doutb(8 downto 0) => doutb(26 downto 18),
      ena => ena,
      enb => enb,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[3].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(35 downto 27),
      dinb(8 downto 0) => dinb(35 downto 27),
      douta(8 downto 0) => douta(35 downto 27),
      doutb(8 downto 0) => doutb(35 downto 27),
      ena => ena,
      enb => enb,
      wea(0) => wea(3),
      web(0) => web(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_top : entity is "blk_mem_gen_top";
end RAM_blk_mem_gen_top;

architecture STRUCTURE of RAM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.RAM_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end RAM_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.RAM_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of RAM_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of RAM_blk_mem_gen_v8_4_1 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of RAM_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of RAM_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of RAM_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     20.503198 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of RAM_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of RAM_blk_mem_gen_v8_4_1 : entity is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of RAM_blk_mem_gen_v8_4_1 : entity is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of RAM_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of RAM_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of RAM_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of RAM_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of RAM_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 36;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of RAM_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM_blk_mem_gen_v8_4_1 : entity is "yes";
end RAM_blk_mem_gen_v8_4_1;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.RAM_blk_mem_gen_v8_4_1_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of RAM : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of RAM : entity is "RAM,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of RAM : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end RAM;

architecture STRUCTURE of RAM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     20.503198 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 36;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 36;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 36;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 36;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.RAM_blk_mem_gen_v8_4_1
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(35 downto 0) => dina(35 downto 0),
      dinb(35 downto 0) => dinb(35 downto 0),
      douta(35 downto 0) => douta(35 downto 0),
      doutb(35 downto 0) => doutb(35 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(35 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(35 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(35 downto 0) => B"000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
