# UVM
Here I am going to write simplified code for UVM
![image](https://user-images.githubusercontent.com/18583792/234834994-99de6f1d-bd14-48d9-8db9-e540c156da22.png)
![image](https://user-images.githubusercontent.com/18583792/234835084-2cdfad2e-4c9c-4fec-8a3a-6c76b1be1d50.png)
![image](https://user-images.githubusercontent.com/18583792/234835107-af7662f6-de0a-4395-b3c5-84b3385f904a.png)
![image](https://user-images.githubusercontent.com/18583792/234835132-042c75bc-be0d-485c-a1ec-bf7fd1de4e9a.png)
![image](https://user-images.githubusercontent.com/18583792/234835164-c749c85d-4cde-4848-b586-c23868ac8517.png)
![image](https://user-images.githubusercontent.com/18583792/234835183-d2f3190e-d6a3-4430-bf6c-e350b5a847bb.png)
![image](https://user-images.githubusercontent.com/18583792/234835206-6a35d870-68dd-4e12-a896-5f5d2203a8b1.png)
![image](https://user-images.githubusercontent.com/18583792/234835236-81d830b6-06a7-4883-9d6f-ba51f0570e9b.png)
![image](https://user-images.githubusercontent.com/18583792/234835255-f018ffa1-15b5-444b-b562-4fc2ea7700d4.png)
![image](https://user-images.githubusercontent.com/18583792/234835302-74778f5f-2259-4a22-9630-bafae0ba5e7c.png)
//because of certain rules in system Verilog, interface should set in module then only it can be available for another component // set in top module //driver and monitor get the interface
![image](https://user-images.githubusercontent.com/18583792/234835333-7784332c-6803-42ae-bc3b-8599fc2e9d8a.png)
![image](https://user-images.githubusercontent.com/18583792/234835358-0fa06fd7-e867-41f2-b891-bf63331a9e1d.png)
![image](https://user-images.githubusercontent.com/18583792/234835384-496c632e-b94f-46c8-a14c-6dbac706b4e2.png)
