TRACE::2020-11-05.21:15:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:15:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:15:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:01::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:01::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-11-05.21:16:04::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma"
		}]
}
TRACE::2020-11-05.21:16:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-11-05.21:16:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:04::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:04::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-11-05.21:16:04::SCWPlatform::Generating the sources  .
TRACE::2020-11-05.21:16:04::SCWBDomain::Generating boot domain sources.
TRACE::2020-11-05.21:16:04::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:04::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:04::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-05.21:16:04::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:04::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-05.21:16:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:04::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-05.21:16:17::SCWPlatform::Generating sources Done.
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:17::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-11-05.21:16:17::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-11-05.21:16:17::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-11-05.21:16:17::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-05.21:16:17::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-05.21:16:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-05.21:16:17::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:17::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:17::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:17::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:18::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:18::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:18::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:18::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:18::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:18::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:18::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:18::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-05.21:16:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-05.21:16:18::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-05.21:16:18::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-11-05.21:16:20::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:20::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:20::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:20::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-11-05.21:16:20::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-11-05.21:16:20::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-11-05.21:16:20::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-05.21:16:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-05.21:16:20::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-05.21:16:20::SCWPlatform::Started generating the artifacts platform hdmi_vdma
TRACE::2020-11-05.21:16:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-05.21:16:20::SCWPlatform::Started generating the artifacts for system configuration hdmi_vdma
LOG::2020-11-05.21:16:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-05.21:16:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-05.21:16:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-05.21:16:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-05.21:16:20::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-05.21:16:20::SCWSystem::Not a boot domain 
LOG::2020-11-05.21:16:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-05.21:16:20::SCWDomain::Generating domain artifcats
TRACE::2020-11-05.21:16:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-05.21:16:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/qemu/
TRACE::2020-11-05.21:16:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/qemu/
TRACE::2020-11-05.21:16:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:20::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-05.21:16:20::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-05.21:16:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-05.21:16:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-05.21:16:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-05.21:16:21::SCWMssOS::Copying to export directory.
TRACE::2020-11-05.21:16:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-05.21:16:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-11-05.21:16:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-11-05.21:16:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-05.21:16:21::SCWSystem::Completed Processing the sysconfig hdmi_vdma
LOG::2020-11-05.21:16:21::SCWPlatform::Completed generating the artifacts for system configuration hdmi_vdma
TRACE::2020-11-05.21:16:21::SCWPlatform::Started preparing the platform 
TRACE::2020-11-05.21:16:21::SCWSystem::Writing the bif file for system config hdmi_vdma
TRACE::2020-11-05.21:16:21::SCWSystem::dir created 
TRACE::2020-11-05.21:16:21::SCWSystem::Writing the bif 
TRACE::2020-11-05.21:16:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-05.21:16:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-05.21:16:21::SCWPlatform::Completed generating the platform
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-05.21:16:21::SCWPlatform::updated the xpfm file.
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:21::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:21::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:21::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:21::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:21::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:22::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:22::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:22::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:22::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:23::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:23::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:23::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:23::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-05.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:23::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:23::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-05.21:16:23::SCWPlatform::Clearing the existing platform
TRACE::2020-11-05.21:16:23::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-05.21:16:23::SCWBDomain::clearing the fsbl build
TRACE::2020-11-05.21:16:23::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:23::SCWSystem::Clearing the domains completed.
TRACE::2020-11-05.21:16:23::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:23::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWReader::Active system found as  hdmi_vdma
TRACE::2020-11-05.21:16:26::SCWReader::Handling sysconfig hdmi_vdma
TRACE::2020-11-05.21:16:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-05.21:16:26::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-05.21:16:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-05.21:16:26::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:26::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:26::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-05.21:16:26::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:26::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:26::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-05.21:16:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:26::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-05.21:16:26::SCWReader::No isolation master present  
TRACE::2020-11-05.21:16:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-05.21:16:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:27::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-05.21:16:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-05.21:16:27::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-05.21:16:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-05.21:16:27::SCWMssOS::Commit changes completed.
TRACE::2020-11-05.21:16:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-05.21:16:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-05.21:16:27::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-05.21:16:27::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-05.21:16:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-05.21:16:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-05.21:16:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-05.21:16:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-05.21:16:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-05.21:16:27::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-05.21:16:27::SCWReader::No isolation master present  
TRACE::2020-11-06.19:51:32::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:32::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:32::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:36::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:36::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWReader::Active system found as  hdmi_vdma
TRACE::2020-11-06.19:51:38::SCWReader::Handling sysconfig hdmi_vdma
TRACE::2020-11-06.19:51:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-06.19:51:38::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-06.19:51:38::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-06.19:51:38::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-06.19:51:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-06.19:51:38::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:51:38::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:51:38::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-06.19:51:38::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-06.19:51:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-06.19:51:38::SCWMssOS::Commit changes completed.
TRACE::2020-11-06.19:51:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-06.19:51:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:51:38::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:38::SCWReader::No isolation master present  
TRACE::2020-11-06.19:51:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-06.19:51:38::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-06.19:51:38::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:39::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:51:39::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-06.19:51:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-06.19:51:39::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-06.19:51:39::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-06.19:51:39::SCWMssOS::Commit changes completed.
TRACE::2020-11-06.19:51:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-06.19:51:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-06.19:51:39::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:39::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:51:39::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWReader::No isolation master present  
LOG::2020-11-06.19:51:39::SCWPlatform::Started generating the artifacts platform hdmi_vdma
TRACE::2020-11-06.19:51:39::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-06.19:51:39::SCWPlatform::Started generating the artifacts for system configuration hdmi_vdma
LOG::2020-11-06.19:51:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-06.19:51:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-06.19:51:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-06.19:51:39::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-06.19:51:39::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:39::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:51:39::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:51:39::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-06.19:51:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-06.19:51:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-06.19:51:39::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl & make 
TRACE::2020-11-06.19:51:39::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-11-06.19:51:39::SCWBDomain::make[1]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-06.19:51:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.19:51:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.19:51:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.19:51:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axiv
TRACE::2020-11-06.19:51:39::SCWBDomain::dma_v6_7/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivd
TRACE::2020-11-06.19:51:39::SCWBDomain::ma_v6_7/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.19:51:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-06.19:51:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-06.19:51:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/core
TRACE::2020-11-06.19:51:39::SCWBDomain::sightps_dcc_v1_7/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cores
TRACE::2020-11-06.19:51:39::SCWBDomain::ightps_dcc_v1_7/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.19:51:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.19:51:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.19:51:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_
TRACE::2020-11-06.19:51:39::SCWBDomain::cortexa9_v2_9/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_c
TRACE::2020-11-06.19:51:39::SCWBDomain::ortexa9_v2_9/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.19:51:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:51:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:51:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrp
TRACE::2020-11-06.19:51:39::SCWBDomain::s_v1_1/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps
TRACE::2020-11-06.19:51:39::SCWBDomain::_v1_1/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.19:51:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devc
TRACE::2020-11-06.19:51:39::SCWBDomain::fg_v3_6/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcf
TRACE::2020-11-06.19:51:39::SCWBDomain::g_v3_6/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.19:51:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:51:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:51:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmap
TRACE::2020-11-06.19:51:39::SCWBDomain::s_v2_6/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps
TRACE::2020-11-06.19:51:39::SCWBDomain::_v2_6/src'

TRACE::2020-11-06.19:51:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.19:51:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.19:51:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.19:51:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emac
TRACE::2020-11-06.19:51:39::SCWBDomain::ps_v3_11/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacp
TRACE::2020-11-06.19:51:40::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio
TRACE::2020-11-06.19:51:40::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiop
TRACE::2020-11-06.19:51:40::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspi
TRACE::2020-11-06.19:51:40::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspip
TRACE::2020-11-06.19:51:40::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scug
TRACE::2020-11-06.19:51:40::SCWBDomain::ic_v4_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugi
TRACE::2020-11-06.19:51:40::SCWBDomain::c_v4_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-06.19:51:40::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-06.19:51:40::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scut
TRACE::2020-11-06.19:51:40::SCWBDomain::imer_v2_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuti
TRACE::2020-11-06.19:51:40::SCWBDomain::mer_v2_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuw
TRACE::2020-11-06.19:51:40::SCWBDomain::dt_v2_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwd
TRACE::2020-11-06.19:51:40::SCWBDomain::t_v2_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.19:51:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.19:51:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps
TRACE::2020-11-06.19:51:40::SCWBDomain::_v3_9/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_
TRACE::2020-11-06.19:51:40::SCWBDomain::v3_9/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-06.19:51:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-06.19:51:40::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.19:51:40::SCWBDomain::dalone_v7_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.19:51:40::SCWBDomain::dalone_v7_2/src/profile'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.19:51:40::SCWBDomain::alone_v7_2/src/profile'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.19:51:40::SCWBDomain::alone_v7_2/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcp
TRACE::2020-11-06.19:51:40::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps
TRACE::2020-11-06.19:51:40::SCWBDomain::_v3_11/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uart
TRACE::2020-11-06.19:51:40::SCWBDomain::ps_v3_9/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartp
TRACE::2020-11-06.19:51:40::SCWBDomain::s_v3_9/src'

TRACE::2020-11-06.19:51:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.19:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:51:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:51:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbp
TRACE::2020-11-06.19:51:40::SCWBDomain::s_v2_5/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps
TRACE::2020-11-06.19:51:41::SCWBDomain::_v2_5/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.19:51:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadc
TRACE::2020-11-06.19:51:41::SCWBDomain::ps_v2_4/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcp
TRACE::2020-11-06.19:51:41::SCWBDomain::s_v2_4/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-06.19:51:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilf
TRACE::2020-11-06.19:51:41::SCWBDomain::fs_v4_3/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilff
TRACE::2020-11-06.19:51:41::SCWBDomain::s_v4_3/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-06.19:51:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilr
TRACE::2020-11-06.19:51:41::SCWBDomain::sa_v1_6/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrs
TRACE::2020-11-06.19:51:41::SCWBDomain::a_v1_6/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.19:51:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.19:51:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.19:51:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:41::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axiv
TRACE::2020-11-06.19:51:41::SCWBDomain::dma_v6_7/src'

TRACE::2020-11-06.19:51:41::SCWBDomain::"Compiling axivdma"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivd
TRACE::2020-11-06.19:51:42::SCWBDomain::ma_v6_7/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.19:51:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.19:51:42::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.19:51:42::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/core
TRACE::2020-11-06.19:51:42::SCWBDomain::sightps_dcc_v1_7/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cores
TRACE::2020-11-06.19:51:42::SCWBDomain::ightps_dcc_v1_7/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.19:51:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-06.19:51:42::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-06.19:51:42::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_
TRACE::2020-11-06.19:51:42::SCWBDomain::cortexa9_v2_9/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_c
TRACE::2020-11-06.19:51:42::SCWBDomain::ortexa9_v2_9/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.19:51:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.19:51:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.19:51:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrp
TRACE::2020-11-06.19:51:42::SCWBDomain::s_v1_1/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Compiling ddrps"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps
TRACE::2020-11-06.19:51:42::SCWBDomain::_v1_1/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.19:51:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:42::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devc
TRACE::2020-11-06.19:51:42::SCWBDomain::fg_v3_6/src'

TRACE::2020-11-06.19:51:42::SCWBDomain::"Compiling devcfg"

TRACE::2020-11-06.19:51:43::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcf
TRACE::2020-11-06.19:51:43::SCWBDomain::g_v3_6/src'

TRACE::2020-11-06.19:51:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.19:51:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.19:51:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.19:51:43::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:43::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmap
TRACE::2020-11-06.19:51:43::SCWBDomain::s_v2_6/src'

TRACE::2020-11-06.19:51:43::SCWBDomain::"Compiling dmaps"

TRACE::2020-11-06.19:51:44::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps
TRACE::2020-11-06.19:51:44::SCWBDomain::_v2_6/src'

TRACE::2020-11-06.19:51:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.19:51:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.19:51:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.19:51:44::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:44::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emac
TRACE::2020-11-06.19:51:44::SCWBDomain::ps_v3_11/src'

TRACE::2020-11-06.19:51:44::SCWBDomain::"Compiling emacps"

TRACE::2020-11-06.19:51:45::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacp
TRACE::2020-11-06.19:51:45::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.19:51:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.19:51:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:45::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio
TRACE::2020-11-06.19:51:45::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.19:51:45::SCWBDomain::"Compiling gpiops"

TRACE::2020-11-06.19:51:45::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiop
TRACE::2020-11-06.19:51:45::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.19:51:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.19:51:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:45::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspi
TRACE::2020-11-06.19:51:45::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.19:51:46::SCWBDomain::"Compiling qspips"

TRACE::2020-11-06.19:51:46::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspip
TRACE::2020-11-06.19:51:46::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.19:51:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.19:51:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:46::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scug
TRACE::2020-11-06.19:51:46::SCWBDomain::ic_v4_2/src'

TRACE::2020-11-06.19:51:46::SCWBDomain::"Compiling scugic"

TRACE::2020-11-06.19:51:47::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugi
TRACE::2020-11-06.19:51:47::SCWBDomain::c_v4_2/src'

TRACE::2020-11-06.19:51:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.19:51:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:51:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:51:47::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:47::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scut
TRACE::2020-11-06.19:51:47::SCWBDomain::imer_v2_2/src'

TRACE::2020-11-06.19:51:47::SCWBDomain::"Compiling scutimer"

TRACE::2020-11-06.19:51:47::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuti
TRACE::2020-11-06.19:51:47::SCWBDomain::mer_v2_2/src'

TRACE::2020-11-06.19:51:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.19:51:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:47::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuw
TRACE::2020-11-06.19:51:47::SCWBDomain::dt_v2_2/src'

TRACE::2020-11-06.19:51:47::SCWBDomain::"Compiling scuwdt"

TRACE::2020-11-06.19:51:48::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwd
TRACE::2020-11-06.19:51:48::SCWBDomain::t_v2_2/src'

TRACE::2020-11-06.19:51:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.19:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-06.19:51:48::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-06.19:51:48::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-11-06.19:51:48::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps
TRACE::2020-11-06.19:51:48::SCWBDomain::_v3_9/src'

TRACE::2020-11-06.19:51:48::SCWBDomain::"Compiling sdps"

TRACE::2020-11-06.19:51:49::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_
TRACE::2020-11-06.19:51:49::SCWBDomain::v3_9/src'

TRACE::2020-11-06.19:51:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.19:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.19:51:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.19:51:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:49::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.19:51:49::SCWBDomain::dalone_v7_2/src'

TRACE::2020-11-06.19:51:49::SCWBDomain::"Compiling standalone"

TRACE::2020-11-06.19:51:52::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.19:51:52::SCWBDomain::dalone_v7_2/src/profile'

TRACE::2020-11-06.19:51:52::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.19:51:52::SCWBDomain::alone_v7_2/src/profile'

TRACE::2020-11-06.19:51:52::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.19:51:52::SCWBDomain::alone_v7_2/src'

TRACE::2020-11-06.19:51:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.19:51:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:52::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcp
TRACE::2020-11-06.19:51:52::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.19:51:52::SCWBDomain::"Compiling ttcps"

TRACE::2020-11-06.19:51:53::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps
TRACE::2020-11-06.19:51:53::SCWBDomain::_v3_11/src'

TRACE::2020-11-06.19:51:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.19:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:53::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uart
TRACE::2020-11-06.19:51:53::SCWBDomain::ps_v3_9/src'

TRACE::2020-11-06.19:51:53::SCWBDomain::"Compiling uartps"

TRACE::2020-11-06.19:51:54::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartp
TRACE::2020-11-06.19:51:54::SCWBDomain::s_v3_9/src'

TRACE::2020-11-06.19:51:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.19:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.19:51:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.19:51:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:54::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbp
TRACE::2020-11-06.19:51:54::SCWBDomain::s_v2_5/src'

TRACE::2020-11-06.19:51:54::SCWBDomain::"Compiling usbps"

TRACE::2020-11-06.19:51:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps
TRACE::2020-11-06.19:51:55::SCWBDomain::_v2_5/src'

TRACE::2020-11-06.19:51:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.19:51:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadc
TRACE::2020-11-06.19:51:55::SCWBDomain::ps_v2_4/src'

TRACE::2020-11-06.19:51:55::SCWBDomain::"Compiling xadcps"

TRACE::2020-11-06.19:51:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcp
TRACE::2020-11-06.19:51:55::SCWBDomain::s_v2_4/src'

TRACE::2020-11-06.19:51:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-06.19:51:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilf
TRACE::2020-11-06.19:51:56::SCWBDomain::fs_v4_3/src'

TRACE::2020-11-06.19:51:56::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-11-06.19:51:57::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilff
TRACE::2020-11-06.19:51:57::SCWBDomain::s_v4_3/src'

TRACE::2020-11-06.19:51:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-06.19:51:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:51:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:51:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.19:51:57::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilr
TRACE::2020-11-06.19:51:57::SCWBDomain::sa_v1_6/src'

TRACE::2020-11-06.19:51:57::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrs
TRACE::2020-11-06.19:51:57::SCWBDomain::a_v1_6/src'

TRACE::2020-11-06.19:51:57::SCWBDomain::'Finished building libraries'

TRACE::2020-11-06.19:51:57::SCWBDomain::make[1]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-11-06.19:51:57::SCWBDomain::exa9_0/include -I.

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.19:51:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-06.19:51:57::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-11-06.19:51:57::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-06.19:51:57::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-11-06.19:51:57::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.19:51:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.19:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-06.19:51:57::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-06.19:51:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.19:51:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.19:51:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-11-06.19:51:58::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.19:51:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.19:51:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.19:51:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-11-06.19:51:58::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.19:51:58::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-11-06.19:51:58::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-11-06.19:51:58::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-11-06.19:51:58::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-11-06.19:51:58::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-11-06.19:51:58::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-06.19:51:58::SCWSystem::Not a boot domain 
LOG::2020-11-06.19:51:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-06.19:51:58::SCWDomain::Generating domain artifcats
TRACE::2020-11-06.19:51:58::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-06.19:51:58::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/qemu/
TRACE::2020-11-06.19:51:58::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/qemu/
TRACE::2020-11-06.19:51:58::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-06.19:51:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:51:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:51:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:51:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:51:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:51:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:51:58::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:58::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:51:58::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:58::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-06.19:51:58::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:51:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-06.19:51:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-06.19:51:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-06.19:51:58::SCWMssOS::doing bsp build ... 
TRACE::2020-11-06.19:51:58::SCWMssOS::System Command Ran  E: & cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-06.19:51:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.19:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.19:51:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.19:51:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.19:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-06.19:51:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-06.19:51:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.19:51:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.19:51:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:51:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:51:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:51:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:51:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.19:51:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.19:51:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-06.19:51:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-06.19:51:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.19:51:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.19:51:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-06.19:51:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-06.19:51:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:51:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.19:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:51:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:51:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.19:52:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:52:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:52:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.19:52:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:52:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:52:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.19:52:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.19:52:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.19:52:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.19:52:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.19:52:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.19:52:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:00::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.19:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.19:52:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.19:52:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.19:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-06.19:52:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-06.19:52:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.19:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.19:52:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.19:52:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.19:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:01::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-06.19:52:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.19:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.19:52:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.19:52:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:02::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-06.19:52:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.19:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.19:52:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.19:52:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:02::SCWMssOS::"Compiling emacps"

TRACE::2020-11-06.19:52:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.19:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:03::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-06.19:52:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.19:52:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:04::SCWMssOS::"Compiling qspips"

TRACE::2020-11-06.19:52:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.19:52:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:05::SCWMssOS::"Compiling scugic"

TRACE::2020-11-06.19:52:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.19:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.19:52:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.19:52:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:06::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-06.19:52:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.19:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:06::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-06.19:52:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.19:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-06.19:52:06::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-06.19:52:06::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-06.19:52:06::SCWMssOS::"Compiling sdps"

TRACE::2020-11-06.19:52:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.19:52:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.19:52:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.19:52:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:07::SCWMssOS::"Compiling standalone"

TRACE::2020-11-06.19:52:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.19:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:11::SCWMssOS::"Compiling ttcps"

TRACE::2020-11-06.19:52:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.19:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:11::SCWMssOS::"Compiling uartps"

TRACE::2020-11-06.19:52:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.19:52:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.19:52:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.19:52:12::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-06.19:52:12::SCWMssOS::"Compiling usbps"

TRACE::2020-11-06.19:52:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.19:52:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.19:52:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.19:52:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.19:52:13::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-06.19:52:14::SCWMssOS::'Finished building libraries'

TRACE::2020-11-06.19:52:14::SCWMssOS::Copying to export directory.
TRACE::2020-11-06.19:52:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-06.19:52:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-06.19:52:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-06.19:52:14::SCWSystem::Completed Processing the sysconfig hdmi_vdma
LOG::2020-11-06.19:52:14::SCWPlatform::Completed generating the artifacts for system configuration hdmi_vdma
TRACE::2020-11-06.19:52:14::SCWPlatform::Started preparing the platform 
TRACE::2020-11-06.19:52:14::SCWSystem::Writing the bif file for system config hdmi_vdma
TRACE::2020-11-06.19:52:14::SCWSystem::dir created 
TRACE::2020-11-06.19:52:14::SCWSystem::Writing the bif 
TRACE::2020-11-06.19:52:14::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-06.19:52:14::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-06.19:52:14::SCWPlatform::Completed generating the platform
TRACE::2020-11-06.19:52:14::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:52:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-06.19:52:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-06.19:52:14::SCWMssOS::Commit changes completed.
TRACE::2020-11-06.19:52:14::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:52:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-06.19:52:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-06.19:52:14::SCWMssOS::Commit changes completed.
TRACE::2020-11-06.19:52:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:52:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:52:14::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:52:14::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:52:14::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.19:52:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:52:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:52:14::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:52:14::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:52:14::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:52:14::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-06.19:52:14::SCWPlatform::updated the xpfm file.
TRACE::2020-11-06.19:52:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.19:52:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.19:52:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.19:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.19:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.19:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.19:52:14::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.19:52:14::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.19:52:14::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:28:46::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl & make clean
TRACE::2020-11-06.20:28:46::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-11-06.20:28:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-11-06.20:28:46::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-11-06.20:28:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-11-06.20:28:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-11-06.20:28:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-11-06.20:28:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-11-06.20:28:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2020-11-06.20:28:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2020-11-06.20:28:47::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-11-06.20:28:47::SCWMssOS::cleaning the bsp 
TRACE::2020-11-06.20:28:47::SCWMssOS::System Command Ran  E: & cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-11-06.20:28:47::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-11-06.20:28:54::SCWPlatform::Started generating the artifacts platform hdmi_vdma
TRACE::2020-11-06.20:28:54::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-06.20:28:54::SCWPlatform::Started generating the artifacts for system configuration hdmi_vdma
LOG::2020-11-06.20:28:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-06.20:28:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-06.20:28:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-06.20:28:54::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-06.20:28:54::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:28:54::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:28:54::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:28:54::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.20:28:54::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:28:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.20:28:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.20:28:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.20:28:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.20:28:54::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.20:28:54::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.20:28:54::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.20:28:54::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-06.20:28:54::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-06.20:28:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-06.20:28:54::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl & make 
TRACE::2020-11-06.20:28:54::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-11-06.20:28:54::SCWBDomain::make[1]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-06.20:28:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.20:28:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.20:28:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.20:28:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axiv
TRACE::2020-11-06.20:28:54::SCWBDomain::dma_v6_7/src'

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivd
TRACE::2020-11-06.20:28:54::SCWBDomain::ma_v6_7/src'

TRACE::2020-11-06.20:28:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.20:28:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-06.20:28:54::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-06.20:28:54::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/core
TRACE::2020-11-06.20:28:54::SCWBDomain::sightps_dcc_v1_7/src'

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cores
TRACE::2020-11-06.20:28:54::SCWBDomain::ightps_dcc_v1_7/src'

TRACE::2020-11-06.20:28:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.20:28:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.20:28:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.20:28:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_
TRACE::2020-11-06.20:28:54::SCWBDomain::cortexa9_v2_9/src'

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_c
TRACE::2020-11-06.20:28:54::SCWBDomain::ortexa9_v2_9/src'

TRACE::2020-11-06.20:28:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.20:28:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:28:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:28:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrp
TRACE::2020-11-06.20:28:54::SCWBDomain::s_v1_1/src'

TRACE::2020-11-06.20:28:54::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps
TRACE::2020-11-06.20:28:55::SCWBDomain::_v1_1/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devc
TRACE::2020-11-06.20:28:55::SCWBDomain::fg_v3_6/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcf
TRACE::2020-11-06.20:28:55::SCWBDomain::g_v3_6/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:28:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:28:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmap
TRACE::2020-11-06.20:28:55::SCWBDomain::s_v2_6/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps
TRACE::2020-11-06.20:28:55::SCWBDomain::_v2_6/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.20:28:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.20:28:55::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emac
TRACE::2020-11-06.20:28:55::SCWBDomain::ps_v3_11/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacp
TRACE::2020-11-06.20:28:55::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio
TRACE::2020-11-06.20:28:55::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiop
TRACE::2020-11-06.20:28:55::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspi
TRACE::2020-11-06.20:28:55::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspip
TRACE::2020-11-06.20:28:55::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scug
TRACE::2020-11-06.20:28:55::SCWBDomain::ic_v4_2/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugi
TRACE::2020-11-06.20:28:55::SCWBDomain::c_v4_2/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-06.20:28:55::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-06.20:28:55::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scut
TRACE::2020-11-06.20:28:55::SCWBDomain::imer_v2_2/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuti
TRACE::2020-11-06.20:28:55::SCWBDomain::mer_v2_2/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuw
TRACE::2020-11-06.20:28:55::SCWBDomain::dt_v2_2/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwd
TRACE::2020-11-06.20:28:55::SCWBDomain::t_v2_2/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.20:28:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.20:28:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps
TRACE::2020-11-06.20:28:55::SCWBDomain::_v3_9/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_
TRACE::2020-11-06.20:28:55::SCWBDomain::v3_9/src'

TRACE::2020-11-06.20:28:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.20:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-06.20:28:55::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-06.20:28:55::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:55::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.20:28:55::SCWBDomain::dalone_v7_2/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.20:28:56::SCWBDomain::dalone_v7_2/src/profile'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.20:28:56::SCWBDomain::alone_v7_2/src/profile'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.20:28:56::SCWBDomain::alone_v7_2/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.20:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcp
TRACE::2020-11-06.20:28:56::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps
TRACE::2020-11-06.20:28:56::SCWBDomain::_v3_11/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.20:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uart
TRACE::2020-11-06.20:28:56::SCWBDomain::ps_v3_9/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartp
TRACE::2020-11-06.20:28:56::SCWBDomain::s_v3_9/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.20:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:28:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:28:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbp
TRACE::2020-11-06.20:28:56::SCWBDomain::s_v2_5/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps
TRACE::2020-11-06.20:28:56::SCWBDomain::_v2_5/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.20:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadc
TRACE::2020-11-06.20:28:56::SCWBDomain::ps_v2_4/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcp
TRACE::2020-11-06.20:28:56::SCWBDomain::s_v2_4/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-06.20:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilf
TRACE::2020-11-06.20:28:56::SCWBDomain::fs_v4_3/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilff
TRACE::2020-11-06.20:28:56::SCWBDomain::s_v4_3/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-06.20:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:28:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:28:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilr
TRACE::2020-11-06.20:28:56::SCWBDomain::sa_v1_6/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrs
TRACE::2020-11-06.20:28:56::SCWBDomain::a_v1_6/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.20:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.20:28:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.20:28:56::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axiv
TRACE::2020-11-06.20:28:56::SCWBDomain::dma_v6_7/src'

TRACE::2020-11-06.20:28:56::SCWBDomain::"Compiling axivdma"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivd
TRACE::2020-11-06.20:28:57::SCWBDomain::ma_v6_7/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.20:28:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.20:28:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.20:28:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/core
TRACE::2020-11-06.20:28:57::SCWBDomain::sightps_dcc_v1_7/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cores
TRACE::2020-11-06.20:28:57::SCWBDomain::ightps_dcc_v1_7/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.20:28:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-06.20:28:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-06.20:28:57::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_
TRACE::2020-11-06.20:28:57::SCWBDomain::cortexa9_v2_9/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_c
TRACE::2020-11-06.20:28:57::SCWBDomain::ortexa9_v2_9/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.20:28:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.20:28:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.20:28:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrp
TRACE::2020-11-06.20:28:57::SCWBDomain::s_v1_1/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Compiling ddrps"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps
TRACE::2020-11-06.20:28:57::SCWBDomain::_v1_1/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.20:28:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:28:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:28:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:28:57::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devc
TRACE::2020-11-06.20:28:57::SCWBDomain::fg_v3_6/src'

TRACE::2020-11-06.20:28:57::SCWBDomain::"Compiling devcfg"

TRACE::2020-11-06.20:28:58::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcf
TRACE::2020-11-06.20:28:58::SCWBDomain::g_v3_6/src'

TRACE::2020-11-06.20:28:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.20:28:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.20:28:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.20:28:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:58::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmap
TRACE::2020-11-06.20:28:58::SCWBDomain::s_v2_6/src'

TRACE::2020-11-06.20:28:58::SCWBDomain::"Compiling dmaps"

TRACE::2020-11-06.20:28:59::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps
TRACE::2020-11-06.20:28:59::SCWBDomain::_v2_6/src'

TRACE::2020-11-06.20:28:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.20:28:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.20:28:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.20:28:59::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:28:59::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emac
TRACE::2020-11-06.20:28:59::SCWBDomain::ps_v3_11/src'

TRACE::2020-11-06.20:28:59::SCWBDomain::"Compiling emacps"

TRACE::2020-11-06.20:29:00::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacp
TRACE::2020-11-06.20:29:00::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.20:29:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.20:29:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:00::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio
TRACE::2020-11-06.20:29:00::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.20:29:00::SCWBDomain::"Compiling gpiops"

TRACE::2020-11-06.20:29:01::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiop
TRACE::2020-11-06.20:29:01::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.20:29:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.20:29:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:01::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspi
TRACE::2020-11-06.20:29:01::SCWBDomain::ps_v3_7/src'

TRACE::2020-11-06.20:29:01::SCWBDomain::"Compiling qspips"

TRACE::2020-11-06.20:29:01::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspip
TRACE::2020-11-06.20:29:01::SCWBDomain::s_v3_7/src'

TRACE::2020-11-06.20:29:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.20:29:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:01::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scug
TRACE::2020-11-06.20:29:01::SCWBDomain::ic_v4_2/src'

TRACE::2020-11-06.20:29:01::SCWBDomain::"Compiling scugic"

TRACE::2020-11-06.20:29:02::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugi
TRACE::2020-11-06.20:29:02::SCWBDomain::c_v4_2/src'

TRACE::2020-11-06.20:29:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.20:29:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:29:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:29:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scut
TRACE::2020-11-06.20:29:02::SCWBDomain::imer_v2_2/src'

TRACE::2020-11-06.20:29:02::SCWBDomain::"Compiling scutimer"

TRACE::2020-11-06.20:29:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuti
TRACE::2020-11-06.20:29:03::SCWBDomain::mer_v2_2/src'

TRACE::2020-11-06.20:29:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.20:29:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuw
TRACE::2020-11-06.20:29:03::SCWBDomain::dt_v2_2/src'

TRACE::2020-11-06.20:29:03::SCWBDomain::"Compiling scuwdt"

TRACE::2020-11-06.20:29:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwd
TRACE::2020-11-06.20:29:03::SCWBDomain::t_v2_2/src'

TRACE::2020-11-06.20:29:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.20:29:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-06.20:29:03::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-06.20:29:03::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-11-06.20:29:03::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps
TRACE::2020-11-06.20:29:03::SCWBDomain::_v3_9/src'

TRACE::2020-11-06.20:29:03::SCWBDomain::"Compiling sdps"

TRACE::2020-11-06.20:29:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_
TRACE::2020-11-06.20:29:04::SCWBDomain::v3_9/src'

TRACE::2020-11-06.20:29:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.20:29:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.20:29:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.20:29:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.20:29:04::SCWBDomain::dalone_v7_2/src'

TRACE::2020-11-06.20:29:04::SCWBDomain::"Compiling standalone"

TRACE::2020-11-06.20:29:08::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stan
TRACE::2020-11-06.20:29:08::SCWBDomain::dalone_v7_2/src/profile'

TRACE::2020-11-06.20:29:08::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.20:29:08::SCWBDomain::alone_v7_2/src/profile'

TRACE::2020-11-06.20:29:08::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-11-06.20:29:08::SCWBDomain::alone_v7_2/src'

TRACE::2020-11-06.20:29:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.20:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:08::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcp
TRACE::2020-11-06.20:29:08::SCWBDomain::s_v3_11/src'

TRACE::2020-11-06.20:29:08::SCWBDomain::"Compiling ttcps"

TRACE::2020-11-06.20:29:08::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps
TRACE::2020-11-06.20:29:08::SCWBDomain::_v3_11/src'

TRACE::2020-11-06.20:29:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.20:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:08::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uart
TRACE::2020-11-06.20:29:08::SCWBDomain::ps_v3_9/src'

TRACE::2020-11-06.20:29:08::SCWBDomain::"Compiling uartps"

TRACE::2020-11-06.20:29:09::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartp
TRACE::2020-11-06.20:29:09::SCWBDomain::s_v3_9/src'

TRACE::2020-11-06.20:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.20:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.20:29:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.20:29:09::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:09::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbp
TRACE::2020-11-06.20:29:09::SCWBDomain::s_v2_5/src'

TRACE::2020-11-06.20:29:09::SCWBDomain::"Compiling usbps"

TRACE::2020-11-06.20:29:10::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps
TRACE::2020-11-06.20:29:10::SCWBDomain::_v2_5/src'

TRACE::2020-11-06.20:29:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.20:29:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:10::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadc
TRACE::2020-11-06.20:29:10::SCWBDomain::ps_v2_4/src'

TRACE::2020-11-06.20:29:10::SCWBDomain::"Compiling xadcps"

TRACE::2020-11-06.20:29:11::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcp
TRACE::2020-11-06.20:29:11::SCWBDomain::s_v2_4/src'

TRACE::2020-11-06.20:29:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-06.20:29:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:11::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilf
TRACE::2020-11-06.20:29:11::SCWBDomain::fs_v4_3/src'

TRACE::2020-11-06.20:29:11::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-11-06.20:29:12::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilff
TRACE::2020-11-06.20:29:12::SCWBDomain::s_v4_3/src'

TRACE::2020-11-06.20:29:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-06.20:29:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:12::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilr
TRACE::2020-11-06.20:29:12::SCWBDomain::sa_v1_6/src'

TRACE::2020-11-06.20:29:12::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrs
TRACE::2020-11-06.20:29:12::SCWBDomain::a_v1_6/src'

TRACE::2020-11-06.20:29:12::SCWBDomain::'Finished building libraries'

TRACE::2020-11-06.20:29:12::SCWBDomain::make[1]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-06.20:29:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-11-06.20:29:12::SCWBDomain::exa9_0/include -I.

TRACE::2020-11-06.20:29:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.20:29:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.20:29:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-11-06.20:29:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.20:29:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-06.20:29:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-11-06.20:29:13::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.20:29:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-06.20:29:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-06.20:29:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.20:29:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-11-06.20:29:13::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-06.20:29:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-11-06.20:29:13::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-06.20:29:13::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-11-06.20:29:13::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-11-06.20:29:13::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-11-06.20:29:13::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-11-06.20:29:13::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-11-06.20:29:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-06.20:29:14::SCWSystem::Not a boot domain 
LOG::2020-11-06.20:29:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-06.20:29:14::SCWDomain::Generating domain artifcats
TRACE::2020-11-06.20:29:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-06.20:29:14::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/qemu/
TRACE::2020-11-06.20:29:14::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/qemu/
TRACE::2020-11-06.20:29:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-06.20:29:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.20:29:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.20:29:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.20:29:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.20:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.20:29:14::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:29:14::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.20:29:14::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:29:14::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-06.20:29:14::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:29:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-06.20:29:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-06.20:29:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-06.20:29:14::SCWMssOS::doing bsp build ... 
TRACE::2020-11-06.20:29:14::SCWMssOS::System Command Ran  E: & cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.20:29:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.20:29:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-06.20:29:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-06.20:29:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.20:29:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.20:29:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:29:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:29:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:29:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:29:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.20:29:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.20:29:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.20:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-06.20:29:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-06.20:29:14::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.20:29:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.20:29:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-06.20:29:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-06.20:29:15::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:29:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:29:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-06.20:29:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-06.20:29:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-06.20:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.20:29:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.20:29:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:15::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-06.20:29:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-06.20:29:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-06.20:29:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-06.20:29:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:16::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-06.20:29:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-06.20:29:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-06.20:29:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-06.20:29:16::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:16::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-06.20:29:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-06.20:29:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.20:29:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.20:29:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:16::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-06.20:29:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-06.20:29:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:17::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-06.20:29:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-06.20:29:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.20:29:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.20:29:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:17::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-06.20:29:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-06.20:29:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-06.20:29:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-06.20:29:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:18::SCWMssOS::"Compiling emacps"

TRACE::2020-11-06.20:29:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-06.20:29:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:19::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-06.20:29:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-06.20:29:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:20::SCWMssOS::"Compiling qspips"

TRACE::2020-11-06.20:29:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-06.20:29:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:21::SCWMssOS::"Compiling scugic"

TRACE::2020-11-06.20:29:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-06.20:29:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-06.20:29:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-06.20:29:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:21::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-06.20:29:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-06.20:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:22::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-06.20:29:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-06.20:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-06.20:29:22::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-06.20:29:22::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-06.20:29:22::SCWMssOS::"Compiling sdps"

TRACE::2020-11-06.20:29:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-06.20:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-06.20:29:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-06.20:29:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:23::SCWMssOS::"Compiling standalone"

TRACE::2020-11-06.20:29:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-06.20:29:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:26::SCWMssOS::"Compiling ttcps"

TRACE::2020-11-06.20:29:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-06.20:29:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:27::SCWMssOS::"Compiling uartps"

TRACE::2020-11-06.20:29:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-06.20:29:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-06.20:29:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-06.20:29:28::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-06.20:29:28::SCWMssOS::"Compiling usbps"

TRACE::2020-11-06.20:29:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-06.20:29:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-06.20:29:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-06.20:29:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-06.20:29:29::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-06.20:29:29::SCWMssOS::'Finished building libraries'

TRACE::2020-11-06.20:29:30::SCWMssOS::Copying to export directory.
TRACE::2020-11-06.20:29:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-06.20:29:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-06.20:29:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-06.20:29:30::SCWSystem::Completed Processing the sysconfig hdmi_vdma
LOG::2020-11-06.20:29:30::SCWPlatform::Completed generating the artifacts for system configuration hdmi_vdma
TRACE::2020-11-06.20:29:30::SCWPlatform::Started preparing the platform 
TRACE::2020-11-06.20:29:30::SCWSystem::Writing the bif file for system config hdmi_vdma
TRACE::2020-11-06.20:29:30::SCWSystem::dir created 
TRACE::2020-11-06.20:29:30::SCWSystem::Writing the bif 
TRACE::2020-11-06.20:29:30::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-06.20:29:30::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-06.20:29:30::SCWPlatform::Completed generating the platform
TRACE::2020-11-06.20:29:30::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.20:29:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-06.20:29:30::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-06.20:29:30::SCWMssOS::Commit changes completed.
TRACE::2020-11-06.20:29:30::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:29:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-06.20:29:30::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-06.20:29:30::SCWMssOS::Commit changes completed.
TRACE::2020-11-06.20:29:30::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.20:29:30::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.20:29:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.20:29:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.20:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.20:29:30::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.20:29:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.20:29:30::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-06.20:29:30::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.20:29:30::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.20:29:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.20:29:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.20:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.20:29:30::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:29:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.20:29:30::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:29:30::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-06.20:29:30::SCWPlatform::updated the xpfm file.
TRACE::2020-11-06.20:29:30::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-06.20:29:30::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-06.20:29:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-06.20:29:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-11-06.20:29:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-11-06.20:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-06.20:29:30::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-06.20:29:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-06.20:29:30::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:07::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:07::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:07::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:07::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:07::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWReader::Active system found as  hdmi_vdma
TRACE::2020-11-07.10:14:10::SCWReader::Handling sysconfig hdmi_vdma
TRACE::2020-11-07.10:14:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-07.10:14:10::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-07.10:14:10::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-07.10:14:10::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-07.10:14:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-07.10:14:10::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-07.10:14:10::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:14:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:14:10::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-07.10:14:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWReader::No isolation master present  
TRACE::2020-11-07.10:14:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-07.10:14:10::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-07.10:14:10::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:10::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-07.10:14:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-07.10:14:10::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:14:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:14:10::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-07.10:14:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:10::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:10::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:10::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:10::SCWReader::No isolation master present  
TRACE::2020-11-07.10:14:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:14::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa
TRACE::2020-11-07.10:14:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:17::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:17::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:17::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2020-11-07.10:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-07.10:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:17::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:17::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2020-11-07.10:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:17::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:14:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:14:17::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:17::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-07.10:14:17::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:14:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:14:17::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-07.10:14:17::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:17::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:17::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-07.10:14:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-11-07.10:14:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-07.10:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-07.10:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-07.10:14:20::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-07.10:14:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-07.10:14:20::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:14:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:14:20::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:20::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-07.10:14:20::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-07.10:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-07.10:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:20::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-07.10:14:20::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-07.10:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:20::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:20::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:20::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-07.10:14:26::SCWPlatform::Started generating the artifacts platform hdmi_vdma
TRACE::2020-11-07.10:14:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-07.10:14:26::SCWPlatform::Started generating the artifacts for system configuration hdmi_vdma
LOG::2020-11-07.10:14:26::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-07.10:14:26::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-07.10:14:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-07.10:14:26::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-07.10:14:26::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-07.10:14:26::SCWSystem::Not a boot domain 
LOG::2020-11-07.10:14:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-07.10:14:26::SCWDomain::Generating domain artifcats
TRACE::2020-11-07.10:14:26::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-07.10:14:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/qemu/
TRACE::2020-11-07.10:14:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/qemu/
TRACE::2020-11-07.10:14:26::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-07.10:14:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:27::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:27::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-07.10:14:27::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-07.10:14:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-07.10:14:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-07.10:14:27::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-07.10:14:27::SCWMssOS::Copying to export directory.
TRACE::2020-11-07.10:14:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-07.10:14:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-07.10:14:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-07.10:14:27::SCWSystem::Completed Processing the sysconfig hdmi_vdma
LOG::2020-11-07.10:14:27::SCWPlatform::Completed generating the artifacts for system configuration hdmi_vdma
TRACE::2020-11-07.10:14:27::SCWPlatform::Started preparing the platform 
TRACE::2020-11-07.10:14:27::SCWSystem::Writing the bif file for system config hdmi_vdma
TRACE::2020-11-07.10:14:27::SCWSystem::dir created 
TRACE::2020-11-07.10:14:27::SCWSystem::Writing the bif 
TRACE::2020-11-07.10:14:27::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-07.10:14:27::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-07.10:14:27::SCWPlatform::Completed generating the platform
TRACE::2020-11-07.10:14:27::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:14:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:14:27::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:27::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:14:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:14:27::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:14:27::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:27::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:27::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:27::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:27::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-07.10:14:27::SCWPlatform::updated the xpfm file.
TRACE::2020-11-07.10:14:27::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:14:27::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:14:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:14:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-07.10:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:14:27::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:14:27::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:14:27::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:39::SCWPlatform::Clearing the existing platform
TRACE::2020-11-07.10:28:39::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-07.10:28:39::SCWBDomain::clearing the fsbl build
TRACE::2020-11-07.10:28:39::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:39::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:39::SCWSystem::Clearing the domains completed.
TRACE::2020-11-07.10:28:39::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-07.10:28:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:39::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWReader::Active system found as  hdmi_vdma
TRACE::2020-11-07.10:28:41::SCWReader::Handling sysconfig hdmi_vdma
TRACE::2020-11-07.10:28:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-07.10:28:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-07.10:28:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-07.10:28:41::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-07.10:28:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-07.10:28:41::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:28:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:28:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-07.10:28:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:28:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:28:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:28:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-07.10:28:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:28:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:41::SCWReader::No isolation master present  
TRACE::2020-11-07.10:28:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-07.10:28:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-07.10:28:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:42::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:42::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:28:42::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-07.10:28:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-07.10:28:42::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:28:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:28:42::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:28:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-07.10:28:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-07.10:28:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:42::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:28:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:42::SCWReader::No isolation master present  
TRACE::2020-11-07.10:28:55::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:55::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:55::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:55::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:55::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:55::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:55::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:55::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:55::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa
TRACE::2020-11-07.10:28:55::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:57::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-07.10:28:57::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:57::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:58::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:28:58::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-11-07.10:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-11-07.10:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:58::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:28:58::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-11-07.10:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:28:58::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:28:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:28:58::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:28:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-07.10:28:58::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:28:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:28:58::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:28:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-07.10:28:58::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:28:58::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:28:58::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:28:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:28:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-07.10:29:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-11-07.10:29:00::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:29:00::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-07.10:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-07.10:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:29:00::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-07.10:29:00::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-07.10:29:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-07.10:29:00::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:29:00::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:29:00::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:29:00::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-07.10:29:00::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:29:00::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:29:00::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-07.10:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-07.10:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:29:00::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:29:00::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:29:00::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:29:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-07.10:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-07.10:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:29:00::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:29:00::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:29:01::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:29:01::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-07.10:30:39::SCWPlatform::Started generating the artifacts platform hdmi_vdma
TRACE::2020-11-07.10:30:39::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-07.10:30:39::SCWPlatform::Started generating the artifacts for system configuration hdmi_vdma
LOG::2020-11-07.10:30:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-07.10:30:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-07.10:30:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-07.10:30:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-07.10:30:39::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-07.10:30:39::SCWSystem::Not a boot domain 
LOG::2020-11-07.10:30:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-07.10:30:39::SCWDomain::Generating domain artifcats
TRACE::2020-11-07.10:30:39::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-07.10:30:39::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/qemu/
TRACE::2020-11-07.10:30:39::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/sw/hdmi_vdma/standalone_domain/qemu/
TRACE::2020-11-07.10:30:39::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-07.10:30:39::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:39::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:30:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:30:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-07.10:30:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-07.10:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:30:39::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:30:39::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:30:40::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-07.10:30:40::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-07.10:30:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-07.10:30:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-07.10:30:40::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-07.10:30:40::SCWMssOS::Copying to export directory.
TRACE::2020-11-07.10:30:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-07.10:30:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-07.10:30:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-07.10:30:40::SCWSystem::Completed Processing the sysconfig hdmi_vdma
LOG::2020-11-07.10:30:40::SCWPlatform::Completed generating the artifacts for system configuration hdmi_vdma
TRACE::2020-11-07.10:30:40::SCWPlatform::Started preparing the platform 
TRACE::2020-11-07.10:30:40::SCWSystem::Writing the bif file for system config hdmi_vdma
TRACE::2020-11-07.10:30:40::SCWSystem::dir created 
TRACE::2020-11-07.10:30:40::SCWSystem::Writing the bif 
TRACE::2020-11-07.10:30:40::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-07.10:30:40::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-07.10:30:40::SCWPlatform::Completed generating the platform
TRACE::2020-11-07.10:30:40::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:30:40::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:30:40::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-07.10:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-07.10:30:40::SCWMssOS::Commit changes completed.
TRACE::2020-11-07.10:30:40::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:30:40::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-07.10:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-07.10:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:30:40::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:30:40::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:30:40::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-07.10:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-07.10:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:30:40::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:30:40::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_vdma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_vdma",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_vdma",
	"systems":	[{
			"systemName":	"hdmi_vdma",
			"systemDesc":	"hdmi_vdma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_vdma",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-07.10:30:40::SCWPlatform::updated the xpfm file.
TRACE::2020-11-07.10:30:40::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw
TRACE::2020-11-07.10:30:40::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/hw/design_1_wrapper.xsa
TRACE::2020-11-07.10:30:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-07.10:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-11-07.10:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-11-07.10:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-07.10:30:40::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-07.10:30:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-07.10:30:40::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/ps7_cortexa9_0/standalone_domain/bsp/system.mss
