# 16-bit signed Booth Multiplier
This particular implementation is a high-performance 16x16 bit pipelined Booth Multiplier with Wallace tree Structure. It is released subject to the terms of the MIT License which can be found in this distribution of the Verilog code in a file called LICENSE.





