{-# LANGUAGE RecordWildCards #-}
{-# LANGUAGE PatternSynonyms #-}
{-# LANGUAGE LambdaCase #-}
{-# LANGUAGE OverloadedStrings #-}


-- | X86 registers
module Haskus.Arch.X86_64.ISA.Register
   ( X86RegFamP
   , X86RegFamT
   , X86RegFam
   , X86Reg
   , RegBank (..)
   , RegType (..)
   , SubRegType (..)
   , regSupportRex
   , regRequireRex
   , getModeRegisters
   , regGPR
   , setRegFamId
   -- * Names
   , registerName
   -- ** Special registers
   , pattern R_CR32
   , pattern R_CR64
   , pattern R_DR32
   , pattern R_DR64
   -- ** Flags registers
   , pattern R_Flags
   , pattern R_Flags16
   , pattern R_Flags32
   , pattern R_Flags64
   -- ** Vector registers
   , pattern R_MMX
   , pattern R_XMM
   , pattern R_YMM
   , pattern R_ZMM
   -- ** FPU registers
   , pattern R_ST
   -- ** Segment registers
   , pattern R_Seg
   , pattern R_ES
   , pattern R_CS
   , pattern R_FS
   , pattern R_DS
   , pattern R_SS
   , pattern R_GS
   -- ** Instruction pointers
   , pattern R_IP
   , pattern R_EIP
   , pattern R_RIP
   -- ** General purpose registers
   , pattern R_GPRh
   , pattern R_GPR
   , pattern R_AL 
   , pattern R_BL 
   , pattern R_CL 
   , pattern R_DL
   , pattern R_AH 
   , pattern R_BH 
   , pattern R_CH 
   , pattern R_DH
   , pattern R_AX 
   , pattern R_BX 
   , pattern R_CX 
   , pattern R_DX
   , pattern R_BP 
   , pattern R_SP 
   , pattern R_DI 
   , pattern R_SI
   , pattern R_BPL 
   , pattern R_SPL 
   , pattern R_DIL 
   , pattern R_SIL
   , pattern R_EAX 
   , pattern R_EBX 
   , pattern R_ECX 
   , pattern R_EDX
   , pattern R_EBP 
   , pattern R_ESP 
   , pattern R_EDI 
   , pattern R_ESI
   , pattern R_RAX 
   , pattern R_RBX 
   , pattern R_RCX 
   , pattern R_RDX
   , pattern R_RBP 
   , pattern R_RSP 
   , pattern R_RDI 
   , pattern R_RSI
   , pattern R_R8  
   , pattern R_R9  
   , pattern R_R10 
   , pattern R_R11
   , pattern R_R12 
   , pattern R_R13 
   , pattern R_R14 
   , pattern R_R15
   , pattern R_R8L 
   , pattern R_R9L 
   , pattern R_R10L
   , pattern R_R11L
   , pattern R_R12L
   , pattern R_R13L
   , pattern R_R14L
   , pattern R_R15L
   , pattern R_R8W 
   , pattern R_R9W 
   , pattern R_R10W
   , pattern R_R11W
   , pattern R_R12W
   , pattern R_R13W
   , pattern R_R14W
   , pattern R_R15W
   , pattern R_R8D 
   , pattern R_R9D 
   , pattern R_R10D
   , pattern R_R11D
   , pattern R_R12D
   , pattern R_R13D
   , pattern R_R14D
   , pattern R_R15D
   -- * Families
   , regFamST
   , regFamVec64
   , regFamVec128
   , regFamVec256
   , regFamFixed
   , regFamSegment
   , regFamControl
   , regFamDebug
   , regFamGPR8
   , regFamGPR16
   , regFamGPR32
   , regFamGPR64
   , regFamGPR32o64
   , regFam32o64W
   , regFam128o256L
   , regFamGPR
   , regFamGPRh
   , regFamCounter
   , regFamAccu
   , regFamStackPtr
   , regFamStackBase
   , regFamAX'
   , regFamAX
   , regFamBX
   , regFamCX
   , regFamDX
   , regFamSI
   , regFamDI
   , setRegFamType
   )
where

import Haskus.Arch.Common.Register
import Haskus.Arch.X86_64.ISA.Size
import Haskus.Arch.X86_64.ISA.Solver
import Haskus.Arch.X86_64.ISA.Mode
import Haskus.Utils.Solver
import qualified Haskus.Utils.List as List
import Haskus.Utils.Text (Text,tshow)

import Data.Set as Set

-- | Predicated register family
type X86RegFamP  = RegFamP X86Pred X86Err RegBank RegType

-- | Register family
type X86RegFamT  = RegFamT RegBank RegType

-- | Register family
type X86RegFam t = RegFam t RegBank RegType

-- | Register
type X86Reg      = Reg RegBank RegType

-- | Register type
data RegType
   = FullReg
   | SubReg SubRegType
   deriving (Show,Eq,Ord)

-- | Sub register type
data SubRegType
   = SubLow  !Word -- ^ Low  n-bit of a register
   | SubHigh !Word -- ^ High n-bit of a register
   | SubEven !Word -- ^ [n-1:0] and [3n-1:2n], etc.
   | SubOdd  !Word -- ^ [2n-1:n] and [4n-1:3n], etc.
   deriving (Show,Eq,Ord)


-- | X86 register banks
data RegBank
   = GPR     -- ^ General purpose register bank
   | Vec     -- ^ Vector register bank
   | FP      -- ^ FP stack bank
   | Seg     -- ^ Segment bank
   | Control -- ^ Control register bank
   | Debug   -- ^ Debug register bank
   | IP      -- ^ Instruction pointer
   | Flags   -- ^ Flags
   deriving (Show,Eq,Ord)


---------------------------------------------------------------------
-- ENCODINGS
---------------------------------------------------------------------

-- | Indicate if the register can be encoded with a REX prefix
regSupportRex :: X86Reg -> Bool
regSupportRex r = case r of
   R_AH -> False
   R_BH -> False
   R_CH -> False
   R_DH -> False
   _    -> True

-- | Indicate if the register requires a REX prefix
regRequireRex :: X86Reg -> Bool
regRequireRex r = case r of
   R_BPL -> True
   R_SPL -> True
   R_DIL -> True
   R_SIL -> True
   _     -> registerId r >= 8
   
-- | Create a GPR register from its code
regGPR :: Bool -> Word -> Word -> X86Reg
regGPR useExtRegs sz r
   | r > 15    = error ("Invalid general-purpose register id: " ++ show r)
   -- handle AH,BH,CH,DH
   | not useExtRegs && sz == 8 && 4 <= r && r <= 7 = R_GPRh (r-4)
   | otherwise                                     = R_GPR r sz


-- | Set the register Id
--
-- This function deals with the translation of the Id for AH,BH,CH and DH vs
-- SIL,DIL,BPL,SPL.  It also fixes the register offset in this case.
setRegFamId :: Bool -> Word -> X86RegFamT -> X86RegFamT
setRegFamId useExtRegs rawId fam = fam
   { regFamId     = trySetCSet regId     (regFamId     fam)
   , regFamOffset = trySetCSet regOffset (regFamOffset fam)
   }
   where
      -- get the adjusted register id and the offset
      (regId,regOffset) = case fam of
         -- Check if we have a GPR of size 8 whose offset is OneOf[0,8].
         -- Fix the offset and the id.
         RegFam (Singleton GPR) _ (Singleton 8) (OneOf [0,8]) _
            | not useExtRegs && 4 <= rawId && rawId <= 7 -> (rawId-4, 8)
         _ -> (rawId,0)
   
---------------------------------------------------------------------
-- REGISTERS PER MODE
---------------------------------------------------------------------

-- | Return X86 registers for the selected mode
getModeRegisters :: X86Mode -> Set X86Reg
getModeRegisters mode = Set.unions $ fmap Set.fromList regSets
   where
      regSets = case mode of
         LongMode Long64bitMode ->
            [ regsL64,regsH,regsX64,regsE64,regsR -- General purpose registers (GPRs)
            , regsFPU, regsMMX                    -- 64 bit Media and Floating-Point registers
            , regsXMM 16, regsYMM 16              -- SSE Media registers
            , [R_RIP]                             -- Instruction pointer
            , [R_Flags64]                         -- Flags
            , [R_CS,R_FS,R_GS]                    -- Segments
            ]
         LongMode CompatibilityMode ->
            [ regsL,regsH,regsX,regsE             -- General purpose registers (GPRs)
            , regsFPU, regsMMX                    -- 64 bit Media and Floating-Point registers
            , regsXMM 8, regsYMM 8                -- SSE Media registers
            , [R_EIP]                             -- Instruction pointer
            , [R_Flags32]                         -- Flags
            , regSegs32                           -- Segments
            ]
         LegacyMode ProtectedMode ->
            [ regsL,regsH,regsX,regsE             -- General purpose registers (GPRs)
            , regsFPU, regsMMX                    -- 64 bit Media and Floating-Point registers
            , regsXMM 8, regsYMM 8                -- SSE Media registers
            , [R_EIP]                             -- Instruction pointer
            , [R_Flags32]                         -- Flags
            , regSegs32                           -- Segments
            ]
         LegacyMode Virtual8086Mode ->
            [ regsL,regsH,regsX                   -- General purpose registers (GPRs)
            , regsFPU, regsMMX                    -- 64 bit Media and Floating-Point registers
            , [R_IP]                              -- Instruction pointer
            , [R_Flags16]                         -- Flags
            , regSegs16                           -- Segments
            ]
         LegacyMode RealMode ->
            [ regsL,regsH,regsX                   -- General purpose registers (GPRs)
            , regsFPU                             -- 64 bit Media and Floating-Point registers
            , [R_IP]                              -- Instruction pointer
            , [R_Flags16]                         -- Flags
            , regSegs16                           -- Segments
            ]

      regsL               = fmap (flip R_GPR 8)  [0..3]         -- al,bl,cl,dl
      regsH               = fmap R_GPRh          [0..3]         -- ah,bh,ch,dh
      regsX               = fmap (flip R_GPR 16) [0..7]         -- ax, bx, cx, dx, bp, si, di, sp
      regsE               = fmap (flip R_GPR 32) [0..7]         -- eax, ebx, ecx, edx, ebp, esi, edi, esp
      regsL64             = fmap (flip R_GPR 8)  [0..15]        -- al,...,R15L
      regsX64             = fmap (flip R_GPR 16) [0..15]        -- ax,...,R15W
      regsE64             = fmap (flip R_GPR 32) [0..15]        -- eax,...,R15D
      regsR               = fmap (flip R_GPR 64) [0..15]        -- rax, rbx, ..., r15
      regsFPU             = fmap R_ST            [0..7]         -- ST(0)..ST(7)
      regsMMX             = fmap R_MMX           [0..7]         -- MM0..MM7
      regsXMM       count = fmap R_XMM           [0..count-1]   -- XMM0..XMMn
      regsYMM       count = fmap R_YMM           [0..count-1]   -- YMM0..YMMn
      regSegs16           = [R_CS,R_DS,R_ES,R_SS]
      regSegs32           = [R_CS,R_DS,R_ES,R_FS,R_GS,R_SS]

---------------------------------------------------------------------
-- REGISTER NAMES
---------------------------------------------------------------------

-- Note [Registers]
-- ~~~~~~~~~~~~~~~~
--
-- Names history
-- -------------
--
-- General purpose registers:
--
--    * In the 8080, 8-bit registers were single letters: A,B,C,D...
--
--    * In the 8086, registers have been extended to 16-bit, hence their names
--    were extended too: AX,BX,CX,DX...  It was also possible to index
--    sub-registers (lower and higher parts), hence the aliased registers:
--    AH,AL,BH,BL,CH,CL...
--
--    * In the 80386, registers have been extended again to 32-bit. We could
--    have had AXX, BXX, etc. but instead we've got: EAX,EBX,ECX...
--
--    * With x86-64, registers have been extended again: RAX,RBX,RCX...
--    Additional general purpose registers have been added. We could have had
--    REX,RFX,RGX... but instead we've got: R8,R9,R10... and their aliased
--    sub-registers are R8L (low), R8W (word), R8D (double-word), hence R8 is in
--    fact R8Q (quad-word) or REX, and RAX is R0 or R0Q.
--
-- Vector registers:
--
--    * It started with MMX registers: MM0-MM7 ("MultiMedia eXtension", 64-bit).
--    These registers alias the FPU stack (st(0),st(1),etc. 80-bit: the
--    extraneous bits of the FPU registers are set to 1 when MMX is used and
--    their tag word is set to "valid").
--
--    * SSE (Streaming SIMD Extensions) introduced XMM registers: XMM0-XMM7
--    (128-bit). They don't alias the MMX registers!
--
--    * AVX (Advanced Vector Extensions) introduced YMM registers: YMM0-YMM15
--    (256-bit), aliasing XMM registers. XMM8-XMM15 have been added too.
--
--    * AVX-512 introduced ZMM registers: ZMM0-ZMM31 (512-bit), aliasing YMM
--    registers. YMM and XMM registers have been added accordingly.
--
--    We're eager to know the naming of the future generation! XZMM? ZMMX? ZZMM?
--
-- Register naming
-- ---------------
--
-- To clean up the naming mess, we use the following representation:
--
--    Reg bank id size offset mask
--
--    Bank can be:
--       G for general purpose register
--       V for vector registers
--       FP for the FP stack
--       ...
--
--    Mask is used to refer to a subset of the bits in the register, e.g.
--    some low/high order bits or some even/odd words (for vector registers).
--
--    R G 0 32 0  Full = EAX
--    R G 1 64 0  Full = RCX (yes B,C and D are shuffled in X86's encoding)
--    R G 2 16 0  Full = DX
--    R G 3 8  0  Full = BL
--    R G 3 8  8  Full = BH
--    R V 0 128 0 Full = XMM0
--    R V 1 256 0 Full = YMM1
--
-- So hopefully we can forget about the crazy inherited naming.
--
--
-- Sub-registers
-- -------------
--
-- When using a sub-register, it can have an effect on the whole register or
-- on the whole register bank:
--    * AVX-128 operation on an XMM register may zero the upper part (in YMM,ZMM)
--    * MMX operations modify the ST registers and their tags
--
-- Some sub-registers are not encodable in every context (legacy AH,BH,etc.,
-- newer DIL,SIL,etc.).
--
-- SSE operations on XMM registers that have been used by an AVX
-- operations may be more costly:
--    * the system has to maintain the contents of the upper parts of YMM,ZMM if
--    they aren't set to zero
--    * VZEROUPPER and VZEROALL AVX instructions can be used to switch back to
--    SSE without additional overhead
--
-- See:
-- * https://software.intel.com/en-us/articles/intel-avx-state-transitions-migrating-sse-code-to-avx
-- * https://software.intel.com/en-us/articles/avoiding-avx-sse-transition-penalties
--

-- | Match FPU registers
pattern R_ST :: Word -> X86Reg
pattern R_ST t = Reg FP t 80 0 FullReg

-- | Match MMX registers
pattern R_MMX :: Word -> X86Reg
pattern R_MMX t = Reg FP t 64 0 FullReg

-- | Match XMM registers
pattern R_XMM :: Word -> X86Reg
pattern R_XMM t = Reg Vec t 128 0 FullReg

-- | Match YMM registers
pattern R_YMM :: Word -> X86Reg
pattern R_YMM t = Reg Vec t 256 0 FullReg

-- | Match ZMM registers
pattern R_ZMM :: Word -> X86Reg
pattern R_ZMM t = Reg Vec t 512 0 FullReg

-- | Match control register in 32-bit modes
pattern R_CR32 :: Word -> X86Reg
pattern R_CR32 t = Reg Control t 32 0 FullReg

-- | Match control register in 64-bit modes
pattern R_CR64 :: Word -> X86Reg
pattern R_CR64 t = Reg Control t 64 0 FullReg

-- | Debug registers
pattern R_DR32 :: Word -> X86Reg
pattern R_DR32 t = Reg Debug t 32 0 FullReg

-- | Debug registers
pattern R_DR64 :: Word -> X86Reg
pattern R_DR64 t = Reg Debug t 64 0 FullReg

---------------------------------------
-- Flags registers
---------------------------------------

-- | Flags registers
pattern R_Flags :: Word -> X86Reg
pattern R_Flags s = Reg Flags 0 s 0 FullReg

-- | Flags16 register
pattern R_Flags16 :: X86Reg
pattern R_Flags16 = Reg Flags 0 16 0 FullReg

-- | Flags32 register
pattern R_Flags32 :: X86Reg
pattern R_Flags32 = Reg Flags 0 32 0 FullReg

-- | Flags64 register
pattern R_Flags64 :: X86Reg
pattern R_Flags64 = Reg Flags 0 64 0 FullReg

---------------------------------------
-- Segment registers
---------------------------------------

-- | Segment registers
pattern R_Seg :: Word -> X86Reg
pattern R_Seg t = Reg Seg t 16 0 FullReg

-- | ES segment
pattern R_ES :: X86Reg
pattern R_ES = R_Seg 0

-- | CS segment
pattern R_CS :: X86Reg
pattern R_CS = R_Seg 1

-- | SS segment
pattern R_SS :: X86Reg
pattern R_SS = R_Seg 2

-- | DS segment
pattern R_DS :: X86Reg
pattern R_DS = R_Seg 3

-- | FS segment
pattern R_FS :: X86Reg
pattern R_FS = R_Seg 4

-- | GS segment
pattern R_GS :: X86Reg
pattern R_GS = R_Seg 5


---------------------------------------
-- Instruction pointer
---------------------------------------

-- | IP
pattern R_IP :: X86Reg
pattern R_IP = Reg IP 0 16 0 FullReg

-- | EIP
pattern R_EIP :: X86Reg
pattern R_EIP = Reg IP 0 32 0 FullReg

-- | RIP
pattern R_RIP :: X86Reg
pattern R_RIP = Reg IP 0 64 0 FullReg

---------------------------------------
-- General purpose registers
---------------------------------------

-- | Match general purpose higher 8-bit registers
pattern R_GPRh :: Word -> X86Reg
pattern R_GPRh t = Reg GPR t 8 8 FullReg

-- | General purpose register
pattern R_GPR :: Word -> Word -> X86Reg
pattern R_GPR t sz = Reg GPR t sz 0 FullReg

------------
-- 8 bit
------------

-- | AL
pattern R_AL :: X86Reg
pattern R_AL = R_GPR 0 8

-- | CL
pattern R_CL :: X86Reg
pattern R_CL = R_GPR 1 8

-- | DL
pattern R_DL :: X86Reg
pattern R_DL = R_GPR 2 8

-- | BL
pattern R_BL :: X86Reg
pattern R_BL = R_GPR 3 8

-- | AH
pattern R_AH :: X86Reg
pattern R_AH = R_GPRh 0

-- | CH
pattern R_CH :: X86Reg
pattern R_CH = R_GPRh 1

-- | DH
pattern R_DH :: X86Reg
pattern R_DH = R_GPRh 2

-- | BH
pattern R_BH :: X86Reg
pattern R_BH = R_GPRh 3


-- | SPL
pattern R_SPL :: X86Reg
pattern R_SPL = R_GPR 4 8

-- | BPL
pattern R_BPL :: X86Reg
pattern R_BPL = R_GPR 5 8

-- | SIL
pattern R_SIL :: X86Reg
pattern R_SIL = R_GPR 6 8

-- | DIL
pattern R_DIL :: X86Reg
pattern R_DIL = R_GPR 7 8

-- | R8L
pattern R_R8L :: X86Reg
pattern R_R8L = R_GPR 8 8

-- | R9L
pattern R_R9L :: X86Reg
pattern R_R9L = R_GPR 9 8

-- | R10L
pattern R_R10L :: X86Reg
pattern R_R10L = R_GPR 10 8

-- | R11L
pattern R_R11L :: X86Reg
pattern R_R11L = R_GPR 11 8

-- | R12L
pattern R_R12L :: X86Reg
pattern R_R12L = R_GPR 12 8

-- | R13L
pattern R_R13L :: X86Reg
pattern R_R13L = R_GPR 13 8

-- | R14L
pattern R_R14L :: X86Reg
pattern R_R14L = R_GPR 14 8

-- | R15L
pattern R_R15L :: X86Reg
pattern R_R15L = R_GPR 15 8

------------
-- 16 bit
------------

-- | AX
pattern R_AX :: X86Reg
pattern R_AX = R_GPR 0 16

-- | CX
pattern R_CX :: X86Reg
pattern R_CX = R_GPR 1 16

-- | DX
pattern R_DX :: X86Reg
pattern R_DX = R_GPR 2 16

-- | BX
pattern R_BX :: X86Reg
pattern R_BX = R_GPR 3 16

-- | SP
pattern R_SP :: X86Reg
pattern R_SP = R_GPR 4 16

-- | BP
pattern R_BP :: X86Reg
pattern R_BP = R_GPR 5 16

-- | SI
pattern R_SI :: X86Reg
pattern R_SI = R_GPR 6 16

-- | DI
pattern R_DI :: X86Reg
pattern R_DI = R_GPR 7 16

-- | R8W
pattern R_R8W :: X86Reg
pattern R_R8W = R_GPR 8 16

-- | R9W
pattern R_R9W :: X86Reg
pattern R_R9W = R_GPR 9 16

-- | R10W
pattern R_R10W :: X86Reg
pattern R_R10W = R_GPR 10 16

-- | R11W
pattern R_R11W :: X86Reg
pattern R_R11W = R_GPR 11 16

-- | R12W
pattern R_R12W :: X86Reg
pattern R_R12W = R_GPR 12 16

-- | R13W
pattern R_R13W :: X86Reg
pattern R_R13W = R_GPR 13 16

-- | R14W
pattern R_R14W :: X86Reg
pattern R_R14W = R_GPR 14 16

-- | R15W
pattern R_R15W :: X86Reg
pattern R_R15W = R_GPR 15 16

------------
-- 32 bit
------------

-- | EAX
pattern R_EAX :: X86Reg
pattern R_EAX = R_GPR 0 32

-- | ECX
pattern R_ECX :: X86Reg
pattern R_ECX = R_GPR 1 32

-- | EDX
pattern R_EDX :: X86Reg
pattern R_EDX = R_GPR 2 32

-- | EBX
pattern R_EBX :: X86Reg
pattern R_EBX = R_GPR 3 32

-- | ESP
pattern R_ESP :: X86Reg
pattern R_ESP = R_GPR 4 32

-- | EBP
pattern R_EBP :: X86Reg
pattern R_EBP = R_GPR 5 32

-- | ESI
pattern R_ESI :: X86Reg
pattern R_ESI = R_GPR 6 32

-- | EDI
pattern R_EDI :: X86Reg
pattern R_EDI = R_GPR 7 32

-- | R8D
pattern R_R8D :: X86Reg
pattern R_R8D = R_GPR 8 32

-- | R9D
pattern R_R9D :: X86Reg
pattern R_R9D = R_GPR 9 32

-- | R10D
pattern R_R10D :: X86Reg
pattern R_R10D = R_GPR 10 32

-- | R11D
pattern R_R11D :: X86Reg
pattern R_R11D = R_GPR 11 32

-- | R12D
pattern R_R12D :: X86Reg
pattern R_R12D = R_GPR 12 32

-- | R13D
pattern R_R13D :: X86Reg
pattern R_R13D = R_GPR 13 32

-- | R14D
pattern R_R14D :: X86Reg
pattern R_R14D = R_GPR 14 32

-- | R15D
pattern R_R15D :: X86Reg
pattern R_R15D = R_GPR 15 32


------------
-- 64 bit
------------

-- | RAX
pattern R_RAX :: X86Reg
pattern R_RAX = R_GPR 0 64

-- | RCX
pattern R_RCX :: X86Reg
pattern R_RCX = R_GPR 1 64

-- | RDX
pattern R_RDX :: X86Reg
pattern R_RDX = R_GPR 2 64

-- | RBX
pattern R_RBX :: X86Reg
pattern R_RBX = R_GPR 3 64

-- | RSP
pattern R_RSP :: X86Reg
pattern R_RSP = R_GPR 4 64

-- | RBP
pattern R_RBP :: X86Reg
pattern R_RBP = R_GPR 5 64

-- | RSI
pattern R_RSI :: X86Reg
pattern R_RSI = R_GPR 6 64

-- | RDI
pattern R_RDI :: X86Reg
pattern R_RDI = R_GPR 7 64

-- | R8
pattern R_R8 :: X86Reg
pattern R_R8 = R_GPR 8 64

-- | R9
pattern R_R9 :: X86Reg
pattern R_R9 = R_GPR 9 64

-- | R10
pattern R_R10 :: X86Reg
pattern R_R10 = R_GPR 10 64

-- | R11
pattern R_R11 :: X86Reg
pattern R_R11 = R_GPR 11 64

-- | R12
pattern R_R12 :: X86Reg
pattern R_R12 = R_GPR 12 64

-- | R13
pattern R_R13 :: X86Reg
pattern R_R13 = R_GPR 13 64

-- | R14
pattern R_R14 :: X86Reg
pattern R_R14 = R_GPR 14 64

-- | R15
pattern R_R15 :: X86Reg
pattern R_R15 = R_GPR 15 64

---------------------------------------------------------------------
-- NAMES
---------------------------------------------------------------------

-- | Register names
registerName :: X86Reg -> Text
registerName = \case
   R_AL          -> "al"
   R_BL          -> "bl"
   R_CL          -> "cl"
   R_DL          -> "dl"
   R_AH          -> "ah"
   R_BH          -> "bh"
   R_CH          -> "ch"
   R_DH          -> "dh"
   R_AX          -> "ax"
   R_BX          -> "bx"
   R_CX          -> "cx"
   R_DX          -> "dx"
   R_BP          -> "bp"
   R_SP          -> "sp"
   R_DI          -> "di"
   R_SI          -> "si"
   R_BPL         -> "bpl"
   R_SPL         -> "spl"
   R_DIL         -> "dil"
   R_SIL         -> "sil"
   R_EAX         -> "eax"
   R_EBX         -> "ebx"
   R_ECX         -> "ecx"
   R_EDX         -> "edx"
   R_EBP         -> "ebp"
   R_ESP         -> "esp"
   R_EDI         -> "edi"
   R_ESI         -> "esi"
   R_RAX         -> "rax"
   R_RBX         -> "rbx"
   R_RCX         -> "rcx"
   R_RDX         -> "rdx"
   R_RBP         -> "rbp"
   R_RSP         -> "rsp"
   R_RDI         -> "rdi"
   R_RSI         -> "rsi"
   R_R8          -> "r8"
   R_R9          -> "r9"
   R_R10         -> "r10"
   R_R11         -> "r11"
   R_R12         -> "r12"
   R_R13         -> "r13"
   R_R14         -> "r14"
   R_R15         -> "r15"
   R_R8L         -> "r8l"
   R_R9L         -> "r9l"
   R_R10L        -> "r10l"
   R_R11L        -> "r11l"
   R_R12L        -> "r12l"
   R_R13L        -> "r13l"
   R_R14L        -> "r14l"
   R_R15L        -> "r15l"
   R_R8W         -> "r8w"
   R_R9W         -> "r9w"
   R_R10W        -> "r10w"
   R_R11W        -> "r11w"
   R_R12W        -> "r12w"
   R_R13W        -> "r13w"
   R_R14W        -> "r14w"
   R_R15W        -> "r15w"
   R_R8D         -> "r8d"
   R_R9D         -> "r9d"
   R_R10D        -> "r10d"
   R_R11D        -> "r11d"
   R_R12D        -> "r12d"
   R_R13D        -> "r13d"
   R_R14D        -> "r14d"
   R_R15D        -> "r15d"
   R_ST w        -> "st"  <> tshow w
   R_CR32 w      -> "cr"  <> tshow w
   R_CR64 w      -> "cr"  <> tshow w
   R_DR64 w      -> "dr"  <> tshow w
   R_MMX w       -> "mm"  <> tshow w
   R_XMM w       -> "xmm" <> tshow w
   R_YMM w       -> "ymm" <> tshow w
   R_ZMM w       -> "zmm" <> tshow w
   R_CS          -> "cs"
   R_DS          -> "ds"
   R_ES          -> "es"
   R_FS          -> "fs"
   R_GS          -> "gs"
   R_SS          -> "ss"
   R_IP          -> "ip"
   R_EIP         -> "eip"
   R_RIP         -> "rip"
   R_Flags16     -> "flags"
   R_Flags32     -> "eflags"
   R_Flags64     -> "rflags"
   Reg b i s o t ->
      let n      = registerName (Reg b i s o FullReg)
          s2 :: Word -> Word -> Text
          s2 x y = n <> "[" <> tshow x <>":"<>tshow y <>"]"
          sn :: [(Word,Word)] -> Text
          sn xs  = n <> "[" <> mconcat (List.intersperse "," (fmap (\(x,y) -> tshow x <>":"<>tshow y) xs)) <>"]"
      in case t of
         SubReg (SubLow c)  -> s2 c 0
         SubReg (SubHigh c) -> s2 (s-1) (s-1-c)
         SubReg (SubEven c) -> sn [(x+c-1,x) | x <- reverse [0,2*c..s-1]]
         SubReg (SubOdd c)  -> sn [(x+c-1,x) | x <- reverse [c,3*c..s-1]]
         FullReg            -> "Unknown reg: "<>tshow (b,i,s,o)





---------------------------------------------------------------------
-- REGISTER FAMILIES
---------------------------------------------------------------------

-- | FPU stack register
regFamST :: X86RegFamP
regFamST = (pRegFamFromReg (R_ST 0))
   { regFamId = Terminal Any
   }

-- | 64-bit vector register (mmx)
regFamVec64 :: X86RegFamP
regFamVec64 = (pRegFamFromReg (R_MMX 0))
   { regFamId = Terminal Any
   }

-- | 128-bit vector register (xmm)
regFamVec128 :: X86RegFamP
regFamVec128 = (pRegFamFromReg (R_XMM 0))
   { regFamId = Terminal Any
   }

-- | 256-bit vector register (ymm)
regFamVec256 :: X86RegFamP
regFamVec256 = (pRegFamFromReg (R_YMM 0))
   { regFamId = Terminal Any
   }

-- | Fixed register
regFamFixed :: X86Reg -> X86RegFamP
regFamFixed = pRegFamFromReg

-- | Segment register
regFamSegment :: X86RegFamP
regFamSegment = (pRegFamFromReg R_CS)
   { regFamId = Terminal Any
   }

-- | Control register
regFamControl :: X86RegFamP
regFamControl = (pRegFamFromReg (R_CR32 0))
   { regFamId   = Terminal Any
   , regFamSize = Terminal $ OneOf [32,64]
   }

-- | Debug register
regFamDebug :: X86RegFamP
regFamDebug = (pRegFamFromReg (R_DR32 0))
   { regFamId   = Terminal Any
   , regFamSize = Terminal $ OneOf [32,64]
   }

-- | General purpose 8-bit register
regFamGPR8 :: X86RegFamP
regFamGPR8 = (pRegFamFromReg R_AL)
   { regFamId     = Terminal Any
   , regFamOffset = OrderedNonTerminal
      [ (pLegacy8bitRegs    , Terminal (OneOf [0,8]))
      , (Not pLegacy8bitRegs, Terminal (Singleton 0))
      ]
   }

-- | General purpose 16-bit register
regFamGPR16 :: X86RegFamP
regFamGPR16 = (pRegFamFromReg R_AX)
   { regFamId     = Terminal Any
   }

-- | General purpose 32-bit register
regFamGPR32 :: X86RegFamP
regFamGPR32 = (pRegFamFromReg R_EAX)
   { regFamId     = Terminal Any
   }

-- | General purpose 64-bit register
regFamGPR64 :: X86RegFamP
regFamGPR64 = (pRegFamFromReg R_RAX)
   { regFamId     = Terminal Any
   }


-- | Allow 32 or 64 size (depending on W)
-- Default to 32 when W isn't a valid predicate
regFam32o64W :: X86RegFamP -> X86RegFamP
regFam32o64W r = r
   { regFamSize   = sPrefixDefault PrefixW
                     (Terminal (Singleton 32))
                     (Terminal (Singleton 32))
                     (Terminal (Singleton 64))
   }

-- | Allow 128 or 256 size (depending on L)
regFam128o256L :: X86RegFamP -> X86RegFamP
regFam128o256L r = r
   { regFamSize   = sPrefix PrefixL
                     (Terminal (Singleton 128))
                     (Terminal (Singleton 256))
   }

-- | General purpose 32-bit register in legacy mode,
-- general purpose 64-bit register in 64-bit mode.
regFamGPR32o64 :: X86RegFamP
regFamGPR32o64 = (pRegFamFromReg R_RAX)
   { regFamId     = Terminal Any
   , regFamSize   = OrderedNonTerminal
      [ (pMode64bit    , Terminal (Singleton 64))
      , (Not pMode64bit, Terminal (Singleton 32))
      ]
   }

-- | General purpose register (size = operand-size)
regFamGPR :: X86RegFamP
regFamGPR = (pRegFamFromReg R_RAX)
   { regFamId     = OrderedNonTerminal
      [ (Not pForce8bit                            , Terminal Any)
      , (Not pLegacy8bitRegs                       , Terminal Any)
                                                   -- disable SIL,DIL,etc.
      , (pLegacy8bitRegs                           , Terminal (NoneOf [4,5,6,7]))
      ]
   , regFamSize   = pOpSize64 (Singleton 8) (Singleton 16) (Singleton 32) (Singleton 64)
   , regFamOffset = OrderedNonTerminal
      [ (Not pForce8bit                          , Terminal (Singleton 0))
                                                   -- disable AH,BH,CH,DH
                                                   -- (offset = 8)
      , (Not pLegacy8bitRegs                     , Terminal (Singleton 0))
      , (pLegacy8bitRegs                         , Terminal (OneOf [0,8]))
      ]
   }

-- | AH,BH,CH,DH
regFamGPRh :: X86RegFamP
regFamGPRh = (pRegFamFromReg R_AH)
   { regFamId     = Terminal $ OneOf [0,1,2,3]
   , regFamSize   = Terminal $ Singleton 8
   , regFamOffset = Terminal $ Singleton 8
   }

-- | CX,ECX,RCX depending on the address-size
regFamCounter :: X86RegFamP
regFamCounter = (pRegFamFromReg R_CX)
   { regFamSize   = OrderedNonTerminal
      [ (pOverriddenAddressSize AddrSize16, Terminal (Singleton 16))
      , (pOverriddenAddressSize AddrSize32, Terminal (Singleton 32))
      , (pOverriddenAddressSize AddrSize64, Terminal (Singleton 64))
      ]
   }

-- | AL,AX,EAX,RAX depending on the operand-size
regFamAccu :: X86RegFamP
regFamAccu = (pRegFamFromReg R_AX)
   { regFamSize   = pOpSize64 (Singleton 8) (Singleton 16) (Singleton 32) (Singleton 64)
   }

-- | SP, ESP or RSP
--
-- Use RSP in 64-bit mode, otherwise use address-size
regFamStackPtr :: X86RegFamP
regFamStackPtr = (pRegFamFromReg R_SP)
   { regFamSize     = OrderedNonTerminal
      [ (pMode64bit                       , Terminal (Singleton 64))
      , (pOverriddenAddressSize AddrSize16, Terminal (Singleton 16))
      , (pOverriddenAddressSize AddrSize32, Terminal (Singleton 32))
      , (pOverriddenAddressSize AddrSize64, Terminal (Singleton 64))
      ]
   }

-- | BP, EBP or RBP
--
-- Use RBP in 64-bit mode, otherwise use address-size
regFamStackBase :: X86RegFamP
regFamStackBase = (pRegFamFromReg R_BP)
   { regFamSize     = OrderedNonTerminal
      [ (pMode64bit                       , Terminal (Singleton 64))
      , (pOverriddenAddressSize AddrSize16, Terminal (Singleton 16))
      , (pOverriddenAddressSize AddrSize32, Terminal (Singleton 32))
      , (pOverriddenAddressSize AddrSize64, Terminal (Singleton 64))
      ]
   }


-- | Helper for families
famSizes :: X86Rule (CSet Word)
famSizes = OrderedNonTerminal
   [ (pOverriddenOperationSize64 OpSize16, Terminal (Singleton 16))
   , (pOverriddenOperationSize64 OpSize32, Terminal (Singleton 32))
   , (pOverriddenOperationSize64 OpSize64, Terminal (Singleton 64))
   ]

-- | AX,AX,EAX,RAX depending on the operand-size
--
-- This one is used to encode AX, DX:AX, EDX:EAX, RDX:RAX
regFamAX' :: X86RegFamP
regFamAX' = (pRegFamFromReg R_AX)
   { regFamSize   = pOpSize64 (Singleton 16) (Singleton 16) (Singleton 32) (Singleton 64)
   }

-- | AX,EAX,RAX depending on the operand-size
regFamAX :: X86RegFamP
regFamAX = (pRegFamFromReg R_AX)
   { regFamSize   = famSizes
   }

-- | BX,EBX,RBX depending on the operand-size
regFamBX :: X86RegFamP
regFamBX = (pRegFamFromReg R_BX)
   { regFamSize   = famSizes
   }

-- | CX,ECX,RCX depending on the operand-size
regFamCX :: X86RegFamP
regFamCX = (pRegFamFromReg R_CX)
   { regFamSize   = famSizes
   }

-- | DX,EDX,RDX depending on the operand-size
regFamDX :: X86RegFamP
regFamDX = (pRegFamFromReg R_DX)
   { regFamSize   = famSizes
   }

-- | SI,ESI,RSI depending on the operand-size
regFamSI :: X86RegFamP
regFamSI = (pRegFamFromReg R_SI)
   { regFamSize   = famSizes
   }

-- | DI,EDI,RDI depending on the operand-size
regFamDI :: X86RegFamP
regFamDI = (pRegFamFromReg R_DI)
   { regFamSize   = famSizes
   }

-- | Set register family type
setRegFamType :: RegType -> X86RegFamP -> X86RegFamP
setRegFamType rt r = r
   { regFamType = Terminal rt
   }
