0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_2/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sim_2/new/comprehensive_testbench.v,1701763187,verilog,,,,comprehensive_testbench,,,,,,,,
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/ROM_Block.v,1701745650,verilog,,C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel.v,,MultiPortRAM,,,,,,,,
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel.v,1701763174,verilog,,C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v,,sobel,,,,,,,,
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v,1701748581,verilog,,C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v,,uart_receiver,,,,,,,,
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v,1701748588,verilog,,C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sim_2/new/comprehensive_testbench.v,,uart_transmitter,,,,,,,,
