#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1799890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17970e0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x1771b40 .functor NOT 1, L_0x17c1f50, C4<0>, C4<0>, C4<0>;
L_0x17bfc20 .functor XOR 1, L_0x17c1c80, L_0x17c1d20, C4<0>, C4<0>;
L_0x1770ab0 .functor XOR 1, L_0x17bfc20, L_0x17c1e60, C4<0>, C4<0>;
v0x17be1a0_0 .net "L", 0 0, v0x1770b80_0;  1 drivers
v0x17be260_0 .net "Q_dut", 0 0, v0x17b9e40_0;  1 drivers
v0x17be370_0 .net "Q_ref", 0 0, v0x179aea0_0;  1 drivers
v0x17be410_0 .net *"_ivl_11", 0 0, L_0x17c1d20;  1 drivers
v0x17be4b0_0 .net *"_ivl_13", 0 0, L_0x17bfc20;  1 drivers
v0x17be5c0_0 .net *"_ivl_15", 0 0, L_0x17c1e60;  1 drivers
v0x17be6a0_0 .net *"_ivl_17", 0 0, L_0x1770ab0;  1 drivers
L_0x7f5fab7f3018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17be780_0 .net *"_ivl_5", 1 0, L_0x7f5fab7f3018;  1 drivers
v0x17be860_0 .net *"_ivl_7", 0 0, L_0x17c1be0;  1 drivers
v0x17be9d0_0 .net *"_ivl_9", 0 0, L_0x17c1c80;  1 drivers
v0x17beab0_0 .var "clk", 0 0;
v0x17beb50_0 .net "q_in", 0 0, v0x17b7f50_0;  1 drivers
v0x17bebf0_0 .net "r_in", 0 0, v0x17b8020_0;  1 drivers
v0x17bec90_0 .var/2u "stats1", 159 0;
v0x17bed70_0 .var/2u "strobe", 0 0;
v0x17bee30_0 .net "tb_match", 0 0, L_0x17c1f50;  1 drivers
v0x17beef0_0 .net "tb_mismatch", 0 0, L_0x1771b40;  1 drivers
L_0x17c1b10 .concat [ 1 2 0 0], v0x17b8020_0, L_0x7f5fab7f3018;
L_0x17c1be0 .concat [ 1 0 0 0], v0x179aea0_0;
L_0x17c1c80 .concat [ 1 0 0 0], v0x179aea0_0;
L_0x17c1d20 .concat [ 1 0 0 0], v0x17b9e40_0;
L_0x17c1e60 .concat [ 1 0 0 0], v0x179aea0_0;
L_0x17c1f50 .cmp/eeq 1, L_0x17c1be0, L_0x1770ab0;
S_0x1796220 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x17970e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x179ae00_0 .net "L", 0 0, v0x1770b80_0;  alias, 1 drivers
v0x179aea0_0 .var "Q", 0 0;
v0x1773550_0 .net "clk", 0 0, v0x17beab0_0;  1 drivers
v0x1772990_0 .net "q_in", 0 0, v0x17b7f50_0;  alias, 1 drivers
v0x1771c50_0 .net "r_in", 0 0, v0x17b8020_0;  alias, 1 drivers
E_0x174f650 .event posedge, v0x1773550_0;
S_0x17b7c70 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x17970e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x1770b80_0 .var "L", 0 0;
v0x17b7eb0_0 .net "clk", 0 0, v0x17beab0_0;  alias, 1 drivers
v0x17b7f50_0 .var "q_in", 0 0;
v0x17b8020_0 .var "r_in", 0 0;
E_0x174f790/0 .event negedge, v0x1773550_0;
E_0x174f790/1 .event posedge, v0x1773550_0;
E_0x174f790 .event/or E_0x174f790/0, E_0x174f790/1;
S_0x17b8120 .scope module, "top_module1" "top_module" 3 88, 4 23 0, S_0x17970e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 3 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x17bd5f0_0 .net "L", 0 0, v0x1770b80_0;  alias, 1 drivers
v0x17bd6b0_0 .net "Q", 0 0, v0x17b9e40_0;  alias, 1 drivers
v0x17bd770_0 .net "clk", 0 0, v0x17beab0_0;  alias, 1 drivers
v0x17bd840_0 .net "q_in", 0 0, v0x17b7f50_0;  alias, 1 drivers
o0x7f5fab83d3f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x17bd930_0 .net "q_temp1", 2 0, o0x7f5fab83d3f8;  0 drivers
v0x17bda20_0 .net "q_temp2", 2 0, L_0x17bf260;  1 drivers
v0x17bdae0_0 .net "q_temp3", 2 0, L_0x17bf9c0;  1 drivers
v0x17bdbc0_0 .net "q_temp4", 2 0, L_0x17c0300;  1 drivers
v0x17bdca0_0 .net "q_temp5", 2 0, L_0x17c12f0;  1 drivers
v0x17bde10_0 .net "r_in", 2 0, L_0x17c1b10;  1 drivers
L_0x17befd0 .part o0x7f5fab83d3f8, 0, 1;
L_0x17bf0a0 .part o0x7f5fab83d3f8, 1, 1;
L_0x17bf1c0 .part o0x7f5fab83d3f8, 2, 1;
L_0x17bf260 .concat8 [ 1 1 1 0], v0x17b86a0_0, v0x17b8ba0_0, v0x17b9030_0;
L_0x17bf420 .part o0x7f5fab83d3f8, 0, 1;
L_0x17bf4f0 .part L_0x17c1b10, 0, 1;
L_0x17bf630 .part o0x7f5fab83d3f8, 1, 1;
L_0x17bf6d0 .part L_0x17c1b10, 1, 1;
L_0x17bf7f0 .part o0x7f5fab83d3f8, 2, 1;
L_0x17bf890 .part L_0x17c1b10, 2, 1;
L_0x17bf9c0 .concat8 [ 1 1 1 0], v0x17b97e0_0, v0x17ba4d0_0, v0x17babd0_0;
L_0x17bfb50 .part L_0x17bf260, 2, 1;
L_0x17bfc90 .part L_0x17bf260, 0, 1;
L_0x17bfd30 .part L_0x17bf9c0, 0, 1;
L_0x17bfed0 .part L_0x17bf260, 2, 1;
L_0x17c0000 .part L_0x17bf260, 1, 1;
L_0x17c0160 .part L_0x17bf9c0, 1, 1;
L_0x17c0230 .part L_0x17bf260, 2, 1;
L_0x17c03a0 .part L_0x17bf260, 2, 1;
L_0x17c0470 .part L_0x17bf9c0, 2, 1;
L_0x17c0300 .concat8 [ 1 1 1 0], v0x17bb230_0, v0x17bb990_0, v0x17bc010_0;
L_0x17c06e0 .part L_0x17c0300, 1, 1;
L_0x17c0870 .part L_0x17c0300, 0, 1;
L_0x17c0910 .part L_0x17bf9c0, 0, 1;
L_0x17c0ab0 .part L_0x17c0300, 1, 1;
L_0x17c0c10 .part L_0x17c0300, 1, 1;
L_0x17c0dc0 .part L_0x17bf9c0, 1, 1;
L_0x17c0e90 .part L_0x17c0300, 1, 1;
L_0x17c1050 .part L_0x17c0300, 2, 1;
L_0x17c1120 .part L_0x17bf9c0, 2, 1;
L_0x17c12f0 .concat8 [ 1 1 1 0], v0x17bc6e0_0, v0x17bcdb0_0, v0x17bd480_0;
L_0x17c1480 .part L_0x17c12f0, 2, 1;
L_0x17c1660 .part L_0x17c0300, 0, 1;
L_0x17c1810 .part L_0x17bf9c0, 0, 1;
S_0x17b83e0 .scope module, "ff1" "flipflop" 4 33, 4 1 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x17b85c0_0 .net "D", 0 0, L_0x17befd0;  1 drivers
v0x17b86a0_0 .var "Q", 0 0;
v0x17b8760_0 .net "clk", 0 0, v0x17beab0_0;  alias, 1 drivers
S_0x17b88e0 .scope module, "ff2" "flipflop" 4 34, 4 1 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x17b8ac0_0 .net "D", 0 0, L_0x17bf0a0;  1 drivers
v0x17b8ba0_0 .var "Q", 0 0;
v0x17b8c60_0 .net "clk", 0 0, v0x17beab0_0;  alias, 1 drivers
S_0x17b8d60 .scope module, "ff3" "flipflop" 4 35, 4 1 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x17b8f70_0 .net "D", 0 0, L_0x17bf1c0;  1 drivers
v0x17b9030_0 .var "Q", 0 0;
v0x17b90f0_0 .net "clk", 0 0, v0x17beab0_0;  alias, 1 drivers
S_0x17b92b0 .scope module, "mux1" "mux_2to1" 4 37, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17b9520_0 .net "D0", 0 0, L_0x17bf420;  1 drivers
v0x17b9600_0 .net "D1", 0 0, L_0x17bf4f0;  1 drivers
v0x17b96c0_0 .net "S", 0 0, v0x1770b80_0;  alias, 1 drivers
v0x17b97e0_0 .var "Y", 0 0;
E_0x174d1d0 .event anyedge, v0x179ae00_0, v0x17b9520_0, v0x17b9600_0;
S_0x17b9900 .scope module, "mux10" "mux_2to1" 4 49, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17b9c00_0 .net "D0", 0 0, L_0x17c1660;  1 drivers
v0x17b9ce0_0 .net "D1", 0 0, L_0x17c1810;  1 drivers
v0x17b9da0_0 .net "S", 0 0, L_0x17c1480;  1 drivers
v0x17b9e40_0 .var "Y", 0 0;
E_0x17609f0 .event anyedge, v0x17b9da0_0, v0x17b9c00_0, v0x17b9ce0_0;
S_0x17b9fb0 .scope module, "mux2" "mux_2to1" 4 38, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17ba260_0 .net "D0", 0 0, L_0x17bf630;  1 drivers
v0x17ba340_0 .net "D1", 0 0, L_0x17bf6d0;  1 drivers
v0x17ba400_0 .net "S", 0 0, v0x1770b80_0;  alias, 1 drivers
v0x17ba4d0_0 .var "Y", 0 0;
E_0x179ef80 .event anyedge, v0x179ae00_0, v0x17ba260_0, v0x17ba340_0;
S_0x17ba620 .scope module, "mux3" "mux_2to1" 4 39, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17ba8d0_0 .net "D0", 0 0, L_0x17bf7f0;  1 drivers
v0x17ba9b0_0 .net "D1", 0 0, L_0x17bf890;  1 drivers
v0x17baa70_0 .net "S", 0 0, v0x1770b80_0;  alias, 1 drivers
v0x17babd0_0 .var "Y", 0 0;
E_0x179f2a0 .event anyedge, v0x179ae00_0, v0x17ba8d0_0, v0x17ba9b0_0;
S_0x17bad20 .scope module, "mux4" "mux_2to1" 4 41, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17bafc0_0 .net "D0", 0 0, L_0x17bfc90;  1 drivers
v0x17bb0a0_0 .net "D1", 0 0, L_0x17bfd30;  1 drivers
v0x17bb160_0 .net "S", 0 0, L_0x17bfb50;  1 drivers
v0x17bb230_0 .var "Y", 0 0;
E_0x17baf40 .event anyedge, v0x17bb160_0, v0x17bafc0_0, v0x17bb0a0_0;
S_0x17bb3a0 .scope module, "mux5" "mux_2to1" 4 42, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17bb720_0 .net "D0", 0 0, L_0x17c0000;  1 drivers
v0x17bb800_0 .net "D1", 0 0, L_0x17c0160;  1 drivers
v0x17bb8c0_0 .net "S", 0 0, L_0x17bfed0;  1 drivers
v0x17bb990_0 .var "Y", 0 0;
E_0x17bb6a0 .event anyedge, v0x17bb8c0_0, v0x17bb720_0, v0x17bb800_0;
S_0x17bbb00 .scope module, "mux6" "mux_2to1" 4 43, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17bbda0_0 .net "D0", 0 0, L_0x17c03a0;  1 drivers
v0x17bbe80_0 .net "D1", 0 0, L_0x17c0470;  1 drivers
v0x17bbf40_0 .net "S", 0 0, L_0x17c0230;  1 drivers
v0x17bc010_0 .var "Y", 0 0;
E_0x17bbd20 .event anyedge, v0x17bbf40_0, v0x17bbda0_0, v0x17bbe80_0;
S_0x17bc180 .scope module, "mux7" "mux_2to1" 4 45, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17bc470_0 .net "D0", 0 0, L_0x17c0870;  1 drivers
v0x17bc550_0 .net "D1", 0 0, L_0x17c0910;  1 drivers
v0x17bc610_0 .net "S", 0 0, L_0x17c06e0;  1 drivers
v0x17bc6e0_0 .var "Y", 0 0;
E_0x17bc3f0 .event anyedge, v0x17bc610_0, v0x17bc470_0, v0x17bc550_0;
S_0x17bc850 .scope module, "mux8" "mux_2to1" 4 46, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17bcb40_0 .net "D0", 0 0, L_0x17c0c10;  1 drivers
v0x17bcc20_0 .net "D1", 0 0, L_0x17c0dc0;  1 drivers
v0x17bcce0_0 .net "S", 0 0, L_0x17c0ab0;  1 drivers
v0x17bcdb0_0 .var "Y", 0 0;
E_0x17bcac0 .event anyedge, v0x17bcce0_0, v0x17bcb40_0, v0x17bcc20_0;
S_0x17bcf20 .scope module, "mux9" "mux_2to1" 4 47, 4 10 0, S_0x17b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x17bd210_0 .net "D0", 0 0, L_0x17c1050;  1 drivers
v0x17bd2f0_0 .net "D1", 0 0, L_0x17c1120;  1 drivers
v0x17bd3b0_0 .net "S", 0 0, L_0x17c0e90;  1 drivers
v0x17bd480_0 .var "Y", 0 0;
E_0x17bd190 .event anyedge, v0x17bd3b0_0, v0x17bd210_0, v0x17bd2f0_0;
S_0x17bdf90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x17970e0;
 .timescale -12 -12;
E_0x17be120 .event anyedge, v0x17bed70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bed70_0;
    %nor/r;
    %assign/vec4 v0x17bed70_0, 0;
    %wait E_0x17be120;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b7c70;
T_1 ;
    %wait E_0x174f790;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17b7f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b8020_0, 0;
    %assign/vec4 v0x1770b80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17b7c70;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174f650;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1796220;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179aea0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1796220;
T_4 ;
    %wait E_0x174f650;
    %load/vec4 v0x179ae00_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x1771c50_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x1772990_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x179aea0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17b83e0;
T_5 ;
    %wait E_0x174f650;
    %load/vec4 v0x17b85c0_0;
    %assign/vec4 v0x17b86a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17b88e0;
T_6 ;
    %wait E_0x174f650;
    %load/vec4 v0x17b8ac0_0;
    %assign/vec4 v0x17b8ba0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x17b8d60;
T_7 ;
    %wait E_0x174f650;
    %load/vec4 v0x17b8f70_0;
    %assign/vec4 v0x17b9030_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x17b92b0;
T_8 ;
    %wait E_0x174d1d0;
    %load/vec4 v0x17b96c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x17b9520_0;
    %assign/vec4 v0x17b97e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x17b9600_0;
    %assign/vec4 v0x17b97e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x17b9fb0;
T_9 ;
    %wait E_0x179ef80;
    %load/vec4 v0x17ba400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17ba260_0;
    %assign/vec4 v0x17ba4d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x17ba340_0;
    %assign/vec4 v0x17ba4d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x17ba620;
T_10 ;
    %wait E_0x179f2a0;
    %load/vec4 v0x17baa70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x17ba8d0_0;
    %assign/vec4 v0x17babd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x17ba9b0_0;
    %assign/vec4 v0x17babd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x17bad20;
T_11 ;
    %wait E_0x17baf40;
    %load/vec4 v0x17bb160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x17bafc0_0;
    %assign/vec4 v0x17bb230_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x17bb0a0_0;
    %assign/vec4 v0x17bb230_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x17bb3a0;
T_12 ;
    %wait E_0x17bb6a0;
    %load/vec4 v0x17bb8c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x17bb720_0;
    %assign/vec4 v0x17bb990_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x17bb800_0;
    %assign/vec4 v0x17bb990_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x17bbb00;
T_13 ;
    %wait E_0x17bbd20;
    %load/vec4 v0x17bbf40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x17bbda0_0;
    %assign/vec4 v0x17bc010_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x17bbe80_0;
    %assign/vec4 v0x17bc010_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x17bc180;
T_14 ;
    %wait E_0x17bc3f0;
    %load/vec4 v0x17bc610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x17bc470_0;
    %assign/vec4 v0x17bc6e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x17bc550_0;
    %assign/vec4 v0x17bc6e0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x17bc850;
T_15 ;
    %wait E_0x17bcac0;
    %load/vec4 v0x17bcce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x17bcb40_0;
    %assign/vec4 v0x17bcdb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x17bcc20_0;
    %assign/vec4 v0x17bcdb0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x17bcf20;
T_16 ;
    %wait E_0x17bd190;
    %load/vec4 v0x17bd3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x17bd210_0;
    %assign/vec4 v0x17bd480_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x17bd2f0_0;
    %assign/vec4 v0x17bd480_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x17b9900;
T_17 ;
    %wait E_0x17609f0;
    %load/vec4 v0x17b9da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x17b9c00_0;
    %assign/vec4 v0x17b9e40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x17b9ce0_0;
    %assign/vec4 v0x17b9e40_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x17970e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17beab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bed70_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0x17970e0;
T_19 ;
T_19.0 ;
    %delay 5, 0;
    %load/vec4 v0x17beab0_0;
    %inv;
    %store/vec4 v0x17beab0_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x17970e0;
T_20 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b7eb0_0, v0x17beef0_0, v0x17beab0_0, v0x17be1a0_0, v0x17beb50_0, v0x17bebf0_0, v0x17be370_0, v0x17be260_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x17970e0;
T_21 ;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_21.1;
T_21.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_21.1 ;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_21, $final;
    .scope S_0x17970e0;
T_22 ;
    %wait E_0x174f790;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bec90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bec90_0, 4, 32;
    %load/vec4 v0x17bee30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bec90_0, 4, 32;
T_22.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bec90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bec90_0, 4, 32;
T_22.0 ;
    %load/vec4 v0x17be370_0;
    %load/vec4 v0x17be370_0;
    %load/vec4 v0x17be260_0;
    %xor;
    %load/vec4 v0x17be370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_22.4, 6;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bec90_0, 4, 32;
T_22.6 ;
    %load/vec4 v0x17bec90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bec90_0, 4, 32;
T_22.4 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/mt2015_muxdff/iter0/response19/top_module.sv";
