/home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v {1 {vlog -work work -stats=none /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fiftyfivenm_adcblock_primitive_wrapper

Top level modules:
	fiftyfivenm_adcblock_primitive_wrapper

} {} {}} /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v {1 {vlog -work work -stats=none /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module chsel_code_converter_sw_to_hw

Top level modules:
	chsel_code_converter_sw_to_hw

} {} {}} /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc.sv {1 {vlog -work work -sv -stats=none /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adc

Top level modules:
	adc

} {} {}} /home/user/Projects/ip/adc_max10/avalon/adc_ip/pll.v {1 {vlog -work work -stats=none /home/user/Projects/ip/adc_max10/avalon/adc_ip/pll.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pll

Top level modules:
	pll

} {} {}} /home/user/Projects/ip/adc_max10/avalon/testbench/tb_adc.sv {1 {vlog -work work -sv -stats=none /home/user/Projects/ip/adc_max10/avalon/testbench/tb_adc.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_adc

Top level modules:
	tb_adc

} {} {}} /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v {1 {vlog -work work -stats=none /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fiftyfivenm_adcblock_top_wrapper

Top level modules:
	fiftyfivenm_adcblock_top_wrapper

} {} {}}
