{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580654350639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580654350639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 22:39:10 2020 " "Processing started: Sun Feb 02 22:39:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580654350639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580654350639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off f_adder -c f_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off f_adder -c f_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580654350640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580654351241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/or2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2a-one " "Found design unit 1: or2a-one" {  } { { "src/or2a.vhd" "" { Text "E:/module/FPGA/share/four_full_adder/src/or2a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580654353021 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2a " "Found entity 1: or2a" {  } { { "src/or2a.vhd" "" { Text "E:/module/FPGA/share/four_full_adder/src/or2a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580654353021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580654353021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/h_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/h_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h_adder-fh1 " "Found design unit 1: h_adder-fh1" {  } { { "src/h_adder.vhd" "" { Text "E:/module/FPGA/share/four_full_adder/src/h_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580654353029 ""} { "Info" "ISGN_ENTITY_NAME" "1 h_adder " "Found entity 1: h_adder" {  } { { "src/h_adder.vhd" "" { Text "E:/module/FPGA/share/four_full_adder/src/h_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580654353029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580654353029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/four_full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/four_full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_full_adder " "Found entity 1: four_full_adder" {  } { { "src/four_full_adder.bdf" "" { Schematic "E:/module/FPGA/share/four_full_adder/src/four_full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580654353089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580654353089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/f_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/f_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_adder-fd1 " "Found design unit 1: f_adder-fd1" {  } { { "src/f_adder.vhd" "" { Text "E:/module/FPGA/share/four_full_adder/src/f_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580654353098 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_adder " "Found entity 1: f_adder" {  } { { "src/f_adder.vhd" "" { Text "E:/module/FPGA/share/four_full_adder/src/f_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580654353098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580654353098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_full_adder " "Elaborating entity \"four_full_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580654353592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_adder f_adder:inst " "Elaborating entity \"f_adder\" for hierarchy \"f_adder:inst\"" {  } { { "src/four_full_adder.bdf" "inst" { Schematic "E:/module/FPGA/share/four_full_adder/src/four_full_adder.bdf" { { -80 256 384 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580654353744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_adder f_adder:inst\|h_adder:u1 " "Elaborating entity \"h_adder\" for hierarchy \"f_adder:inst\|h_adder:u1\"" {  } { { "src/f_adder.vhd" "u1" { Text "E:/module/FPGA/share/four_full_adder/src/f_adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580654354805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2a f_adder:inst\|or2a:u3 " "Elaborating entity \"or2a\" for hierarchy \"f_adder:inst\|or2a:u3\"" {  } { { "src/f_adder.vhd" "u3" { Text "E:/module/FPGA/share/four_full_adder/src/f_adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580654354920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580654357909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580654359848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580654359848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580654361158 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580654361158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580654361158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580654361158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580654361206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 22:39:21 2020 " "Processing ended: Sun Feb 02 22:39:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580654361206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580654361206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580654361206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580654361206 ""}
