# ğŸš€ Day 0 â€“ VSD Program Kickoff & Toolchain Setup  

<div align="center">

![Program](https://img.shields.io/badge/VSD-Hardware%20Design-blue?style=for-the-badge&logo=semanticscholar)  
![Track](https://img.shields.io/badge/Track-RTL2GDS-orange?style=for-the-badge)  
![Progress](https://img.shields.io/badge/Progress-Day%200-success?style=for-the-badge)  

</div>  

Welcome to the very first step of my **Silicon Diary** ğŸ“.  
Day 0 was all about **laying the foundation**: 
- Getting started with Digital VLSI SOC Design and Planning
- Creating this GitHub repository to document my journey.  
- Setting up a **Linux-based design environment** and installing essential tools.  

---

## ğŸ¯ Task Breakdown  

| # | Task | Outcome |
|---|------|---------|
| 1ï¸âƒ£ | **Summarize Getting started with Digital VLSI SOC Design and Planning Video** | Key takeaways captured with screenshot |
| 2ï¸âƒ£ | **Install Open-Source EDA Tools** | Yosys, Icarus Verilog, GTKWave, Ngspice, Magic VLSI installed & tested |

---

## ![Task 1](https://img.shields.io/badge/Task%201-Video%20Summary-blueviolet?style=for-the-badge)  

The introductory session explained the **SoC design flow** step by step:  

- **Specs (C model)** â High-level system behavior defined in C.  
- **RTL Design (Verilog)** â Hardware description created by RTL architects.  
- **Processor + IPs** â Integration of processor core and peripherals.  
- **Gate-level Netlist** â RTL synthesized into logic gates.  
- **SoC Integration** â Combining macros, analog IPs, and GPIOs.  
- **Floorplanning & GDSII** â Physical design and final tape-out.  

## ğŸ“· **Flow Chart of SoC design flow**
<p align="center">
  <img src="Images/SoC Design Flow.png" alt="SoC Design Flow" width="600">

</p>

<div align="center"></div>

---
## ![Task 2](https://img.shields.io/badge/Task%202-EDA%20Tool%20Setup-green?style=for-the-badge)

Installed all required open-source EDA tools for the RTL2GDS flow using a Linux-based setup.  
This section provides an overview of each tool, its purpose in the design flow, and a snapshot of successful installation.

---

## ğŸ§  Yosys â€“ RTL Synthesis

- **What is it?**  
  _[Add description here]_

- **Purpose in Design Flow:**  
  _[Add purpose here]_
---
<details>
<summary>ğŸ“Œ <b>Installation Steps</b></summary>  

```bash
Yosys
$ sudo apt-get update
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys
$ sudo apt install make (If make is not installed please install it)
$ sudo apt-get install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make config-gcc
$ make
```
</details>
---
- **ğŸ“¸ Snapshot:**  
  ![Yosys](Images/yosys-snapshot.png)

- **ğŸ”— References:**  
  - [ ] [Add Reference 1](#)
  - [ ] [Add Reference 2](#)

---

## âš™ï¸ Icarus Verilog â€“ HDL Simulation

- **What is it?**  
  _[Add description here]_

- **Purpose in Design Flow:**  
  _[Add purpose here]_
---<details>
<summary>ğŸ“Œ <b>Installation Steps</b></summary>  

```bash
Yosys
$ sudo apt-get update
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys
$ sudo apt install make (If make is not installed please install it)
$ sudo apt-get install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make config-gcc
$ make
```
</details>
---
- **ğŸ“¸ Snapshot:**  
  ![Icarus Verilog](Images/iverilog-snapshot.png)

- **ğŸ”— References:**  
  - [ ] [Add Reference 1](#)
  - [ ] [Add Reference 2](#)

---

## ğŸ“ˆ GTKWave â€“ Waveform Viewer

- **What is it?**  
  _[Add description here]_

- **Purpose in Design Flow:**  
  _[Add purpose here]_

- **ğŸ“¸ Snapshot:**  
  ![GTKWave](Images/gtkwave-snapshot.png)

- **ğŸ”— References:**  
  - [ ] [Add Reference 1](#)
  - [ ] [Add Reference 2](#)

---

## ğŸ” Ngspice â€“ Analog Simulation

- **What is it?**  
  _[Add description here]_

- **Purpose in Design Flow:**  
  _[Add purpose here]_

- **ğŸ“¸ Snapshot:**  
  ![Ngspice](Images/ngspice-snapshot.png)

- **ğŸ”— References:**  
  - [ ] [Add Reference 1](#)
  - [ ] [Add Reference 2](#)

---

## ğŸ§± Magic VLSI â€“ Layout Editor

- **What is it?**  
  _[Add description here]_

- **Purpose in Design Flow:**  
  _[Add purpose here]_

- **ğŸ“¸ Snapshot:**  
  ![Magic VLSI](Images/magic-snapshot.png)

- **ğŸ”— References:**  
  - [ ] [Add Reference 1](#)
  - [ ] [Add Reference 2](#)

---

