#!/usr/bin/env python3
"""
çœŸå®LLMé©±åŠ¨çš„Verilogè®¾è®¡æ™ºèƒ½ä½“

Real LLM-powered Verilog Design Agent
"""

import os 
import json
import asyncio
import subprocess
import tempfile
from typing import Dict, Any, Set, List
from pathlib import Path

from core.base_agent import BaseAgent, TaskMessage
from core.enums import AgentCapability
from core.response_format import ResponseFormat, TaskStatus, ResponseType, QualityMetrics
from llm_integration.enhanced_llm_client import EnhancedLLMClient
from config.config import FrameworkConfig
from core.enhanced_logging_config import get_agent_logger, get_artifacts_dir


class RealVerilogDesignAgent(BaseAgent):
    """çœŸå®LLMé©±åŠ¨çš„Verilog HDLè®¾è®¡æ™ºèƒ½ä½“"""
    
    def __init__(self, config: FrameworkConfig = None):
        super().__init__(
            agent_id="real_verilog_design_agent",
            role="verilog_designer",
            capabilities={
                AgentCapability.CODE_GENERATION,
                AgentCapability.MODULE_DESIGN,
                AgentCapability.SPECIFICATION_ANALYSIS
            }
        )
        
        # åˆå§‹åŒ–LLMå®¢æˆ·ç«¯
        self.config = config or FrameworkConfig.from_env()
        self.llm_client = EnhancedLLMClient(self.config.llm)
        
        # è®¾ç½®ä¸“ç”¨æ—¥å¿—å™¨
        self.agent_logger = get_agent_logger('RealVerilogDesignAgent')
        self.artifacts_dir = get_artifacts_dir()
        
        self.logger.info(f"ğŸ”§ çœŸå®Verilogè®¾è®¡æ™ºèƒ½ä½“(Function Callingæ”¯æŒ)åˆå§‹åŒ–å®Œæˆ")
        self.agent_logger.info("RealVerilogDesignAgentåˆå§‹åŒ–å®Œæˆ")
    
    def _register_function_calling_tools(self):
        """æ³¨å†ŒVerilogè®¾è®¡ä¸“ç”¨å·¥å…·"""
        # è°ƒç”¨çˆ¶ç±»æ–¹æ³•æ³¨å†ŒåŸºç¡€å·¥å…·
        super()._register_function_calling_tools()
        
        # æ³¨å†ŒVerilogè®¾è®¡ä¸“ç”¨å·¥å…·
        self.register_function_calling_tool(
            name="analyze_design_requirements",
            func=self._tool_analyze_design_requirements,
            description="åˆ†æVerilogè®¾è®¡éœ€æ±‚",
            parameters={
                "requirements": {"type": "string", "description": "è®¾è®¡éœ€æ±‚æè¿°", "required": True}
            }
        )
        
        self.register_function_calling_tool(
            name="search_existing_modules",
            func=self._tool_search_existing_modules,
            description="æœç´¢ç°æœ‰çš„Verilogæ¨¡å—",
            parameters={
                "module_type": {"type": "string", "description": "æ¨¡å—ç±»å‹", "required": False},
                "functionality": {"type": "string", "description": "åŠŸèƒ½æè¿°", "required": False}
            }
        )
        
        self.register_function_calling_tool(
            name="generate_verilog_code",
            func=self._tool_generate_verilog_code,
            description="ç”ŸæˆVerilogä»£ç ",
            parameters={
                "requirements": {"type": "string", "description": "è®¾è®¡éœ€æ±‚", "required": True},
                "module_info": {"type": "object", "description": "æ¨¡å—ä¿¡æ¯", "required": False}
            }
        )
        
        self.register_function_calling_tool(
            name="analyze_code_quality", 
            func=self._tool_analyze_code_quality,
            description="åˆ†æVerilogä»£ç è´¨é‡",
            parameters={
                "code": {"type": "string", "description": "Verilogä»£ç ", "required": True}
            }
        )
    
    async def _call_llm_for_function_calling(self, conversation: List[Dict[str, str]]) -> str:
        """å®ç°LLMè°ƒç”¨"""
        # æ„å»ºå®Œæ•´çš„prompt
        full_prompt = ""
        system_prompt = None
        
        for msg in conversation:
            if msg["role"] == "system":
                system_prompt = msg["content"]
            elif msg["role"] == "user":
                full_prompt += f"User: {msg['content']}\n\n"
            elif msg["role"] == "assistant":
                full_prompt += f"Assistant: {msg['content']}\n\n"
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=full_prompt.strip(),
                system_prompt=system_prompt,
                temperature=0.4,
                max_tokens=4000
            )
            return response
        except Exception as e:
            self.logger.error(f"âŒ LLMè°ƒç”¨å¤±è´¥: {str(e)}")
            raise
    
    def get_capabilities(self) -> Set[AgentCapability]:
        return {
            AgentCapability.CODE_GENERATION,
            AgentCapability.MODULE_DESIGN, 
            AgentCapability.SPECIFICATION_ANALYSIS
        }
    
    def get_specialty_description(self) -> str:
        return "çœŸå®LLMé©±åŠ¨çš„Verilog HDLè®¾è®¡æ™ºèƒ½ä½“ï¼Œæä¾›ä¸“ä¸šçš„æ•°å­—ç”µè·¯è®¾è®¡å’Œä»£ç ç”ŸæˆæœåŠ¡"
    
    async def execute_enhanced_task(self, enhanced_prompt: str, 
                                  original_message: TaskMessage,
                                  file_contents: Dict[str, Dict]) -> Dict[str, Any]:
        """æ‰§è¡ŒVerilogè®¾è®¡ä»»åŠ¡ï¼ŒåŒ…å«LLMé©±åŠ¨çš„é”™è¯¯ä¿®å¤"""
        task_id = original_message.task_id
        self.logger.info(f"ğŸ¯ å¼€å§‹æ‰§è¡ŒçœŸå®Verilogè®¾è®¡ä»»åŠ¡: {task_id}")
        
        max_retries = 3
        current_code = None
        
        try:
            # 1. åˆ†æä»»åŠ¡éœ€æ±‚
            task_analysis = await self._analyze_design_requirements(enhanced_prompt)
            self.logger.info(f"ğŸ“Š ä»»åŠ¡åˆ†æ: {task_analysis.get('module_type', 'unknown')}")
            
            for attempt in range(max_retries):
                self.logger.info(f"ğŸ”„ è®¾è®¡å°è¯• {attempt + 1}/{max_retries}")
                
                try:
                    # 2. æœç´¢ç›¸å…³çš„ç°æœ‰æ¨¡å—ï¼ˆåªåœ¨ç¬¬ä¸€æ¬¡æˆ–éœ€è¦æ—¶ï¼‰
                    if attempt == 0:
                        search_results = await self._search_existing_modules(task_analysis)
                    else:
                        search_results = {"success": False, "result": {"data": []}}
                    
                    # 3. ç”Ÿæˆæˆ–ä¿®å¤Verilogä»£ç 
                    if attempt == 0:
                        # é¦–æ¬¡ç”Ÿæˆä»£ç 
                        current_code = await self._generate_verilog_code(
                            enhanced_prompt, task_analysis, search_results, file_contents
                        )
                    else:
                        # åŸºäºé”™è¯¯ä¿®å¤ä»£ç 
                        current_code = await self._regenerate_verilog_code(
                            enhanced_prompt, task_analysis, current_code, last_error
                        )
                    
                    if not current_code:
                        raise Exception("æœªèƒ½ç”Ÿæˆæœ‰æ•ˆä»£ç ")
                    
                    # ä¿å­˜æ¯æ¬¡è¿­ä»£çš„ä»£ç ç”¨äºè°ƒè¯•
                    await self._save_debug_code(current_code, task_id, attempt + 1)
                    
                    # 4. ä»£ç è´¨é‡åˆ†æ
                    quality_metrics = await self._analyze_code_quality(current_code)
                    
                    # 5. å°è¯•ç¼–è¯‘å’ŒåŸºç¡€éªŒè¯
                    compilation_result = await self._basic_verilog_validation(current_code, attempt + 1)
                    
                    if compilation_result['success']:
                        # 6. ä¿å­˜ç”Ÿæˆçš„æ–‡ä»¶
                        output_files = await self._save_generated_files(
                            current_code, task_analysis, task_id, attempt + 1
                        )
                        
                        # 7. åˆ›å»ºæ ‡å‡†åŒ–å“åº”
                        response = await self._create_design_response(
                            task_id, task_analysis, quality_metrics, output_files, 
                            current_code, attempt + 1, compilation_result.get('warnings', [])
                        )
                        
                        return {"formatted_response": response}
                    
                    # 8. è®°å½•é”™è¯¯ç”¨äºä¸‹æ¬¡ä¿®å¤
                    last_error = compilation_result.get('error', 'ç¼–è¯‘éªŒè¯å¤±è´¥')
                    self.logger.info(f"âš ï¸ ç¬¬{attempt + 1}æ¬¡å°è¯•å¤±è´¥: {last_error}")
                    
                    if attempt == max_retries - 1:
                        # æœ€åä¸€æ¬¡å°è¯•ä»å¤±è´¥
                        output_files = await self._save_generated_files(
                            current_code, task_analysis, task_id, attempt + 1
                        )
                        
                        response = await self._create_design_response(
                            task_id, task_analysis, quality_metrics, output_files,
                            current_code, attempt + 1, [f"ç¼–è¯‘é”™è¯¯: {last_error}"]
                        )
                        
                        return {"formatted_response": response}
                    
                except Exception as e:
                    last_error = str(e)
                    self.logger.error(f"âŒ ç¬¬{attempt + 1}æ¬¡å°è¯•å¼‚å¸¸: {last_error}")
                    
                    if attempt == max_retries - 1:
                        raise e
                    
                    await asyncio.sleep(0.5)  # çŸ­æš‚å»¶è¿Ÿåé‡è¯•
            
        except Exception as e:
            self.logger.error(f"âŒ Verilogè®¾è®¡ä»»åŠ¡å¤±è´¥: {str(e)}")
            error_response = self.create_error_response_formatted(
                task_id=task_id,
                error_message=f"Verilogè®¾è®¡å¤±è´¥: {str(e)}",
                error_details="è¯·æ£€æŸ¥ä»»åŠ¡éœ€æ±‚å’ŒLLMè¿æ¥çŠ¶æ€",
                format_type=ResponseFormat.JSON
            )
            return {"formatted_response": error_response}
    
    async def _analyze_design_requirements(self, prompt: str) -> Dict[str, Any]:
        """ä½¿ç”¨LLMåˆ†æè®¾è®¡éœ€æ±‚"""
        analysis_prompt = f"""
ä½ æ˜¯ä¸€ä½èµ„æ·±çš„Verilog/FPGAè®¾è®¡ä¸“å®¶ã€‚è¯·åˆ†æä»¥ä¸‹è®¾è®¡éœ€æ±‚å¹¶è¿”å›è¯¦ç»†çš„æŠ€æœ¯è§„æ ¼ã€‚

è®¾è®¡éœ€æ±‚:
{prompt}

## å…³é”®æ£€æµ‹è¯ - ä¼˜å…ˆçº§æ’åº
1. **RISC-V CPUæ£€æµ‹** (æœ€é«˜ä¼˜å…ˆçº§):
   - å¦‚æœéœ€æ±‚åŒ…å«ä»¥ä¸‹ä»»ä½•è¯æ±‡ï¼š"RISC-V", "riscv", "CPU", "å¤„ç†å™¨", "ä¸­å¤®å¤„ç†å•å…ƒ", "instruction set", "æŒ‡ä»¤é›†"
   - å¦‚æœéœ€æ±‚æè¿°ä¸­åŒ…å«"32ä½"ã€"RV32I"ã€"RV64I"ç­‰æ¶æ„ç‰¹å¾
   - å¦‚æœéœ€æ±‚æ¶‰åŠå¤šä¸ªæ¨¡å—å¦‚"PC", "ALU", "å¯„å­˜å™¨", "è¯‘ç å™¨", "æ§åˆ¶å™¨"ç­‰
   - ç«‹å³è¯†åˆ«ä¸º"riscv_cpu"ç±»å‹ï¼Œå¤æ‚åº¦è®¾ä¸º9-10

2. **å¤æ‚ç³»ç»Ÿè®¾è®¡æ£€æµ‹**:
   - å¦‚æœéœ€æ±‚åŒ…å«"SoC", "ç³»ç»ŸèŠ¯ç‰‡", "å¾®æ¶æ„", "æµæ°´çº¿", "ç¼“å­˜", "å†…å­˜ç®¡ç†"
   - è¯†åˆ«ä¸º"complex_system"ç±»å‹ï¼Œå¤æ‚åº¦è®¾ä¸º8-10

3. **ç®€å•æ¨¡å—æ£€æµ‹** (ä»…å½“æ— ä¸Šè¿°ç‰¹å¾æ—¶):
   - "è®¡æ•°å™¨", "counter" â†’ counterç±»å‹ï¼Œå¤æ‚åº¦3-4
   - "åŠ æ³•å™¨", "adder" â†’ adderç±»å‹ï¼Œå¤æ‚åº¦4-5
   - "ALU", "ç®—æœ¯é€»è¾‘å•å…ƒ" â†’ aluç±»å‹ï¼Œå¤æ‚åº¦6-7

## å¤æ‚åº¦è¯„ä¼°æ ‡å‡†
- **1-3**: ç®€å•ç»„åˆé€»è¾‘æˆ–æ—¶åºé€»è¾‘
- **4-6**: ä¸­ç­‰å¤æ‚åº¦æ¨¡å—ï¼ˆALUã€å¯„å­˜å™¨æ–‡ä»¶ç­‰ï¼‰
- **7-8**: å¤æ‚æ¨¡å—ï¼ˆå¤„ç†å™¨å­ç³»ç»Ÿï¼‰
- **9-10**: å®Œæ•´å¤„ç†å™¨æˆ–SoCè®¾è®¡

è¯·ä»ä¸“ä¸šè§’åº¦åˆ†æä»¥ä¸‹å†…å®¹ï¼Œå¹¶ä»¥JSONæ ¼å¼è¿”å›ï¼š

1. module_type: æ¨¡å—ç±»å‹ (å¦‚: riscv_cpu, alu, counter, register_file, instruction_decoder, pc_unit, complex_system)
2. bit_width: æ•°æ®ä½å®½ (å¦‚: 8, 16, 32, 64)
3. functionality: è¯¦ç»†åŠŸèƒ½æè¿°ï¼Œå¿…é¡»å‡†ç¡®åæ˜ åŸå§‹éœ€æ±‚å†…å®¹ï¼Œä¸èƒ½ç®€åŒ–
4. complexity: è®¾è®¡å¤æ‚åº¦ (1-10, å…¶ä¸­1æœ€ç®€å•ï¼Œ10æœ€å¤æ‚ï¼ŒRISC-V CPUåº”ä¸º9-10)
5. input_ports: è¾“å…¥ç«¯å£åˆ—è¡¨ (åŒ…æ‹¬ç«¯å£åå’Œä½å®½)
6. output_ports: è¾“å‡ºç«¯å£åˆ—è¡¨ (åŒ…æ‹¬ç«¯å£åå’Œä½å®½)
7. clock_domain: æ—¶é’ŸåŸŸä¿¡æ¯ (single/multiple)
8. reset_type: å¤ä½ç±»å‹ (async/sync/both)
9. special_features: ç‰¹æ®ŠåŠŸèƒ½éœ€æ±‚åˆ—è¡¨
10. timing_constraints: æ—¶åºçº¦æŸè¦æ±‚
11. area_constraints: é¢ç§¯çº¦æŸè¦æ±‚
12. power_considerations: åŠŸè€—è€ƒè™‘

## ç¤ºä¾‹è¿”å› - RISC-V CPU
å¯¹äºåŒ…å«"RISC-V CPUè®¾è®¡"çš„éœ€æ±‚ï¼Œè¿”å›ï¼š
{{
    "module_type": "riscv_cpu",
    "bit_width": 32,
    "functionality": "å®Œæ•´çš„32ä½RISC-Vå¤„ç†å™¨æ ¸å¿ƒï¼Œæ”¯æŒRV32IåŸºç¡€æ•´æ•°æŒ‡ä»¤é›†ï¼ŒåŒ…å«ç¨‹åºè®¡æ•°å™¨(PC)ã€æŒ‡ä»¤è·å–å•å…ƒ(IFU)ã€æŒ‡ä»¤è¯‘ç å•å…ƒ(IDU)ã€ç®—æœ¯é€»è¾‘å•å…ƒ(ALU)ã€32x32ä½å¯„å­˜å™¨æ–‡ä»¶ã€å†…å­˜æ¥å£å•å…ƒç­‰å…³é”®æ¨¡å—ï¼Œé‡‡ç”¨å•å‘¨æœŸæ‰§è¡Œæ¶æ„",
    "complexity": 9,
    "input_ports": [
        {{"name": "clk", "width": 1, "description": "ç³»ç»Ÿæ—¶é’Ÿä¿¡å·"}},
        {{"name": "rst_n", "width": 1, "description": "å¼‚æ­¥å¤ä½ä¿¡å·ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰"}},
        {{"name": "instruction_in", "width": 32, "description": "ä»æŒ‡ä»¤å†…å­˜è¯»å–çš„32ä½æŒ‡ä»¤"}},
        {{"name": "mem_data_in", "width": 32, "description": "ä»æ•°æ®å†…å­˜è¯»å–çš„32ä½æ•°æ®"}}
    ],
    "output_ports": [
        {{"name": "pc_out", "width": 32, "description": "å½“å‰ç¨‹åºè®¡æ•°å™¨å€¼ï¼Œè¿æ¥åˆ°æŒ‡ä»¤å†…å­˜åœ°å€"}},
        {{"name": "mem_addr", "width": 32, "description": "æ•°æ®å†…å­˜åœ°å€æ€»çº¿"}},
        {{"name": "mem_data_out", "width": 32, "description": "è¦å†™å…¥æ•°æ®å†…å­˜çš„32ä½æ•°æ®"}},
        {{"name": "mem_write_en", "width": 1, "description": "æ•°æ®å†…å­˜å†™ä½¿èƒ½ä¿¡å·"}},
        {{"name": "mem_read_en", "width": 1, "description": "æ•°æ®å†…å­˜è¯»ä½¿èƒ½ä¿¡å·"}}
    ],
    "clock_domain": "single",
    "reset_type": "async",
    "special_features": ["RV32Iå®Œæ•´æŒ‡ä»¤é›†æ”¯æŒ", "å•å‘¨æœŸæ‰§è¡Œæ¶æ„", "32ä½RISC-Væ¶æ„", "å“ˆä½›æ€»çº¿ç»“æ„", "æ•°æ®å‰é€’æœºåˆ¶", "å®Œæ•´æ§åˆ¶å•å…ƒ"],
    "timing_constraints": "ç›®æ ‡æ—¶é’Ÿé¢‘ç‡100MHzï¼Œå…³é”®è·¯å¾„ä¼˜åŒ–",
    "area_constraints": "ä¼˜åŒ–é€»è¾‘èµ„æºä½¿ç”¨ï¼Œå¹³è¡¡æ€§èƒ½ä¸é¢ç§¯",
    "power_considerations": "ä½åŠŸè€—è®¾è®¡ï¼Œé—¨æ§æ—¶é’Ÿï¼Œé€»è¾‘ä¼˜åŒ–"
}}

## å…³é”®è§„åˆ™
- **å½“éœ€æ±‚æ˜ç¡®æåˆ°"RISC-V"æˆ–"CPU"æ—¶ï¼Œç»å¯¹ä¸èƒ½ç®€åŒ–ä¸º"counter"**
- **å¿…é¡»å®Œæ•´ä¿ç•™åŸå§‹éœ€æ±‚çš„å¤æ‚åº¦æè¿°**
- **å¤æ‚åº¦è¯„ä¼°å¿…é¡»åŸºäºå®é™…åŠŸèƒ½éœ€æ±‚ï¼Œä¸èƒ½ä½ä¼°**

è¯·ä¸¥æ ¼æŒ‰ç…§ä¸Šè¿°æ ¼å¼ï¼ŒåŸºäºå®é™…çš„è®¾è®¡éœ€æ±‚è¿”å›å‡†ç¡®çš„åˆ†æç»“æœï¼š
"""
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=analysis_prompt,
                temperature=0.3,
                max_tokens=4000,
                json_mode=True
            )
            
            analysis = json.loads(response)
            self.logger.info(f"ğŸ“‹ LLMéœ€æ±‚åˆ†æå®Œæˆ: {analysis.get('module_type')} - å¤æ‚åº¦{analysis.get('complexity')}")
            return analysis
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ LLMéœ€æ±‚åˆ†æå¤±è´¥: {str(e)}")
            return self._fallback_requirement_analysis(prompt)
    
    def _fallback_requirement_analysis(self, prompt: str) -> Dict[str, Any]:
        """å¤‡ç”¨éœ€æ±‚åˆ†æ - å¢å¼ºRISC-V CPUæ£€æµ‹"""
        prompt_lower = prompt.lower()
        
        # æ‰©å±•çš„RISC-V CPUæ£€æµ‹è¯æ±‡è¡¨
        cpu_keywords = [
            "risc-v", "riscv", "cpu", "processor", "ä¸­å¤®å¤„ç†å•å…ƒ", "å¤„ç†å™¨",
            "instruction set", "æŒ‡ä»¤é›†", "å¾®å¤„ç†å™¨", "å¾®æ§åˆ¶å™¨", "ç¨‹åºè®¡æ•°å™¨",
            "alu", "å¯„å­˜å™¨æ–‡ä»¶", "è¯‘ç å™¨", "æ§åˆ¶å™¨", "å–æŒ‡å•å…ƒ", "æ‰§è¡Œå•å…ƒ"
        ]
        
        # æ£€æŸ¥æ˜¯å¦ä¸ºRISC-V CPUè®¾è®¡éœ€æ±‚
        is_riscv_cpu = any(keyword in prompt_lower for keyword in cpu_keywords)
        
        if is_riscv_cpu:
            # æå–ä½å®½ä¿¡æ¯
            bit_width = 32
            for width in [64, 32, 16, 8]:
                if str(width) in prompt_lower or f"{width}ä½" in prompt_lower:
                    bit_width = width
                    break
            
            # æå–æŒ‡ä»¤é›†ä¿¡æ¯
            instruction_set = "RV32I"
            if "rv64" in prompt_lower or "64ä½" in prompt_lower:
                instruction_set = "RV64I"
            elif "rv32" in prompt_lower or "32ä½" in prompt_lower:
                instruction_set = "RV32I"
            
            # æ„å»ºè¯¦ç»†çš„åŠŸèƒ½æè¿°
            functionality = f"å®Œæ•´çš„{bit_width}ä½RISC-Vå¤„ç†å™¨æ ¸å¿ƒè®¾è®¡"
            if "å•å‘¨æœŸ" in prompt_lower or "single cycle" in prompt_lower:
                functionality += "ï¼Œé‡‡ç”¨å•å‘¨æœŸæ‰§è¡Œæ¶æ„"
            elif "æµæ°´çº¿" in prompt_lower or "pipeline" in prompt_lower:
                functionality += "ï¼Œé‡‡ç”¨æµæ°´çº¿æ¶æ„"
            
            functionality += f"ï¼Œæ”¯æŒ{instruction_set}åŸºç¡€æ•´æ•°æŒ‡ä»¤é›†ï¼ŒåŒ…å«ç¨‹åºè®¡æ•°å™¨(PC)ã€æŒ‡ä»¤è·å–å•å…ƒ(IFU)ã€æŒ‡ä»¤è¯‘ç å•å…ƒ(IDU)ã€ç®—æœ¯é€»è¾‘å•å…ƒ(ALU)ã€{bit_width}x{bit_width}ä½å¯„å­˜å™¨æ–‡ä»¶ã€å†…å­˜æ¥å£å•å…ƒç­‰å…³é”®æ¨¡å—"
            
            return {
                "module_type": "riscv_cpu",
                "bit_width": bit_width,
                "functionality": functionality,
                "complexity": 9,
                "input_ports": [
                    {"name": "clk", "width": 1, "description": "ç³»ç»Ÿæ—¶é’Ÿä¿¡å·"},
                    {"name": "rst_n", "width": 1, "description": "å¼‚æ­¥å¤ä½ä¿¡å·ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰"},
                    {"name": "instruction_in", "width": bit_width, "description": f"ä»æŒ‡ä»¤å†…å­˜è¯»å–çš„{bit_width}ä½æŒ‡ä»¤"},
                    {"name": "mem_data_in", "width": bit_width, "description": f"ä»æ•°æ®å†…å­˜è¯»å–çš„{bit_width}ä½æ•°æ®"}
                ],
                "output_ports": [
                    {"name": "pc_out", "width": bit_width, "description": f"å½“å‰{bit_width}ä½ç¨‹åºè®¡æ•°å™¨å€¼ï¼Œè¿æ¥åˆ°æŒ‡ä»¤å†…å­˜åœ°å€"},
                    {"name": "mem_addr", "width": bit_width, "description": f"{bit_width}ä½æ•°æ®å†…å­˜åœ°å€æ€»çº¿"},
                    {"name": "mem_data_out", "width": bit_width, "description": f"è¦å†™å…¥æ•°æ®å†…å­˜çš„{bit_width}ä½æ•°æ®"},
                    {"name": "mem_write_en", "width": 1, "description": "æ•°æ®å†…å­˜å†™ä½¿èƒ½ä¿¡å·"},
                    {"name": "mem_read_en", "width": 1, "description": "æ•°æ®å†…å­˜è¯»ä½¿èƒ½ä¿¡å·"}
                ],
                "clock_domain": "single",
                "reset_type": "async",
                "special_features": [
                    f"{instruction_set}å®Œæ•´æŒ‡ä»¤é›†æ”¯æŒ",
                    f"{bit_width}ä½RISC-Væ¶æ„",
                    "å“ˆä½›æ€»çº¿ç»“æ„",
                    "æ•°æ®å‰é€’æœºåˆ¶",
                    "å®Œæ•´æ§åˆ¶å•å…ƒ",
                    "è¾¹ç•Œæ¡ä»¶å¤„ç†"
                ],
                "timing_constraints": "ç›®æ ‡æ—¶é’Ÿé¢‘ç‡100MHzï¼Œå…³é”®è·¯å¾„ä¼˜åŒ–",
                "area_constraints": "ä¼˜åŒ–é€»è¾‘èµ„æºä½¿ç”¨ï¼Œå¹³è¡¡æ€§èƒ½ä¸é¢ç§¯",
                "power_considerations": "ä½åŠŸè€—è®¾è®¡ï¼Œé—¨æ§æ—¶é’Ÿï¼Œé€»è¾‘ä¼˜åŒ–"
            }
        
        # åŸºæœ¬ç±»å‹è¯†åˆ«
        if "alu" in prompt_lower:
            module_type = "alu"
            complexity = 6
        elif "adder" in prompt_lower or "åŠ æ³•" in prompt_lower:
            module_type = "adder"
            complexity = 4
        elif "counter" in prompt_lower or "è®¡æ•°" in prompt_lower:
            module_type = "counter"
            complexity = 3
        elif "mux" in prompt_lower or "é€‰æ‹©" in prompt_lower:
            module_type = "mux"
            complexity = 2
        else:
            module_type = "generic"
            complexity = 5
        
        # ä½å®½è¯†åˆ«
        bit_width = 8  # é»˜è®¤
        for width in [64, 32, 16, 8]:
            if str(width) in prompt:
                bit_width = width
                break
        
        return {
            "module_type": module_type,
            "bit_width": bit_width,
            "functionality": f"{bit_width}ä½{module_type}æ¨¡å—",
            "complexity": complexity,
            "input_ports": [
                {"name": "clk", "width": 1, "description": "æ—¶é’Ÿä¿¡å·"},
                {"name": "rst_n", "width": 1, "description": "å¼‚æ­¥å¤ä½"},
                {"name": "data_in", "width": bit_width, "description": "è¾“å…¥æ•°æ®"}
            ],
            "output_ports": [
                {"name": "data_out", "width": bit_width, "description": "è¾“å‡ºæ•°æ®"}
            ],
            "clock_domain": "single",
            "reset_type": "async",
            "special_features": [],
            "timing_constraints": "æ ‡å‡†æ—¶åºè¦æ±‚",
            "area_constraints": "æ ‡å‡†é¢ç§¯è¦æ±‚",
            "power_considerations": "æ ‡å‡†åŠŸè€—è¦æ±‚"
        }
    
    async def _search_existing_modules(self, task_analysis: Dict[str, Any]) -> Dict[str, Any]:
        """æœç´¢ç°æœ‰æ¨¡å—"""
        try:
            module_type = task_analysis.get('module_type', '')
            functionality = task_analysis.get('functionality', '')
            
            search_result = await self.search_database_modules(
                module_name=module_type,
                description=functionality,
                limit=3
            )
            
            if search_result.get('success') and search_result.get('result', {}).get('data'):
                self.logger.info(f"ğŸ” æ‰¾åˆ° {len(search_result['result']['data'])} ä¸ªç›¸å…³æ¨¡å—")
                return search_result
            else:
                self.logger.info("ğŸ” æœªæ‰¾åˆ°ç›¸å…³æ¨¡å—ï¼Œå°†å®Œå…¨åŸåˆ›è®¾è®¡")
                return {"success": False, "result": {"data": []}}
                
        except Exception as e:
            self.logger.warning(f"âš ï¸ æ¨¡å—æœç´¢å¤±è´¥: {str(e)}")
            return {"success": False, "result": {"data": []}}
    
    async def _generate_verilog_code(self, prompt: str, task_analysis: Dict[str, Any],
                                   search_results: Dict[str, Any], 
                                   file_contents: Dict[str, Dict]) -> str:
        """ä½¿ç”¨LLMç”Ÿæˆé«˜è´¨é‡Verilogä»£ç """
        
        # æ„å»ºå‚è€ƒä¿¡æ¯
        reference_info = ""
        if search_results.get('success') and search_results.get('result', {}).get('data'):
            reference_info = "## å‚è€ƒç°æœ‰æ¨¡å—è®¾è®¡\n"
            for module in search_results['result']['data'][:2]:  # åªå‚è€ƒå‰2ä¸ª
                reference_info += f"- {module.get('name', 'Unknown')}: {module.get('description', 'No description')}\n"
                if module.get('code'):
                    reference_info += f"  ä»£ç ç‰‡æ®µ: {module['code'][:200]}...\n"
            reference_info += "\n"
        
        # æ·»åŠ æ–‡ä»¶å†…å®¹ä¸Šä¸‹æ–‡
        if file_contents:
            reference_info += "## ç›¸å…³æ–‡ä»¶å†…å®¹\n"
            for file_path, content_info in file_contents.items():
                reference_info += f"- {file_path}: {content_info.get('description', 'No description')}\n"
                if content_info.get('content'):
                    reference_info += f"  å†…å®¹: {content_info['content'][:300]}...\n"
            reference_info += "\n"
        
        design_prompt = f"""
ä½ æ˜¯ä¸€ä½ä¸–ç•Œçº§çš„Verilog/SystemVerilogè®¾è®¡ä¸“å®¶ï¼Œæ‹¥æœ‰20å¹´çš„FPGAå’ŒASICè®¾è®¡ç»éªŒã€‚è¯·æ ¹æ®ä»¥ä¸‹è¯¦ç»†éœ€æ±‚è®¾è®¡é«˜è´¨é‡ã€å·¥ä¸šçº§çš„Verilogä»£ç ã€‚

## åŸå§‹è®¾è®¡éœ€æ±‚
{prompt}

## è¯¦ç»†æŠ€æœ¯è§„æ ¼
{json.dumps(task_analysis, indent=2, ensure_ascii=False)}

{reference_info}

## è®¾è®¡è¦æ±‚
1. **ä»£ç è´¨é‡**: ä½¿ç”¨æ ‡å‡†Verilog-2001/SystemVerilogè¯­æ³•ï¼Œç¡®ä¿ä»£ç å¯ç»¼åˆ
2. **æ¶æ„è®¾è®¡**: é‡‡ç”¨æ¸…æ™°çš„æ¨¡å—åŒ–æ¶æ„ï¼Œè‰¯å¥½çš„ä¿¡å·å‘½åè§„èŒƒ  
3. **æ—¶åºè®¾è®¡**: æ­£ç¡®å¤„ç†æ—¶é’ŸåŸŸã€å¤ä½é€»è¾‘å’Œæ—¶åºçº¦æŸ
4. **é”™è¯¯å¤„ç†**: åŒ…å«é€‚å½“çš„è¾¹ç•Œæ£€æŸ¥å’Œé”™è¯¯å¤„ç†æœºåˆ¶
5. **æ€§èƒ½ä¼˜åŒ–**: è€ƒè™‘å…³é”®è·¯å¾„å»¶è¿Ÿå’Œèµ„æºä½¿ç”¨æ•ˆç‡
6. **å¯ç»´æŠ¤æ€§**: æ·»åŠ è¯¦ç»†æ³¨é‡Šå’Œæ¨¡å—æ–‡æ¡£
7. **å¯æµ‹è¯•æ€§**: è®¾è®¡ä¾¿äºéªŒè¯å’Œè°ƒè¯•çš„ç»“æ„

## ä»£ç è§„èŒƒ
- ä½¿ç”¨4ç©ºæ ¼ç¼©è¿›
- ä¿¡å·åé‡‡ç”¨snake_caseå‘½å
- æ¨¡å—åé‡‡ç”¨å°å†™åŠ ä¸‹åˆ’çº¿
- æ·»åŠ è¯¦ç»†çš„ç«¯å£æ³¨é‡Š
- åŒ…å«æ¨¡å—åŠŸèƒ½æè¿°å¤´æ³¨é‡Š
- ä½¿ç”¨å‚æ•°åŒ–è®¾è®¡æé«˜å¯é‡ç”¨æ€§
- **ç»å¯¹ç¦æ­¢ä½¿ç”¨`\`å¼€å¤´çš„å®å®šä¹‰ï¼ˆå¦‚`\verilog`, `\pc_counter`, `\WIDTH`, `\rst_n`ï¼‰**
- **å¿…é¡»ä½¿ç”¨`parameter`æˆ–`localparam`å®šä¹‰å¸¸é‡**
- **å¿…é¡»ä½¿ç”¨æ ‡å‡†Verilogè¯­æ³•ï¼Œé¿å…ä»»ä½•éæ ‡å‡†è¯­æ³•**

## ç«¯å£é©±åŠ¨è§„åˆ™ï¼ˆé‡è¦ï¼ï¼‰
- **output reg ç«¯å£**ï¼šåªèƒ½è¢« `always` å—é©±åŠ¨ï¼Œä¸èƒ½ä½¿ç”¨ `assign` è¯­å¥
- **output wire ç«¯å£**ï¼šåªèƒ½è¢« `assign` è¯­å¥é©±åŠ¨ï¼Œä¸èƒ½ä½¿ç”¨ `always` å—
- **æ¨èæ¨¡å¼**ï¼šå¯¹äºæ—¶åºé€»è¾‘è¾“å‡ºï¼Œä½¿ç”¨ `output wire` + å†…éƒ¨ `reg` + `assign`
- **é¿å…æ··åˆé©±åŠ¨**ï¼šä¸è¦å¯¹åŒä¸€ä¸ªä¿¡å·ä½¿ç”¨å¤šç§é©±åŠ¨æ–¹å¼

## ä¸¥æ ¼è¯­æ³•è§„åˆ™
1. **å¸¸é‡å®šä¹‰**: ä½¿ç”¨`parameter`æˆ–`localparam`ï¼Œå¦‚ï¼š`parameter WIDTH = 32;`
2. **ä¿¡å·å‘½å**: ä½¿ç”¨æ ‡å‡†å‘½åå¦‚`clk`, `rst_n`, `pc_counter`, `data_in`, `data_out`
3. **ç«¯å£å£°æ˜**: ä½¿ç”¨æ ‡å‡†æ ¼å¼ï¼š`input wire clk` è€Œä¸æ˜¯ `input \clk`
4. **ä½å®½å£°æ˜**: ä½¿ç”¨`[WIDTH-1:0]`è€Œä¸æ˜¯`[\WIDTH-1:0]`
5. **æ¨¡å—å®ä¾‹åŒ–**: ä½¿ç”¨æ ‡å‡†å®ä¾‹åŒ–è¯­æ³•

## è¾“å‡ºè¦æ±‚ - ä¸¥æ ¼æ ¼å¼
**å¿…é¡»åªè¾“å‡ºçº¯Verilogä»£ç ï¼Œä¸å…è®¸åŒ…å«ä»»ä½•markdownæ ¼å¼**

ä»£ç ç»“æ„ï¼š
1. æ¨¡å—å¤´æ³¨é‡Šï¼ˆä½¿ç”¨//æˆ–/* */æ ¼å¼ï¼‰
2. å‚æ•°å®šä¹‰ï¼ˆä½¿ç”¨parameter/localparamï¼‰
3. ç«¯å£å£°æ˜å’Œè¯¦ç»†æ³¨é‡Š
4. å†…éƒ¨ä¿¡å·å£°æ˜
5. ä¸»è¦é€»è¾‘å®ç°
6. é€‚å½“çš„æ–­è¨€å’Œæ£€æŸ¥

## ç»å¯¹ç¦æ­¢
âŒ ç¦æ­¢åŒ…å«```verilogæˆ–```ç­‰markdownæ ‡è®°
âŒ ç¦æ­¢åŒ…å«#å¼€å¤´çš„markdownæ ‡é¢˜
âŒ ç¦æ­¢åŒ…å«*æˆ–-å¼€å¤´çš„åˆ—è¡¨é¡¹
âŒ ç¦æ­¢åŒ…å«åæ–œæ å®å®šä¹‰
âŒ ç¦æ­¢åŒ…å«ä»»ä½•éVerilogå†…å®¹

## è¯­æ³•æ£€æŸ¥æ¸…å•
âœ… ä½¿ç”¨`parameter`å®šä¹‰å¸¸é‡ï¼Œå¦‚`parameter WIDTH = 32;`
âœ… ä½¿ç”¨æ ‡å‡†ä¿¡å·åï¼šclk, rst_n, data_in, data_out
âœ… æ‰€æœ‰ä»£ç å¿…é¡»æ˜¯æœ‰æ•ˆçš„Verilog-2001è¯­æ³•
âœ… æ¨¡å—åä½¿ç”¨æ ‡å‡†å°å†™å­—æ¯å’Œä¸‹åˆ’çº¿
âœ… ä½¿ç”¨æ ‡å‡†ç«¯å£å£°æ˜ï¼šinput/output wire/reg [WIDTH-1:0] signal_name

å¼€å§‹ç”Ÿæˆçº¯Verilogä»£ç ï¼š
"""
        
        try:
            verilog_code = await self.llm_client.send_prompt(
                prompt=design_prompt,
                temperature=0.4,
                max_tokens=4000
            )
            
            # ç§»é™¤markdownæ ¼å¼ï¼Œæå–çº¯Verilogä»£ç 
            verilog_code = self._extract_verilog_from_markdown(verilog_code)
            self.logger.info(f"{verilog_code=}")
            self.logger.info(f"âœ… LLM Verilogä»£ç ç”Ÿæˆå®Œæˆ: {len(verilog_code)} å­—ç¬¦")
            return verilog_code.strip()
            
        except Exception as e:
            self.logger.error(f"âŒ LLM Verilogä»£ç ç”Ÿæˆå¤±è´¥: {str(e)}")
            raise Exception(f"LLMä»£ç ç”Ÿæˆå¤±è´¥: {str(e)}")
    
    async def _analyze_code_quality(self, verilog_code: str) -> QualityMetrics:
        """ä½¿ç”¨LLMåˆ†æä»£ç è´¨é‡"""
        
        quality_prompt = f"""
ä½ æ˜¯ä¸€ä½èµ„æ·±çš„Verilogä»£ç å®¡æŸ¥ä¸“å®¶ã€‚è¯·å¯¹ä»¥ä¸‹ä»£ç è¿›è¡Œå…¨é¢çš„è´¨é‡è¯„ä¼°ï¼š

```verilog
{verilog_code}
```

è¯·ä»ä»¥ä¸‹ç»´åº¦è¯„ä¼°ä»£ç è´¨é‡ï¼ˆæ¯ä¸ªç»´åº¦0.0-1.0åˆ†ï¼‰ï¼š

1. **syntax_score**: è¯­æ³•æ­£ç¡®æ€§
   - Verilogè¯­æ³•æ˜¯å¦æ­£ç¡®
   - æ˜¯å¦æœ‰è¯­æ³•é”™è¯¯æˆ–è­¦å‘Š
   - æ˜¯å¦ç¬¦åˆå¯ç»¼åˆä»£ç è§„èŒƒ

2. **functionality_score**: åŠŸèƒ½å®ç°åº¦
   - æ˜¯å¦æ­£ç¡®å®ç°äº†è®¾è®¡éœ€æ±‚
   - é€»è¾‘æ˜¯å¦å®Œæ•´å’Œæ­£ç¡®
   - è¾¹ç•Œæ¡ä»¶å¤„ç†æ˜¯å¦æ°å½“

3. **structure_score**: ä»£ç ç»“æ„
   - æ¨¡å—åŒ–ç¨‹åº¦å’Œå±‚æ¬¡ç»“æ„
   - ä¿¡å·ç»„ç»‡å’Œå‘½åè§„èŒƒ
   - ä»£ç å¸ƒå±€å’Œå¯è¯»æ€§

4. **documentation_score**: æ–‡æ¡£è´¨é‡
   - æ³¨é‡Šçš„å®Œæ•´æ€§å’Œæ¸…æ™°åº¦
   - ç«¯å£å’Œä¿¡å·è¯´æ˜
   - æ¨¡å—åŠŸèƒ½æè¿°

5. **performance_score**: æ€§èƒ½è€ƒè™‘
   - å…³é”®è·¯å¾„ä¼˜åŒ–
   - èµ„æºä½¿ç”¨æ•ˆç‡
   - æ—¶åºè®¾è®¡åˆç†æ€§

6. **maintainability_score**: å¯ç»´æŠ¤æ€§
   - ä»£ç çš„å¯æ‰©å±•æ€§
   - å‚æ•°åŒ–è®¾è®¡
   - è°ƒè¯•å’Œæµ‹è¯•å‹å¥½æ€§

è¯·ä»¥JSONæ ¼å¼è¿”å›è¯„ä¼°ç»“æœï¼Œå¹¶åŒ…å«å…·ä½“çš„é—®é¢˜å’Œå»ºè®®ï¼š

{{
    "syntax_score": 0.95,
    "functionality_score": 0.88,
    "structure_score": 0.92,
    "documentation_score": 0.85,
    "performance_score": 0.80,
    "maintainability_score": 0.87,
    "issues": [
        {{"type": "warning", "severity": "medium", "description": "å…·ä½“é—®é¢˜æè¿°", "location": "ä»£ç è¡Œæ•°æˆ–æ¨¡å—"}},
        {{"type": "error", "severity": "high", "description": "å…·ä½“é”™è¯¯æè¿°", "location": "ä»£ç è¡Œæ•°æˆ–æ¨¡å—"}}
    ],
    "suggestions": [
        "å…·ä½“æ”¹è¿›å»ºè®®1",
        "å…·ä½“æ”¹è¿›å»ºè®®2"
    ],
    "overall_assessment": "æ•´ä½“è¯„ä»·å’Œæ€»ç»“"
}}
"""
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=quality_prompt,
                temperature=0.2,
                max_tokens=4000,
                json_mode=True
            )
            
            quality_data = json.loads(response)
            
            # è®¡ç®—æ€»ä½“è´¨é‡åˆ†æ•°
            scores = [
                quality_data.get('syntax_score', 0.8),
                quality_data.get('functionality_score', 0.8),
                quality_data.get('structure_score', 0.8),
                quality_data.get('documentation_score', 0.8),
                quality_data.get('performance_score', 0.8),
                quality_data.get('maintainability_score', 0.8)
            ]
            overall_score = sum(scores) / len(scores)
            
            quality_metrics = QualityMetrics(
                overall_score=overall_score,
                syntax_score=quality_data.get('syntax_score', 0.8),
                functionality_score=quality_data.get('functionality_score', 0.8), 
                test_coverage=0.0,  # è®¾è®¡é˜¶æ®µæš‚æ— æµ‹è¯•è¦†ç›–ç‡
                documentation_quality=quality_data.get('documentation_score', 0.8),
                performance_score=quality_data.get('performance_score', 0.8)
            )
            
            self.logger.info(f"ğŸ“Š LLMä»£ç è´¨é‡åˆ†æå®Œæˆ: æ€»åˆ† {overall_score:.2f}")
            
            # ä¿å­˜è¯¦ç»†çš„è´¨é‡åˆ†æç»“æœ
            self.last_quality_analysis = quality_data
            
            return quality_metrics
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ LLMè´¨é‡åˆ†æå¤±è´¥ï¼Œä½¿ç”¨åŸºç¡€è¯„ä¼°: {str(e)}")
            return self._basic_quality_analysis(verilog_code)
    
    def _basic_quality_analysis(self, verilog_code: str) -> QualityMetrics:
        """åŸºç¡€è´¨é‡åˆ†æï¼ˆå¢å¼ºç‰ˆï¼‰"""
        code_lower = verilog_code.lower()
        
        # è¯­æ³•æ£€æŸ¥
        has_module = "module" in code_lower and "endmodule" in code_lower
        has_bad_macros = "\\" in verilog_code  # æ£€æŸ¥åæ–œæ å®
        has_define = "`define" in code_lower  # æ£€æŸ¥å®å®šä¹‰
        has_parameter = "parameter" in code_lower or "localparam" in code_lower
        
        # åŸºç¡€åŠŸèƒ½æ£€æŸ¥
        has_always = "always" in code_lower
        has_assign = "assign" in code_lower
        has_ports = "input" in code_lower and "output" in code_lower
        
        # æ–‡æ¡£æ£€æŸ¥
        has_comments = "//" in verilog_code or "/*" in verilog_code
        has_header = "/*" in verilog_code  # æ£€æŸ¥æ˜¯å¦æœ‰å¤´æ³¨é‡Š
        
        # è®¡ç®—å„é¡¹åˆ†æ•°
        syntax_score = 0.9 if has_module else 0.3
        if has_bad_macros:
            syntax_score = 0.1  # ä¸¥é‡é™çº§å¦‚æœæœ‰åæ–œæ å®
        elif has_define and not has_parameter:
            syntax_score = 0.6  # è½»å¾®é™çº§å¦‚æœä½¿ç”¨defineè€Œéparameter
        
        func_score = 0.8 if (has_always or has_assign) and has_ports else 0.4
        doc_score = 0.9 if has_header else (0.7 if has_comments else 0.3)
        
        # æ€§èƒ½é¢„ä¼°ï¼ˆåŸºäºä»£ç ç»“æ„ï¼‰
        performance_score = 0.75
        if "parameter" in code_lower:
            performance_score = 0.85  # å‚æ•°åŒ–è®¾è®¡é€šå¸¸æ€§èƒ½æ›´å¥½
        
        overall = (syntax_score + doc_score + func_score + performance_score) / 4
        
        return QualityMetrics(
            overall_score=overall,
            syntax_score=syntax_score,
            functionality_score=func_score,
            test_coverage=0.0,
            documentation_quality=doc_score,
            performance_score=performance_score
        )
    
    async def _save_generated_files(self, verilog_code: str, task_analysis: Dict[str, Any],
                                  task_id: str, attempt_number: int = 1) -> list:
        """ä¿å­˜ç”Ÿæˆçš„æ–‡ä»¶"""
        output_files = []
        
        try:
            # ç”Ÿæˆæ–‡ä»¶å
            module_type = task_analysis.get('module_type', 'module')
            bit_width = task_analysis.get('bit_width', 8)
            filename = f"{module_type}_{bit_width}bit.v"
            
            # ä½¿ç”¨å·¥ä»¶ç›®å½•ç¡®ä¿ç›®å½•å­˜åœ¨
            output_dir = self.artifacts_dir
            output_dir.mkdir(parents=True, exist_ok=True)
            
            file_path = output_dir / filename
            
            # ä¿å­˜Verilogæ–‡ä»¶
            file_ref = await self.save_result_to_file(
                content=verilog_code,
                file_path=str(file_path),
                file_type="verilog"
            )
            output_files.append(file_ref)
            
            # ä¿å­˜è®¾è®¡æ–‡æ¡£
            doc_content = f"""# {task_analysis.get('functionality', 'Verilog Module')} è®¾è®¡æ–‡æ¡£

## æ¨¡å—ä¿¡æ¯
- åç§°: {module_type}
- ä½å®½: {task_analysis.get('bit_width', 8)}
- å¤æ‚åº¦: {task_analysis.get('complexity', 5)}/10
- æ—¶é’ŸåŸŸ: {task_analysis.get('clock_domain', 'single')}
- å¤ä½ç±»å‹: {task_analysis.get('reset_type', 'async')}

## åŠŸèƒ½æè¿°
{task_analysis.get('functionality', 'Basic functionality')}

## è¾“å…¥ç«¯å£
{chr(10).join(f"- {port.get('name', 'unknown')} [{port.get('width', 1)-1 if port.get('width', 1) > 1 else ''}:0]: {port.get('description', 'No description')}" for port in task_analysis.get('input_ports', []))}

## è¾“å‡ºç«¯å£
{chr(10).join(f"- {port.get('name', 'unknown')} [{port.get('width', 1)-1 if port.get('width', 1) > 1 else ''}:0]: {port.get('description', 'No description')}" for port in task_analysis.get('output_ports', []))}

## ç‰¹æ®ŠåŠŸèƒ½
{chr(10).join(f"- {feature}" for feature in task_analysis.get('special_features', []))}

## çº¦æŸæ¡ä»¶
- æ—¶åºçº¦æŸ: {task_analysis.get('timing_constraints', 'N/A')}
- é¢ç§¯çº¦æŸ: {task_analysis.get('area_constraints', 'N/A')}
- åŠŸè€—è€ƒè™‘: {task_analysis.get('power_considerations', 'N/A')}

## ç”Ÿæˆä¿¡æ¯
- ä»»åŠ¡ID: {task_id}
- ç”Ÿæˆæ™ºèƒ½ä½“: {self.agent_id}
"""
            
            doc_path = output_dir / f"{module_type}_{bit_width}bit_doc.md"
            doc_ref = await self.save_result_to_file(
                content=doc_content,
                file_path=str(doc_path),
                file_type="documentation"
            )
            output_files.append(doc_ref)
            
            self.logger.info(f"ğŸ’¾ æ–‡ä»¶ä¿å­˜å®Œæˆ: {len(output_files)} ä¸ªæ–‡ä»¶")
            return output_files
            
        except Exception as e:
            self.logger.error(f"âŒ æ–‡ä»¶ä¿å­˜å¤±è´¥: {str(e)}")
            return []
    
    async def _save_debug_code(self, verilog_code: str, task_id: str, attempt_number: int) -> None:
        """ä¿å­˜è°ƒè¯•ä»£ç åˆ°å¯è®¿é—®ç›®å½•"""
        try:
            debug_dir = self.artifacts_dir / "debug_iterations"
            debug_dir.mkdir(parents=True, exist_ok=True)
            
            debug_file = debug_dir / f"iteration_{attempt_number}_{task_id}.v"
            with open(debug_file, 'w', encoding='utf-8') as f:
                f.write(verilog_code)
            
            self.logger.info(f"ğŸ” è°ƒè¯•ä»£ç å·²ä¿å­˜: {debug_file}")
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ è°ƒè¯•ä»£ç ä¿å­˜å¤±è´¥: {str(e)}")
    
    async def _basic_verilog_validation(self, verilog_code: str, attempt_number: int = 1) -> Dict[str, Any]:
        """åŸºç¡€Verilogä»£ç éªŒè¯"""
        try:
            # ä½¿ç”¨å·¥ä»¶ç›®å½•è€Œä¸æ˜¯ä¸´æ—¶ç›®å½•ï¼Œä¾¿äºè°ƒè¯•
            debug_dir = self.artifacts_dir / "debug_validation"
            debug_dir.mkdir(parents=True, exist_ok=True)
            
            # åˆ›å»ºè°ƒè¯•Verilogæ–‡ä»¶
            test_file = debug_dir / f"test_module_attempt_{attempt_number}.v"
            with open(test_file, 'w', encoding='utf-8') as f:
                f.write(verilog_code)
            
            self.logger.info(f"ğŸ” è°ƒè¯•æ–‡ä»¶å·²ä¿å­˜: {test_file}")
            
            # å°è¯•ç¼–è¯‘
            compile_cmd = ['iverilog', '-o', str(debug_dir / f'test_attempt_{attempt_number}'), str(test_file)]
            
            compile_process = subprocess.run(
                compile_cmd,
                capture_output=True,
                text=True,
                timeout=15,
                cwd=str(debug_dir)
            )
            
            if compile_process.returncode == 0:
                return {
                    'success': True,
                    'warnings': []
                }
            else:
                return {
                    'success': False,
                    'error': compile_process.stderr.strip()
                }
                
        except subprocess.TimeoutExpired:
            return {
                'success': False,
                'error': 'ç¼–è¯‘è¶…æ—¶'
            }
        except FileNotFoundError:
            return {
                'success': True,
                'warnings': ['iverilogæœªå®‰è£…ï¼Œè·³è¿‡ç¼–è¯‘éªŒè¯']
            }
        except Exception as e:
            return {
                'success': False,
                'error': f'éªŒè¯å¼‚å¸¸: {str(e)}'
            }
    
    async def _regenerate_verilog_code(self, prompt: str, task_analysis: Dict[str, Any],
                                     previous_code: str, error_message: str) -> str:
        """åŸºäºé”™è¯¯ä¿¡æ¯é‡æ–°ç”ŸæˆVerilogä»£ç """
        try:
            regenerate_prompt = f"""
ä½ æ˜¯ä¸€ä½èµ„æ·±çš„Verilogè®¾è®¡ä¸“å®¶ã€‚ä¹‹å‰çš„Verilogä»£ç å­˜åœ¨ä»¥ä¸‹é—®é¢˜ï¼Œè¯·é‡æ–°ç”Ÿæˆä¿®å¤åçš„ä»£ç ã€‚

## è®¾è®¡éœ€æ±‚
{prompt}

## æ¨¡å—è§„æ ¼
{json.dumps(task_analysis, indent=2, ensure_ascii=False)}

## ä¹‹å‰çš„ä»£ç ï¼ˆå­˜åœ¨é”™è¯¯ï¼‰
```verilog
{previous_code}
```

## é”™è¯¯ä¿¡æ¯
{error_message}

## å…³é”®ä¿®å¤è§„åˆ™
1. **output reg ç«¯å£é©±åŠ¨è§„åˆ™**ï¼š
   - å¦‚æœç«¯å£å£°æ˜ä¸º `output reg`ï¼Œåªèƒ½è¢« `always` å—é©±åŠ¨ï¼Œä¸èƒ½ä½¿ç”¨ `assign` è¯­å¥
   - å¦‚æœç«¯å£å£°æ˜ä¸º `output wire`ï¼Œåªèƒ½è¢« `assign` è¯­å¥é©±åŠ¨ï¼Œä¸èƒ½ä½¿ç”¨ `always` å—
   - è§£å†³æ–¹æ¡ˆï¼šè¦ä¹ˆæ”¹ä¸º `output wire` + `assign`ï¼Œè¦ä¹ˆåœ¨ `always` å—ä¸­ç›´æ¥é©±åŠ¨ `output reg`

2. **å¸¸è§é”™è¯¯æ¨¡å¼**ï¼š
   ```verilog
   // âŒ é”™è¯¯ï¼šoutput reg è¢« assign é©±åŠ¨
   output reg [31:0] pc_out;
   reg [31:0] pc_reg;
   always @(posedge clk) pc_reg <= new_value;
   assign pc_out = pc_reg;  // é”™è¯¯ï¼
   
   // âœ… æ­£ç¡®æ–¹æ¡ˆ1ï¼šæ”¹ä¸º output wire
   output wire [31:0] pc_out;
   reg [31:0] pc_reg;
   always @(posedge clk) pc_reg <= new_value;
   assign pc_out = pc_reg;  // æ­£ç¡®ï¼
   
   // âœ… æ­£ç¡®æ–¹æ¡ˆ2ï¼šç›´æ¥é©±åŠ¨ output reg
   output reg [31:0] pc_out;
   always @(posedge clk) pc_out <= new_value;  // ç›´æ¥é©±åŠ¨ï¼
   ```

3. **ä¿¡å·ç»‘å®šé”™è¯¯**ï¼š
   - ç¡®ä¿æ‰€æœ‰ä½¿ç”¨çš„ä¿¡å·éƒ½å·²æ­£ç¡®å£°æ˜
   - æ£€æŸ¥ä¿¡å·åæ‹¼å†™æ˜¯å¦æ­£ç¡®
   - ç¡®ä¿ç«¯å£è¿æ¥æ­£ç¡®

## ä¿®å¤è¦æ±‚
1. **ç²¾ç¡®å®šä½é”™è¯¯**ï¼šåˆ†æé”™è¯¯ä¿¡æ¯ï¼Œæ‰¾åˆ°ç¡®åˆ‡çš„è¯­æ³•æˆ–é€»è¾‘é—®é¢˜
2. **å®Œæ•´ä¿®å¤**ï¼šæä¾›ä¿®å¤åçš„å®Œæ•´ä»£ç 
3. **ä¿æŒåŠŸèƒ½**ï¼šç¡®ä¿ä¿®å¤åçš„ä»£ç å®ç°åŸæœ‰çš„è®¾è®¡åŠŸèƒ½
4. **æœ€ä½³å®è·µ**ï¼šéµå¾ªVerilogæœ€ä½³å®è·µ

è¯·è¿”å›ä¿®å¤åçš„å®Œæ•´Verilogä»£ç ï¼š
"""
            
            fixed_code = await self.llm_client.send_prompt(
                prompt=regenerate_prompt,
                temperature=0.2,
                max_tokens=4000
            )
            
            # ç§»é™¤markdownæ ¼å¼ï¼Œæå–çº¯Verilogä»£ç 
            fixed_code = self._extract_verilog_from_markdown(fixed_code)
            
            return fixed_code.strip()
            
        except Exception as e:
            self.logger.error(f"âŒ ä»£ç é‡æ–°ç”Ÿæˆå¤±è´¥: {str(e)}")
            return previous_code  # è¿”å›åŸä»£ç å¦‚æœä¿®å¤å¤±è´¥
    
    def _extract_verilog_from_markdown(self, content: str) -> str:
        """ä»markdownæ ¼å¼ä¸­æå–çº¯Verilogä»£ç """
        import re
        
        # æŸ¥æ‰¾æ‰€æœ‰verilogä»£ç å—
        verilog_blocks = re.findall(r'```verilog\s*\n(.*?)\n\s*```', content, re.DOTALL)
        
        if verilog_blocks:
            # å¦‚æœæ‰¾åˆ°verilogä»£ç å—ï¼Œæå–æ‰€æœ‰å—
            verilog_code = '\n\n'.join(block.strip() for block in verilog_blocks)
            self.logger.info(f"ğŸ“‹ ä»markdownä¸­æå–Verilogä»£ç : {len(verilog_code)} å­—ç¬¦")
            return verilog_code
        
        # å¦‚æœæ²¡æœ‰æ‰¾åˆ°verilogä»£ç å—ï¼Œå°è¯•å…¶ä»–æ ¼å¼
        # æŸ¥æ‰¾```ä»£ç å—
        code_blocks = re.findall(r'```\s*\n(.*?)\n\s*```', content, re.DOTALL)
        if code_blocks:
            code = '\n\n'.join(block.strip() for block in code_blocks)
            # æ£€æŸ¥æ˜¯å¦åŒ…å«Verilogç‰¹å¾
            if 'module' in code and 'endmodule' in code:
                self.logger.info(f"ğŸ“‹ ä»é€šç”¨ä»£ç å—ä¸­æå–Verilogä»£ç : {len(code)} å­—ç¬¦")
                return code
        
        # å¦‚æœä»¥ä¸Šéƒ½å¤±è´¥ï¼Œå°è¯•æ¸…ç†æ–‡æœ¬
        lines = content.split('\n')
        clean_lines = []
        in_code = False
        
        for line in lines:
            stripped = line.strip()
            
            # è·³è¿‡markdownæ ‡é¢˜
            if stripped.startswith('#'):
                continue
            
            # è·³è¿‡ç©ºè¡Œå’Œæ³¨é‡Šè¡Œ
            if not stripped or stripped.startswith('-') or stripped.startswith('*'):
                continue
            
            # è·³è¿‡éVerilogå†…å®¹
            if '```' in stripped:
                if 'verilog' in stripped.lower():
                    in_code = True
                else:
                    in_code = False
                continue
            
            if in_code or ('module' in stripped.lower() or 'endmodule' in stripped.lower()):
                clean_lines.append(line)
        
        clean_content = '\n'.join(clean_lines)
        
        # æœ€ç»ˆæ£€æŸ¥ï¼šæ˜¯å¦åŒ…å«Verilogç‰¹å¾
        if 'module' in clean_content and 'endmodule' in clean_content:
            return clean_content
        
        # å¦‚æœæ¸…ç†åä»ç„¶æœ‰é—®é¢˜ï¼Œè¿”å›åŸå§‹å†…å®¹ç”¨äºè°ƒè¯•
        self.logger.warning("âš ï¸ æ— æ³•æå–æœ‰æ•ˆVerilogä»£ç ï¼Œè¿”å›æ¸…ç†åçš„å†…å®¹")
        return clean_content.strip()

    async def _create_design_response(self, task_id: str, task_analysis: Dict[str, Any],
                                    quality_metrics: QualityMetrics, output_files: list,
                                    verilog_code: str, iterations: int = 1, warnings: List[str] = None) -> str:
        """åˆ›å»ºæ ‡å‡†åŒ–è®¾è®¡å“åº”"""
        
        builder = self.create_response_builder(task_id)
        
        # æ·»åŠ ç”Ÿæˆçš„æ–‡ä»¶
        for file_ref in output_files:
            builder.add_generated_file(
                file_ref.file_path,
                file_ref.file_type,
                file_ref.description
            )
        
        # æ ¹æ®è´¨é‡åˆ†æ•°æ·»åŠ é—®é¢˜å’Œå»ºè®®
        if hasattr(self, 'last_quality_analysis') and self.last_quality_analysis:
            # æ·»åŠ LLMåˆ†æçš„å…·ä½“é—®é¢˜
            for issue in self.last_quality_analysis.get('issues', []):
                builder.add_issue(
                    issue.get('type', 'warning'),
                    issue.get('severity', 'medium'),
                    issue.get('description', ''),
                    location=issue.get('location', ''),
                    solution=""
                )
            
            # æ·»åŠ LLMå»ºè®®ä½œä¸ºä¸‹ä¸€æ­¥
            for suggestion in self.last_quality_analysis.get('suggestions', []):
                builder.add_next_step(suggestion)
        
        # é€šç”¨è´¨é‡ç›¸å…³çš„é—®é¢˜å’Œå»ºè®®
        if quality_metrics.overall_score < 0.7:
            builder.add_issue(
                "warning", "high",
                f"ä»£ç è´¨é‡éœ€è¦æå‡ (æ€»åˆ†: {quality_metrics.overall_score:.2f})",
                solution="å»ºè®®è¿›è¡Œä»£ç å®¡æŸ¥å’Œé‡æ„"
            )
        elif quality_metrics.overall_score < 0.8:
            builder.add_issue(
                "suggestion", "medium", 
                "ä»£ç è´¨é‡è‰¯å¥½ï¼Œå¯è¿›ä¸€æ­¥ä¼˜åŒ–",
                solution="è€ƒè™‘æ€§èƒ½å’Œå¯ç»´æŠ¤æ€§ä¼˜åŒ–"
            )
        
        if quality_metrics.syntax_score < 0.8:
            builder.add_issue(
                "error", "high",
                "è¯­æ³•æ£€æŸ¥å‘ç°æ½œåœ¨é—®é¢˜",
                solution="ä½¿ç”¨Verilog lintå·¥å…·è¿›è¡Œè¯­æ³•éªŒè¯"
            )
        
        # æ·»åŠ æ ‡å‡†ä¸‹ä¸€æ­¥å»ºè®®
        builder.add_next_step("å¯¹ç”Ÿæˆçš„Verilogä»£ç è¿›è¡Œè¯­æ³•éªŒè¯")
        builder.add_next_step("åˆ›å»ºå¯¹åº”çš„æµ‹è¯•å¹³å°(testbench)")
        builder.add_next_step("è¿›è¡ŒåŠŸèƒ½ä»¿çœŸéªŒè¯")
        
        if quality_metrics.performance_score < 0.8:
            builder.add_next_step("è¿›è¡Œæ—¶åºåˆ†æå’Œå…³é”®è·¯å¾„ä¼˜åŒ–")
        
        # æ·»åŠ å…ƒæ•°æ®
        builder.add_metadata("module_type", task_analysis.get('module_type'))
        builder.add_metadata("bit_width", task_analysis.get('bit_width'))
        builder.add_metadata("complexity", task_analysis.get('complexity'))
        builder.add_metadata("clock_domain", task_analysis.get('clock_domain'))
        builder.add_metadata("reset_type", task_analysis.get('reset_type'))
        builder.add_metadata("code_lines", len(verilog_code.split('\n')))
        builder.add_metadata("file_count", len(output_files))
        builder.add_metadata("llm_powered", True)
        builder.add_metadata("iterations", iterations)
        builder.add_metadata("warnings", warnings or [])
        
        # æ„å»ºå“åº”
        status = TaskStatus.SUCCESS if quality_metrics.overall_score >= 0.7 else TaskStatus.REQUIRES_RETRY
        completion = 100.0 if status == TaskStatus.SUCCESS else 80.0
        
        message = f"æˆåŠŸè®¾è®¡äº†{task_analysis.get('functionality', 'Verilogæ¨¡å—')}"
        if iterations > 1:
            message += f"ï¼ˆç»è¿‡{iterations}æ¬¡è¿­ä»£ä¿®å¤ï¼‰"
        message += f"ï¼Œä»£ç è´¨é‡åˆ†æ•°: {quality_metrics.overall_score:.2f}"
        
        response = builder.build(
            response_type=ResponseType.TASK_COMPLETION,
            status=status,
            message=message,
            completion_percentage=completion,
            quality_metrics=quality_metrics
        )
        
        return response.format_response(ResponseFormat.JSON)
    
    # ==========================================================================
    # ğŸ”§ Function Calling å·¥å…·å®ç°æ–¹æ³•
    # ==========================================================================
    
    async def _tool_analyze_design_requirements(self, requirements: str, **kwargs) -> Dict[str, Any]:
        """å·¥å…·ï¼šåˆ†æè®¾è®¡éœ€æ±‚"""
        try:
            self.logger.info("ğŸ”§ å·¥å…·è°ƒç”¨: åˆ†æè®¾è®¡éœ€æ±‚")
            
            analysis = await self._analyze_design_requirements(requirements)
            
            return {
                "success": True,
                "analysis": analysis,
                "message": "è®¾è®¡éœ€æ±‚åˆ†æå®Œæˆ"
            }
            
        except Exception as e:
            self.logger.error(f"âŒ è®¾è®¡éœ€æ±‚åˆ†æå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"åˆ†æå¤±è´¥: {str(e)}",
                "analysis": None
            }
    
    async def _tool_search_existing_modules(self, module_type: str = "", functionality: str = "", **kwargs) -> Dict[str, Any]:
        """å·¥å…·ï¼šæœç´¢ç°æœ‰æ¨¡å—"""
        try:
            self.logger.info("ğŸ”§ å·¥å…·è°ƒç”¨: æœç´¢ç°æœ‰æ¨¡å—")
            
            search_result = await self.search_database_modules(
                module_name=module_type,
                description=functionality,
                limit=5
            )
            
            return {
                "success": True,
                "modules": search_result.get('result', {}).get('data', []),
                "count": len(search_result.get('result', {}).get('data', [])),
                "message": "æ¨¡å—æœç´¢å®Œæˆ"
            }
            
        except Exception as e:
            self.logger.error(f"âŒ æ¨¡å—æœç´¢å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"æœç´¢å¤±è´¥: {str(e)}",
                "modules": []
            }
    
    async def _tool_generate_verilog_code(self, requirements: str, module_info: Dict = None, **kwargs) -> Dict[str, Any]:
        """å·¥å…·ï¼šç”ŸæˆVerilogä»£ç """
        try:
            self.logger.info("ğŸ”§ å·¥å…·è°ƒç”¨: ç”ŸæˆVerilogä»£ç ")
            
            # å¦‚æœæ²¡æœ‰æä¾›module_infoï¼Œå…ˆåˆ†æéœ€æ±‚
            if not module_info:
                module_info = await self._analyze_design_requirements(requirements)
            
            # æœç´¢ç›¸å…³æ¨¡å—
            search_results = await self._search_existing_modules(module_info)
            
            # ç”Ÿæˆä»£ç 
            verilog_code = await self._generate_verilog_code(
                requirements, module_info, search_results, {}
            )
            
            return {
                "success": True,
                "code": verilog_code,
                "module_info": module_info,
                "message": "Verilogä»£ç ç”Ÿæˆå®Œæˆ"
            }
            
        except Exception as e:
            self.logger.error(f"âŒ Verilogä»£ç ç”Ÿæˆå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"ä»£ç ç”Ÿæˆå¤±è´¥: {str(e)}",
                "code": None
            }
    
    async def _tool_analyze_code_quality(self, code: str, **kwargs) -> Dict[str, Any]:
        """å·¥å…·ï¼šåˆ†æä»£ç è´¨é‡"""
        try:
            self.logger.info("ğŸ”§ å·¥å…·è°ƒç”¨: åˆ†æä»£ç è´¨é‡")
            
            quality_metrics = await self._analyze_code_quality(code)
            
            return {
                "success": True,
                "quality_metrics": {
                    "overall_score": quality_metrics.overall_score,
                    "syntax_score": quality_metrics.syntax_score,
                    "functionality_score": quality_metrics.functionality_score,
                    "documentation_quality": quality_metrics.documentation_quality,
                    "performance_score": quality_metrics.performance_score
                },
                "message": "ä»£ç è´¨é‡åˆ†æå®Œæˆ"
            }
            
        except Exception as e:
            self.logger.error(f"âŒ ä»£ç è´¨é‡åˆ†æå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"è´¨é‡åˆ†æå¤±è´¥: {str(e)}",
                "quality_metrics": None
            }