============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 27 2019  12:34:57 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          19    44.583    gscl45nm 
AOI21X1         64   180.211    gscl45nm 
BUFX2          133   312.084    gscl45nm 
DFFSR           68   702.073    gscl45nm 
FAX1             1     8.917    gscl45nm 
HAX1           170   797.810    gscl45nm 
INVX1          313   440.673    gscl45nm 
MUX2X1          63   236.527    gscl45nm 
NAND2X1          1     1.877    gscl45nm 
NAND3X1          2     4.693    gscl45nm 
NOR2X1           1     2.346    gscl45nm 
NOR3X1           1     2.816    gscl45nm 
OAI21X1         51   143.606    gscl45nm 
OR2X1            4     9.386    gscl45nm 
XOR2X1           6    28.158    gscl45nm 
-----------------------------------------
total          897  2915.761             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        68  702.073   24.1 
inverter         313  440.673   15.1 
buffer           133  312.084   10.7 
logic            383 1460.931   50.1 
-------------------------------------
total            897 2915.761  100.0 

