{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624738156193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624738156194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 17:09:16 2021 " "Processing started: Sat Jun 26 17:09:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624738156194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624738156194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ramses -c Ramses " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ramses -c Ramses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624738156194 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624738156537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-SYN " "Found design unit 1: mux3to1-SYN" {  } { { "mux3to1.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156970 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramses.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ramses-comportamento " "Found design unit 1: Ramses-comportamento" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ramses " "Found entity 1: Ramses" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorNbits-comportamento " "Found design unit 1: registradorNbits-comportamento" {  } { { "registradorNbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/registradorNbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156974 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorNbits " "Found entity 1: registradorNbits" {  } { { "registradorNbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/registradorNbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-comportamento " "Found design unit 1: FlipFlopD-comportamento" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156976 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_nBits-comportamento " "Found design unit 1: ULA_nBits-comportamento" {  } { { "ULA_nbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA_nbits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_nBits " "Found entity 1: ULA_nBits" {  } { { "ULA_nbits.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156980 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/somador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156982 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-comportamento " "Found design unit 1: subtrator-comportamento" {  } { { "subtrator.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/subtrator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156984 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/subtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Found design unit 1: memoria-SYN" {  } { { "memoria.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156986 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControle-comportamento " "Found design unit 1: unidadeDeControle-comportamento" {  } { { "unidadeDeControle.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/unidadeDeControle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156987 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "unidadeDeControle.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/unidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738156987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738156987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ramses " "Elaborating entity \"Ramses\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624738157046 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inREM Ramses.vhd(15) " "VHDL Signal Declaration warning at Ramses.vhd(15): used implicit default value for signal \"inREM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1624738157047 "|Ramses"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outREM Ramses.vhd(15) " "Verilog HDL or VHDL warning at Ramses.vhd(15): object \"outREM\" assigned a value but never read" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624738157048 "|Ramses"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_ULA Ramses.vhd(15) " "Verilog HDL or VHDL warning at Ramses.vhd(15): object \"cout_ULA\" assigned a value but never read" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624738157048 "|Ramses"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z Ramses.vhd(16) " "Verilog HDL or VHDL warning at Ramses.vhd(16): object \"z\" assigned a value but never read" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624738157048 "|Ramses"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neg Ramses.vhd(16) " "Verilog HDL or VHDL warning at Ramses.vhd(16): object \"neg\" assigned a value but never read" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624738157048 "|Ramses"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o Ramses.vhd(16) " "Verilog HDL or VHDL warning at Ramses.vhd(16): object \"o\" assigned a value but never read" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624738157048 "|Ramses"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_atual Ramses.vhd(106) " "VHDL Process Statement warning at Ramses.vhd(106): signal \"estado_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624738157051 "|Ramses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximo_estado Ramses.vhd(100) " "VHDL Process Statement warning at Ramses.vhd(100): inferring latch(es) for signal or variable \"proximo_estado\", which holds its previous value in one or more paths through the process" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624738157052 "|Ramses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.t3 Ramses.vhd(100) " "Inferred latch for \"proximo_estado.t3\" at Ramses.vhd(100)" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624738157053 "|Ramses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.t2 Ramses.vhd(100) " "Inferred latch for \"proximo_estado.t2\" at Ramses.vhd(100)" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624738157053 "|Ramses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.t1 Ramses.vhd(100) " "Inferred latch for \"proximo_estado.t1\" at Ramses.vhd(100)" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624738157054 "|Ramses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.t0 Ramses.vhd(100) " "Inferred latch for \"proximo_estado.t0\" at Ramses.vhd(100)" {  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624738157054 "|Ramses"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:mem " "Elaborating entity \"memoria\" for hierarchy \"memoria:mem\"" {  } { { "Ramses.vhd" "mem" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoria:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoria:mem\|altsyncram:altsyncram_component\"" {  } { { "memoria.vhd" "altsyncram_component" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoria:mem\|altsyncram:altsyncram_component\"" {  } { { "memoria.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoria:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ramses.mif " "Parameter \"init_file\" = \"Ramses.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157116 ""}  } { { "memoria.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/memoria.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624738157116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47c1 " "Found entity 1: altsyncram_47c1" {  } { { "db/altsyncram_47c1.tdf" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/db/altsyncram_47c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738157177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738157177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_47c1 memoria:mem\|altsyncram:altsyncram_component\|altsyncram_47c1:auto_generated " "Elaborating entity \"altsyncram_47c1\" for hierarchy \"memoria:mem\|altsyncram:altsyncram_component\|altsyncram_47c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorNbits registradorNbits:reg_A " "Elaborating entity \"registradorNbits\" for hierarchy \"registradorNbits:reg_A\"" {  } { { "Ramses.vhd" "reg_A" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD registradorNbits:reg_A\|FlipFlopD:\\laco:0:cria_flipflopD " "Elaborating entity \"FlipFlopD\" for hierarchy \"registradorNbits:reg_A\|FlipFlopD:\\laco:0:cria_flipflopD\"" {  } { { "registradorNbits.vhd" "\\laco:0:cria_flipflopD" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/registradorNbits.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:mux01 " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:mux01\"" {  } { { "Ramses.vhd" "mux01" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux3to1:mux01\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux3to1:mux01\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux3to1.vhd" "LPM_MUX_component" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux3to1:mux01\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux3to1:mux01\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux3to1.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624738157290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux3to1:mux01\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux3to1:mux01\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157291 ""}  } { { "mux3to1.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/mux3to1.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624738157291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93e " "Found entity 1: mux_93e" {  } { { "db/mux_93e.tdf" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/db/mux_93e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624738157357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624738157357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93e mux3to1:mux01\|LPM_MUX:LPM_MUX_component\|mux_93e:auto_generated " "Elaborating entity \"mux_93e\" for hierarchy \"mux3to1:mux01\|LPM_MUX:LPM_MUX_component\|mux_93e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_nBits ULA_nBits:ULA " "Elaborating entity \"ULA_nBits\" for hierarchy \"ULA_nBits:ULA\"" {  } { { "Ramses.vhd" "ULA" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA_nBits:ULA\|ULA:primeira_instancia_ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA_nBits:ULA\|ULA:primeira_instancia_ULA\"" {  } { { "ULA_nbits.vhd" "primeira_instancia_ULA" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA_nbits.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157372 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempCout ULA.vhd(31) " "VHDL Process Statement warning at ULA.vhd(31): inferring latch(es) for signal or variable \"tempCout\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624738157373 "|Ramses|ULA_nBits:ULA|ULA:primeira_instancia_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCout ULA.vhd(31) " "Inferred latch for \"tempCout\" at ULA.vhd(31)" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624738157373 "|Ramses|ULA_nBits:ULA|ULA:primeira_instancia_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA_nBits:ULA\|ULA:primeira_instancia_ULA\|somador:instancia_somador " "Elaborating entity \"somador\" for hierarchy \"ULA_nBits:ULA\|ULA:primeira_instancia_ULA\|somador:instancia_somador\"" {  } { { "ULA.vhd" "instancia_somador" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ULA_nBits:ULA\|ULA:primeira_instancia_ULA\|subtrator:instancia_subtrator " "Elaborating entity \"subtrator\" for hierarchy \"ULA_nBits:ULA\|ULA:primeira_instancia_ULA\|subtrator:instancia_subtrator\"" {  } { { "ULA.vhd" "instancia_subtrator" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624738157377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA_nBits:ULA\|ULA:\\oi:6:proximas_n_instancias\|tempCout " "LATCH primitive \"ULA_nBits:ULA\|ULA:\\oi:6:proximas_n_instancias\|tempCout\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1624738157493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA_nBits:ULA\|ULA:\\oi:5:proximas_n_instancias\|tempCout " "LATCH primitive \"ULA_nBits:ULA\|ULA:\\oi:5:proximas_n_instancias\|tempCout\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1624738157493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA_nBits:ULA\|ULA:\\oi:4:proximas_n_instancias\|tempCout " "LATCH primitive \"ULA_nBits:ULA\|ULA:\\oi:4:proximas_n_instancias\|tempCout\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1624738157494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA_nBits:ULA\|ULA:\\oi:3:proximas_n_instancias\|tempCout " "LATCH primitive \"ULA_nBits:ULA\|ULA:\\oi:3:proximas_n_instancias\|tempCout\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1624738157494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA_nBits:ULA\|ULA:\\oi:2:proximas_n_instancias\|tempCout " "LATCH primitive \"ULA_nBits:ULA\|ULA:\\oi:2:proximas_n_instancias\|tempCout\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1624738157494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA_nBits:ULA\|ULA:\\oi:1:proximas_n_instancias\|tempCout " "LATCH primitive \"ULA_nBits:ULA\|ULA:\\oi:1:proximas_n_instancias\|tempCout\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1624738157494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA_nBits:ULA\|ULA:primeira_instancia_ULA\|tempCout " "LATCH primitive \"ULA_nBits:ULA\|ULA:primeira_instancia_ULA\|tempCout\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/ULA.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1624738157494 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1624738157869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624738158155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624738158155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624738158195 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624738158195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624738158195 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1624738158195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624738158195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624738158215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 17:09:18 2021 " "Processing ended: Sat Jun 26 17:09:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624738158215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624738158215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624738158215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624738158215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624738159270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624738159270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 17:09:18 2021 " "Processing started: Sat Jun 26 17:09:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624738159270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624738159270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ramses -c Ramses " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ramses -c Ramses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624738159270 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624738159351 ""}
{ "Info" "0" "" "Project  = Ramses" {  } {  } 0 0 "Project  = Ramses" 0 0 "Fitter" 0 0 1624738159351 ""}
{ "Info" "0" "" "Revision = Ramses" {  } {  } 0 0 "Revision = Ramses" 0 0 "Fitter" 0 0 1624738159351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1624738159400 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Ramses EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design Ramses" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1624738159458 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624738159521 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624738159530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1624738159706 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624738159706 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624738159707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624738159707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1624738159707 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624738159707 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624738159708 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[0\] " "Pin testeValorEnd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[0] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[1\] " "Pin testeValorEnd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[1] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[2\] " "Pin testeValorEnd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[2] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[3\] " "Pin testeValorEnd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[3] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[4\] " "Pin testeValorEnd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[4] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[5\] " "Pin testeValorEnd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[5] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[6\] " "Pin testeValorEnd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[6] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testeValorEnd\[7\] " "Pin testeValorEnd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testeValorEnd[7] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testeValorEnd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Pin wren not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wren } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[0\] " "Pin endereco\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[0] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[1\] " "Pin endereco\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[1] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[2\] " "Pin endereco\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[2] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[3\] " "Pin endereco\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[3] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[4\] " "Pin endereco\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[4] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[5\] " "Pin endereco\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[5] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[6\] " "Pin endereco\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[6] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "endereco\[7\] " "Pin endereco\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { endereco[7] } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endereco[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1624738159729 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1624738159729 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1624738159813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ramses.sdc " "Synopsys Design Constraints File file not found: 'Ramses.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624738159814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624738159814 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624738159816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624738159823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estado_atual.t3  " "Automatically promoted node estado_atual.t3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:0:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:0:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:1:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:1:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:2:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:2:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:3:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:3:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:4:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:4:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:5:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:5:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:6:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:6:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:7:cria_flipflopD\|Q " "Destination node registradorNbits:reg_RDM_2\|FlipFlopD:\\laco:7:cria_flipflopD\|Q" {  } { { "FlipFlopD.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/FlipFlopD.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1624738159823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1624738159823 ""}  } { { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado_atual.t3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624738159823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1624738159824 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "Ramses.vhd" "" { Text "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/Ramses.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624738159824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624738159858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624738159858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624738159858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624738159859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624738159859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624738159859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624738159860 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624738159860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624738159866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1624738159867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624738159867 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1624738159868 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1624738159868 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1624738159868 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624738159869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624738159869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624738159869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1624738159869 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1624738159869 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1624738159869 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624738159876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624738160185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624738160216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624738160221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624738160383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624738160383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624738160423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1624738160725 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624738160725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624738160805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1624738160807 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624738160807 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1624738160812 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624738160813 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[0\] 0 " "Pin \"testeValorEnd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[1\] 0 " "Pin \"testeValorEnd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[2\] 0 " "Pin \"testeValorEnd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[3\] 0 " "Pin \"testeValorEnd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[4\] 0 " "Pin \"testeValorEnd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[5\] 0 " "Pin \"testeValorEnd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[6\] 0 " "Pin \"testeValorEnd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testeValorEnd\[7\] 0 " "Pin \"testeValorEnd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1624738160815 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1624738160815 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624738160845 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624738160853 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624738160882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624738160972 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624738160973 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1624738160992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/output_files/Ramses.fit.smsg " "Generated suppressed messages file D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/output_files/Ramses.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624738161046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624738161146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 17:09:21 2021 " "Processing ended: Sat Jun 26 17:09:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624738161146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624738161146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624738161146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624738161146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624738162019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624738162020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 17:09:21 2021 " "Processing started: Sat Jun 26 17:09:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624738162020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624738162020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ramses -c Ramses " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ramses -c Ramses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624738162020 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624738162393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624738162403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624738162630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 17:09:22 2021 " "Processing ended: Sat Jun 26 17:09:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624738162630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624738162630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624738162630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624738162630 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624738163219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624738163669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 17:09:23 2021 " "Processing started: Sat Jun 26 17:09:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624738163670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624738163670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ramses -c Ramses " "Command: quartus_sta Ramses -c Ramses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624738163670 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1624738163752 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624738163886 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1624738163955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ramses.sdc " "Synopsys Design Constraints File file not found: 'Ramses.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1624738163963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1624738163963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163964 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado_atual.t3 estado_atual.t3 " "create_clock -period 1.000 -name estado_atual.t3 estado_atual.t3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163964 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163964 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1624738163965 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1624738163969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624738163976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.164 " "Worst-case setup slack is -2.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164       -34.718 clk  " "   -2.164       -34.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454        -3.274 estado_atual.t3  " "   -1.454        -3.274 estado_atual.t3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624738163977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.197 " "Worst-case hold slack is -1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197        -9.949 clk  " "   -1.197        -9.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779         0.000 estado_atual.t3  " "    0.779         0.000 estado_atual.t3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738163982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624738163982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624738163985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624738163993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -144.380 clk  " "   -2.000      -144.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estado_atual.t3  " "    0.500         0.000 estado_atual.t3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624738164208 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1624738164244 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1624738164245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624738164254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -19.512 clk  " "   -1.460       -19.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247        -0.339 estado_atual.t3  " "   -0.247        -0.339 estado_atual.t3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624738164256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.841 " "Worst-case hold slack is -0.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841        -7.441 clk  " "   -0.841        -7.441 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538         0.000 estado_atual.t3  " "    0.538         0.000 estado_atual.t3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624738164262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624738164264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624738164271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -144.380 clk  " "   -2.000      -144.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estado_atual.t3  " "    0.500         0.000 estado_atual.t3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624738164273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624738164273 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1624738164311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624738164342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624738164342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4530 " "Peak virtual memory: 4530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624738164409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 17:09:24 2021 " "Processing ended: Sat Jun 26 17:09:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624738164409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624738164409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624738164409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624738164409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624738165308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624738165309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 17:09:25 2021 " "Processing started: Sat Jun 26 17:09:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624738165309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624738165309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ramses -c Ramses " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Ramses -c Ramses" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624738165309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ramses.vo D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/simulation/modelsim/ simulation " "Generated file Ramses.vo in folder \"D:/Disciplinas/SDA/ProjetosVHDL/Trabalho Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624738165567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624738165595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 17:09:25 2021 " "Processing ended: Sat Jun 26 17:09:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624738165595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624738165595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624738165595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624738165595 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624738166177 ""}
