
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003260                       # Number of seconds simulated
sim_ticks                                  3259738623                       # Number of ticks simulated
final_tick                               574762661742                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81601                       # Simulator instruction rate (inst/s)
host_op_rate                                   111643                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 263363                       # Simulator tick rate (ticks/s)
host_mem_usage                               16883420                       # Number of bytes of host memory used
host_seconds                                 12377.35                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1381849745                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       166016                       # Number of bytes read from this memory
system.physmem.bytes_read::total               168064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        29440                       # Number of bytes written to this memory
system.physmem.bytes_written::total             29440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1297                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1313                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             230                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  230                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       628271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     50929237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51557508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       628271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             628271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9031399                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9031399                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9031399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       628271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     50929237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60588907                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  7817120                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2867888                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2505133                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       185022                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1418089                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1373566                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           207050                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5896                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3381120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15955431                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2867888                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1580616                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3285736                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          905579                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         377328                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1666686                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         73723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7763719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.367347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.173710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4477983     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           164509      2.12%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           299359      3.86%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           278817      3.59%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           455929      5.87%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           475713      6.13%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           114047      1.47%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85723      1.10%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1411639     18.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7763719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.366873                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.041088                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3489137                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        364958                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3178104                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         12704                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         718806                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       313197                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           724                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17853203                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1309                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         718806                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3637493                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          122284                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        42397                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3040988                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        201742                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17372807                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          69110                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         81137                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     23077042                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      79092872                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79092872                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14913019                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          8163998                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            542976                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2663558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       582980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        10027                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       226589                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16427744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13833886                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18611                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5000723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     13712303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7763719                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.781863                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.839232                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2701666     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1436626     18.50%     53.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1274034     16.41%     69.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       772554      9.95%     79.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       800993     10.32%     89.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       472837      6.09%     96.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       210179      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        56341      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        38489      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7763719                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           54753     66.45%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17582     21.34%     87.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10059     12.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10854314     78.46%     78.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109549      0.79%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2375878     17.17%     96.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       493145      3.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13833886                       # Type of FU issued
system.switch_cpus.iq.rate                   1.769691                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               82394                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005956                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35532491                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     21430520                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13372836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13916280                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        34577                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       778604                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       144039                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         718806                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           64896                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          5691                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16429748                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        19831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2663558                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       582980                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        97795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       109387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207182                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13569700                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2280693                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       264181                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2761974                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2048153                       # Number of branches executed
system.switch_cpus.iew.exec_stores             481281                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.735895                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13388337                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13372836                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8216628                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          20083112                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.710711                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.409131                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11371777                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5058012                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       185313                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7044913                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.614183                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.310504                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3249102     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1493263     21.20%     67.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833231     11.83%     79.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       283990      4.03%     83.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       272558      3.87%     87.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       115293      1.64%     88.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       298714      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        88995      1.26%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       409767      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7044913                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11371777                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2323892                       # Number of memory references committed
system.switch_cpus.commit.loads               1884951                       # Number of loads committed
system.switch_cpus.commit.membars                1000                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779029                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9931215                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        409767                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             23064935                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33578990                       # The number of ROB writes
system.switch_cpus.timesIdled                    2789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   53401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11371777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.781712                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.781712                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.279244                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.279244                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62747653                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17541089                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18380179                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2000                       # number of misc regfile writes
system.l2.replacements                           1313                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           208531                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17697                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.783410                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           903.906227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      15.881456                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     662.053992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           14802.158325                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.055170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000969                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.040409                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.903452                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         3761                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3761                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1186                       # number of Writeback hits
system.l2.Writeback_hits::total                  1186                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          3761                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3761                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         3761                       # number of overall hits
system.l2.overall_hits::total                    3761                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1297                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1313                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1297                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1313                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1297                       # number of overall misses
system.l2.overall_misses::total                  1313                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       788694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     54244896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55033590                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       788694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     54244896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         55033590                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       788694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     54244896                       # number of overall miss cycles
system.l2.overall_miss_latency::total        55033590                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5074                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1186                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1186                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5074                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5074                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.256425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.258770                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.256425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258770                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.256425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258770                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 49293.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 41823.358520                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 41914.386900                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 49293.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 41823.358520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41914.386900                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 49293.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 41823.358520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41914.386900                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  230                       # number of writebacks
system.l2.writebacks::total                       230                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1297                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1313                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1313                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1313                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       696547                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     46702944                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47399491                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       696547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     46702944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     47399491                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       696547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     46702944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     47399491                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.256425                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.258770                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.256425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.256425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258770                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43534.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36008.437934                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 36100.145468                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 43534.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 36008.437934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36100.145468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 43534.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 36008.437934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36100.145468                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                542.881425                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001698782                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    543                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1844749.138122                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    15.881425                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.025451                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.870002                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1666668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1666668                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1666668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1666668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1666668                       # number of overall hits
system.cpu.icache.overall_hits::total         1666668                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           18                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           18                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             18                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           18                       # number of overall misses
system.cpu.icache.overall_misses::total            18                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       911357                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       911357                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       911357                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       911357                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       911357                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       911357                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1666686                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1666686                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1666686                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1666686                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1666686                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1666686                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 50630.944444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50630.944444                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 50630.944444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50630.944444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 50630.944444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50630.944444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       814651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       814651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       814651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       814651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       814651                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       814651                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50915.687500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50915.687500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 50915.687500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50915.687500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 50915.687500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50915.687500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5058                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223937238                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5314                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42140.993225                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   199.010448                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      56.989552                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.777385                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.222615                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2068882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2068882                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       436940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         436940                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1000                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1000                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2505822                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2505822                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2505822                       # number of overall hits
system.cpu.dcache.overall_hits::total         2505822                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15365                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15365                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15365                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15365                       # number of overall misses
system.cpu.dcache.overall_misses::total         15365                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    495551633                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    495551633                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    495551633                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    495551633                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    495551633                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    495551633                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2084247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2084247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2521187                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2521187                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2521187                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2521187                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007372                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006094                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 32251.977416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32251.977416                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32251.977416                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32251.977416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32251.977416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32251.977416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1186                       # number of writebacks
system.cpu.dcache.writebacks::total              1186                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        10307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10307                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        10307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        10307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10307                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5058                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5058                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     81366498                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     81366498                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     81366498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     81366498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     81366498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     81366498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16086.693950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16086.693950                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16086.693950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16086.693950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16086.693950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16086.693950                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
