
tdp1/arcade_stick/app/out/app.elf:     file format elf32-littlearm
tdp1/arcade_stick/app/out/app.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0005cd

Program Header:
0x70000001 off    0x000133b0 vaddr 0x1a0033b0 paddr 0x1a0033b0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000184 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000033b8 memsz 0x000033b8 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0033b8 align 2**16
         filesz 0x000000f4 memsz 0x000000f4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033ac  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000f4  10000000  1a0033b8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200f4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200f4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200f4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200f4  2**2
                  CONTENTS
  6 .bss          0000008c  100000f8  100000f8  000000f8  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200f4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200f4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200f4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200f4  2**2
                  CONTENTS
 11 .init_array   00000004  1a0033ac  1a0033ac  000133ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a0033b0  1a0033b0  000133b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200f4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200f4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200f4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200f4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200f4  2**2
                  CONTENTS
 18 .noinit       00000000  10000184  10000184  000200f4  2**2
                  CONTENTS
 19 .debug_info   0002d090  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00005aed  00000000  00000000  0004d184  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00008f77  00000000  00000000  00052c71  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000b28  00000000  00000000  0005bbe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000b80  00000000  00000000  0005c710  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00009156  00000000  00000000  0005d290  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00014c05  00000000  00000000  000663e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00028a50  00000000  00000000  0007afeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000a3a3b  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000a3aa3  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00001f9c  00000000  00000000  000a3ad8  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000f8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0033ac l    d  .init_array	00000000 .init_array
1a0033b0 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000184 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 joystick.c
00000000 l    df *ABS*	00000000 app.c
100000f8 l     O .bss	00000001 FLAG_DOWN
100000f9 l     O .bss	00000001 FLAG_LEFT
100000fa l     O .bss	00000001 FLAG_RIGHT
100000fb l     O .bss	00000001 FLAG_UP
00000000 l    df *ABS*	00000000 usbd_gamepad.c
1a000444 l     F .text	00000014 Gamepad_EpIN_Hdlr
1a000458 l     F .text	0000000c Gamepad_SetReport
1a000464 l     F .text	00000024 Gamepad_UpdateReport
1a000488 l     F .text	00000048 Gamepad_GetReport
100000fc l     O .bss	00000010 g_gamePad
00000000 l    df *ABS*	00000000 system.c
10000110 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002ffc l     O .text	00000004 InitClkStates
1a003000 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a0007d0 l     F .text	00000044 Board_LED_Init
1a000814 l     F .text	00000040 Board_TEC_Init
1a000854 l     F .text	00000040 Board_GPIO_Init
1a000894 l     F .text	00000030 Board_ADC_Init
1a0008c4 l     F .text	00000038 Board_SPI_Init
1a0008fc l     F .text	00000024 Board_I2C_Init
1a003078 l     O .text	00000008 GpioButtons
1a003080 l     O .text	0000000c GpioLeds
1a00308c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000a28 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000a3c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000048 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000b5c l     F .text	00000014 Chip_ADC_GetClockIndex
1a000b70 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0030a4 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
1a000e80 l     F .text	00000034 Chip_USB_PllSetup
1a0030ec l     O .text	00000014 usbPLLSetup
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000efc l     F .text	000000a0 pll_calc_divs
1a000f9c l     F .text	0000010c pll_get_frac
1a0010a8 l     F .text	0000004c Chip_Clock_FindBaseClock
1a00131c l     F .text	00000022 Chip_Clock_GetDivRate
10000114 l     O .bss	00000008 audio_usb_pll_freq
1a00310c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001538 l     F .text	0000002c Chip_UART_GetIndex
1a003178 l     O .text	00000008 UART_BClock
1a003180 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_sleep.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000080 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001754 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_tick.c
1000011c l     O .bss	00000004 callBackFuncParams
10000120 l     O .bss	00000008 tickCounter
10000128 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_uart.c
1a003278 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 cdc_uart.c
1a001bf8 l     F .text	00000084 CDC_ep0_override_hdlr
1a001c7c l     F .text	000000c0 UCOM_bulk_hdlr
1a001d3c l     F .text	00000090 UCOM_SetLineCode
1000012c l     O .bss	00000004 g_defaultCdcHdlr
10000130 l     O .bss	00000018 g_uCOM
00000000 l    df *ABS*	00000000 usbd_keyboard.c
1a001ea8 l     F .text	00000014 Keyboard_EpIN_Hdlr
1a001ebc l     F .text	00000020 Keyboard_UpdateReport
1a001edc l     F .text	00000048 Keyboard_SetReport
1a001f24 l     F .text	00000040 Keyboard_GetReport
10000148 l     O .bss	00000010 g_keyBoard
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1a002038 l     F .text	00000010 usbDeviceLpcInterruptPrioritySet
1a002048 l     F .text	00000028 usbDeviceLpcInterruptInit
1a002070 l     F .text	00000098 usbDeviceLpcInit
1000015c l     O .bss	00000004 g_Ep0BaseHdlr
10000160 l     O .bss	00000004 g_ep0RxBusy
10000164 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a002760 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 usbd_gamepad_hid_desc.c
00000000 l    df *ABS*	00000000 usbd_keyboard_hid_desc.c
00000000 l    df *ABS*	00000000 impure.c
10000094 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0033b0 l       .init_array	00000000 __init_array_end
1a0033ac l       .bss_RAM5	00000000 __preinit_array_end
1a0033ac l       .init_array	00000000 __init_array_start
1a0033ac l       .bss_RAM5	00000000 __preinit_array_start
1a001140 g     F .text	0000001c Chip_Clock_GetDividerSource
1a00066c g     F .text	00000012 _isatty_r
1000010c g     O .bss	00000004 gamepadCheckFunction
1a002af8 g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00067e g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a000c08 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a000a1e g     F .text	00000008 __stdio_init
10000178 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a000eb4 g     F .text	00000034 Chip_USB0_Init
1a002c3e g     F .text	00000024 __sseek
1a002810 g     F .text	00000070 __sinit
1a002c6c g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a0027b4 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a000cd0 g     F .text	0000000c Chip_ADC_SetResolution
1a002ec0 g     F .text	0000000c __malloc_unlock
1a001b50 g     F .text	0000002c SysTick_Handler
1a0015e0 g     F .text	00000040 Chip_UART_SetBaud
10000179 g     O .bss	00000001 __lock___arc4random_mutex
1a0005c8  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a000958 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000554 g     F .text	0000004c usbDeviceGamepadTasks
1a000178  w    F .text	00000002 NMI_Handler
1a0033b8 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a001dcc g     F .text	000000dc cdcUartLpcInit
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a001514 g     F .text	00000014 Chip_Clock_EnablePLL
1a000662 g     F .text	0000000a _fstat_r
53ff72c2 g       *ABS*	00000000 __valid_user_code_checksum
1a0033b8 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a002f38 g     O .text	00000082 USB_StringDescriptor
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a0013d8 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0027a8 g     F .text	0000000c _cleanup_r
1a0014d4 g     F .text	00000040 Chip_Clock_SetupPLL
1a0022d8 g     F .text	00000000 .hidden __aeabi_uldivmod
10000184 g       .noinit	00000000 _noinit
1a002bd4 g     F .text	00000010 puts
10000170 g     O .bss	00000004 SystemCoreClock
1a001564 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000bb0 g     F .text	00000018 readAdcVal
1a002140 g     F .text	000000ec usbDeviceInit
1a000180  w    F .text	00000002 UsageFault_Handler
1a001488 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002f18 g     O .text	00000012 USB_DeviceDescriptor
1a000758 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a002308 g     F .text	000002d0 .hidden __udivmoddi4
1a000700 g     F .text	00000020 _sbrk_r
1a003074 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000688 g     F .text	0000004e _read_r
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a002124 g     F .text	0000001a find_IntfDesc
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0033b0 g       .ARM.exidx	00000000 __exidx_start
1000017a g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
1a000ba2 g     F .text	0000000e setStartMode
1000017b g     O .bss	00000001 __lock___sinit_recursive_mutex
1a0033a8 g     O .text	00000004 _global_impure_ptr
1a002948 g     F .text	00000048 __libc_init_array
1a0019a0 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a0009dc g     F .text	00000030 Board_Init
1a000656  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000184 g       .bss	00000000 _ebss
1a000cdc g     F .text	0000002a Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0005cc g     F .text	00000088 Reset_Handler
1a001ad4 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a000b20 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a0010f4 g     F .text	0000004c Chip_Clock_EnableCrystal
1000017c g     O .bss	00000001 __lock___malloc_recursive_mutex
1a000c1e g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a002000 g     F .text	00000038 EP0_patch
1a000c7e g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a003348 g     O .text	00000020 __sf_fake_stderr
1a000afc g     F .text	00000024 Chip_I2C_Init
1a002994 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a0012b0 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a003188 g     O .text	000000e6 gpioPinsInit
1a000a54 g     F .text	00000012 Chip_SSP_SetClockRate
1a002fba g     O .text	00000002 Keyboard_ReportDescSize
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a0027e0 g     F .text	0000000c __sfp_lock_acquire
1a0029a8 g     F .text	0000009c _free_r
1a001a58 g     F .text	00000058 adcRead
1a0013b2 g     F .text	00000026 Chip_Clock_GetBaseClock
1a001528 g     F .text	0000000e Chip_Clock_GetPLLStatus
100000f8 g       .bss	00000000 _bss
1a000c26 g     F .text	00000036 Chip_ADC_ReadStatus
1a000c9e g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a000a66 g     F .text	0000003e Chip_SSP_SetBitRate
1a000b58 g     F .text	00000002 Chip_GPIO_Init
1a0030a0 g     O .text	00000004 OscRateIn
1a001b7c g     F .text	0000007c uartInit
10000184 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000658 g     F .text	0000000a _close_r
1a001788 g     F .text	000001ac gpioInit
1a001734 g     F .text	00000004 sleepUntilNextInterrupt
1a000300 g     F .text	00000042 Joystick_LeerDirs
1a002d10 g     F .text	000000dc __swsetup_r
1a0025d8  w    F .text	00000002 .hidden __aeabi_ldiv0
1a002880 g     F .text	0000008c __sfp
1a001f64 g     F .text	0000009c usbDeviceKeyboardInit
1a002804 g     F .text	0000000c __sinit_lock_release
1a002be4 g     F .text	00000022 __sread
1a002108 g     F .text	0000001c USB0_IRQHandler
1a001454 g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a002eb4 g     F .text	0000000c __malloc_lock
1a000944 g     F .text	00000014 Board_UARTPutChar
1a0015b8 g     F .text	00000028 Chip_UART_Send
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0026e8 g     F .text	00000078 _fflush_r
1a003368 g     O .text	00000020 __sf_fake_stdin
1a00115c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a002992 g     F .text	00000002 __retarget_lock_acquire_recursive
1a002996 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a00034c g     F .text	000000f8 main
1a0004d0 g     F .text	00000084 usbDeviceGamepadInit
1a002990 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a002c62 g     F .text	00000008 __sclose
1a0009c4 g     F .text	00000016 Board_LED_Toggle
1a002a44 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0013e4 g     F .text	0000003c Chip_Clock_EnableOpts
1a000a16 g     F .text	00000008 __stdio_getchar
1a002fbc g     O .text	0000003f Keyboard_ReportDescriptor
1a001178 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000998 g     F .text	0000002c Board_LED_Test
1a001230 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002f2c g     O .text	0000000a USB_DeviceQualifier
1a0016fc g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0022a0 g     F .text	00000038 delay
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001934 g     F .text	0000006a gpioWrite
1a000654  w    F .text	00000002 _fini
1a000bc8 g     F .text	00000040 Chip_ADC_Init
10000174 g     O .bss	00000004 g_pUsbApi
1a000720 g     F .text	00000038 Board_SetupMuxing
1a001620 g     F .text	000000dc Chip_UART_SetBaudFDR
1a001ab0 g     F .text	0000000c tickRead
1a0006d6 g     F .text	00000028 _write_r
10000088 g     O .data	00000008 tickRateMS
1a000d06 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000090 g     O .data	00000004 _impure_ptr
1a0005b4 g     F .text	00000014 usbDeviceGamepadCheckCallbackSet
1a0025dc g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000024 g     O .data	00000023 USB_HsConfigDescriptor
10000184 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000aa4 g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a002dec g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a000920 g     F .text	00000024 Board_Debug_Init
1a000a0c g     F .text	0000000a __stdio_putchar
1a000c5c g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
100000f4 g       .data	00000000 _edata
1a000adc g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1000017d g     O .bss	00000001 __lock___at_quick_exit_mutex
1a000d28 g     F .text	00000158 Chip_SetupCoreClock
10000000 g     O .data	00000023 USB_FsConfigDescriptor
1a002c06 g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a00290c g     F .text	0000003c _fwalk_reent
1a000ee8 g     F .text	00000014 SystemCoreClockUpdate
1a0005a0 g     F .text	00000014 usbDeviceGamepadPress
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0027ec g     F .text	0000000c __sfp_lock_release
1a003388 g     O .text	00000020 __sf_fake_stdout
1a0025d8  w    F .text	00000002 .hidden __aeabi_idiv0
1a002ecc g     O .text	00000002 Gamepad_ReportDescSize
1a00017e  w    F .text	00000002 BusFault_Handler
1000017e g     O .bss	00000001 __lock___dd_hash_mutex
1a002e34 g     F .text	00000080 __smakebuf_r
1000017f g     O .bss	00000001 __lock___tz_mutex
1a001420 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
1000016c g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a000974 g     F .text	00000024 Board_LED_Set
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a00222c g     F .text	00000074 boardInit
1a000342 g     F .text	0000000a checkForGamepadStatus
10000168 g     O .bss	00000004 __malloc_free_list
10000158 g     O .bss	00000004 keyboardCheckKeysFunction
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a001abc g     F .text	00000018 tickPowerSet
1a002ed0 g     O .text	00000048 Gamepad_ReportDescriptor
1a001398 g     F .text	0000001a Chip_Clock_EnableBaseClock
1a001340 g     F .text	00000058 Chip_Clock_SetBaseClock
1a001738 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
10000180 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a0027f8 g     F .text	0000000c __sinit_lock_acquire
1a0007c4 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 cd 05 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a c2 72 ff 53     }............r.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	51 1b 00 1a                                         Q...

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	09 21 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .!..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a0033b8 	.word	0x1a0033b8
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000f4 	.word	0x000000f4
1a000120:	1a0033b8 	.word	0x1a0033b8
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0033b8 	.word	0x1a0033b8
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0033b8 	.word	0x1a0033b8
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0033b8 	.word	0x1a0033b8
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000f8 	.word	0x100000f8
1a000154:	0000008c 	.word	0x0000008c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Joystick_LeerDirs>:
   */
}


void Joystick_LeerDirs(uint16_t valorEjeX, uint16_t valorEjeY, Joystick_Direccion* dirs){
   if (valorEjeX > NEUTRO_MIN && valorEjeX < NEUTRO_MAX) dirs[0] = NONE;
1a000300:	f2a0 1391 	subw	r3, r0, #401	; 0x191
1a000304:	b29b      	uxth	r3, r3
1a000306:	2bde      	cmp	r3, #222	; 0xde
1a000308:	d809      	bhi.n	1a00031e <Joystick_LeerDirs+0x1e>
1a00030a:	2304      	movs	r3, #4
1a00030c:	7013      	strb	r3, [r2, #0]
   else if (valorEjeX <= NEUTRO_MIN) dirs[0] = LEFT;
   else dirs[0] = RIGHT;
      
   if (valorEjeY > NEUTRO_MIN && valorEjeY < NEUTRO_MAX) dirs[1] = NONE;
1a00030e:	f2a1 1391 	subw	r3, r1, #401	; 0x191
1a000312:	b29b      	uxth	r3, r3
1a000314:	2bde      	cmp	r3, #222	; 0xde
1a000316:	d80b      	bhi.n	1a000330 <Joystick_LeerDirs+0x30>
1a000318:	2304      	movs	r3, #4
1a00031a:	7053      	strb	r3, [r2, #1]
1a00031c:	4770      	bx	lr
   else if (valorEjeX <= NEUTRO_MIN) dirs[0] = LEFT;
1a00031e:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
1a000322:	d802      	bhi.n	1a00032a <Joystick_LeerDirs+0x2a>
1a000324:	2301      	movs	r3, #1
1a000326:	7013      	strb	r3, [r2, #0]
1a000328:	e7f1      	b.n	1a00030e <Joystick_LeerDirs+0xe>
   else dirs[0] = RIGHT;
1a00032a:	2302      	movs	r3, #2
1a00032c:	7013      	strb	r3, [r2, #0]
1a00032e:	e7ee      	b.n	1a00030e <Joystick_LeerDirs+0xe>
   else if (valorEjeY <= NEUTRO_MIN) dirs[1] = UP;
1a000330:	f5b1 7fc8 	cmp.w	r1, #400	; 0x190
1a000334:	d802      	bhi.n	1a00033c <Joystick_LeerDirs+0x3c>
1a000336:	2300      	movs	r3, #0
1a000338:	7053      	strb	r3, [r2, #1]
1a00033a:	4770      	bx	lr
   else dirs[1] = DOWN;
1a00033c:	2303      	movs	r3, #3
1a00033e:	7053      	strb	r3, [r2, #1]
1a000340:	4770      	bx	lr

1a000342 <checkForGamepadStatus>:
void delayBloqueante(uint32_t ms){
   uint32_t end = tick_ct + ms;
   while (tick_ct < end) tick_ct++;
}

void checkForGamepadStatus(void* unused){
1a000342:	b508      	push	{r3, lr}
   usbDeviceGamepadPress(31);
1a000344:	201f      	movs	r0, #31
1a000346:	f000 f92b 	bl	1a0005a0 <usbDeviceGamepadPress>
}
1a00034a:	bd08      	pop	{r3, pc}

1a00034c <main>:
   }
}

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void )
{
1a00034c:	b510      	push	{r4, lr}
1a00034e:	b082      	sub	sp, #8
   // ---------- CONFIGURACIONES ------------------------------
   SystemCoreClockUpdate();
1a000350:	f000 fdca 	bl	1a000ee8 <SystemCoreClockUpdate>
   Board_Init();
1a000354:	f000 fb42 	bl	1a0009dc <Board_Init>
   SysTick_Config(SystemCoreClock / TICKRATE_HZ);
1a000358:	4b31      	ldr	r3, [pc, #196]	; (1a000420 <main+0xd4>)
1a00035a:	681b      	ldr	r3, [r3, #0]
1a00035c:	4a31      	ldr	r2, [pc, #196]	; (1a000424 <main+0xd8>)
1a00035e:	fba2 2303 	umull	r2, r3, r2, r3
1a000362:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a000364:	3b01      	subs	r3, #1
1a000366:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
1a00036a:	d209      	bcs.n	1a000380 <main+0x34>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a00036c:	4a2e      	ldr	r2, [pc, #184]	; (1a000428 <main+0xdc>)
1a00036e:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a000370:	4b2e      	ldr	r3, [pc, #184]	; (1a00042c <main+0xe0>)
1a000372:	21e0      	movs	r1, #224	; 0xe0
1a000374:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a000378:	2300      	movs	r3, #0
1a00037a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a00037c:	2307      	movs	r3, #7
1a00037e:	6013      	str	r3, [r2, #0]
   
   /* ------------- INICIALIZACIONES ------------- */

   /* Inicializar la placa */
   boardConfig();
1a000380:	f001 ff54 	bl	1a00222c <boardInit>
   // Configuration routine for HID Keyboard example   
   // usbDeviceConfig(USB_HID_KEYBOARD);   
   // usbDeviceKeyboardCheckKeysCallbackSet( checkForPressedKeys );
   
   // Configuración/Inicialización de HID Gamepad
   usbDeviceConfig(USB_HID_GAMEPAD);
1a000384:	2002      	movs	r0, #2
1a000386:	f001 fedb 	bl	1a002140 <usbDeviceInit>
   usbDeviceGamepadCheckCallbackSet(checkForGamepadStatus);
1a00038a:	4829      	ldr	r0, [pc, #164]	; (1a000430 <main+0xe4>)
1a00038c:	f000 f912 	bl	1a0005b4 <usbDeviceGamepadCheckCallbackSet>
   
   // Habilitar ADC
   adcConfig( ADC_ENABLE ); /* ADC */
1a000390:	2000      	movs	r0, #0
1a000392:	f001 fb05 	bl	1a0019a0 <adcInit>
   
   // Habilitar UART (DEBUG)
   // Inicializar UART_USB a 115200 baudios
   uartConfig( UART_USB, 115200 );
1a000396:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00039a:	2003      	movs	r0, #3
1a00039c:	f001 fbee 	bl	1a001b7c <uartInit>
   
   // Establecer T_COL1 como entrada digital
   gpioInit( T_COL1, GPIO_INPUT );
1a0003a0:	2100      	movs	r1, #0
1a0003a2:	2006      	movs	r0, #6
1a0003a4:	f001 f9f0 	bl	1a001788 <gpioInit>
1a0003a8:	e015      	b.n	1a0003d6 <main+0x8a>
      switch(dirs[0]){
         case NONE:
            break;
         case LEFT:
            // Board_LED_Set(3, true);
            FLAG_LEFT = 1;
1a0003aa:	4b22      	ldr	r3, [pc, #136]	; (1a000434 <main+0xe8>)
1a0003ac:	2201      	movs	r2, #1
1a0003ae:	701a      	strb	r2, [r3, #0]
            break;
1a0003b0:	e02c      	b.n	1a00040c <main+0xc0>
         case RIGHT:
            // Board_LED_Set(4, true);
            FLAG_RIGHT = 0;
1a0003b2:	4b21      	ldr	r3, [pc, #132]	; (1a000438 <main+0xec>)
1a0003b4:	2200      	movs	r2, #0
1a0003b6:	701a      	strb	r2, [r3, #0]
            break;
1a0003b8:	e028      	b.n	1a00040c <main+0xc0>
      switch(dirs[1]){
         case NONE:
            break;
         case UP:
            // Board_LED_Set(0, true);
            FLAG_UP = 1;
1a0003ba:	4b20      	ldr	r3, [pc, #128]	; (1a00043c <main+0xf0>)
1a0003bc:	2201      	movs	r2, #1
1a0003be:	701a      	strb	r2, [r3, #0]
      if( !gpioRead( T_COL1 ) ){
         Board_LED_Set(5, true);
      } else Board_LED_Set(5, false);
      */
      
      usbDeviceGamepadPress(100);
1a0003c0:	2064      	movs	r0, #100	; 0x64
1a0003c2:	f000 f8ed 	bl	1a0005a0 <usbDeviceGamepadPress>
      
      uint8_t sent = usbDeviceGamepadTasks();
1a0003c6:	f000 f8c5 	bl	1a000554 <usbDeviceGamepadTasks>
      sleepUntilNextInterrupt();
1a0003ca:	f001 f9b3 	bl	1a001734 <sleepUntilNextInterrupt>
      
      // Board_LED_Toggle(5);
      delay(200);
1a0003ce:	20c8      	movs	r0, #200	; 0xc8
1a0003d0:	2100      	movs	r1, #0
1a0003d2:	f001 ff65 	bl	1a0022a0 <delay>
      uint16_t valorEjeX = adcRead( CH3 );
1a0003d6:	2002      	movs	r0, #2
1a0003d8:	f001 fb3e 	bl	1a001a58 <adcRead>
1a0003dc:	4604      	mov	r4, r0
      uint16_t valorEjeY = adcRead( CH2 );
1a0003de:	2001      	movs	r0, #1
1a0003e0:	f001 fb3a 	bl	1a001a58 <adcRead>
      Joystick_LeerDirs(valorEjeX, valorEjeY, dirs);
1a0003e4:	aa01      	add	r2, sp, #4
1a0003e6:	4601      	mov	r1, r0
1a0003e8:	4620      	mov	r0, r4
1a0003ea:	f7ff ff89 	bl	1a000300 <Joystick_LeerDirs>
      FLAG_UP = 0;
1a0003ee:	2300      	movs	r3, #0
1a0003f0:	4a12      	ldr	r2, [pc, #72]	; (1a00043c <main+0xf0>)
1a0003f2:	7013      	strb	r3, [r2, #0]
      FLAG_DOWN = 0;
1a0003f4:	4a12      	ldr	r2, [pc, #72]	; (1a000440 <main+0xf4>)
1a0003f6:	7013      	strb	r3, [r2, #0]
      FLAG_LEFT = 0;
1a0003f8:	4a0e      	ldr	r2, [pc, #56]	; (1a000434 <main+0xe8>)
1a0003fa:	7013      	strb	r3, [r2, #0]
      FLAG_RIGHT = 0;
1a0003fc:	4a0e      	ldr	r2, [pc, #56]	; (1a000438 <main+0xec>)
1a0003fe:	7013      	strb	r3, [r2, #0]
      switch(dirs[0]){
1a000400:	f89d 3004 	ldrb.w	r3, [sp, #4]
1a000404:	2b01      	cmp	r3, #1
1a000406:	d0d0      	beq.n	1a0003aa <main+0x5e>
1a000408:	2b02      	cmp	r3, #2
1a00040a:	d0d2      	beq.n	1a0003b2 <main+0x66>
      switch(dirs[1]){
1a00040c:	f89d 3005 	ldrb.w	r3, [sp, #5]
1a000410:	2b00      	cmp	r3, #0
1a000412:	d0d2      	beq.n	1a0003ba <main+0x6e>
1a000414:	2b03      	cmp	r3, #3
1a000416:	d1d3      	bne.n	1a0003c0 <main+0x74>
            FLAG_DOWN = 1;
1a000418:	4b09      	ldr	r3, [pc, #36]	; (1a000440 <main+0xf4>)
1a00041a:	2201      	movs	r2, #1
1a00041c:	701a      	strb	r2, [r3, #0]
            break;
1a00041e:	e7cf      	b.n	1a0003c0 <main+0x74>
1a000420:	10000170 	.word	0x10000170
1a000424:	10624dd3 	.word	0x10624dd3
1a000428:	e000e010 	.word	0xe000e010
1a00042c:	e000ed00 	.word	0xe000ed00
1a000430:	1a000343 	.word	0x1a000343
1a000434:	100000f9 	.word	0x100000f9
1a000438:	100000fa 	.word	0x100000fa
1a00043c:	100000fb 	.word	0x100000fb
1a000440:	100000f8 	.word	0x100000f8

1a000444 <Gamepad_EpIN_Hdlr>:
}

// Manejador de interrupciones
static ErrorCode_t Gamepad_EpIN_Hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event){
 
   switch (event) {
1a000444:	2a03      	cmp	r2, #3
1a000446:	d001      	beq.n	1a00044c <Gamepad_EpIN_Hdlr+0x8>
         g_gamePad.tx_busy = 0;
         break;
   }
   
   return LPC_OK;
}
1a000448:	2000      	movs	r0, #0
1a00044a:	4770      	bx	lr
         g_gamePad.tx_busy = 0;
1a00044c:	4b01      	ldr	r3, [pc, #4]	; (1a000454 <Gamepad_EpIN_Hdlr+0x10>)
1a00044e:	2200      	movs	r2, #0
1a000450:	731a      	strb	r2, [r3, #12]
         break;
1a000452:	e7f9      	b.n	1a000448 <Gamepad_EpIN_Hdlr+0x4>
1a000454:	100000fc 	.word	0x100000fc

1a000458 <Gamepad_SetReport>:
static ErrorCode_t Gamepad_SetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t length){
1a000458:	b508      	push	{r3, lr}
   Board_LED_Toggle(3);
1a00045a:	2003      	movs	r0, #3
1a00045c:	f000 fab2 	bl	1a0009c4 <Board_LED_Toggle>
}
1a000460:	2000      	movs	r0, #0
1a000462:	bd08      	pop	{r3, pc}

1a000464 <Gamepad_UpdateReport>:
static void Gamepad_UpdateReport(){
1a000464:	b508      	push	{r3, lr}
   HID_GAMEPAD_CLEAR_REPORT(&g_gamePad.report[0]);
1a000466:	4a06      	ldr	r2, [pc, #24]	; (1a000480 <Gamepad_UpdateReport+0x1c>)
1a000468:	2300      	movs	r3, #0
1a00046a:	6053      	str	r3, [r2, #4]
1a00046c:	6093      	str	r3, [r2, #8]
   Board_LED_Toggle(3);
1a00046e:	2003      	movs	r0, #3
1a000470:	f000 faa8 	bl	1a0009c4 <Board_LED_Toggle>
   if (gamepadCheckFunction != NULL) {
1a000474:	4b03      	ldr	r3, [pc, #12]	; (1a000484 <Gamepad_UpdateReport+0x20>)
1a000476:	681b      	ldr	r3, [r3, #0]
1a000478:	b10b      	cbz	r3, 1a00047e <Gamepad_UpdateReport+0x1a>
      (* gamepadCheckFunction )( NULL );
1a00047a:	2000      	movs	r0, #0
1a00047c:	4798      	blx	r3
}
1a00047e:	bd08      	pop	{r3, pc}
1a000480:	100000fc 	.word	0x100000fc
1a000484:	1000010c 	.word	0x1000010c

1a000488 <Gamepad_GetReport>:
static ErrorCode_t Gamepad_GetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t *plength){
1a000488:	b570      	push	{r4, r5, r6, lr}
1a00048a:	460c      	mov	r4, r1
1a00048c:	4616      	mov	r6, r2
1a00048e:	461d      	mov	r5, r3
   Board_LED_Toggle(5);
1a000490:	2005      	movs	r0, #5
1a000492:	f000 fa97 	bl	1a0009c4 <Board_LED_Toggle>
   switch (pSetup->wValue.WB.H) {
1a000496:	78e3      	ldrb	r3, [r4, #3]
1a000498:	2b01      	cmp	r3, #1
1a00049a:	d005      	beq.n	1a0004a8 <Gamepad_GetReport+0x20>
1a00049c:	b25a      	sxtb	r2, r3
1a00049e:	b172      	cbz	r2, 1a0004be <Gamepad_GetReport+0x36>
1a0004a0:	2b03      	cmp	r3, #3
1a0004a2:	d80e      	bhi.n	1a0004c2 <Gamepad_GetReport+0x3a>
         return ERR_USBD_STALL;
1a0004a4:	4808      	ldr	r0, [pc, #32]	; (1a0004c8 <Gamepad_GetReport+0x40>)
}
1a0004a6:	bd70      	pop	{r4, r5, r6, pc}
         Gamepad_UpdateReport();
1a0004a8:	f7ff ffdc 	bl	1a000464 <Gamepad_UpdateReport>
         memcpy(*pBuffer, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a0004ac:	6832      	ldr	r2, [r6, #0]
1a0004ae:	4b07      	ldr	r3, [pc, #28]	; (1a0004cc <Gamepad_GetReport+0x44>)
1a0004b0:	cb03      	ldmia	r3!, {r0, r1}
1a0004b2:	6010      	str	r0, [r2, #0]
1a0004b4:	6051      	str	r1, [r2, #4]
         *plength = GAMEPAD_REPORT_SIZE;
1a0004b6:	2308      	movs	r3, #8
1a0004b8:	802b      	strh	r3, [r5, #0]
	return LPC_OK;
1a0004ba:	2000      	movs	r0, #0
      break;
1a0004bc:	e7f3      	b.n	1a0004a6 <Gamepad_GetReport+0x1e>
	return LPC_OK;
1a0004be:	2000      	movs	r0, #0
1a0004c0:	e7f1      	b.n	1a0004a6 <Gamepad_GetReport+0x1e>
1a0004c2:	2000      	movs	r0, #0
1a0004c4:	e7ef      	b.n	1a0004a6 <Gamepad_GetReport+0x1e>
1a0004c6:	bf00      	nop
1a0004c8:	00040003 	.word	0x00040003
1a0004cc:	10000100 	.word	0x10000100

1a0004d0 <usbDeviceGamepadInit>:

/*****************************************************************************
 * Public functions
 ****************************************************************************/

ErrorCode_t usbDeviceGamepadInit(USBD_HANDLE_T hUsb, USB_INTERFACE_DESCRIPTOR *pIntfDesc, uint32_t *mem_base, uint32_t *mem_size){
1a0004d0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0004d2:	b091      	sub	sp, #68	; 0x44
1a0004d4:	4605      	mov	r5, r0
1a0004d6:	460c      	mov	r4, r1
1a0004d8:	4617      	mov	r7, r2
1a0004da:	461e      	mov	r6, r3
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;
   
   // Configurar parámetros HID
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a0004dc:	2238      	movs	r2, #56	; 0x38
1a0004de:	2100      	movs	r1, #0
1a0004e0:	a802      	add	r0, sp, #8
1a0004e2:	f002 fa58 	bl	1a002996 <memset>
   hid_param.max_reports = 1;
1a0004e6:	2301      	movs	r3, #1
1a0004e8:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a0004ec:	683b      	ldr	r3, [r7, #0]
1a0004ee:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a0004f0:	6833      	ldr	r3, [r6, #0]
1a0004f2:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a0004f4:	9405      	str	r4, [sp, #20]
   
   // Funciones definidas para Gamepad
   // Se debe respetar el prototipo según usbd_hiduser.h (de sAPI)
   hid_param.HID_GetReport = Gamepad_GetReport;
1a0004f6:	4b10      	ldr	r3, [pc, #64]	; (1a000538 <usbDeviceGamepadInit+0x68>)
1a0004f8:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Gamepad_SetReport;
1a0004fa:	4b10      	ldr	r3, [pc, #64]	; (1a00053c <usbDeviceGamepadInit+0x6c>)
1a0004fc:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr = Gamepad_EpIN_Hdlr;
1a0004fe:	4b10      	ldr	r3, [pc, #64]	; (1a000540 <usbDeviceGamepadInit+0x70>)
1a000500:	930c      	str	r3, [sp, #48]	; 0x30
   
   // Inicializar reports_data
   reports_data[0].len = Gamepad_ReportDescSize;
1a000502:	4b10      	ldr	r3, [pc, #64]	; (1a000544 <usbDeviceGamepadInit+0x74>)
1a000504:	881b      	ldrh	r3, [r3, #0]
1a000506:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a00050a:	2400      	movs	r4, #0
1a00050c:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Gamepad_ReportDescriptor[0];
1a000510:	4b0d      	ldr	r3, [pc, #52]	; (1a000548 <usbDeviceGamepadInit+0x78>)
1a000512:	9301      	str	r3, [sp, #4]
   hid_param.report_data = reports_data;
1a000514:	f8cd d018 	str.w	sp, [sp, #24]
   
   // Fin de inicialización con USBD API
   ret = USBD_API->hid->init(hUsb, &hid_param);
1a000518:	4b0c      	ldr	r3, [pc, #48]	; (1a00054c <usbDeviceGamepadInit+0x7c>)
1a00051a:	681b      	ldr	r3, [r3, #0]
1a00051c:	691b      	ldr	r3, [r3, #16]
1a00051e:	685b      	ldr	r3, [r3, #4]
1a000520:	a902      	add	r1, sp, #8
1a000522:	4628      	mov	r0, r5
1a000524:	4798      	blx	r3
   
   // Actualizar parámetros por referencia de memoria
   *mem_base = hid_param.mem_base;
1a000526:	9b02      	ldr	r3, [sp, #8]
1a000528:	603b      	str	r3, [r7, #0]
   *mem_size = hid_param.mem_size;
1a00052a:	9b03      	ldr	r3, [sp, #12]
1a00052c:	6033      	str	r3, [r6, #0]
   
   g_gamePad.hUsb = hUsb;
1a00052e:	4b08      	ldr	r3, [pc, #32]	; (1a000550 <usbDeviceGamepadInit+0x80>)
1a000530:	601d      	str	r5, [r3, #0]
   g_gamePad.tx_busy = 0;
1a000532:	731c      	strb	r4, [r3, #12]
   
   // Se devuelve estado resultado de la inicialización
   return ret;
}
1a000534:	b011      	add	sp, #68	; 0x44
1a000536:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000538:	1a000489 	.word	0x1a000489
1a00053c:	1a000459 	.word	0x1a000459
1a000540:	1a000445 	.word	0x1a000445
1a000544:	1a002ecc 	.word	0x1a002ecc
1a000548:	1a002ed0 	.word	0x1a002ed0
1a00054c:	10000174 	.word	0x10000174
1a000550:	100000fc 	.word	0x100000fc

1a000554 <usbDeviceGamepadTasks>:


uint8_t usbDeviceGamepadTasks(void){
   
   // Primero nos aseguramos que el dispositivo esté configurado
   if (USB_IsConfigured(g_gamePad.hUsb)){
1a000554:	4b10      	ldr	r3, [pc, #64]	; (1a000598 <usbDeviceGamepadTasks+0x44>)
1a000556:	681b      	ldr	r3, [r3, #0]
}

static INLINE bool USB_IsConfigured(USBD_HANDLE_T hUsb)
{
    USB_CORE_CTRL_T* pCtrl = (USB_CORE_CTRL_T*) hUsb;
    return (bool) (pCtrl->config_value != 0);   
1a000558:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
1a00055c:	b1bb      	cbz	r3, 1a00058e <usbDeviceGamepadTasks+0x3a>
      
      // Enviar datos de reporte si esta libre
      if (g_gamePad.tx_busy == 0){
1a00055e:	4b0e      	ldr	r3, [pc, #56]	; (1a000598 <usbDeviceGamepadTasks+0x44>)
1a000560:	7b1b      	ldrb	r3, [r3, #12]
1a000562:	b9bb      	cbnz	r3, 1a000594 <usbDeviceGamepadTasks+0x40>
uint8_t usbDeviceGamepadTasks(void){
1a000564:	b570      	push	{r4, r5, r6, lr}
         g_gamePad.tx_busy = 1;      // marcar como ocupado
1a000566:	4c0c      	ldr	r4, [pc, #48]	; (1a000598 <usbDeviceGamepadTasks+0x44>)
1a000568:	2501      	movs	r5, #1
1a00056a:	7325      	strb	r5, [r4, #12]
         Gamepad_UpdateReport();                // cargar reporte
1a00056c:	f7ff ff7a 	bl	1a000464 <Gamepad_UpdateReport>
         USBD_API->hw->WriteEP(g_gamePad.hUsb, HID_EP_IN, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a000570:	4b0a      	ldr	r3, [pc, #40]	; (1a00059c <usbDeviceGamepadTasks+0x48>)
1a000572:	681b      	ldr	r3, [r3, #0]
1a000574:	681b      	ldr	r3, [r3, #0]
1a000576:	6d1e      	ldr	r6, [r3, #80]	; 0x50
1a000578:	4622      	mov	r2, r4
1a00057a:	f852 0b04 	ldr.w	r0, [r2], #4
1a00057e:	2308      	movs	r3, #8
1a000580:	2181      	movs	r1, #129	; 0x81
1a000582:	47b0      	blx	r6
         Board_LED_Toggle(1);
1a000584:	4628      	mov	r0, r5
1a000586:	f000 fa1d 	bl	1a0009c4 <Board_LED_Toggle>
      // Si no está configurado, marcar como no ocupado
      g_gamePad.tx_busy = 0;
   }
   
   return 0;
}
1a00058a:	2000      	movs	r0, #0
1a00058c:	bd70      	pop	{r4, r5, r6, pc}
      g_gamePad.tx_busy = 0;
1a00058e:	4b02      	ldr	r3, [pc, #8]	; (1a000598 <usbDeviceGamepadTasks+0x44>)
1a000590:	2200      	movs	r2, #0
1a000592:	731a      	strb	r2, [r3, #12]
}
1a000594:	2000      	movs	r0, #0
1a000596:	4770      	bx	lr
1a000598:	100000fc 	.word	0x100000fc
1a00059c:	10000174 	.word	0x10000174

1a0005a0 <usbDeviceGamepadPress>:

void usbDeviceGamepadPress( uint8_t key )
{
1a0005a0:	b508      	push	{r3, lr}
   HID_GAMEPAD_REPORT_SET_VALUE(g_gamePad.report, key);
1a0005a2:	4b03      	ldr	r3, [pc, #12]	; (1a0005b0 <usbDeviceGamepadPress+0x10>)
1a0005a4:	72d8      	strb	r0, [r3, #11]
   Board_LED_Toggle(7);
1a0005a6:	2007      	movs	r0, #7
1a0005a8:	f000 fa0c 	bl	1a0009c4 <Board_LED_Toggle>
}
1a0005ac:	bd08      	pop	{r3, pc}
1a0005ae:	bf00      	nop
1a0005b0:	100000fc 	.word	0x100000fc

1a0005b4 <usbDeviceGamepadCheckCallbackSet>:
// Gamepad function to check in my device for pressed buttons
bool_t usbDeviceGamepadCheckCallbackSet(callBackFuncPtr_t checkCallback){
   bool_t retVal = TRUE;
   
   // Si la funcion de callback recibida no es nula, asignarla para los siguientes updates
   if( checkCallback != NULL ) gamepadCheckFunction = checkCallback;
1a0005b4:	b118      	cbz	r0, 1a0005be <usbDeviceGamepadCheckCallbackSet+0xa>
1a0005b6:	4a03      	ldr	r2, [pc, #12]	; (1a0005c4 <usbDeviceGamepadCheckCallbackSet+0x10>)
1a0005b8:	6010      	str	r0, [r2, #0]
   bool_t retVal = TRUE;
1a0005ba:	2001      	movs	r0, #1
1a0005bc:	4770      	bx	lr
   else retVal = FALSE;
1a0005be:	2000      	movs	r0, #0
   
   return retVal;
1a0005c0:	4770      	bx	lr
1a0005c2:	bf00      	nop
1a0005c4:	1000010c 	.word	0x1000010c

1a0005c8 <initialise_monitor_handles>:
}
1a0005c8:	4770      	bx	lr
1a0005ca:	Address 0x1a0005ca is out of bounds.


1a0005cc <Reset_Handler>:
void Reset_Handler(void) {
1a0005cc:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0005ce:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0005d0:	4b19      	ldr	r3, [pc, #100]	; (1a000638 <Reset_Handler+0x6c>)
1a0005d2:	4a1a      	ldr	r2, [pc, #104]	; (1a00063c <Reset_Handler+0x70>)
1a0005d4:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0005d6:	3304      	adds	r3, #4
1a0005d8:	4a19      	ldr	r2, [pc, #100]	; (1a000640 <Reset_Handler+0x74>)
1a0005da:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0005dc:	2300      	movs	r3, #0
1a0005de:	e005      	b.n	1a0005ec <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0005e0:	4a18      	ldr	r2, [pc, #96]	; (1a000644 <Reset_Handler+0x78>)
1a0005e2:	f04f 31ff 	mov.w	r1, #4294967295
1a0005e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0005ea:	3301      	adds	r3, #1
1a0005ec:	2b07      	cmp	r3, #7
1a0005ee:	d9f7      	bls.n	1a0005e0 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0005f0:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0005f2:	4b15      	ldr	r3, [pc, #84]	; (1a000648 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0005f4:	e007      	b.n	1a000606 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0005f6:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0005fa:	689a      	ldr	r2, [r3, #8]
1a0005fc:	6859      	ldr	r1, [r3, #4]
1a0005fe:	6818      	ldr	r0, [r3, #0]
1a000600:	f7ff fdc3 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000604:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000606:	4a11      	ldr	r2, [pc, #68]	; (1a00064c <Reset_Handler+0x80>)
1a000608:	4293      	cmp	r3, r2
1a00060a:	d3f4      	bcc.n	1a0005f6 <Reset_Handler+0x2a>
1a00060c:	e006      	b.n	1a00061c <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00060e:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000610:	6859      	ldr	r1, [r3, #4]
1a000612:	f854 0b08 	ldr.w	r0, [r4], #8
1a000616:	f7ff fdc7 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00061a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a00061c:	4a0c      	ldr	r2, [pc, #48]	; (1a000650 <Reset_Handler+0x84>)
1a00061e:	4293      	cmp	r3, r2
1a000620:	d3f5      	bcc.n	1a00060e <Reset_Handler+0x42>
    SystemInit();
1a000622:	f001 f86b 	bl	1a0016fc <SystemInit>
    __libc_init_array();
1a000626:	f002 f98f 	bl	1a002948 <__libc_init_array>
    initialise_monitor_handles();
1a00062a:	f7ff ffcd 	bl	1a0005c8 <initialise_monitor_handles>
    main();
1a00062e:	f7ff fe8d 	bl	1a00034c <main>
        __asm__ volatile("wfi");
1a000632:	bf30      	wfi
1a000634:	e7fd      	b.n	1a000632 <Reset_Handler+0x66>
1a000636:	bf00      	nop
1a000638:	40053100 	.word	0x40053100
1a00063c:	10df1000 	.word	0x10df1000
1a000640:	01dff7ff 	.word	0x01dff7ff
1a000644:	e000e280 	.word	0xe000e280
1a000648:	1a000114 	.word	0x1a000114
1a00064c:	1a000150 	.word	0x1a000150
1a000650:	1a000178 	.word	0x1a000178

1a000654 <_fini>:
void _fini(void) {}
1a000654:	4770      	bx	lr

1a000656 <_init>:
void _init(void) {}
1a000656:	4770      	bx	lr

1a000658 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000658:	2309      	movs	r3, #9
1a00065a:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00065c:	f04f 30ff 	mov.w	r0, #4294967295
1a000660:	4770      	bx	lr

1a000662 <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000662:	2358      	movs	r3, #88	; 0x58
1a000664:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000666:	f04f 30ff 	mov.w	r0, #4294967295
1a00066a:	4770      	bx	lr

1a00066c <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a00066c:	2902      	cmp	r1, #2
1a00066e:	d904      	bls.n	1a00067a <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000670:	2309      	movs	r3, #9
1a000672:	6003      	str	r3, [r0, #0]
       return -1;
1a000674:	f04f 30ff 	mov.w	r0, #4294967295
1a000678:	4770      	bx	lr
       return 1;
1a00067a:	2001      	movs	r0, #1
   }
}
1a00067c:	4770      	bx	lr

1a00067e <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a00067e:	2358      	movs	r3, #88	; 0x58
1a000680:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000682:	f04f 30ff 	mov.w	r0, #4294967295
1a000686:	4770      	bx	lr

1a000688 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000688:	2902      	cmp	r1, #2
1a00068a:	d81f      	bhi.n	1a0006cc <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a00068c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000690:	461d      	mov	r5, r3
1a000692:	4617      	mov	r7, r2
1a000694:	4606      	mov	r6, r0
  size_t i = 0;
1a000696:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000698:	42ac      	cmp	r4, r5
1a00069a:	d211      	bcs.n	1a0006c0 <_read_r+0x38>
         int c = __stdio_getchar();
1a00069c:	f000 f9bb 	bl	1a000a16 <__stdio_getchar>
         if( c != -1 ){
1a0006a0:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0006a4:	d0f8      	beq.n	1a000698 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a0006a6:	f104 0801 	add.w	r8, r4, #1
1a0006aa:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0006ac:	280d      	cmp	r0, #13
1a0006ae:	d003      	beq.n	1a0006b8 <_read_r+0x30>
1a0006b0:	280a      	cmp	r0, #10
1a0006b2:	d001      	beq.n	1a0006b8 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0006b4:	4644      	mov	r4, r8
1a0006b6:	e7ef      	b.n	1a000698 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0006b8:	f000 f9ad 	bl	1a000a16 <__stdio_getchar>
               return i;
1a0006bc:	4640      	mov	r0, r8
1a0006be:	e003      	b.n	1a0006c8 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0006c0:	2313      	movs	r3, #19
1a0006c2:	6033      	str	r3, [r6, #0]
      return -1;
1a0006c4:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0006c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0006cc:	2313      	movs	r3, #19
1a0006ce:	6003      	str	r3, [r0, #0]
      return -1;
1a0006d0:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0006d4:	4770      	bx	lr

1a0006d6 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0006d6:	2902      	cmp	r1, #2
1a0006d8:	d80c      	bhi.n	1a0006f4 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0006da:	b570      	push	{r4, r5, r6, lr}
1a0006dc:	461d      	mov	r5, r3
1a0006de:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0006e0:	2400      	movs	r4, #0
1a0006e2:	42ac      	cmp	r4, r5
1a0006e4:	d204      	bcs.n	1a0006f0 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0006e6:	5d30      	ldrb	r0, [r6, r4]
1a0006e8:	f000 f990 	bl	1a000a0c <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0006ec:	3401      	adds	r4, #1
1a0006ee:	e7f8      	b.n	1a0006e2 <_write_r+0xc>
       return n;
1a0006f0:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0006f2:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0006f4:	2313      	movs	r3, #19
1a0006f6:	6003      	str	r3, [r0, #0]
       return -1;
1a0006f8:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0006fc:	4770      	bx	lr
1a0006fe:	Address 0x1a0006fe is out of bounds.


1a000700 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000700:	4b05      	ldr	r3, [pc, #20]	; (1a000718 <_sbrk_r+0x18>)
1a000702:	681b      	ldr	r3, [r3, #0]
1a000704:	b123      	cbz	r3, 1a000710 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000706:	4b04      	ldr	r3, [pc, #16]	; (1a000718 <_sbrk_r+0x18>)
1a000708:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a00070a:	4401      	add	r1, r0
1a00070c:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a00070e:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000710:	4b01      	ldr	r3, [pc, #4]	; (1a000718 <_sbrk_r+0x18>)
1a000712:	4a02      	ldr	r2, [pc, #8]	; (1a00071c <_sbrk_r+0x1c>)
1a000714:	601a      	str	r2, [r3, #0]
1a000716:	e7f6      	b.n	1a000706 <_sbrk_r+0x6>
1a000718:	10000110 	.word	0x10000110
1a00071c:	10000184 	.word	0x10000184

1a000720 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000720:	2300      	movs	r3, #0
1a000722:	2b1c      	cmp	r3, #28
1a000724:	d812      	bhi.n	1a00074c <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a000726:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000728:	4a09      	ldr	r2, [pc, #36]	; (1a000750 <Board_SetupMuxing+0x30>)
1a00072a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00072e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000732:	784a      	ldrb	r2, [r1, #1]
1a000734:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000736:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00073a:	4906      	ldr	r1, [pc, #24]	; (1a000754 <Board_SetupMuxing+0x34>)
1a00073c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000740:	3301      	adds	r3, #1
1a000742:	2b1c      	cmp	r3, #28
1a000744:	d9f0      	bls.n	1a000728 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000746:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00074a:	4770      	bx	lr
1a00074c:	4770      	bx	lr
1a00074e:	bf00      	nop
1a000750:	1a003000 	.word	0x1a003000
1a000754:	40086000 	.word	0x40086000

1a000758 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000758:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00075a:	4a17      	ldr	r2, [pc, #92]	; (1a0007b8 <Board_SetupClocking+0x60>)
1a00075c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000760:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000764:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000768:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a00076c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000770:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000774:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000778:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a00077c:	2201      	movs	r2, #1
1a00077e:	490f      	ldr	r1, [pc, #60]	; (1a0007bc <Board_SetupClocking+0x64>)
1a000780:	2006      	movs	r0, #6
1a000782:	f000 fad1 	bl	1a000d28 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000786:	2400      	movs	r4, #0
1a000788:	b14c      	cbz	r4, 1a00079e <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00078a:	4b0b      	ldr	r3, [pc, #44]	; (1a0007b8 <Board_SetupClocking+0x60>)
1a00078c:	685a      	ldr	r2, [r3, #4]
1a00078e:	f022 020c 	bic.w	r2, r2, #12
1a000792:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000794:	685a      	ldr	r2, [r3, #4]
1a000796:	f042 0203 	orr.w	r2, r2, #3
1a00079a:	605a      	str	r2, [r3, #4]
}
1a00079c:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00079e:	4808      	ldr	r0, [pc, #32]	; (1a0007c0 <Board_SetupClocking+0x68>)
1a0007a0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0007a4:	2301      	movs	r3, #1
1a0007a6:	788a      	ldrb	r2, [r1, #2]
1a0007a8:	7849      	ldrb	r1, [r1, #1]
1a0007aa:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0007ae:	f000 fdc7 	bl	1a001340 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0007b2:	3401      	adds	r4, #1
1a0007b4:	e7e8      	b.n	1a000788 <Board_SetupClocking+0x30>
1a0007b6:	bf00      	nop
1a0007b8:	40043000 	.word	0x40043000
1a0007bc:	0c28cb00 	.word	0x0c28cb00
1a0007c0:	1a002ffc 	.word	0x1a002ffc

1a0007c4 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0007c4:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0007c6:	f7ff ffab 	bl	1a000720 <Board_SetupMuxing>
    Board_SetupClocking();
1a0007ca:	f7ff ffc5 	bl	1a000758 <Board_SetupClocking>
}
1a0007ce:	bd08      	pop	{r3, pc}

1a0007d0 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0007d0:	2200      	movs	r2, #0
1a0007d2:	2a05      	cmp	r2, #5
1a0007d4:	d819      	bhi.n	1a00080a <Board_LED_Init+0x3a>
{
1a0007d6:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0007d8:	490c      	ldr	r1, [pc, #48]	; (1a00080c <Board_LED_Init+0x3c>)
1a0007da:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0007de:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0007e2:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0007e4:	4b0a      	ldr	r3, [pc, #40]	; (1a000810 <Board_LED_Init+0x40>)
1a0007e6:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0007ea:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0007ee:	2001      	movs	r0, #1
1a0007f0:	40a0      	lsls	r0, r4
1a0007f2:	4301      	orrs	r1, r0
1a0007f4:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0007f8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0007fc:	2100      	movs	r1, #0
1a0007fe:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000800:	3201      	adds	r2, #1
1a000802:	2a05      	cmp	r2, #5
1a000804:	d9e8      	bls.n	1a0007d8 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a000806:	bc70      	pop	{r4, r5, r6}
1a000808:	4770      	bx	lr
1a00080a:	4770      	bx	lr
1a00080c:	1a003080 	.word	0x1a003080
1a000810:	400f4000 	.word	0x400f4000

1a000814 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000814:	2300      	movs	r3, #0
1a000816:	2b03      	cmp	r3, #3
1a000818:	d816      	bhi.n	1a000848 <Board_TEC_Init+0x34>
{
1a00081a:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00081c:	490b      	ldr	r1, [pc, #44]	; (1a00084c <Board_TEC_Init+0x38>)
1a00081e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000822:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000826:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000828:	4c09      	ldr	r4, [pc, #36]	; (1a000850 <Board_TEC_Init+0x3c>)
1a00082a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00082e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000832:	2001      	movs	r0, #1
1a000834:	40a8      	lsls	r0, r5
1a000836:	ea21 0100 	bic.w	r1, r1, r0
1a00083a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00083e:	3301      	adds	r3, #1
1a000840:	2b03      	cmp	r3, #3
1a000842:	d9eb      	bls.n	1a00081c <Board_TEC_Init+0x8>
   }
}
1a000844:	bc30      	pop	{r4, r5}
1a000846:	4770      	bx	lr
1a000848:	4770      	bx	lr
1a00084a:	bf00      	nop
1a00084c:	1a003078 	.word	0x1a003078
1a000850:	400f4000 	.word	0x400f4000

1a000854 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000854:	2300      	movs	r3, #0
1a000856:	2b08      	cmp	r3, #8
1a000858:	d816      	bhi.n	1a000888 <Board_GPIO_Init+0x34>
{
1a00085a:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00085c:	490b      	ldr	r1, [pc, #44]	; (1a00088c <Board_GPIO_Init+0x38>)
1a00085e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000862:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000866:	784d      	ldrb	r5, [r1, #1]
1a000868:	4c09      	ldr	r4, [pc, #36]	; (1a000890 <Board_GPIO_Init+0x3c>)
1a00086a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00086e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000872:	2001      	movs	r0, #1
1a000874:	40a8      	lsls	r0, r5
1a000876:	ea21 0100 	bic.w	r1, r1, r0
1a00087a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00087e:	3301      	adds	r3, #1
1a000880:	2b08      	cmp	r3, #8
1a000882:	d9eb      	bls.n	1a00085c <Board_GPIO_Init+0x8>
   }
}
1a000884:	bc30      	pop	{r4, r5}
1a000886:	4770      	bx	lr
1a000888:	4770      	bx	lr
1a00088a:	bf00      	nop
1a00088c:	1a00308c 	.word	0x1a00308c
1a000890:	400f4000 	.word	0x400f4000

1a000894 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000894:	b510      	push	{r4, lr}
1a000896:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000898:	4c08      	ldr	r4, [pc, #32]	; (1a0008bc <Board_ADC_Init+0x28>)
1a00089a:	4669      	mov	r1, sp
1a00089c:	4620      	mov	r0, r4
1a00089e:	f000 f993 	bl	1a000bc8 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0008a2:	4a07      	ldr	r2, [pc, #28]	; (1a0008c0 <Board_ADC_Init+0x2c>)
1a0008a4:	4669      	mov	r1, sp
1a0008a6:	4620      	mov	r0, r4
1a0008a8:	f000 f9f9 	bl	1a000c9e <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0008ac:	2200      	movs	r2, #0
1a0008ae:	4669      	mov	r1, sp
1a0008b0:	4620      	mov	r0, r4
1a0008b2:	f000 fa0d 	bl	1a000cd0 <Chip_ADC_SetResolution>
}
1a0008b6:	b002      	add	sp, #8
1a0008b8:	bd10      	pop	{r4, pc}
1a0008ba:	bf00      	nop
1a0008bc:	400e3000 	.word	0x400e3000
1a0008c0:	00061a80 	.word	0x00061a80

1a0008c4 <Board_SPI_Init>:
{
1a0008c4:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0008c6:	4c0b      	ldr	r4, [pc, #44]	; (1a0008f4 <Board_SPI_Init+0x30>)
1a0008c8:	4620      	mov	r0, r4
1a0008ca:	f000 f8eb 	bl	1a000aa4 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0008ce:	6863      	ldr	r3, [r4, #4]
1a0008d0:	f023 0304 	bic.w	r3, r3, #4
1a0008d4:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0008d6:	6823      	ldr	r3, [r4, #0]
1a0008d8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0008dc:	f043 0307 	orr.w	r3, r3, #7
1a0008e0:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0008e2:	4905      	ldr	r1, [pc, #20]	; (1a0008f8 <Board_SPI_Init+0x34>)
1a0008e4:	4620      	mov	r0, r4
1a0008e6:	f000 f8be 	bl	1a000a66 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0008ea:	6863      	ldr	r3, [r4, #4]
1a0008ec:	f043 0302 	orr.w	r3, r3, #2
1a0008f0:	6063      	str	r3, [r4, #4]
}
1a0008f2:	bd10      	pop	{r4, pc}
1a0008f4:	400c5000 	.word	0x400c5000
1a0008f8:	000186a0 	.word	0x000186a0

1a0008fc <Board_I2C_Init>:
{
1a0008fc:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0008fe:	2000      	movs	r0, #0
1a000900:	f000 f8fc 	bl	1a000afc <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000904:	4b04      	ldr	r3, [pc, #16]	; (1a000918 <Board_I2C_Init+0x1c>)
1a000906:	f640 0208 	movw	r2, #2056	; 0x808
1a00090a:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a00090e:	4903      	ldr	r1, [pc, #12]	; (1a00091c <Board_I2C_Init+0x20>)
1a000910:	2000      	movs	r0, #0
1a000912:	f000 f905 	bl	1a000b20 <Chip_I2C_SetClockRate>
}
1a000916:	bd08      	pop	{r3, pc}
1a000918:	40086000 	.word	0x40086000
1a00091c:	000f4240 	.word	0x000f4240

1a000920 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000920:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a000922:	4c07      	ldr	r4, [pc, #28]	; (1a000940 <Board_Debug_Init+0x20>)
1a000924:	4620      	mov	r0, r4
1a000926:	f000 fe1d 	bl	1a001564 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00092a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00092e:	4620      	mov	r0, r4
1a000930:	f000 fe76 	bl	1a001620 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000934:	2303      	movs	r3, #3
1a000936:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000938:	2301      	movs	r3, #1
1a00093a:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a00093c:	bd10      	pop	{r4, pc}
1a00093e:	bf00      	nop
1a000940:	400c1000 	.word	0x400c1000

1a000944 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000944:	4b03      	ldr	r3, [pc, #12]	; (1a000954 <Board_UARTPutChar+0x10>)
1a000946:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a000948:	f013 0f20 	tst.w	r3, #32
1a00094c:	d0fa      	beq.n	1a000944 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a00094e:	4b01      	ldr	r3, [pc, #4]	; (1a000954 <Board_UARTPutChar+0x10>)
1a000950:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a000952:	4770      	bx	lr
1a000954:	400c1000 	.word	0x400c1000

1a000958 <Board_UARTGetChar>:
	return pUART->LSR;
1a000958:	4b05      	ldr	r3, [pc, #20]	; (1a000970 <Board_UARTGetChar+0x18>)
1a00095a:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a00095c:	f013 0f01 	tst.w	r3, #1
1a000960:	d003      	beq.n	1a00096a <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000962:	4b03      	ldr	r3, [pc, #12]	; (1a000970 <Board_UARTGetChar+0x18>)
1a000964:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a000966:	b2c0      	uxtb	r0, r0
1a000968:	4770      	bx	lr
   }
   return EOF;
1a00096a:	f04f 30ff 	mov.w	r0, #4294967295
}
1a00096e:	4770      	bx	lr
1a000970:	400c1000 	.word	0x400c1000

1a000974 <Board_LED_Set>:
}


void Board_LED_Set(uint8_t LEDNumber, bool On)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a000974:	2805      	cmp	r0, #5
1a000976:	d80b      	bhi.n	1a000990 <Board_LED_Set+0x1c>
      return;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, On);
1a000978:	4a06      	ldr	r2, [pc, #24]	; (1a000994 <Board_LED_Set+0x20>)
1a00097a:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a00097e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a000982:	7842      	ldrb	r2, [r0, #1]
	pGPIO->B[port][pin] = setting;
1a000984:	015b      	lsls	r3, r3, #5
1a000986:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00098a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00098e:	5499      	strb	r1, [r3, r2]
}
1a000990:	4770      	bx	lr
1a000992:	bf00      	nop
1a000994:	1a003080 	.word	0x1a003080

1a000998 <Board_LED_Test>:


bool Board_LED_Test(uint8_t LEDNumber)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a000998:	2805      	cmp	r0, #5
1a00099a:	d80f      	bhi.n	1a0009bc <Board_LED_Test+0x24>
      return false;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   return Chip_GPIO_GetPinState(LPC_GPIO_PORT, io->port, io->pin);
1a00099c:	4a08      	ldr	r2, [pc, #32]	; (1a0009c0 <Board_LED_Test+0x28>)
1a00099e:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a0009a2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a0009a6:	7842      	ldrb	r2, [r0, #1]
	return (bool) pGPIO->B[port][pin];
1a0009a8:	015b      	lsls	r3, r3, #5
1a0009aa:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0009ae:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0009b2:	5c98      	ldrb	r0, [r3, r2]
1a0009b4:	3000      	adds	r0, #0
1a0009b6:	bf18      	it	ne
1a0009b8:	2001      	movne	r0, #1
1a0009ba:	4770      	bx	lr
      return false;
1a0009bc:	2000      	movs	r0, #0
}
1a0009be:	4770      	bx	lr
1a0009c0:	1a003080 	.word	0x1a003080

1a0009c4 <Board_LED_Toggle>:


void Board_LED_Toggle(uint8_t LEDNumber)
{
1a0009c4:	b510      	push	{r4, lr}
1a0009c6:	4604      	mov	r4, r0
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
1a0009c8:	f7ff ffe6 	bl	1a000998 <Board_LED_Test>
1a0009cc:	f080 0101 	eor.w	r1, r0, #1
1a0009d0:	b2c9      	uxtb	r1, r1
1a0009d2:	4620      	mov	r0, r4
1a0009d4:	f7ff ffce 	bl	1a000974 <Board_LED_Set>
}
1a0009d8:	bd10      	pop	{r4, pc}
1a0009da:	Address 0x1a0009da is out of bounds.


1a0009dc <Board_Init>:


void Board_Init(void)
{
1a0009dc:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0009de:	f7ff ff9f 	bl	1a000920 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0009e2:	4809      	ldr	r0, [pc, #36]	; (1a000a08 <Board_Init+0x2c>)
1a0009e4:	f000 f8b8 	bl	1a000b58 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a0009e8:	f7ff ff34 	bl	1a000854 <Board_GPIO_Init>
   Board_ADC_Init();
1a0009ec:	f7ff ff52 	bl	1a000894 <Board_ADC_Init>
   Board_SPI_Init();
1a0009f0:	f7ff ff68 	bl	1a0008c4 <Board_SPI_Init>
   Board_I2C_Init();
1a0009f4:	f7ff ff82 	bl	1a0008fc <Board_I2C_Init>

   Board_LED_Init();
1a0009f8:	f7ff feea 	bl	1a0007d0 <Board_LED_Init>
   Board_TEC_Init();
1a0009fc:	f7ff ff0a 	bl	1a000814 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000a00:	f000 fa72 	bl	1a000ee8 <SystemCoreClockUpdate>
}
1a000a04:	bd08      	pop	{r3, pc}
1a000a06:	bf00      	nop
1a000a08:	400f4000 	.word	0x400f4000

1a000a0c <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a000a0c:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a000a0e:	b2c0      	uxtb	r0, r0
1a000a10:	f7ff ff98 	bl	1a000944 <Board_UARTPutChar>
}
1a000a14:	bd08      	pop	{r3, pc}

1a000a16 <__stdio_getchar>:

int __stdio_getchar()
{
1a000a16:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a000a18:	f7ff ff9e 	bl	1a000958 <Board_UARTGetChar>
}
1a000a1c:	bd08      	pop	{r3, pc}

1a000a1e <__stdio_init>:

void __stdio_init()
{
1a000a1e:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a000a20:	f7ff ff7e 	bl	1a000920 <Board_Debug_Init>
1a000a24:	bd08      	pop	{r3, pc}
1a000a26:	Address 0x1a000a26 is out of bounds.


1a000a28 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000a28:	4b03      	ldr	r3, [pc, #12]	; (1a000a38 <Chip_SSP_GetClockIndex+0x10>)
1a000a2a:	4298      	cmp	r0, r3
1a000a2c:	d001      	beq.n	1a000a32 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000a2e:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000a30:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000a32:	20a5      	movs	r0, #165	; 0xa5
1a000a34:	4770      	bx	lr
1a000a36:	bf00      	nop
1a000a38:	400c5000 	.word	0x400c5000

1a000a3c <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000a3c:	4b04      	ldr	r3, [pc, #16]	; (1a000a50 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000a3e:	4298      	cmp	r0, r3
1a000a40:	d002      	beq.n	1a000a48 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000a42:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000a46:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000a48:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000a4c:	4770      	bx	lr
1a000a4e:	bf00      	nop
1a000a50:	400c5000 	.word	0x400c5000

1a000a54 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000a54:	6803      	ldr	r3, [r0, #0]
1a000a56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000a5a:	0209      	lsls	r1, r1, #8
1a000a5c:	b289      	uxth	r1, r1
1a000a5e:	4319      	orrs	r1, r3
1a000a60:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a000a62:	6102      	str	r2, [r0, #16]
}
1a000a64:	4770      	bx	lr

1a000a66 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a000a66:	b570      	push	{r4, r5, r6, lr}
1a000a68:	4606      	mov	r6, r0
1a000a6a:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000a6c:	f7ff ffe6 	bl	1a000a3c <Chip_SSP_GetPeriphClockIndex>
1a000a70:	f000 fd0a 	bl	1a001488 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a000a74:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a000a76:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a000a7a:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a000a7c:	e000      	b.n	1a000a80 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a000a7e:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a000a80:	42ab      	cmp	r3, r5
1a000a82:	d90b      	bls.n	1a000a9c <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a000a84:	1c4c      	adds	r4, r1, #1
1a000a86:	fb02 f304 	mul.w	r3, r2, r4
1a000a8a:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000a8e:	429d      	cmp	r5, r3
1a000a90:	d2f6      	bcs.n	1a000a80 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000a92:	2cff      	cmp	r4, #255	; 0xff
1a000a94:	d9f3      	bls.n	1a000a7e <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a000a96:	3202      	adds	r2, #2
				cr0_div = 0;
1a000a98:	2100      	movs	r1, #0
1a000a9a:	e7f1      	b.n	1a000a80 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a000a9c:	4630      	mov	r0, r6
1a000a9e:	f7ff ffd9 	bl	1a000a54 <Chip_SSP_SetClockRate>
}
1a000aa2:	bd70      	pop	{r4, r5, r6, pc}

1a000aa4 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a000aa4:	b510      	push	{r4, lr}
1a000aa6:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a000aa8:	f7ff ffbe 	bl	1a000a28 <Chip_SSP_GetClockIndex>
1a000aac:	f000 fcb8 	bl	1a001420 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000ab0:	4620      	mov	r0, r4
1a000ab2:	f7ff ffc3 	bl	1a000a3c <Chip_SSP_GetPeriphClockIndex>
1a000ab6:	f000 fcb3 	bl	1a001420 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000aba:	6863      	ldr	r3, [r4, #4]
1a000abc:	f023 0304 	bic.w	r3, r3, #4
1a000ac0:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000ac2:	6823      	ldr	r3, [r4, #0]
1a000ac4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000ac8:	f043 0307 	orr.w	r3, r3, #7
1a000acc:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a000ace:	4902      	ldr	r1, [pc, #8]	; (1a000ad8 <Chip_SSP_Init+0x34>)
1a000ad0:	4620      	mov	r0, r4
1a000ad2:	f7ff ffc8 	bl	1a000a66 <Chip_SSP_SetBitRate>
}
1a000ad6:	bd10      	pop	{r4, pc}
1a000ad8:	000186a0 	.word	0x000186a0

1a000adc <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a000adc:	2901      	cmp	r1, #1
1a000ade:	d109      	bne.n	1a000af4 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a000ae0:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000ae4:	0082      	lsls	r2, r0, #2
1a000ae6:	4b04      	ldr	r3, [pc, #16]	; (1a000af8 <Chip_I2C_EventHandler+0x1c>)
1a000ae8:	4413      	add	r3, r2
1a000aea:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a000aec:	7d13      	ldrb	r3, [r2, #20]
1a000aee:	b2db      	uxtb	r3, r3
1a000af0:	2b04      	cmp	r3, #4
1a000af2:	d0fb      	beq.n	1a000aec <Chip_I2C_EventHandler+0x10>
}
1a000af4:	4770      	bx	lr
1a000af6:	bf00      	nop
1a000af8:	10000048 	.word	0x10000048

1a000afc <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000afc:	b570      	push	{r4, r5, r6, lr}
1a000afe:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000b00:	4e06      	ldr	r6, [pc, #24]	; (1a000b1c <Chip_I2C_Init+0x20>)
1a000b02:	00c4      	lsls	r4, r0, #3
1a000b04:	1a22      	subs	r2, r4, r0
1a000b06:	0093      	lsls	r3, r2, #2
1a000b08:	4433      	add	r3, r6
1a000b0a:	8898      	ldrh	r0, [r3, #4]
1a000b0c:	f000 fc88 	bl	1a001420 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000b10:	1b64      	subs	r4, r4, r5
1a000b12:	00a3      	lsls	r3, r4, #2
1a000b14:	58f3      	ldr	r3, [r6, r3]
1a000b16:	226c      	movs	r2, #108	; 0x6c
1a000b18:	619a      	str	r2, [r3, #24]
}
1a000b1a:	bd70      	pop	{r4, r5, r6, pc}
1a000b1c:	10000048 	.word	0x10000048

1a000b20 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000b24:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a000b26:	4e0b      	ldr	r6, [pc, #44]	; (1a000b54 <Chip_I2C_SetClockRate+0x34>)
1a000b28:	00c5      	lsls	r5, r0, #3
1a000b2a:	1a2b      	subs	r3, r5, r0
1a000b2c:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000b30:	eb06 0308 	add.w	r3, r6, r8
1a000b34:	8898      	ldrh	r0, [r3, #4]
1a000b36:	f000 fca7 	bl	1a001488 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a000b3a:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000b3e:	f856 3008 	ldr.w	r3, [r6, r8]
1a000b42:	0842      	lsrs	r2, r0, #1
1a000b44:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a000b46:	f856 3008 	ldr.w	r3, [r6, r8]
1a000b4a:	691a      	ldr	r2, [r3, #16]
1a000b4c:	1a80      	subs	r0, r0, r2
1a000b4e:	6158      	str	r0, [r3, #20]
}
1a000b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000b54:	10000048 	.word	0x10000048

1a000b58 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a000b58:	4770      	bx	lr
1a000b5a:	Address 0x1a000b5a is out of bounds.


1a000b5c <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000b5c:	4b03      	ldr	r3, [pc, #12]	; (1a000b6c <Chip_ADC_GetClockIndex+0x10>)
1a000b5e:	4298      	cmp	r0, r3
1a000b60:	d001      	beq.n	1a000b66 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a000b62:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a000b64:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a000b66:	2004      	movs	r0, #4
1a000b68:	4770      	bx	lr
1a000b6a:	bf00      	nop
1a000b6c:	400e4000 	.word	0x400e4000

1a000b70 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000b70:	b570      	push	{r4, r5, r6, lr}
1a000b72:	460d      	mov	r5, r1
1a000b74:	4614      	mov	r4, r2
1a000b76:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000b78:	f7ff fff0 	bl	1a000b5c <Chip_ADC_GetClockIndex>
1a000b7c:	f000 fc84 	bl	1a001488 <Chip_Clock_GetRate>
	if (burstMode) {
1a000b80:	b155      	cbz	r5, 1a000b98 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a000b82:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000b86:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000b8a:	0064      	lsls	r4, r4, #1
1a000b8c:	fbb0 f0f4 	udiv	r0, r0, r4
1a000b90:	b2c0      	uxtb	r0, r0
1a000b92:	3801      	subs	r0, #1
	return div;
}
1a000b94:	b2c0      	uxtb	r0, r0
1a000b96:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000b98:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000b9c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000ba0:	e7f1      	b.n	1a000b86 <getClkDiv+0x16>

1a000ba2 <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a000ba2:	6803      	ldr	r3, [r0, #0]
1a000ba4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a000ba8:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a000bac:	6001      	str	r1, [r0, #0]
}
1a000bae:	4770      	bx	lr

1a000bb0 <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a000bb0:	3104      	adds	r1, #4
1a000bb2:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a000bb6:	2b00      	cmp	r3, #0
1a000bb8:	da04      	bge.n	1a000bc4 <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a000bba:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a000bbe:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a000bc0:	2001      	movs	r0, #1
1a000bc2:	4770      	bx	lr
		return ERROR;
1a000bc4:	2000      	movs	r0, #0
}
1a000bc6:	4770      	bx	lr

1a000bc8 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000bc8:	b538      	push	{r3, r4, r5, lr}
1a000bca:	4605      	mov	r5, r0
1a000bcc:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000bce:	f7ff ffc5 	bl	1a000b5c <Chip_ADC_GetClockIndex>
1a000bd2:	2301      	movs	r3, #1
1a000bd4:	461a      	mov	r2, r3
1a000bd6:	4619      	mov	r1, r3
1a000bd8:	f000 fc04 	bl	1a0013e4 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000bdc:	2100      	movs	r1, #0
1a000bde:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000be0:	4a08      	ldr	r2, [pc, #32]	; (1a000c04 <Chip_ADC_Init+0x3c>)
1a000be2:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000be4:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000be6:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000be8:	230b      	movs	r3, #11
1a000bea:	4628      	mov	r0, r5
1a000bec:	f7ff ffc0 	bl	1a000b70 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000bf0:	0200      	lsls	r0, r0, #8
1a000bf2:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000bf6:	7920      	ldrb	r0, [r4, #4]
1a000bf8:	0440      	lsls	r0, r0, #17
1a000bfa:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000bfe:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000c00:	6028      	str	r0, [r5, #0]
}
1a000c02:	bd38      	pop	{r3, r4, r5, pc}
1a000c04:	00061a80 	.word	0x00061a80

1a000c08 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a000c08:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a000c0a:	f44f 7280 	mov.w	r2, #256	; 0x100
1a000c0e:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a000c10:	2200      	movs	r2, #0
1a000c12:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a000c14:	f7ff ffa2 	bl	1a000b5c <Chip_ADC_GetClockIndex>
1a000c18:	f000 fc1c 	bl	1a001454 <Chip_Clock_Disable>
}
1a000c1c:	bd08      	pop	{r3, pc}

1a000c1e <Chip_ADC_ReadValue>:

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a000c1e:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a000c20:	f7ff ffc6 	bl	1a000bb0 <readAdcVal>
}
1a000c24:	bd08      	pop	{r3, pc}

1a000c26 <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a000c26:	2a01      	cmp	r2, #1
1a000c28:	d00a      	beq.n	1a000c40 <Chip_ADC_ReadStatus+0x1a>
1a000c2a:	b11a      	cbz	r2, 1a000c34 <Chip_ADC_ReadStatus+0xe>
1a000c2c:	2a02      	cmp	r2, #2
1a000c2e:	d00f      	beq.n	1a000c50 <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a000c30:	2000      	movs	r0, #0
1a000c32:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a000c34:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000c36:	40c8      	lsrs	r0, r1
1a000c38:	f000 0001 	and.w	r0, r0, #1
1a000c3c:	b2c0      	uxtb	r0, r0
1a000c3e:	4770      	bx	lr
		channel += 8;
1a000c40:	3108      	adds	r1, #8
1a000c42:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a000c44:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000c46:	40c8      	lsrs	r0, r1
1a000c48:	f000 0001 	and.w	r0, r0, #1
1a000c4c:	b2c0      	uxtb	r0, r0
1a000c4e:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a000c50:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000c52:	0c1b      	lsrs	r3, r3, #16
1a000c54:	bf14      	ite	ne
1a000c56:	2001      	movne	r0, #1
1a000c58:	2000      	moveq	r0, #0
}
1a000c5a:	4770      	bx	lr

1a000c5c <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000c5c:	2a01      	cmp	r2, #1
1a000c5e:	d006      	beq.n	1a000c6e <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a000c60:	68c3      	ldr	r3, [r0, #12]
1a000c62:	2201      	movs	r2, #1
1a000c64:	408a      	lsls	r2, r1
1a000c66:	ea23 0302 	bic.w	r3, r3, r2
1a000c6a:	60c3      	str	r3, [r0, #12]
1a000c6c:	4770      	bx	lr
{
1a000c6e:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a000c70:	68c4      	ldr	r4, [r0, #12]
1a000c72:	408a      	lsls	r2, r1
1a000c74:	4314      	orrs	r4, r2
1a000c76:	60c4      	str	r4, [r0, #12]
	}
}
1a000c78:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000c7c:	4770      	bx	lr

1a000c7e <Chip_ADC_SetStartMode>:

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a000c7e:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a000c80:	2901      	cmp	r1, #1
1a000c82:	d904      	bls.n	1a000c8e <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a000c84:	b132      	cbz	r2, 1a000c94 <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
1a000c86:	6803      	ldr	r3, [r0, #0]
1a000c88:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a000c8c:	6003      	str	r3, [r0, #0]
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a000c8e:	f7ff ff88 	bl	1a000ba2 <setStartMode>
}
1a000c92:	bd08      	pop	{r3, pc}
			pADC->CR &= ~ADC_CR_EDGE;
1a000c94:	6803      	ldr	r3, [r0, #0]
1a000c96:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a000c9a:	6003      	str	r3, [r0, #0]
1a000c9c:	e7f7      	b.n	1a000c8e <Chip_ADC_SetStartMode+0x10>

1a000c9e <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000c9e:	b570      	push	{r4, r5, r6, lr}
1a000ca0:	4605      	mov	r5, r0
1a000ca2:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000ca4:	6804      	ldr	r4, [r0, #0]
1a000ca6:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000caa:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000cae:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000cb0:	790b      	ldrb	r3, [r1, #4]
1a000cb2:	f1c3 030b 	rsb	r3, r3, #11
1a000cb6:	b2db      	uxtb	r3, r3
1a000cb8:	7949      	ldrb	r1, [r1, #5]
1a000cba:	f7ff ff59 	bl	1a000b70 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000cbe:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000cc2:	7933      	ldrb	r3, [r6, #4]
1a000cc4:	045b      	lsls	r3, r3, #17
1a000cc6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000cca:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000ccc:	602b      	str	r3, [r5, #0]
}
1a000cce:	bd70      	pop	{r4, r5, r6, pc}

1a000cd0 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000cd0:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000cd2:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a000cd4:	680a      	ldr	r2, [r1, #0]
1a000cd6:	f7ff ffe2 	bl	1a000c9e <Chip_ADC_SetSampleRate>
}
1a000cda:	bd08      	pop	{r3, pc}

1a000cdc <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000cdc:	2a01      	cmp	r2, #1
1a000cde:	d00a      	beq.n	1a000cf6 <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a000ce0:	6802      	ldr	r2, [r0, #0]
1a000ce2:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a000ce6:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a000ce8:	6803      	ldr	r3, [r0, #0]
1a000cea:	2201      	movs	r2, #1
1a000cec:	408a      	lsls	r2, r1
1a000cee:	ea23 0302 	bic.w	r3, r3, r2
1a000cf2:	6003      	str	r3, [r0, #0]
1a000cf4:	4770      	bx	lr
{
1a000cf6:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a000cf8:	6804      	ldr	r4, [r0, #0]
1a000cfa:	408a      	lsls	r2, r1
1a000cfc:	4314      	orrs	r4, r2
1a000cfe:	6004      	str	r4, [r0, #0]
	}
}
1a000d00:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000d04:	4770      	bx	lr

1a000d06 <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a000d06:	b538      	push	{r3, r4, r5, lr}
1a000d08:	4604      	mov	r4, r0
1a000d0a:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a000d0c:	2100      	movs	r1, #0
1a000d0e:	f7ff ff48 	bl	1a000ba2 <setStartMode>
	
    if (NewState == DISABLE) {
1a000d12:	b925      	cbnz	r5, 1a000d1e <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a000d14:	6823      	ldr	r3, [r4, #0]
1a000d16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a000d1a:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a000d1c:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a000d1e:	6823      	ldr	r3, [r4, #0]
1a000d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a000d24:	6023      	str	r3, [r4, #0]
}
1a000d26:	e7f9      	b.n	1a000d1c <Chip_ADC_SetBurstCmd+0x16>

1a000d28 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000d28:	b570      	push	{r4, r5, r6, lr}
1a000d2a:	b08a      	sub	sp, #40	; 0x28
1a000d2c:	4605      	mov	r5, r0
1a000d2e:	460e      	mov	r6, r1
1a000d30:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000d32:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000d36:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000d38:	2806      	cmp	r0, #6
1a000d3a:	d018      	beq.n	1a000d6e <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000d3c:	2300      	movs	r3, #0
1a000d3e:	2201      	movs	r2, #1
1a000d40:	4629      	mov	r1, r5
1a000d42:	2004      	movs	r0, #4
1a000d44:	f000 fafc 	bl	1a001340 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000d48:	4a4a      	ldr	r2, [pc, #296]	; (1a000e74 <Chip_SetupCoreClock+0x14c>)
1a000d4a:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000d4c:	f043 0301 	orr.w	r3, r3, #1
1a000d50:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000d52:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000d56:	a901      	add	r1, sp, #4
1a000d58:	4630      	mov	r0, r6
1a000d5a:	f000 fa69 	bl	1a001230 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000d5e:	4b46      	ldr	r3, [pc, #280]	; (1a000e78 <Chip_SetupCoreClock+0x150>)
1a000d60:	429e      	cmp	r6, r3
1a000d62:	d916      	bls.n	1a000d92 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000d64:	9b01      	ldr	r3, [sp, #4]
1a000d66:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000d6a:	d003      	beq.n	1a000d74 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a000d6c:	e7fe      	b.n	1a000d6c <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a000d6e:	f000 f9c1 	bl	1a0010f4 <Chip_Clock_EnableCrystal>
1a000d72:	e7e3      	b.n	1a000d3c <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a000d74:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000d78:	d005      	beq.n	1a000d86 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a000d7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000d7e:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a000d80:	2500      	movs	r5, #0
			direct = 1;
1a000d82:	2601      	movs	r6, #1
1a000d84:	e007      	b.n	1a000d96 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a000d86:	9b04      	ldr	r3, [sp, #16]
1a000d88:	3301      	adds	r3, #1
1a000d8a:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a000d8c:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a000d8e:	2600      	movs	r6, #0
1a000d90:	e001      	b.n	1a000d96 <Chip_SetupCoreClock+0x6e>
1a000d92:	2500      	movs	r5, #0
1a000d94:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000d96:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000d9a:	9b01      	ldr	r3, [sp, #4]
1a000d9c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000da0:	9a05      	ldr	r2, [sp, #20]
1a000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000da6:	9a03      	ldr	r2, [sp, #12]
1a000da8:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000dac:	9a04      	ldr	r2, [sp, #16]
1a000dae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000db2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000db6:	4a2f      	ldr	r2, [pc, #188]	; (1a000e74 <Chip_SetupCoreClock+0x14c>)
1a000db8:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000dba:	4b2e      	ldr	r3, [pc, #184]	; (1a000e74 <Chip_SetupCoreClock+0x14c>)
1a000dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a000dbe:	f013 0f01 	tst.w	r3, #1
1a000dc2:	d0fa      	beq.n	1a000dba <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000dc4:	2300      	movs	r3, #0
1a000dc6:	2201      	movs	r2, #1
1a000dc8:	2109      	movs	r1, #9
1a000dca:	2004      	movs	r0, #4
1a000dcc:	f000 fab8 	bl	1a001340 <Chip_Clock_SetBaseClock>

	if (direct) {
1a000dd0:	b306      	cbz	r6, 1a000e14 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000dd2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000dd6:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a000dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000dda:	1e5a      	subs	r2, r3, #1
1a000ddc:	9209      	str	r2, [sp, #36]	; 0x24
1a000dde:	2b00      	cmp	r3, #0
1a000de0:	d1fa      	bne.n	1a000dd8 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a000de2:	9b01      	ldr	r3, [sp, #4]
1a000de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000de8:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000dea:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000dee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000df2:	9a05      	ldr	r2, [sp, #20]
1a000df4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000df8:	9a03      	ldr	r2, [sp, #12]
1a000dfa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000dfe:	9a04      	ldr	r2, [sp, #16]
1a000e00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000e04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000e08:	4a1a      	ldr	r2, [pc, #104]	; (1a000e74 <Chip_SetupCoreClock+0x14c>)
1a000e0a:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a000e0c:	2c00      	cmp	r4, #0
1a000e0e:	d12e      	bne.n	1a000e6e <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a000e10:	b00a      	add	sp, #40	; 0x28
1a000e12:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a000e14:	2d00      	cmp	r5, #0
1a000e16:	d0f9      	beq.n	1a000e0c <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000e18:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000e1c:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a000e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000e20:	1e5a      	subs	r2, r3, #1
1a000e22:	9209      	str	r2, [sp, #36]	; 0x24
1a000e24:	2b00      	cmp	r3, #0
1a000e26:	d1fa      	bne.n	1a000e1e <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a000e28:	9b04      	ldr	r3, [sp, #16]
1a000e2a:	1e5a      	subs	r2, r3, #1
1a000e2c:	9204      	str	r2, [sp, #16]
1a000e2e:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a000e32:	9b01      	ldr	r3, [sp, #4]
1a000e34:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a000e38:	9905      	ldr	r1, [sp, #20]
1a000e3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a000e3e:	9903      	ldr	r1, [sp, #12]
1a000e40:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000e44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000e48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000e4c:	4a09      	ldr	r2, [pc, #36]	; (1a000e74 <Chip_SetupCoreClock+0x14c>)
1a000e4e:	6453      	str	r3, [r2, #68]	; 0x44
1a000e50:	e7dc      	b.n	1a000e0c <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000e52:	480a      	ldr	r0, [pc, #40]	; (1a000e7c <Chip_SetupCoreClock+0x154>)
1a000e54:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000e58:	78cb      	ldrb	r3, [r1, #3]
1a000e5a:	788a      	ldrb	r2, [r1, #2]
1a000e5c:	7849      	ldrb	r1, [r1, #1]
1a000e5e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000e62:	f000 fa6d 	bl	1a001340 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000e66:	3401      	adds	r4, #1
1a000e68:	2c11      	cmp	r4, #17
1a000e6a:	d9f2      	bls.n	1a000e52 <Chip_SetupCoreClock+0x12a>
1a000e6c:	e7d0      	b.n	1a000e10 <Chip_SetupCoreClock+0xe8>
1a000e6e:	2400      	movs	r4, #0
1a000e70:	e7fa      	b.n	1a000e68 <Chip_SetupCoreClock+0x140>
1a000e72:	bf00      	nop
1a000e74:	40050000 	.word	0x40050000
1a000e78:	068e7780 	.word	0x068e7780
1a000e7c:	1a0030a4 	.word	0x1a0030a4

1a000e80 <Chip_USB_PllSetup>:
/*****************************************************************************
 * Private functions
 ****************************************************************************/

static void Chip_USB_PllSetup(void)
{
1a000e80:	b508      	push	{r3, lr}
	/* No need to setup anything if PLL is already setup for the frequency */
	if (Chip_Clock_GetClockInputHz(CLKIN_USBPLL) == usbPLLSetup.freq)
1a000e82:	2007      	movs	r0, #7
1a000e84:	f000 f978 	bl	1a001178 <Chip_Clock_GetClockInputHz>
1a000e88:	4b08      	ldr	r3, [pc, #32]	; (1a000eac <Chip_USB_PllSetup+0x2c>)
1a000e8a:	4298      	cmp	r0, r3
1a000e8c:	d00d      	beq.n	1a000eaa <Chip_USB_PllSetup+0x2a>
		return ;

	/* Setup default USB PLL state for a 480MHz output and attach */
	Chip_Clock_SetupPLL(CLKIN_CRYSTAL, CGU_USB_PLL, &usbPLLSetup);
1a000e8e:	4a08      	ldr	r2, [pc, #32]	; (1a000eb0 <Chip_USB_PllSetup+0x30>)
1a000e90:	2100      	movs	r1, #0
1a000e92:	2006      	movs	r0, #6
1a000e94:	f000 fb1e 	bl	1a0014d4 <Chip_Clock_SetupPLL>

	/* enable USB PLL */
	Chip_Clock_EnablePLL(CGU_USB_PLL);
1a000e98:	2000      	movs	r0, #0
1a000e9a:	f000 fb3b 	bl	1a001514 <Chip_Clock_EnablePLL>

	/* Wait for PLL lock */
	while (!(Chip_Clock_GetPLLStatus(CGU_USB_PLL) & CGU_PLL_LOCKED)) {}
1a000e9e:	2000      	movs	r0, #0
1a000ea0:	f000 fb42 	bl	1a001528 <Chip_Clock_GetPLLStatus>
1a000ea4:	f010 0f01 	tst.w	r0, #1
1a000ea8:	d0f9      	beq.n	1a000e9e <Chip_USB_PllSetup+0x1e>
}
1a000eaa:	bd08      	pop	{r3, pc}
1a000eac:	1c9c3800 	.word	0x1c9c3800
1a000eb0:	1a0030ec 	.word	0x1a0030ec

1a000eb4 <Chip_USB0_Init>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/

void Chip_USB0_Init(void)
{
1a000eb4:	b508      	push	{r3, lr}
	/* Set up USB PLL */
	Chip_USB_PllSetup();
1a000eb6:	f7ff ffe3 	bl	1a000e80 <Chip_USB_PllSetup>

	/* Setup USB0 base clock as clock out from USB PLL */
	Chip_Clock_SetBaseClock( CLK_BASE_USB0, CLKIN_USBPLL, true, true);
1a000eba:	2301      	movs	r3, #1
1a000ebc:	461a      	mov	r2, r3
1a000ebe:	2107      	movs	r1, #7
1a000ec0:	4618      	mov	r0, r3
1a000ec2:	f000 fa3d 	bl	1a001340 <Chip_Clock_SetBaseClock>

	/* enable USB main clock */
	Chip_Clock_EnableBaseClock(CLK_BASE_USB0);
1a000ec6:	2001      	movs	r0, #1
1a000ec8:	f000 fa66 	bl	1a001398 <Chip_Clock_EnableBaseClock>
	Chip_Clock_EnableOpts(CLK_MX_USB0, true, true, 1);
1a000ecc:	2301      	movs	r3, #1
1a000ece:	461a      	mov	r2, r3
1a000ed0:	4619      	mov	r1, r3
1a000ed2:	2065      	movs	r0, #101	; 0x65
1a000ed4:	f000 fa86 	bl	1a0013e4 <Chip_Clock_EnableOpts>
 * @note	The USB0 PLL & clock should be configured before calling this function. This function
 * should be called before the USB0 registers are accessed.
 */
STATIC INLINE void Chip_CREG_EnableUSB0Phy(void)
{
	LPC_CREG->CREG0 &= ~(1 << 5);
1a000ed8:	4a02      	ldr	r2, [pc, #8]	; (1a000ee4 <Chip_USB0_Init+0x30>)
1a000eda:	6853      	ldr	r3, [r2, #4]
1a000edc:	f023 0320 	bic.w	r3, r3, #32
1a000ee0:	6053      	str	r3, [r2, #4]
	/* enable USB0 phy */
	Chip_CREG_EnableUSB0Phy();
}
1a000ee2:	bd08      	pop	{r3, pc}
1a000ee4:	40043000 	.word	0x40043000

1a000ee8 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000ee8:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000eea:	2069      	movs	r0, #105	; 0x69
1a000eec:	f000 facc 	bl	1a001488 <Chip_Clock_GetRate>
1a000ef0:	4b01      	ldr	r3, [pc, #4]	; (1a000ef8 <SystemCoreClockUpdate+0x10>)
1a000ef2:	6018      	str	r0, [r3, #0]
}
1a000ef4:	bd08      	pop	{r3, pc}
1a000ef6:	bf00      	nop
1a000ef8:	10000170 	.word	0x10000170

1a000efc <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000efc:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000efe:	680b      	ldr	r3, [r1, #0]
1a000f00:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000f04:	d002      	beq.n	1a000f0c <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000f06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000f0a:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000f0c:	4607      	mov	r7, r0
1a000f0e:	2501      	movs	r5, #1
1a000f10:	e03a      	b.n	1a000f88 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000f12:	694b      	ldr	r3, [r1, #20]
1a000f14:	fb03 f302 	mul.w	r3, r3, r2
1a000f18:	fbb3 f3f5 	udiv	r3, r3, r5
1a000f1c:	e01c      	b.n	1a000f58 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000f1e:	461c      	mov	r4, r3
	if (val < 0)
1a000f20:	ebb0 0c04 	subs.w	ip, r0, r4
1a000f24:	d427      	bmi.n	1a000f76 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a000f26:	4567      	cmp	r7, ip
1a000f28:	d906      	bls.n	1a000f38 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a000f2a:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000f2c:	1c77      	adds	r7, r6, #1
1a000f2e:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000f30:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000f32:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000f34:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000f36:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000f38:	3201      	adds	r2, #1
1a000f3a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000f3e:	dc1d      	bgt.n	1a000f7c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000f40:	680c      	ldr	r4, [r1, #0]
1a000f42:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000f46:	d0e4      	beq.n	1a000f12 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000f48:	1c73      	adds	r3, r6, #1
1a000f4a:	fa02 fc03 	lsl.w	ip, r2, r3
1a000f4e:	694b      	ldr	r3, [r1, #20]
1a000f50:	fb03 f30c 	mul.w	r3, r3, ip
1a000f54:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000f58:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000f94 <pll_calc_divs+0x98>
1a000f5c:	4563      	cmp	r3, ip
1a000f5e:	d9eb      	bls.n	1a000f38 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000f60:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000f98 <pll_calc_divs+0x9c>
1a000f64:	4563      	cmp	r3, ip
1a000f66:	d809      	bhi.n	1a000f7c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000f68:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000f6c:	d1d7      	bne.n	1a000f1e <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a000f6e:	1c74      	adds	r4, r6, #1
1a000f70:	fa23 f404 	lsr.w	r4, r3, r4
1a000f74:	e7d4      	b.n	1a000f20 <pll_calc_divs+0x24>
		return -val;
1a000f76:	f1cc 0c00 	rsb	ip, ip, #0
1a000f7a:	e7d4      	b.n	1a000f26 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000f7c:	3601      	adds	r6, #1
1a000f7e:	2e03      	cmp	r6, #3
1a000f80:	dc01      	bgt.n	1a000f86 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000f82:	2201      	movs	r2, #1
1a000f84:	e7d9      	b.n	1a000f3a <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000f86:	3501      	adds	r5, #1
1a000f88:	2d04      	cmp	r5, #4
1a000f8a:	dc01      	bgt.n	1a000f90 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000f8c:	2600      	movs	r6, #0
1a000f8e:	e7f6      	b.n	1a000f7e <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000f90:	bcf0      	pop	{r4, r5, r6, r7}
1a000f92:	4770      	bx	lr
1a000f94:	094c5eff 	.word	0x094c5eff
1a000f98:	1312d000 	.word	0x1312d000

1a000f9c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f9e:	b099      	sub	sp, #100	; 0x64
1a000fa0:	4605      	mov	r5, r0
1a000fa2:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000fa4:	225c      	movs	r2, #92	; 0x5c
1a000fa6:	2100      	movs	r1, #0
1a000fa8:	a801      	add	r0, sp, #4
1a000faa:	f001 fcf4 	bl	1a002996 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000fae:	2380      	movs	r3, #128	; 0x80
1a000fb0:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000fb2:	6963      	ldr	r3, [r4, #20]
1a000fb4:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000fb6:	7923      	ldrb	r3, [r4, #4]
1a000fb8:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000fbc:	4669      	mov	r1, sp
1a000fbe:	4628      	mov	r0, r5
1a000fc0:	f7ff ff9c 	bl	1a000efc <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000fc4:	9b06      	ldr	r3, [sp, #24]
1a000fc6:	42ab      	cmp	r3, r5
1a000fc8:	d027      	beq.n	1a00101a <pll_get_frac+0x7e>
	if (val < 0)
1a000fca:	1aeb      	subs	r3, r5, r3
1a000fcc:	d42e      	bmi.n	1a00102c <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000fce:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000fd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000fd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000fd6:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000fd8:	6963      	ldr	r3, [r4, #20]
1a000fda:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000fdc:	7923      	ldrb	r3, [r4, #4]
1a000fde:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000fe2:	a910      	add	r1, sp, #64	; 0x40
1a000fe4:	4628      	mov	r0, r5
1a000fe6:	f7ff ff89 	bl	1a000efc <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000fea:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000fec:	42ab      	cmp	r3, r5
1a000fee:	d01f      	beq.n	1a001030 <pll_get_frac+0x94>
	if (val < 0)
1a000ff0:	1aeb      	subs	r3, r5, r3
1a000ff2:	d425      	bmi.n	1a001040 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000ff4:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000ff6:	4b2b      	ldr	r3, [pc, #172]	; (1a0010a4 <pll_get_frac+0x108>)
1a000ff8:	429d      	cmp	r5, r3
1a000ffa:	d923      	bls.n	1a001044 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000ffc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a000ffe:	1aed      	subs	r5, r5, r3
1a001000:	d433      	bmi.n	1a00106a <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001002:	42ae      	cmp	r6, r5
1a001004:	dc3b      	bgt.n	1a00107e <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a001006:	42be      	cmp	r6, r7
1a001008:	dc31      	bgt.n	1a00106e <pll_get_frac+0xd2>
			*ppll = pll[0];
1a00100a:	466d      	mov	r5, sp
1a00100c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00100e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001010:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001014:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001018:	e006      	b.n	1a001028 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a00101a:	466d      	mov	r5, sp
1a00101c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00101e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001020:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001024:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a001028:	b019      	add	sp, #100	; 0x64
1a00102a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a00102c:	425b      	negs	r3, r3
1a00102e:	e7ce      	b.n	1a000fce <pll_get_frac+0x32>
		*ppll = pll[2];
1a001030:	ad10      	add	r5, sp, #64	; 0x40
1a001032:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001034:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001036:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00103a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a00103e:	e7f3      	b.n	1a001028 <pll_get_frac+0x8c>
		return -val;
1a001040:	425b      	negs	r3, r3
1a001042:	e7d7      	b.n	1a000ff4 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a001044:	2340      	movs	r3, #64	; 0x40
1a001046:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a001048:	6963      	ldr	r3, [r4, #20]
1a00104a:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a00104c:	a908      	add	r1, sp, #32
1a00104e:	4628      	mov	r0, r5
1a001050:	f7ff ff54 	bl	1a000efc <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001054:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001056:	42ab      	cmp	r3, r5
1a001058:	d1d0      	bne.n	1a000ffc <pll_get_frac+0x60>
			*ppll = pll[1];
1a00105a:	ad08      	add	r5, sp, #32
1a00105c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00105e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001060:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001064:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a001068:	e7de      	b.n	1a001028 <pll_get_frac+0x8c>
		return -val;
1a00106a:	426d      	negs	r5, r5
1a00106c:	e7c9      	b.n	1a001002 <pll_get_frac+0x66>
			*ppll = pll[2];
1a00106e:	ad10      	add	r5, sp, #64	; 0x40
1a001070:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001074:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001078:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00107c:	e7d4      	b.n	1a001028 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00107e:	42af      	cmp	r7, r5
1a001080:	db07      	blt.n	1a001092 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a001082:	ad08      	add	r5, sp, #32
1a001084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001088:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00108c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001090:	e7ca      	b.n	1a001028 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a001092:	ad10      	add	r5, sp, #64	; 0x40
1a001094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001098:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00109c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0010a0:	e7c2      	b.n	1a001028 <pll_get_frac+0x8c>
1a0010a2:	bf00      	nop
1a0010a4:	068e7780 	.word	0x068e7780

1a0010a8 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0010a8:	b430      	push	{r4, r5}
1a0010aa:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0010ac:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0010ae:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0010b0:	e000      	b.n	1a0010b4 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0010b2:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0010b4:	281c      	cmp	r0, #28
1a0010b6:	d118      	bne.n	1a0010ea <Chip_Clock_FindBaseClock+0x42>
1a0010b8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0010bc:	0051      	lsls	r1, r2, #1
1a0010be:	4a0c      	ldr	r2, [pc, #48]	; (1a0010f0 <Chip_Clock_FindBaseClock+0x48>)
1a0010c0:	440a      	add	r2, r1
1a0010c2:	7914      	ldrb	r4, [r2, #4]
1a0010c4:	4284      	cmp	r4, r0
1a0010c6:	d010      	beq.n	1a0010ea <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0010c8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0010cc:	004a      	lsls	r2, r1, #1
1a0010ce:	4908      	ldr	r1, [pc, #32]	; (1a0010f0 <Chip_Clock_FindBaseClock+0x48>)
1a0010d0:	5a8a      	ldrh	r2, [r1, r2]
1a0010d2:	42aa      	cmp	r2, r5
1a0010d4:	d8ed      	bhi.n	1a0010b2 <Chip_Clock_FindBaseClock+0xa>
1a0010d6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0010da:	0051      	lsls	r1, r2, #1
1a0010dc:	4a04      	ldr	r2, [pc, #16]	; (1a0010f0 <Chip_Clock_FindBaseClock+0x48>)
1a0010de:	440a      	add	r2, r1
1a0010e0:	8852      	ldrh	r2, [r2, #2]
1a0010e2:	42aa      	cmp	r2, r5
1a0010e4:	d3e5      	bcc.n	1a0010b2 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a0010e6:	4620      	mov	r0, r4
1a0010e8:	e7e4      	b.n	1a0010b4 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a0010ea:	bc30      	pop	{r4, r5}
1a0010ec:	4770      	bx	lr
1a0010ee:	bf00      	nop
1a0010f0:	1a00310c 	.word	0x1a00310c

1a0010f4 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0010f4:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0010f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0010fa:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0010fc:	4a0d      	ldr	r2, [pc, #52]	; (1a001134 <Chip_Clock_EnableCrystal+0x40>)
1a0010fe:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001100:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001104:	6992      	ldr	r2, [r2, #24]
1a001106:	428a      	cmp	r2, r1
1a001108:	d001      	beq.n	1a00110e <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00110a:	4a0a      	ldr	r2, [pc, #40]	; (1a001134 <Chip_Clock_EnableCrystal+0x40>)
1a00110c:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a00110e:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a001112:	4a09      	ldr	r2, [pc, #36]	; (1a001138 <Chip_Clock_EnableCrystal+0x44>)
1a001114:	6811      	ldr	r1, [r2, #0]
1a001116:	4a09      	ldr	r2, [pc, #36]	; (1a00113c <Chip_Clock_EnableCrystal+0x48>)
1a001118:	4291      	cmp	r1, r2
1a00111a:	d901      	bls.n	1a001120 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a00111c:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001120:	4a04      	ldr	r2, [pc, #16]	; (1a001134 <Chip_Clock_EnableCrystal+0x40>)
1a001122:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001124:	9b01      	ldr	r3, [sp, #4]
1a001126:	1e5a      	subs	r2, r3, #1
1a001128:	9201      	str	r2, [sp, #4]
1a00112a:	2b00      	cmp	r3, #0
1a00112c:	d1fa      	bne.n	1a001124 <Chip_Clock_EnableCrystal+0x30>
}
1a00112e:	b002      	add	sp, #8
1a001130:	4770      	bx	lr
1a001132:	bf00      	nop
1a001134:	40050000 	.word	0x40050000
1a001138:	1a0030a0 	.word	0x1a0030a0
1a00113c:	01312cff 	.word	0x01312cff

1a001140 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001140:	3012      	adds	r0, #18
1a001142:	4b05      	ldr	r3, [pc, #20]	; (1a001158 <Chip_Clock_GetDividerSource+0x18>)
1a001144:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a001148:	f010 0f01 	tst.w	r0, #1
1a00114c:	d102      	bne.n	1a001154 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00114e:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001152:	4770      	bx	lr
		return CLKINPUT_PD;
1a001154:	2011      	movs	r0, #17
}
1a001156:	4770      	bx	lr
1a001158:	40050000 	.word	0x40050000

1a00115c <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a00115c:	f100 0212 	add.w	r2, r0, #18
1a001160:	4b03      	ldr	r3, [pc, #12]	; (1a001170 <Chip_Clock_GetDividerDivisor+0x14>)
1a001162:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001166:	4b03      	ldr	r3, [pc, #12]	; (1a001174 <Chip_Clock_GetDividerDivisor+0x18>)
1a001168:	5c18      	ldrb	r0, [r3, r0]
}
1a00116a:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00116e:	4770      	bx	lr
1a001170:	40050000 	.word	0x40050000
1a001174:	1a003104 	.word	0x1a003104

1a001178 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a001178:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a00117a:	2810      	cmp	r0, #16
1a00117c:	d80a      	bhi.n	1a001194 <Chip_Clock_GetClockInputHz+0x1c>
1a00117e:	e8df f000 	tbb	[pc, r0]
1a001182:	0b44      	.short	0x0b44
1a001184:	0921180d 	.word	0x0921180d
1a001188:	2d2a2724 	.word	0x2d2a2724
1a00118c:	34300909 	.word	0x34300909
1a001190:	3c38      	.short	0x3c38
1a001192:	40          	.byte	0x40
1a001193:	00          	.byte	0x00
	uint32_t rate = 0;
1a001194:	2000      	movs	r0, #0
1a001196:	e03a      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a001198:	481e      	ldr	r0, [pc, #120]	; (1a001214 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a00119a:	e038      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00119c:	4b1e      	ldr	r3, [pc, #120]	; (1a001218 <Chip_Clock_GetClockInputHz+0xa0>)
1a00119e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0011a2:	f003 0307 	and.w	r3, r3, #7
1a0011a6:	2b04      	cmp	r3, #4
1a0011a8:	d001      	beq.n	1a0011ae <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0011aa:	481c      	ldr	r0, [pc, #112]	; (1a00121c <Chip_Clock_GetClockInputHz+0xa4>)
1a0011ac:	e02f      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a0011ae:	2000      	movs	r0, #0
1a0011b0:	e02d      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0011b2:	4b19      	ldr	r3, [pc, #100]	; (1a001218 <Chip_Clock_GetClockInputHz+0xa0>)
1a0011b4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0011b8:	f003 0307 	and.w	r3, r3, #7
1a0011bc:	2b04      	cmp	r3, #4
1a0011be:	d027      	beq.n	1a001210 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0011c0:	4816      	ldr	r0, [pc, #88]	; (1a00121c <Chip_Clock_GetClockInputHz+0xa4>)
1a0011c2:	e024      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0011c4:	4b16      	ldr	r3, [pc, #88]	; (1a001220 <Chip_Clock_GetClockInputHz+0xa8>)
1a0011c6:	6818      	ldr	r0, [r3, #0]
		break;
1a0011c8:	e021      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0011ca:	4b16      	ldr	r3, [pc, #88]	; (1a001224 <Chip_Clock_GetClockInputHz+0xac>)
1a0011cc:	6818      	ldr	r0, [r3, #0]
		break;
1a0011ce:	e01e      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0011d0:	4b15      	ldr	r3, [pc, #84]	; (1a001228 <Chip_Clock_GetClockInputHz+0xb0>)
1a0011d2:	6818      	ldr	r0, [r3, #0]
		break;
1a0011d4:	e01b      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0011d6:	4b14      	ldr	r3, [pc, #80]	; (1a001228 <Chip_Clock_GetClockInputHz+0xb0>)
1a0011d8:	6858      	ldr	r0, [r3, #4]
		break;
1a0011da:	e018      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0011dc:	f000 f868 	bl	1a0012b0 <Chip_Clock_GetMainPLLHz>
		break;
1a0011e0:	e015      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0011e2:	2100      	movs	r1, #0
1a0011e4:	f000 f89a 	bl	1a00131c <Chip_Clock_GetDivRate>
		break;
1a0011e8:	e011      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0011ea:	2101      	movs	r1, #1
1a0011ec:	f000 f896 	bl	1a00131c <Chip_Clock_GetDivRate>
		break;
1a0011f0:	e00d      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0011f2:	2102      	movs	r1, #2
1a0011f4:	f000 f892 	bl	1a00131c <Chip_Clock_GetDivRate>
		break;
1a0011f8:	e009      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0011fa:	2103      	movs	r1, #3
1a0011fc:	f000 f88e 	bl	1a00131c <Chip_Clock_GetDivRate>
		break;
1a001200:	e005      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a001202:	2104      	movs	r1, #4
1a001204:	f000 f88a 	bl	1a00131c <Chip_Clock_GetDivRate>
		break;
1a001208:	e001      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a00120a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a00120e:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a001210:	4806      	ldr	r0, [pc, #24]	; (1a00122c <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a001212:	e7fc      	b.n	1a00120e <Chip_Clock_GetClockInputHz+0x96>
1a001214:	00b71b00 	.word	0x00b71b00
1a001218:	40043000 	.word	0x40043000
1a00121c:	017d7840 	.word	0x017d7840
1a001220:	1a003074 	.word	0x1a003074
1a001224:	1a0030a0 	.word	0x1a0030a0
1a001228:	10000114 	.word	0x10000114
1a00122c:	02faf080 	.word	0x02faf080

1a001230 <Chip_Clock_CalcMainPLLValue>:
{
1a001230:	b538      	push	{r3, r4, r5, lr}
1a001232:	4605      	mov	r5, r0
1a001234:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a001236:	7908      	ldrb	r0, [r1, #4]
1a001238:	f7ff ff9e 	bl	1a001178 <Chip_Clock_GetClockInputHz>
1a00123c:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00123e:	4b19      	ldr	r3, [pc, #100]	; (1a0012a4 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001240:	442b      	add	r3, r5
1a001242:	4a19      	ldr	r2, [pc, #100]	; (1a0012a8 <Chip_Clock_CalcMainPLLValue+0x78>)
1a001244:	4293      	cmp	r3, r2
1a001246:	d821      	bhi.n	1a00128c <Chip_Clock_CalcMainPLLValue+0x5c>
1a001248:	b318      	cbz	r0, 1a001292 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00124a:	2380      	movs	r3, #128	; 0x80
1a00124c:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00124e:	2300      	movs	r3, #0
1a001250:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001252:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001254:	fbb5 f3f0 	udiv	r3, r5, r0
1a001258:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00125a:	4a14      	ldr	r2, [pc, #80]	; (1a0012ac <Chip_Clock_CalcMainPLLValue+0x7c>)
1a00125c:	4295      	cmp	r5, r2
1a00125e:	d903      	bls.n	1a001268 <Chip_Clock_CalcMainPLLValue+0x38>
1a001260:	fb03 f000 	mul.w	r0, r3, r0
1a001264:	42a8      	cmp	r0, r5
1a001266:	d007      	beq.n	1a001278 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a001268:	4621      	mov	r1, r4
1a00126a:	4628      	mov	r0, r5
1a00126c:	f7ff fe96 	bl	1a000f9c <pll_get_frac>
		if (!ppll->nsel) {
1a001270:	68a3      	ldr	r3, [r4, #8]
1a001272:	b18b      	cbz	r3, 1a001298 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a001274:	3b01      	subs	r3, #1
1a001276:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a001278:	6923      	ldr	r3, [r4, #16]
1a00127a:	b183      	cbz	r3, 1a00129e <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a00127c:	68e2      	ldr	r2, [r4, #12]
1a00127e:	b10a      	cbz	r2, 1a001284 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a001280:	3a01      	subs	r2, #1
1a001282:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a001284:	3b01      	subs	r3, #1
1a001286:	6123      	str	r3, [r4, #16]
	return 0;
1a001288:	2000      	movs	r0, #0
}
1a00128a:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a00128c:	f04f 30ff 	mov.w	r0, #4294967295
1a001290:	e7fb      	b.n	1a00128a <Chip_Clock_CalcMainPLLValue+0x5a>
1a001292:	f04f 30ff 	mov.w	r0, #4294967295
1a001296:	e7f8      	b.n	1a00128a <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a001298:	f04f 30ff 	mov.w	r0, #4294967295
1a00129c:	e7f5      	b.n	1a00128a <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a00129e:	f04f 30ff 	mov.w	r0, #4294967295
1a0012a2:	e7f2      	b.n	1a00128a <Chip_Clock_CalcMainPLLValue+0x5a>
1a0012a4:	ff6b3a10 	.word	0xff6b3a10
1a0012a8:	0b940510 	.word	0x0b940510
1a0012ac:	094c5eff 	.word	0x094c5eff

1a0012b0 <Chip_Clock_GetMainPLLHz>:
{
1a0012b0:	b530      	push	{r4, r5, lr}
1a0012b2:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0012b4:	4d17      	ldr	r5, [pc, #92]	; (1a001314 <Chip_Clock_GetMainPLLHz+0x64>)
1a0012b6:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0012b8:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0012bc:	f7ff ff5c 	bl	1a001178 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0012c0:	4b15      	ldr	r3, [pc, #84]	; (1a001318 <Chip_Clock_GetMainPLLHz+0x68>)
1a0012c2:	681b      	ldr	r3, [r3, #0]
1a0012c4:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0012c6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0012c8:	f013 0f01 	tst.w	r3, #1
1a0012cc:	d020      	beq.n	1a001310 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a0012ce:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0012d2:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0012d6:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0012da:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0012de:	3301      	adds	r3, #1
	n = nsel + 1;
1a0012e0:	3201      	adds	r2, #1
	p = ptab[psel];
1a0012e2:	f10d 0c08 	add.w	ip, sp, #8
1a0012e6:	4461      	add	r1, ip
1a0012e8:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0012ec:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0012f0:	d108      	bne.n	1a001304 <Chip_Clock_GetMainPLLHz+0x54>
1a0012f2:	b93d      	cbnz	r5, 1a001304 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a0012f4:	0049      	lsls	r1, r1, #1
1a0012f6:	fbb3 f3f1 	udiv	r3, r3, r1
1a0012fa:	fbb0 f0f2 	udiv	r0, r0, r2
1a0012fe:	fb00 f003 	mul.w	r0, r0, r3
1a001302:	e003      	b.n	1a00130c <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a001304:	fbb0 f0f2 	udiv	r0, r0, r2
1a001308:	fb03 f000 	mul.w	r0, r3, r0
}
1a00130c:	b003      	add	sp, #12
1a00130e:	bd30      	pop	{r4, r5, pc}
		return 0;
1a001310:	2000      	movs	r0, #0
1a001312:	e7fb      	b.n	1a00130c <Chip_Clock_GetMainPLLHz+0x5c>
1a001314:	40050000 	.word	0x40050000
1a001318:	1a003100 	.word	0x1a003100

1a00131c <Chip_Clock_GetDivRate>:
{
1a00131c:	b538      	push	{r3, r4, r5, lr}
1a00131e:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001320:	4608      	mov	r0, r1
1a001322:	f7ff ff0d 	bl	1a001140 <Chip_Clock_GetDividerSource>
1a001326:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a001328:	4620      	mov	r0, r4
1a00132a:	f7ff ff17 	bl	1a00115c <Chip_Clock_GetDividerDivisor>
1a00132e:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001330:	4628      	mov	r0, r5
1a001332:	f7ff ff21 	bl	1a001178 <Chip_Clock_GetClockInputHz>
1a001336:	3401      	adds	r4, #1
}
1a001338:	fbb0 f0f4 	udiv	r0, r0, r4
1a00133c:	bd38      	pop	{r3, r4, r5, pc}
1a00133e:	Address 0x1a00133e is out of bounds.


1a001340 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001340:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001342:	f100 0416 	add.w	r4, r0, #22
1a001346:	00a4      	lsls	r4, r4, #2
1a001348:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a00134c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001350:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a001352:	281b      	cmp	r0, #27
1a001354:	d813      	bhi.n	1a00137e <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a001356:	2911      	cmp	r1, #17
1a001358:	d01a      	beq.n	1a001390 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00135a:	4d0e      	ldr	r5, [pc, #56]	; (1a001394 <Chip_Clock_SetBaseClock+0x54>)
1a00135c:	4025      	ands	r5, r4

			if (autoblocken) {
1a00135e:	b10a      	cbz	r2, 1a001364 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001360:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a001364:	b10b      	cbz	r3, 1a00136a <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a001366:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00136a:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00136e:	3016      	adds	r0, #22
1a001370:	0080      	lsls	r0, r0, #2
1a001372:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001376:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00137a:	6045      	str	r5, [r0, #4]
1a00137c:	e008      	b.n	1a001390 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a00137e:	f044 0401 	orr.w	r4, r4, #1
1a001382:	3016      	adds	r0, #22
1a001384:	0080      	lsls	r0, r0, #2
1a001386:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00138a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00138e:	6044      	str	r4, [r0, #4]
	}
}
1a001390:	bc30      	pop	{r4, r5}
1a001392:	4770      	bx	lr
1a001394:	e0fff7fe 	.word	0xe0fff7fe

1a001398 <Chip_Clock_EnableBaseClock>:
}

/*Enables a base clock source */
void Chip_Clock_EnableBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	if (BaseClock < CLK_BASE_NONE) {
1a001398:	281b      	cmp	r0, #27
1a00139a:	d809      	bhi.n	1a0013b0 <Chip_Clock_EnableBaseClock+0x18>
		LPC_CGU->BASE_CLK[BaseClock] &= ~1;
1a00139c:	3016      	adds	r0, #22
1a00139e:	0080      	lsls	r0, r0, #2
1a0013a0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0013a4:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0013a8:	6843      	ldr	r3, [r0, #4]
1a0013aa:	f023 0301 	bic.w	r3, r3, #1
1a0013ae:	6043      	str	r3, [r0, #4]
	}
}
1a0013b0:	4770      	bx	lr

1a0013b2 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0013b2:	281b      	cmp	r0, #27
1a0013b4:	d80c      	bhi.n	1a0013d0 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0013b6:	3016      	adds	r0, #22
1a0013b8:	0080      	lsls	r0, r0, #2
1a0013ba:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0013be:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0013c2:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0013c4:	f010 0f01 	tst.w	r0, #1
1a0013c8:	d104      	bne.n	1a0013d4 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0013ca:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0013ce:	4770      	bx	lr
		return CLKINPUT_PD;
1a0013d0:	2011      	movs	r0, #17
1a0013d2:	4770      	bx	lr
		return CLKINPUT_PD;
1a0013d4:	2011      	movs	r0, #17
}
1a0013d6:	4770      	bx	lr

1a0013d8 <Chip_Clock_GetBaseClocktHz>:
{
1a0013d8:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0013da:	f7ff ffea 	bl	1a0013b2 <Chip_Clock_GetBaseClock>
1a0013de:	f7ff fecb 	bl	1a001178 <Chip_Clock_GetClockInputHz>
}
1a0013e2:	bd08      	pop	{r3, pc}

1a0013e4 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0013e4:	b971      	cbnz	r1, 1a001404 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a0013e6:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0013e8:	b10a      	cbz	r2, 1a0013ee <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0013ea:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0013ee:	2b02      	cmp	r3, #2
1a0013f0:	d00a      	beq.n	1a001408 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0013f2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0013f6:	d30a      	bcc.n	1a00140e <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0013f8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0013fc:	4b06      	ldr	r3, [pc, #24]	; (1a001418 <Chip_Clock_EnableOpts+0x34>)
1a0013fe:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001402:	4770      	bx	lr
		reg |= (1 << 1);
1a001404:	2103      	movs	r1, #3
1a001406:	e7ef      	b.n	1a0013e8 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a001408:	f041 0120 	orr.w	r1, r1, #32
1a00140c:	e7f1      	b.n	1a0013f2 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a00140e:	3020      	adds	r0, #32
1a001410:	4b02      	ldr	r3, [pc, #8]	; (1a00141c <Chip_Clock_EnableOpts+0x38>)
1a001412:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a001416:	4770      	bx	lr
1a001418:	40052000 	.word	0x40052000
1a00141c:	40051000 	.word	0x40051000

1a001420 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001420:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001424:	d309      	bcc.n	1a00143a <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001426:	4a09      	ldr	r2, [pc, #36]	; (1a00144c <Chip_Clock_Enable+0x2c>)
1a001428:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00142c:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001430:	f043 0301 	orr.w	r3, r3, #1
1a001434:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001438:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00143a:	4a05      	ldr	r2, [pc, #20]	; (1a001450 <Chip_Clock_Enable+0x30>)
1a00143c:	3020      	adds	r0, #32
1a00143e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001442:	f043 0301 	orr.w	r3, r3, #1
1a001446:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00144a:	4770      	bx	lr
1a00144c:	40052000 	.word	0x40052000
1a001450:	40051000 	.word	0x40051000

1a001454 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a001454:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001458:	d309      	bcc.n	1a00146e <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a00145a:	4a09      	ldr	r2, [pc, #36]	; (1a001480 <Chip_Clock_Disable+0x2c>)
1a00145c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001460:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001464:	f023 0301 	bic.w	r3, r3, #1
1a001468:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00146c:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a00146e:	4a05      	ldr	r2, [pc, #20]	; (1a001484 <Chip_Clock_Disable+0x30>)
1a001470:	3020      	adds	r0, #32
1a001472:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001476:	f023 0301 	bic.w	r3, r3, #1
1a00147a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00147e:	4770      	bx	lr
1a001480:	40052000 	.word	0x40052000
1a001484:	40051000 	.word	0x40051000

1a001488 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001488:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00148a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00148e:	d309      	bcc.n	1a0014a4 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001490:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001494:	4a0d      	ldr	r2, [pc, #52]	; (1a0014cc <Chip_Clock_GetRate+0x44>)
1a001496:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00149a:	f014 0f01 	tst.w	r4, #1
1a00149e:	d107      	bne.n	1a0014b0 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a0014a0:	2000      	movs	r0, #0
	}

	return rate;
}
1a0014a2:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0014a4:	f100 0320 	add.w	r3, r0, #32
1a0014a8:	4a09      	ldr	r2, [pc, #36]	; (1a0014d0 <Chip_Clock_GetRate+0x48>)
1a0014aa:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0014ae:	e7f4      	b.n	1a00149a <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0014b0:	f7ff fdfa 	bl	1a0010a8 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0014b4:	f7ff ff90 	bl	1a0013d8 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0014b8:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0014bc:	d103      	bne.n	1a0014c6 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0014be:	2301      	movs	r3, #1
		rate = rate / div;
1a0014c0:	fbb0 f0f3 	udiv	r0, r0, r3
1a0014c4:	e7ed      	b.n	1a0014a2 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0014c6:	2302      	movs	r3, #2
1a0014c8:	e7fa      	b.n	1a0014c0 <Chip_Clock_GetRate+0x38>
1a0014ca:	bf00      	nop
1a0014cc:	40052000 	.word	0x40052000
1a0014d0:	40051000 	.word	0x40051000

1a0014d4 <Chip_Clock_SetupPLL>:
}

/* Sets up the audio or USB PLL */
void Chip_Clock_SetupPLL(CHIP_CGU_CLKIN_T Input, CHIP_CGU_USB_AUDIO_PLL_T pllnum,
						 const CGU_USBAUDIO_PLL_SETUP_T *pPLLSetup)
{
1a0014d4:	b410      	push	{r4}
	uint32_t reg = pPLLSetup->ctrl | (Input << 24);
1a0014d6:	6813      	ldr	r3, [r2, #0]
1a0014d8:	ea43 6000 	orr.w	r0, r3, r0, lsl #24

	/* Setup from passed values */
	LPC_CGU->PLL[pllnum].PLL_CTRL = reg;
1a0014dc:	4b0b      	ldr	r3, [pc, #44]	; (1a00150c <Chip_Clock_SetupPLL+0x38>)
1a0014de:	eb03 1401 	add.w	r4, r3, r1, lsl #4
1a0014e2:	6220      	str	r0, [r4, #32]
	LPC_CGU->PLL[pllnum].PLL_MDIV = pPLLSetup->mdiv;
1a0014e4:	6850      	ldr	r0, [r2, #4]
1a0014e6:	1c8c      	adds	r4, r1, #2
1a0014e8:	eb03 1304 	add.w	r3, r3, r4, lsl #4
1a0014ec:	6058      	str	r0, [r3, #4]
	LPC_CGU->PLL[pllnum].PLL_NP_DIV = pPLLSetup->ndiv;
1a0014ee:	6890      	ldr	r0, [r2, #8]
1a0014f0:	6098      	str	r0, [r3, #8]

	/* Fractional divider is for audio PLL only */
	if (pllnum == CGU_AUDIO_PLL) {
1a0014f2:	2901      	cmp	r1, #1
1a0014f4:	d006      	beq.n	1a001504 <Chip_Clock_SetupPLL+0x30>
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
	}
	audio_usb_pll_freq[pllnum] = pPLLSetup->freq;
1a0014f6:	6912      	ldr	r2, [r2, #16]
1a0014f8:	4b05      	ldr	r3, [pc, #20]	; (1a001510 <Chip_Clock_SetupPLL+0x3c>)
1a0014fa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
1a0014fe:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001502:	4770      	bx	lr
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
1a001504:	68d0      	ldr	r0, [r2, #12]
1a001506:	4b01      	ldr	r3, [pc, #4]	; (1a00150c <Chip_Clock_SetupPLL+0x38>)
1a001508:	63d8      	str	r0, [r3, #60]	; 0x3c
1a00150a:	e7f4      	b.n	1a0014f6 <Chip_Clock_SetupPLL+0x22>
1a00150c:	40050000 	.word	0x40050000
1a001510:	10000114 	.word	0x10000114

1a001514 <Chip_Clock_EnablePLL>:

/* Enables the audio or USB PLL */
void Chip_Clock_EnablePLL(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	LPC_CGU->PLL[pllnum].PLL_CTRL &= ~1;
1a001514:	0100      	lsls	r0, r0, #4
1a001516:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00151a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00151e:	6a03      	ldr	r3, [r0, #32]
1a001520:	f023 0301 	bic.w	r3, r3, #1
1a001524:	6203      	str	r3, [r0, #32]
}
1a001526:	4770      	bx	lr

1a001528 <Chip_Clock_GetPLLStatus>:
}

/* Returns the PLL status */
uint32_t Chip_Clock_GetPLLStatus(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	return LPC_CGU->PLL[pllnum].PLL_STAT;
1a001528:	0100      	lsls	r0, r0, #4
1a00152a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00152e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001532:	69c0      	ldr	r0, [r0, #28]
}
1a001534:	4770      	bx	lr
1a001536:	Address 0x1a001536 is out of bounds.


1a001538 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001538:	4b09      	ldr	r3, [pc, #36]	; (1a001560 <Chip_UART_GetIndex+0x28>)
1a00153a:	4298      	cmp	r0, r3
1a00153c:	d009      	beq.n	1a001552 <Chip_UART_GetIndex+0x1a>
1a00153e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001542:	4298      	cmp	r0, r3
1a001544:	d007      	beq.n	1a001556 <Chip_UART_GetIndex+0x1e>
1a001546:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00154a:	4298      	cmp	r0, r3
1a00154c:	d005      	beq.n	1a00155a <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a00154e:	2000      	movs	r0, #0
1a001550:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a001552:	2002      	movs	r0, #2
1a001554:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001556:	2003      	movs	r0, #3
1a001558:	4770      	bx	lr
			return 1;
1a00155a:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a00155c:	4770      	bx	lr
1a00155e:	bf00      	nop
1a001560:	400c1000 	.word	0x400c1000

1a001564 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001564:	b530      	push	{r4, r5, lr}
1a001566:	b083      	sub	sp, #12
1a001568:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a00156a:	f7ff ffe5 	bl	1a001538 <Chip_UART_GetIndex>
1a00156e:	2301      	movs	r3, #1
1a001570:	461a      	mov	r2, r3
1a001572:	4619      	mov	r1, r3
1a001574:	4d0e      	ldr	r5, [pc, #56]	; (1a0015b0 <Chip_UART_Init+0x4c>)
1a001576:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00157a:	f7ff ff33 	bl	1a0013e4 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00157e:	2307      	movs	r3, #7
1a001580:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a001582:	2300      	movs	r3, #0
1a001584:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a001586:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001588:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a00158a:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a00158c:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00158e:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a001590:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a001592:	4b08      	ldr	r3, [pc, #32]	; (1a0015b4 <Chip_UART_Init+0x50>)
1a001594:	429c      	cmp	r4, r3
1a001596:	d006      	beq.n	1a0015a6 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a001598:	2303      	movs	r3, #3
1a00159a:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a00159c:	2310      	movs	r3, #16
1a00159e:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0015a0:	9b01      	ldr	r3, [sp, #4]
}
1a0015a2:	b003      	add	sp, #12
1a0015a4:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0015a6:	2300      	movs	r3, #0
1a0015a8:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0015aa:	69a3      	ldr	r3, [r4, #24]
1a0015ac:	9301      	str	r3, [sp, #4]
1a0015ae:	e7f3      	b.n	1a001598 <Chip_UART_Init+0x34>
1a0015b0:	1a003180 	.word	0x1a003180
1a0015b4:	40082000 	.word	0x40082000

1a0015b8 <Chip_UART_Send>:
}

/* Transmit a byte array through the UART peripheral (non-blocking) */
int Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int sent = 0;
1a0015b8:	2300      	movs	r3, #0
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
1a0015ba:	4293      	cmp	r3, r2
1a0015bc:	da0e      	bge.n	1a0015dc <Chip_UART_Send+0x24>
{
1a0015be:	b410      	push	{r4}
	return pUART->LSR;
1a0015c0:	6944      	ldr	r4, [r0, #20]
	while ((sent < numBytes) &&
1a0015c2:	f014 0f20 	tst.w	r4, #32
1a0015c6:	d005      	beq.n	1a0015d4 <Chip_UART_Send+0x1c>
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
		Chip_UART_SendByte(pUART, *p8);
1a0015c8:	f811 4b01 	ldrb.w	r4, [r1], #1
	pUART->THR = (uint32_t) data;
1a0015cc:	6004      	str	r4, [r0, #0]
		p8++;
		sent++;
1a0015ce:	3301      	adds	r3, #1
	while ((sent < numBytes) &&
1a0015d0:	4293      	cmp	r3, r2
1a0015d2:	dbf5      	blt.n	1a0015c0 <Chip_UART_Send+0x8>
	}

	return sent;
}
1a0015d4:	4618      	mov	r0, r3
1a0015d6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0015da:	4770      	bx	lr
1a0015dc:	4618      	mov	r0, r3
1a0015de:	4770      	bx	lr

1a0015e0 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0015e0:	b538      	push	{r3, r4, r5, lr}
1a0015e2:	4605      	mov	r5, r0
1a0015e4:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0015e6:	f7ff ffa7 	bl	1a001538 <Chip_UART_GetIndex>
1a0015ea:	4b0c      	ldr	r3, [pc, #48]	; (1a00161c <Chip_UART_SetBaud+0x3c>)
1a0015ec:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0015f0:	f7ff ff4a 	bl	1a001488 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a0015f4:	0123      	lsls	r3, r4, #4
1a0015f6:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a0015fa:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0015fc:	68ea      	ldr	r2, [r5, #12]
1a0015fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a001602:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a001604:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a001606:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00160a:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00160c:	68ea      	ldr	r2, [r5, #12]
1a00160e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a001612:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a001614:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a001618:	0900      	lsrs	r0, r0, #4
1a00161a:	bd38      	pop	{r3, r4, r5, pc}
1a00161c:	1a003178 	.word	0x1a003178

1a001620 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001624:	b083      	sub	sp, #12
1a001626:	9001      	str	r0, [sp, #4]
1a001628:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00162a:	f7ff ff85 	bl	1a001538 <Chip_UART_GetIndex>
1a00162e:	4b32      	ldr	r3, [pc, #200]	; (1a0016f8 <Chip_UART_SetBaudFDR+0xd8>)
1a001630:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001634:	f7ff ff28 	bl	1a001488 <Chip_Clock_GetRate>
1a001638:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00163a:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00163e:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001640:	f04f 0b00 	mov.w	fp, #0
1a001644:	46a2      	mov	sl, r4
1a001646:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a001648:	e02a      	b.n	1a0016a0 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a00164a:	4242      	negs	r2, r0
				div ++;
1a00164c:	1c4b      	adds	r3, r1, #1
1a00164e:	e017      	b.n	1a001680 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a001650:	b30a      	cbz	r2, 1a001696 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a001652:	4617      	mov	r7, r2
			sd = d;
1a001654:	46ab      	mov	fp, r5
			sm = m;
1a001656:	46a2      	mov	sl, r4
			sdiv = div;
1a001658:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00165a:	3501      	adds	r5, #1
1a00165c:	42ac      	cmp	r4, r5
1a00165e:	d91e      	bls.n	1a00169e <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001660:	0933      	lsrs	r3, r6, #4
1a001662:	0730      	lsls	r0, r6, #28
1a001664:	fba4 0100 	umull	r0, r1, r4, r0
1a001668:	fb04 1103 	mla	r1, r4, r3, r1
1a00166c:	1962      	adds	r2, r4, r5
1a00166e:	fb08 f202 	mul.w	r2, r8, r2
1a001672:	2300      	movs	r3, #0
1a001674:	f000 fe30 	bl	1a0022d8 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a001678:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a00167a:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a00167c:	2800      	cmp	r0, #0
1a00167e:	dbe4      	blt.n	1a00164a <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a001680:	4297      	cmp	r7, r2
1a001682:	d3ea      	bcc.n	1a00165a <Chip_UART_SetBaudFDR+0x3a>
1a001684:	2b00      	cmp	r3, #0
1a001686:	d0e8      	beq.n	1a00165a <Chip_UART_SetBaudFDR+0x3a>
1a001688:	0c19      	lsrs	r1, r3, #16
1a00168a:	d1e6      	bne.n	1a00165a <Chip_UART_SetBaudFDR+0x3a>
1a00168c:	2b02      	cmp	r3, #2
1a00168e:	d8df      	bhi.n	1a001650 <Chip_UART_SetBaudFDR+0x30>
1a001690:	2d00      	cmp	r5, #0
1a001692:	d0dd      	beq.n	1a001650 <Chip_UART_SetBaudFDR+0x30>
1a001694:	e7e1      	b.n	1a00165a <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a001696:	4617      	mov	r7, r2
			sd = d;
1a001698:	46ab      	mov	fp, r5
			sm = m;
1a00169a:	46a2      	mov	sl, r4
			sdiv = div;
1a00169c:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00169e:	3401      	adds	r4, #1
1a0016a0:	b11f      	cbz	r7, 1a0016aa <Chip_UART_SetBaudFDR+0x8a>
1a0016a2:	2c0f      	cmp	r4, #15
1a0016a4:	d801      	bhi.n	1a0016aa <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0016a6:	2500      	movs	r5, #0
1a0016a8:	e7d8      	b.n	1a00165c <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0016aa:	f1b9 0f00 	cmp.w	r9, #0
1a0016ae:	d01e      	beq.n	1a0016ee <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0016b0:	9a01      	ldr	r2, [sp, #4]
1a0016b2:	4611      	mov	r1, r2
1a0016b4:	68d3      	ldr	r3, [r2, #12]
1a0016b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0016ba:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a0016bc:	fa5f f389 	uxtb.w	r3, r9
1a0016c0:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a0016c2:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0016c6:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0016c8:	68d3      	ldr	r3, [r2, #12]
1a0016ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0016ce:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0016d0:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0016d4:	b2db      	uxtb	r3, r3
1a0016d6:	f00b 020f 	and.w	r2, fp, #15
1a0016da:	4313      	orrs	r3, r2
1a0016dc:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0016de:	0933      	lsrs	r3, r6, #4
1a0016e0:	fb0a f303 	mul.w	r3, sl, r3
1a0016e4:	44da      	add	sl, fp
1a0016e6:	fb09 f90a 	mul.w	r9, r9, sl
1a0016ea:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0016ee:	4648      	mov	r0, r9
1a0016f0:	b003      	add	sp, #12
1a0016f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0016f6:	bf00      	nop
1a0016f8:	1a003178 	.word	0x1a003178

1a0016fc <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0016fc:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0016fe:	4a0b      	ldr	r2, [pc, #44]	; (1a00172c <SystemInit+0x30>)
1a001700:	4b0b      	ldr	r3, [pc, #44]	; (1a001730 <SystemInit+0x34>)
1a001702:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a001704:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001708:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a00170a:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00170e:	2b20      	cmp	r3, #32
1a001710:	d004      	beq.n	1a00171c <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a001712:	f7ff f857 	bl	1a0007c4 <Board_SystemInit>
   Board_Init();
1a001716:	f7ff f961 	bl	1a0009dc <Board_Init>
}
1a00171a:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a00171c:	4a04      	ldr	r2, [pc, #16]	; (1a001730 <SystemInit+0x34>)
1a00171e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a001722:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001726:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a00172a:	e7f2      	b.n	1a001712 <SystemInit+0x16>
1a00172c:	1a000000 	.word	0x1a000000
1a001730:	e000ed00 	.word	0xe000ed00

1a001734 <sleepUntilNextInterrupt>:
 */
void sleepUntilNextInterrupt( void )
{

   /* Instert an assembly instruction wfi (wait for interrupt) */
   __asm volatile( "wfi" );
1a001734:	bf30      	wfi

}
1a001736:	4770      	bx	lr

1a001738 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a001738:	4b04      	ldr	r3, [pc, #16]	; (1a00174c <cyclesCounterInit+0x14>)
1a00173a:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a00173c:	4a04      	ldr	r2, [pc, #16]	; (1a001750 <cyclesCounterInit+0x18>)
1a00173e:	6813      	ldr	r3, [r2, #0]
1a001740:	f043 0301 	orr.w	r3, r3, #1
1a001744:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a001746:	2001      	movs	r0, #1
1a001748:	4770      	bx	lr
1a00174a:	bf00      	nop
1a00174c:	10000080 	.word	0x10000080
1a001750:	e0001000 	.word	0xe0001000

1a001754 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a001754:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a001756:	4d0b      	ldr	r5, [pc, #44]	; (1a001784 <gpioObtainPinInit+0x30>)
1a001758:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a00175c:	182c      	adds	r4, r5, r0
1a00175e:	5628      	ldrsb	r0, [r5, r0]
1a001760:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a001762:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a001766:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a001768:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a00176c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00176e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001772:	9b02      	ldr	r3, [sp, #8]
1a001774:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a001776:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00177a:	9b03      	ldr	r3, [sp, #12]
1a00177c:	701a      	strb	r2, [r3, #0]
}
1a00177e:	bc30      	pop	{r4, r5}
1a001780:	4770      	bx	lr
1a001782:	bf00      	nop
1a001784:	1a003188 	.word	0x1a003188

1a001788 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a001788:	f110 0f02 	cmn.w	r0, #2
1a00178c:	f000 80c7 	beq.w	1a00191e <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a001790:	f1b0 3fff 	cmp.w	r0, #4294967295
1a001794:	f000 80c5 	beq.w	1a001922 <gpioInit+0x19a>
{
1a001798:	b570      	push	{r4, r5, r6, lr}
1a00179a:	b084      	sub	sp, #16
1a00179c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00179e:	2300      	movs	r3, #0
1a0017a0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0017a4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0017a8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0017ac:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0017b0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0017b4:	f10d 030b 	add.w	r3, sp, #11
1a0017b8:	9301      	str	r3, [sp, #4]
1a0017ba:	ab03      	add	r3, sp, #12
1a0017bc:	9300      	str	r3, [sp, #0]
1a0017be:	f10d 030d 	add.w	r3, sp, #13
1a0017c2:	f10d 020e 	add.w	r2, sp, #14
1a0017c6:	f10d 010f 	add.w	r1, sp, #15
1a0017ca:	f7ff ffc3 	bl	1a001754 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0017ce:	2c05      	cmp	r4, #5
1a0017d0:	f200 80a9 	bhi.w	1a001926 <gpioInit+0x19e>
1a0017d4:	e8df f004 	tbb	[pc, r4]
1a0017d8:	45278109 	.word	0x45278109
1a0017dc:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0017de:	4853      	ldr	r0, [pc, #332]	; (1a00192c <gpioInit+0x1a4>)
1a0017e0:	f7ff f9ba 	bl	1a000b58 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0017e4:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0017e6:	b004      	add	sp, #16
1a0017e8:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0017ea:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0017ee:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0017f2:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0017f6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0017fa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0017fe:	494c      	ldr	r1, [pc, #304]	; (1a001930 <gpioInit+0x1a8>)
1a001800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001804:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001808:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00180c:	2001      	movs	r0, #1
1a00180e:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a001812:	4c46      	ldr	r4, [pc, #280]	; (1a00192c <gpioInit+0x1a4>)
1a001814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001818:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00181c:	ea22 0201 	bic.w	r2, r2, r1
1a001820:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001824:	e7df      	b.n	1a0017e6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001826:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00182a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00182e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001832:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001836:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00183a:	493d      	ldr	r1, [pc, #244]	; (1a001930 <gpioInit+0x1a8>)
1a00183c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001840:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001844:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001848:	2001      	movs	r0, #1
1a00184a:	fa00 f102 	lsl.w	r1, r0, r2
1a00184e:	4c37      	ldr	r4, [pc, #220]	; (1a00192c <gpioInit+0x1a4>)
1a001850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001854:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001858:	ea22 0201 	bic.w	r2, r2, r1
1a00185c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001860:	e7c1      	b.n	1a0017e6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001862:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001866:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00186a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00186e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001872:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001876:	492e      	ldr	r1, [pc, #184]	; (1a001930 <gpioInit+0x1a8>)
1a001878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00187c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001880:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001884:	2001      	movs	r0, #1
1a001886:	fa00 f102 	lsl.w	r1, r0, r2
1a00188a:	4c28      	ldr	r4, [pc, #160]	; (1a00192c <gpioInit+0x1a4>)
1a00188c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001890:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001894:	ea22 0201 	bic.w	r2, r2, r1
1a001898:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00189c:	e7a3      	b.n	1a0017e6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00189e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0018a2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0018a6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0018aa:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0018ae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0018b2:	491f      	ldr	r1, [pc, #124]	; (1a001930 <gpioInit+0x1a8>)
1a0018b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0018b8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0018bc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0018c0:	2001      	movs	r0, #1
1a0018c2:	fa00 f102 	lsl.w	r1, r0, r2
1a0018c6:	4c19      	ldr	r4, [pc, #100]	; (1a00192c <gpioInit+0x1a4>)
1a0018c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0018cc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0018d0:	ea22 0201 	bic.w	r2, r2, r1
1a0018d4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0018d8:	e785      	b.n	1a0017e6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0018da:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0018de:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0018e2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0018e6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0018ea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0018ee:	4910      	ldr	r1, [pc, #64]	; (1a001930 <gpioInit+0x1a8>)
1a0018f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0018f4:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0018f8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0018fc:	2001      	movs	r0, #1
1a0018fe:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a001902:	4b0a      	ldr	r3, [pc, #40]	; (1a00192c <gpioInit+0x1a4>)
1a001904:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001908:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a00190c:	4331      	orrs	r1, r6
1a00190e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a001912:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a001914:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001918:	2100      	movs	r1, #0
1a00191a:	5499      	strb	r1, [r3, r2]
1a00191c:	e763      	b.n	1a0017e6 <gpioInit+0x5e>
	  return FALSE;
1a00191e:	2000      	movs	r0, #0
1a001920:	4770      	bx	lr
	  return FALSE;
1a001922:	2000      	movs	r0, #0
}
1a001924:	4770      	bx	lr
      ret_val = 0;
1a001926:	2000      	movs	r0, #0
1a001928:	e75d      	b.n	1a0017e6 <gpioInit+0x5e>
1a00192a:	bf00      	nop
1a00192c:	400f4000 	.word	0x400f4000
1a001930:	40086000 	.word	0x40086000

1a001934 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a001934:	f110 0f02 	cmn.w	r0, #2
1a001938:	d02d      	beq.n	1a001996 <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a00193a:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00193e:	d02c      	beq.n	1a00199a <gpioWrite+0x66>
{
1a001940:	b510      	push	{r4, lr}
1a001942:	b084      	sub	sp, #16
1a001944:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001946:	2300      	movs	r3, #0
1a001948:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00194c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001950:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001954:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001958:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00195c:	f10d 030b 	add.w	r3, sp, #11
1a001960:	9301      	str	r3, [sp, #4]
1a001962:	ab03      	add	r3, sp, #12
1a001964:	9300      	str	r3, [sp, #0]
1a001966:	f10d 030d 	add.w	r3, sp, #13
1a00196a:	f10d 020e 	add.w	r2, sp, #14
1a00196e:	f10d 010f 	add.w	r1, sp, #15
1a001972:	f7ff feef 	bl	1a001754 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a001976:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00197a:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00197e:	1c21      	adds	r1, r4, #0
1a001980:	bf18      	it	ne
1a001982:	2101      	movne	r1, #1
1a001984:	015b      	lsls	r3, r3, #5
1a001986:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00198a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00198e:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a001990:	2001      	movs	r0, #1
}
1a001992:	b004      	add	sp, #16
1a001994:	bd10      	pop	{r4, pc}
	  return FALSE;
1a001996:	2000      	movs	r0, #0
1a001998:	4770      	bx	lr
	  return FALSE;
1a00199a:	2000      	movs	r0, #0
}
1a00199c:	4770      	bx	lr
1a00199e:	Address 0x1a00199e is out of bounds.


1a0019a0 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a0019a0:	b530      	push	{r4, r5, lr}
1a0019a2:	b083      	sub	sp, #12
   T_FIL3  ---- 7   ADC0_0 (ANALOG_SEL)
   T_COL1  ---- 132 ADC0_4 (ANALOG_SEL)
   ENET_MDC --- 140 ADC1_6 (ANALOG_SEL)
   */
   
   switch(config) {
1a0019a4:	b118      	cbz	r0, 1a0019ae <adcInit+0xe>
1a0019a6:	2801      	cmp	r0, #1
1a0019a8:	d04a      	beq.n	1a001a40 <adcInit+0xa0>
         /* Disable ADC peripheral */
         Chip_ADC_DeInit( LPC_ADC0 );
         break;
      }

}
1a0019aa:	b003      	add	sp, #12
1a0019ac:	bd30      	pop	{r4, r5, pc}
         ADC_CLOCK_SETUP_T ADCSetup = {
1a0019ae:	4b26      	ldr	r3, [pc, #152]	; (1a001a48 <adcInit+0xa8>)
1a0019b0:	466d      	mov	r5, sp
1a0019b2:	e893 0003 	ldmia.w	r3, {r0, r1}
1a0019b6:	e885 0003 	stmia.w	r5, {r0, r1}
         Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a0019ba:	4c24      	ldr	r4, [pc, #144]	; (1a001a4c <adcInit+0xac>)
1a0019bc:	4629      	mov	r1, r5
1a0019be:	4620      	mov	r0, r4
1a0019c0:	f7ff f902 	bl	1a000bc8 <Chip_ADC_Init>
         Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a0019c4:	2100      	movs	r1, #0
1a0019c6:	4620      	mov	r0, r4
1a0019c8:	f7ff f99d 	bl	1a000d06 <Chip_ADC_SetBurstCmd>
         Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a0019cc:	4a20      	ldr	r2, [pc, #128]	; (1a001a50 <adcInit+0xb0>)
1a0019ce:	4629      	mov	r1, r5
1a0019d0:	4620      	mov	r0, r4
1a0019d2:	f7ff f964 	bl	1a000c9e <Chip_ADC_SetSampleRate>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH1, DISABLE );
1a0019d6:	2200      	movs	r2, #0
1a0019d8:	2101      	movs	r1, #1
1a0019da:	4620      	mov	r0, r4
1a0019dc:	f7ff f97e 	bl	1a000cdc <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a0019e0:	2200      	movs	r2, #0
1a0019e2:	2101      	movs	r1, #1
1a0019e4:	4620      	mov	r0, r4
1a0019e6:	f7ff f939 	bl	1a000c5c <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a0019ea:	2200      	movs	r2, #0
1a0019ec:	2102      	movs	r1, #2
1a0019ee:	4620      	mov	r0, r4
1a0019f0:	f7ff f974 	bl	1a000cdc <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a0019f4:	2200      	movs	r2, #0
1a0019f6:	2102      	movs	r1, #2
1a0019f8:	4620      	mov	r0, r4
1a0019fa:	f7ff f92f 	bl	1a000c5c <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a0019fe:	2200      	movs	r2, #0
1a001a00:	2103      	movs	r1, #3
1a001a02:	4620      	mov	r0, r4
1a001a04:	f7ff f96a 	bl	1a000cdc <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a001a08:	2200      	movs	r2, #0
1a001a0a:	2103      	movs	r1, #3
1a001a0c:	4620      	mov	r0, r4
1a001a0e:	f7ff f925 	bl	1a000c5c <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a001a12:	2200      	movs	r2, #0
1a001a14:	2104      	movs	r1, #4
1a001a16:	4620      	mov	r0, r4
1a001a18:	f7ff f960 	bl	1a000cdc <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a001a1c:	2200      	movs	r2, #0
1a001a1e:	2104      	movs	r1, #4
1a001a20:	4620      	mov	r0, r4
1a001a22:	f7ff f91b 	bl	1a000c5c <Chip_ADC_Int_SetChannelCmd>
	LPC_SCU->ENAIO[ADC_ID] |= 1UL << channel;
1a001a26:	4a0b      	ldr	r2, [pc, #44]	; (1a001a54 <adcInit+0xb4>)
1a001a28:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a001a2c:	f043 0310 	orr.w	r3, r3, #16
1a001a30:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH5, DISABLE ); // Revisar codigo
1a001a34:	2200      	movs	r2, #0
1a001a36:	2105      	movs	r1, #5
1a001a38:	4620      	mov	r0, r4
1a001a3a:	f7ff f90f 	bl	1a000c5c <Chip_ADC_Int_SetChannelCmd>
      break;
1a001a3e:	e7b4      	b.n	1a0019aa <adcInit+0xa>
         Chip_ADC_DeInit( LPC_ADC0 );
1a001a40:	4802      	ldr	r0, [pc, #8]	; (1a001a4c <adcInit+0xac>)
1a001a42:	f7ff f8e1 	bl	1a000c08 <Chip_ADC_DeInit>
}
1a001a46:	e7b0      	b.n	1a0019aa <adcInit+0xa>
1a001a48:	1a003270 	.word	0x1a003270
1a001a4c:	400e3000 	.word	0x400e3000
1a001a50:	00030d40 	.word	0x00030d40
1a001a54:	40086000 	.word	0x40086000

1a001a58 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a001a58:	b570      	push	{r4, r5, r6, lr}
1a001a5a:	b082      	sub	sp, #8
   uint8_t lpcAdcChannel = analogInput + 1;
1a001a5c:	3001      	adds	r0, #1
1a001a5e:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a001a60:	2600      	movs	r6, #0
1a001a62:	f8ad 6006 	strh.w	r6, [sp, #6]

   // Enable channel
   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a001a66:	4d11      	ldr	r5, [pc, #68]	; (1a001aac <adcRead+0x54>)
1a001a68:	2201      	movs	r2, #1
1a001a6a:	4621      	mov	r1, r4
1a001a6c:	4628      	mov	r0, r5
1a001a6e:	f7ff f935 	bl	1a000cdc <Chip_ADC_EnableChannel>

   // Start conversion
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a001a72:	4632      	mov	r2, r6
1a001a74:	2101      	movs	r1, #1
1a001a76:	4628      	mov	r0, r5
1a001a78:	f7ff f901 	bl	1a000c7e <Chip_ADC_SetStartMode>

   // Wait for conversion complete
   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a001a7c:	2200      	movs	r2, #0
1a001a7e:	4621      	mov	r1, r4
1a001a80:	480a      	ldr	r0, [pc, #40]	; (1a001aac <adcRead+0x54>)
1a001a82:	f7ff f8d0 	bl	1a000c26 <Chip_ADC_ReadStatus>
   while(
1a001a86:	2801      	cmp	r0, #1
1a001a88:	d1f8      	bne.n	1a001a7c <adcRead+0x24>
   );

   // Enable Read value
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a001a8a:	4d08      	ldr	r5, [pc, #32]	; (1a001aac <adcRead+0x54>)
1a001a8c:	f10d 0206 	add.w	r2, sp, #6
1a001a90:	4621      	mov	r1, r4
1a001a92:	4628      	mov	r0, r5
1a001a94:	f7ff f8c3 	bl	1a000c1e <Chip_ADC_ReadValue>

   // Disable channel
   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a001a98:	2200      	movs	r2, #0
1a001a9a:	4621      	mov	r1, r4
1a001a9c:	4628      	mov	r0, r5
1a001a9e:	f7ff f91d 	bl	1a000cdc <Chip_ADC_EnableChannel>

   return analogValue;
}
1a001aa2:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a001aa6:	b002      	add	sp, #8
1a001aa8:	bd70      	pop	{r4, r5, r6, pc}
1a001aaa:	bf00      	nop
1a001aac:	400e3000 	.word	0x400e3000

1a001ab0 <tickRead>:
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
   #else
      return tickCounter;
   #endif
}
1a001ab0:	4b01      	ldr	r3, [pc, #4]	; (1a001ab8 <tickRead+0x8>)
1a001ab2:	e9d3 0100 	ldrd	r0, r1, [r3]
1a001ab6:	4770      	bx	lr
1a001ab8:	10000120 	.word	0x10000120

1a001abc <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a001abc:	b118      	cbz	r0, 1a001ac6 <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001abe:	4b04      	ldr	r3, [pc, #16]	; (1a001ad0 <tickPowerSet+0x14>)
1a001ac0:	2207      	movs	r2, #7
1a001ac2:	601a      	str	r2, [r3, #0]
1a001ac4:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a001ac6:	4b02      	ldr	r3, [pc, #8]	; (1a001ad0 <tickPowerSet+0x14>)
1a001ac8:	2200      	movs	r2, #0
1a001aca:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001acc:	4770      	bx	lr
1a001ace:	bf00      	nop
1a001ad0:	e000e010 	.word	0xe000e010

1a001ad4 <tickInit>:
{
1a001ad4:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a001ad6:	ea50 0401 	orrs.w	r4, r0, r1
1a001ada:	d02a      	beq.n	1a001b32 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001adc:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001ae0:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001ae4:	2b00      	cmp	r3, #0
1a001ae6:	bf08      	it	eq
1a001ae8:	2a32      	cmpeq	r2, #50	; 0x32
1a001aea:	d227      	bcs.n	1a001b3c <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001aec:	4b14      	ldr	r3, [pc, #80]	; (1a001b40 <tickInit+0x6c>)
1a001aee:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001af2:	4b14      	ldr	r3, [pc, #80]	; (1a001b44 <tickInit+0x70>)
1a001af4:	681b      	ldr	r3, [r3, #0]
1a001af6:	fba3 4500 	umull	r4, r5, r3, r0
1a001afa:	fb03 5501 	mla	r5, r3, r1, r5
1a001afe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001b02:	2300      	movs	r3, #0
1a001b04:	4620      	mov	r0, r4
1a001b06:	4629      	mov	r1, r5
1a001b08:	f000 fbe6 	bl	1a0022d8 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001b0c:	3801      	subs	r0, #1
1a001b0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001b12:	d209      	bcs.n	1a001b28 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001b14:	4b0c      	ldr	r3, [pc, #48]	; (1a001b48 <tickInit+0x74>)
1a001b16:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001b18:	4a0c      	ldr	r2, [pc, #48]	; (1a001b4c <tickInit+0x78>)
1a001b1a:	21e0      	movs	r1, #224	; 0xe0
1a001b1c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001b20:	2200      	movs	r2, #0
1a001b22:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001b24:	2207      	movs	r2, #7
1a001b26:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a001b28:	2001      	movs	r0, #1
1a001b2a:	f7ff ffc7 	bl	1a001abc <tickPowerSet>
      bool_t ret_val = 1;
1a001b2e:	2001      	movs	r0, #1
}
1a001b30:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a001b32:	2000      	movs	r0, #0
1a001b34:	f7ff ffc2 	bl	1a001abc <tickPowerSet>
         ret_val = 0;
1a001b38:	2000      	movs	r0, #0
1a001b3a:	e7f9      	b.n	1a001b30 <tickInit+0x5c>
            ret_val = 0;
1a001b3c:	2000      	movs	r0, #0
1a001b3e:	e7f7      	b.n	1a001b30 <tickInit+0x5c>
1a001b40:	10000088 	.word	0x10000088
1a001b44:	10000170 	.word	0x10000170
1a001b48:	e000e010 	.word	0xe000e010
1a001b4c:	e000ed00 	.word	0xe000ed00

1a001b50 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001b50:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a001b52:	4a07      	ldr	r2, [pc, #28]	; (1a001b70 <SysTick_Handler+0x20>)
1a001b54:	6813      	ldr	r3, [r2, #0]
1a001b56:	6851      	ldr	r1, [r2, #4]
1a001b58:	3301      	adds	r3, #1
1a001b5a:	f141 0100 	adc.w	r1, r1, #0
1a001b5e:	6013      	str	r3, [r2, #0]
1a001b60:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a001b62:	4b04      	ldr	r3, [pc, #16]	; (1a001b74 <SysTick_Handler+0x24>)
1a001b64:	681b      	ldr	r3, [r3, #0]
1a001b66:	b113      	cbz	r3, 1a001b6e <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001b68:	4a03      	ldr	r2, [pc, #12]	; (1a001b78 <SysTick_Handler+0x28>)
1a001b6a:	6810      	ldr	r0, [r2, #0]
1a001b6c:	4798      	blx	r3
   }
}
1a001b6e:	bd08      	pop	{r3, pc}
1a001b70:	10000120 	.word	0x10000120
1a001b74:	10000128 	.word	0x10000128
1a001b78:	1000011c 	.word	0x1000011c

1a001b7c <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a001b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001b80:	4680      	mov	r8, r0
1a001b82:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001b84:	4c19      	ldr	r4, [pc, #100]	; (1a001bec <uartInit+0x70>)
1a001b86:	0045      	lsls	r5, r0, #1
1a001b88:	182a      	adds	r2, r5, r0
1a001b8a:	0093      	lsls	r3, r2, #2
1a001b8c:	18e6      	adds	r6, r4, r3
1a001b8e:	58e7      	ldr	r7, [r4, r3]
1a001b90:	4638      	mov	r0, r7
1a001b92:	f7ff fce7 	bl	1a001564 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a001b96:	4649      	mov	r1, r9
1a001b98:	4638      	mov	r0, r7
1a001b9a:	f7ff fd21 	bl	1a0015e0 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a001b9e:	2307      	movs	r3, #7
1a001ba0:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001ba2:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001ba4:	2301      	movs	r3, #1
1a001ba6:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a001ba8:	7930      	ldrb	r0, [r6, #4]
1a001baa:	7973      	ldrb	r3, [r6, #5]
1a001bac:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001bae:	f042 0218 	orr.w	r2, r2, #24
1a001bb2:	490f      	ldr	r1, [pc, #60]	; (1a001bf0 <uartInit+0x74>)
1a001bb4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001bbc:	79f0      	ldrb	r0, [r6, #7]
1a001bbe:	7a33      	ldrb	r3, [r6, #8]
1a001bc0:	7a72      	ldrb	r2, [r6, #9]
1a001bc2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001bc6:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a001bce:	f1b8 0f01 	cmp.w	r8, #1
1a001bd2:	d001      	beq.n	1a001bd8 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a001bd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a001bd8:	4a06      	ldr	r2, [pc, #24]	; (1a001bf4 <uartInit+0x78>)
1a001bda:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001bdc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001be0:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001be2:	221a      	movs	r2, #26
1a001be4:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001be8:	e7f4      	b.n	1a001bd4 <uartInit+0x58>
1a001bea:	bf00      	nop
1a001bec:	1a003278 	.word	0x1a003278
1a001bf0:	40086000 	.word	0x40086000
1a001bf4:	40081000 	.word	0x40081000

1a001bf8 <CDC_ep0_override_hdlr>:
	return LPC_OK;
}

/* CDC EP0_patch part of WORKAROUND for artf42016. */
static ErrorCode_t CDC_ep0_override_hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a001bf8:	b538      	push	{r3, r4, r5, lr}
1a001bfa:	4604      	mov	r4, r0
1a001bfc:	4608      	mov	r0, r1
	USB_CDC0_CTRL_T *pCdc0Ctrl = (USB_CDC0_CTRL_T *) data;
	uint8_t cif_num, dif_num;
	CIC_SetRequest_t setReq;
	ErrorCode_t ret = ERR_USBD_UNHANDLED;

	if ( (event == USB_EVT_OUT) &&
1a001bfe:	2a02      	cmp	r2, #2
1a001c00:	d007      	beq.n	1a001c12 <CDC_ep0_override_hdlr+0x1a>
			}
		}

	}
	else {
		ret = g_defaultCdcHdlr(hUsb, data, event);
1a001c02:	4b1b      	ldr	r3, [pc, #108]	; (1a001c70 <CDC_ep0_override_hdlr+0x78>)
1a001c04:	681b      	ldr	r3, [r3, #0]
1a001c06:	4601      	mov	r1, r0
1a001c08:	4620      	mov	r0, r4
1a001c0a:	4798      	blx	r3
1a001c0c:	4605      	mov	r5, r0
	}
	return ret;
}
1a001c0e:	4628      	mov	r0, r5
1a001c10:	bd38      	pop	{r3, r4, r5, pc}
		 (pCtrl->SetupPacket.bmRequestType.BM.Type == REQUEST_CLASS) &&
1a001c12:	f894 3174 	ldrb.w	r3, [r4, #372]	; 0x174
1a001c16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
1a001c1a:	2b21      	cmp	r3, #33	; 0x21
1a001c1c:	d1f1      	bne.n	1a001c02 <CDC_ep0_override_hdlr+0xa>
		if ((pCdcCtrl->epin_num & 0x80) == 0) {
1a001c1e:	f991 301a 	ldrsb.w	r3, [r1, #26]
1a001c22:	2b00      	cmp	r3, #0
1a001c24:	db0a      	blt.n	1a001c3c <CDC_ep0_override_hdlr+0x44>
			cif_num = pCdc0Ctrl->cif_num;
1a001c26:	7dca      	ldrb	r2, [r1, #23]
			dif_num = pCdc0Ctrl->dif_num;
1a001c28:	7e09      	ldrb	r1, [r1, #24]
			setReq = pCdc0Ctrl->CIC_SetRequest;
1a001c2a:	6c05      	ldr	r5, [r0, #64]	; 0x40
		if (((pCtrl->SetupPacket.wIndex.WB.L == cif_num)  ||
1a001c2c:	f894 3178 	ldrb.w	r3, [r4, #376]	; 0x178
1a001c30:	4293      	cmp	r3, r2
1a001c32:	d007      	beq.n	1a001c44 <CDC_ep0_override_hdlr+0x4c>
1a001c34:	428b      	cmp	r3, r1
1a001c36:	d005      	beq.n	1a001c44 <CDC_ep0_override_hdlr+0x4c>
	ErrorCode_t ret = ERR_USBD_UNHANDLED;
1a001c38:	4d0e      	ldr	r5, [pc, #56]	; (1a001c74 <CDC_ep0_override_hdlr+0x7c>)
	return ret;
1a001c3a:	e7e8      	b.n	1a001c0e <CDC_ep0_override_hdlr+0x16>
			cif_num = pCdcCtrl->cif_num;
1a001c3c:	7e0a      	ldrb	r2, [r1, #24]
			dif_num = pCdcCtrl->dif_num;
1a001c3e:	7e49      	ldrb	r1, [r1, #25]
			setReq = pCdcCtrl->CIC_SetRequest;
1a001c40:	6c45      	ldr	r5, [r0, #68]	; 0x44
1a001c42:	e7f3      	b.n	1a001c2c <CDC_ep0_override_hdlr+0x34>
			pCtrl->EP0Data.pData -= pCtrl->SetupPacket.wLength;
1a001c44:	f8b4 317a 	ldrh.w	r3, [r4, #378]	; 0x17a
1a001c48:	f8d4 212c 	ldr.w	r2, [r4, #300]	; 0x12c
1a001c4c:	1ad2      	subs	r2, r2, r3
1a001c4e:	f8c4 212c 	str.w	r2, [r4, #300]	; 0x12c
			ret = setReq(pCdcCtrl, &pCtrl->SetupPacket, &pCtrl->EP0Data.pData,
1a001c52:	f504 7296 	add.w	r2, r4, #300	; 0x12c
1a001c56:	f504 71ba 	add.w	r1, r4, #372	; 0x174
1a001c5a:	47a8      	blx	r5
			if ( ret == LPC_OK) {
1a001c5c:	4605      	mov	r5, r0
1a001c5e:	2800      	cmp	r0, #0
1a001c60:	d1d5      	bne.n	1a001c0e <CDC_ep0_override_hdlr+0x16>
				USBD_API->core->StatusInStage(pCtrl);
1a001c62:	4b05      	ldr	r3, [pc, #20]	; (1a001c78 <CDC_ep0_override_hdlr+0x80>)
1a001c64:	681b      	ldr	r3, [r3, #0]
1a001c66:	685b      	ldr	r3, [r3, #4]
1a001c68:	695b      	ldr	r3, [r3, #20]
1a001c6a:	4620      	mov	r0, r4
1a001c6c:	4798      	blx	r3
1a001c6e:	e7ce      	b.n	1a001c0e <CDC_ep0_override_hdlr+0x16>
1a001c70:	1000012c 	.word	0x1000012c
1a001c74:	00040002 	.word	0x00040002
1a001c78:	10000174 	.word	0x10000174

1a001c7c <UCOM_bulk_hdlr>:
{
1a001c7c:	b570      	push	{r4, r5, r6, lr}
1a001c7e:	460c      	mov	r4, r1
	switch (event) {
1a001c80:	2a03      	cmp	r2, #3
1a001c82:	d005      	beq.n	1a001c90 <UCOM_bulk_hdlr+0x14>
1a001c84:	2a04      	cmp	r2, #4
1a001c86:	d022      	beq.n	1a001cce <UCOM_bulk_hdlr+0x52>
1a001c88:	2a02      	cmp	r2, #2
1a001c8a:	d02f      	beq.n	1a001cec <UCOM_bulk_hdlr+0x70>
}
1a001c8c:	2000      	movs	r0, #0
1a001c8e:	bd70      	pop	{r4, r5, r6, pc}
		if (pUcom->rxBuf_uartIndex < pUcom->rxBuf_usbIndex) {
1a001c90:	7d0a      	ldrb	r2, [r1, #20]
1a001c92:	7d4b      	ldrb	r3, [r1, #21]
1a001c94:	429a      	cmp	r2, r3
1a001c96:	d215      	bcs.n	1a001cc4 <UCOM_bulk_hdlr+0x48>
			count = UCOM_RXBUF_SZ - pUcom->rxBuf_usbIndex;
1a001c98:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
		if (count) {
1a001c9c:	b1a3      	cbz	r3, 1a001cc8 <UCOM_bulk_hdlr+0x4c>
			pUcom->usbTxBusy = 1;
1a001c9e:	2201      	movs	r2, #1
1a001ca0:	75a2      	strb	r2, [r4, #22]
			count = USBD_API->hw->WriteEP(pUcom->hUsb, USB_CDC_IN_EP, &pUcom->rxBuf[g_uCOM.rxBuf_usbIndex], count);
1a001ca2:	4a23      	ldr	r2, [pc, #140]	; (1a001d30 <UCOM_bulk_hdlr+0xb4>)
1a001ca4:	6812      	ldr	r2, [r2, #0]
1a001ca6:	6812      	ldr	r2, [r2, #0]
1a001ca8:	6d16      	ldr	r6, [r2, #80]	; 0x50
1a001caa:	68a1      	ldr	r1, [r4, #8]
1a001cac:	4d21      	ldr	r5, [pc, #132]	; (1a001d34 <UCOM_bulk_hdlr+0xb8>)
1a001cae:	7d6a      	ldrb	r2, [r5, #21]
1a001cb0:	440a      	add	r2, r1
1a001cb2:	2181      	movs	r1, #129	; 0x81
1a001cb4:	6820      	ldr	r0, [r4, #0]
1a001cb6:	47b0      	blx	r6
			g_uCOM.rxBuf_usbIndex = (g_uCOM.rxBuf_usbIndex + count) & (UCOM_RXBUF_SZ - 1);
1a001cb8:	7d6b      	ldrb	r3, [r5, #21]
1a001cba:	4418      	add	r0, r3
1a001cbc:	f000 003f 	and.w	r0, r0, #63	; 0x3f
1a001cc0:	7568      	strb	r0, [r5, #21]
1a001cc2:	e7e3      	b.n	1a001c8c <UCOM_bulk_hdlr+0x10>
			count = pUcom->rxBuf_uartIndex - pUcom->rxBuf_usbIndex;
1a001cc4:	1ad3      	subs	r3, r2, r3
1a001cc6:	e7e9      	b.n	1a001c9c <UCOM_bulk_hdlr+0x20>
			pUcom->usbTxBusy = 0;
1a001cc8:	2300      	movs	r3, #0
1a001cca:	75a3      	strb	r3, [r4, #22]
1a001ccc:	e7de      	b.n	1a001c8c <UCOM_bulk_hdlr+0x10>
		if (pUcom->uartTxBusy == 0) {
1a001cce:	7dcb      	ldrb	r3, [r1, #23]
1a001cd0:	2b00      	cmp	r3, #0
1a001cd2:	d1db      	bne.n	1a001c8c <UCOM_bulk_hdlr+0x10>
			USBD_API->hw->ReadReqEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0], UCOM_TXBUF_SZ);
1a001cd4:	4b16      	ldr	r3, [pc, #88]	; (1a001d30 <UCOM_bulk_hdlr+0xb4>)
1a001cd6:	681b      	ldr	r3, [r3, #0]
1a001cd8:	681b      	ldr	r3, [r3, #0]
1a001cda:	6c9d      	ldr	r5, [r3, #72]	; 0x48
1a001cdc:	f44f 7300 	mov.w	r3, #512	; 0x200
1a001ce0:	68ca      	ldr	r2, [r1, #12]
1a001ce2:	2101      	movs	r1, #1
1a001ce4:	47a8      	blx	r5
			pUcom->uartTxBusy = 1;
1a001ce6:	2301      	movs	r3, #1
1a001ce8:	75e3      	strb	r3, [r4, #23]
1a001cea:	e7cf      	b.n	1a001c8c <UCOM_bulk_hdlr+0x10>
	return pUART->IER;
1a001cec:	4b12      	ldr	r3, [pc, #72]	; (1a001d38 <UCOM_bulk_hdlr+0xbc>)
1a001cee:	685b      	ldr	r3, [r3, #4]
		if ((Chip_UART_GetIntsEnabled(LPC_UART) & UART_IER_THREINT) == 0) {
1a001cf0:	f013 0f02 	tst.w	r3, #2
1a001cf4:	d1ca      	bne.n	1a001c8c <UCOM_bulk_hdlr+0x10>
			pUcom->txBuf_count = USBD_API->hw->ReadEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0]);
1a001cf6:	4b0e      	ldr	r3, [pc, #56]	; (1a001d30 <UCOM_bulk_hdlr+0xb4>)
1a001cf8:	681b      	ldr	r3, [r3, #0]
1a001cfa:	681b      	ldr	r3, [r3, #0]
1a001cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a001cfe:	68ca      	ldr	r2, [r1, #12]
1a001d00:	2101      	movs	r1, #1
1a001d02:	4798      	blx	r3
1a001d04:	b202      	sxth	r2, r0
1a001d06:	8262      	strh	r2, [r4, #18]
			pUcom->txBuf_uartIndex = 0;
1a001d08:	2300      	movs	r3, #0
1a001d0a:	8223      	strh	r3, [r4, #16]
													&pUcom->txBuf[g_uCOM.txBuf_uartIndex],
1a001d0c:	68e1      	ldr	r1, [r4, #12]
1a001d0e:	4b09      	ldr	r3, [pc, #36]	; (1a001d34 <UCOM_bulk_hdlr+0xb8>)
1a001d10:	8a1b      	ldrh	r3, [r3, #16]
			pUcom->txBuf_uartIndex = Chip_UART_Send(LPC_UART,
1a001d12:	4d09      	ldr	r5, [pc, #36]	; (1a001d38 <UCOM_bulk_hdlr+0xbc>)
1a001d14:	4419      	add	r1, r3
1a001d16:	4628      	mov	r0, r5
1a001d18:	f7ff fc4e 	bl	1a0015b8 <Chip_UART_Send>
1a001d1c:	b280      	uxth	r0, r0
1a001d1e:	8220      	strh	r0, [r4, #16]
			pUcom->txBuf_count -= pUcom->txBuf_uartIndex;
1a001d20:	8a63      	ldrh	r3, [r4, #18]
1a001d22:	1a1b      	subs	r3, r3, r0
1a001d24:	8263      	strh	r3, [r4, #18]
	pUART->IER |= intMask;
1a001d26:	686b      	ldr	r3, [r5, #4]
1a001d28:	f043 0302 	orr.w	r3, r3, #2
1a001d2c:	606b      	str	r3, [r5, #4]
1a001d2e:	e7ad      	b.n	1a001c8c <UCOM_bulk_hdlr+0x10>
1a001d30:	10000174 	.word	0x10000174
1a001d34:	10000130 	.word	0x10000130
1a001d38:	400c1000 	.word	0x400c1000

1a001d3c <UCOM_SetLineCode>:
{
1a001d3c:	b510      	push	{r4, lr}
	switch (line_coding->bDataBits) {
1a001d3e:	798b      	ldrb	r3, [r1, #6]
1a001d40:	2b06      	cmp	r3, #6
1a001d42:	d011      	beq.n	1a001d68 <UCOM_SetLineCode+0x2c>
1a001d44:	2b07      	cmp	r3, #7
1a001d46:	d011      	beq.n	1a001d6c <UCOM_SetLineCode+0x30>
1a001d48:	2b05      	cmp	r3, #5
1a001d4a:	d011      	beq.n	1a001d70 <UCOM_SetLineCode+0x34>
		config_data |= UART_LCR_WLEN8;
1a001d4c:	2403      	movs	r4, #3
	switch (line_coding->bCharFormat) {
1a001d4e:	790a      	ldrb	r2, [r1, #4]
1a001d50:	2a01      	cmp	r2, #1
1a001d52:	d00f      	beq.n	1a001d74 <UCOM_SetLineCode+0x38>
1a001d54:	2a02      	cmp	r2, #2
1a001d56:	d012      	beq.n	1a001d7e <UCOM_SetLineCode+0x42>
	switch (line_coding->bParityType) {
1a001d58:	794b      	ldrb	r3, [r1, #5]
1a001d5a:	3b01      	subs	r3, #1
1a001d5c:	2b03      	cmp	r3, #3
1a001d5e:	d815      	bhi.n	1a001d8c <UCOM_SetLineCode+0x50>
1a001d60:	e8df f003 	tbb	[pc, r3]
1a001d64:	221f1c12 	.word	0x221f1c12
		config_data |= UART_LCR_WLEN6;
1a001d68:	2401      	movs	r4, #1
1a001d6a:	e7f0      	b.n	1a001d4e <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN7;
1a001d6c:	2402      	movs	r4, #2
1a001d6e:	e7ee      	b.n	1a001d4e <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN5;
1a001d70:	2400      	movs	r4, #0
1a001d72:	e7ec      	b.n	1a001d4e <UCOM_SetLineCode+0x12>
		if (line_coding->bDataBits == 5) {
1a001d74:	2b05      	cmp	r3, #5
1a001d76:	d11e      	bne.n	1a001db6 <UCOM_SetLineCode+0x7a>
			config_data |= UART_LCR_SBS_2BIT;
1a001d78:	f044 0404 	orr.w	r4, r4, #4
		break;
1a001d7c:	e7ec      	b.n	1a001d58 <UCOM_SetLineCode+0x1c>
		if (line_coding->bDataBits != 5) {
1a001d7e:	2b05      	cmp	r3, #5
1a001d80:	d01b      	beq.n	1a001dba <UCOM_SetLineCode+0x7e>
			config_data |= UART_LCR_SBS_2BIT;
1a001d82:	f044 0404 	orr.w	r4, r4, #4
		break;
1a001d86:	e7e7      	b.n	1a001d58 <UCOM_SetLineCode+0x1c>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_ODD);
1a001d88:	f044 0408 	orr.w	r4, r4, #8
	if (line_coding->dwDTERate < 3125000) {
1a001d8c:	6809      	ldr	r1, [r1, #0]
1a001d8e:	4b0c      	ldr	r3, [pc, #48]	; (1a001dc0 <UCOM_SetLineCode+0x84>)
1a001d90:	4299      	cmp	r1, r3
1a001d92:	d90c      	bls.n	1a001dae <UCOM_SetLineCode+0x72>
	pUART->LCR = config;
1a001d94:	4b0b      	ldr	r3, [pc, #44]	; (1a001dc4 <UCOM_SetLineCode+0x88>)
1a001d96:	60dc      	str	r4, [r3, #12]
	return LPC_OK;
1a001d98:	2000      	movs	r0, #0
}
1a001d9a:	bd10      	pop	{r4, pc}
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN);
1a001d9c:	f044 0418 	orr.w	r4, r4, #24
		break;
1a001da0:	e7f4      	b.n	1a001d8c <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_1);
1a001da2:	f044 0428 	orr.w	r4, r4, #40	; 0x28
		break;
1a001da6:	e7f1      	b.n	1a001d8c <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_0);
1a001da8:	f044 0438 	orr.w	r4, r4, #56	; 0x38
		break;
1a001dac:	e7ee      	b.n	1a001d8c <UCOM_SetLineCode+0x50>
		Chip_UART_SetBaud(LPC_UART, line_coding->dwDTERate);
1a001dae:	4805      	ldr	r0, [pc, #20]	; (1a001dc4 <UCOM_SetLineCode+0x88>)
1a001db0:	f7ff fc16 	bl	1a0015e0 <Chip_UART_SetBaud>
1a001db4:	e7ee      	b.n	1a001d94 <UCOM_SetLineCode+0x58>
			return ERR_USBD_UNHANDLED;
1a001db6:	4804      	ldr	r0, [pc, #16]	; (1a001dc8 <UCOM_SetLineCode+0x8c>)
1a001db8:	e7ef      	b.n	1a001d9a <UCOM_SetLineCode+0x5e>
			return ERR_USBD_UNHANDLED;
1a001dba:	4803      	ldr	r0, [pc, #12]	; (1a001dc8 <UCOM_SetLineCode+0x8c>)
1a001dbc:	e7ed      	b.n	1a001d9a <UCOM_SetLineCode+0x5e>
1a001dbe:	bf00      	nop
1a001dc0:	002faf07 	.word	0x002faf07
1a001dc4:	400c1000 	.word	0x400c1000
1a001dc8:	00040002 	.word	0x00040002

1a001dcc <cdcUartLpcInit>:
//
//}

/* UART to USB com port init routine */
ErrorCode_t cdcUartLpcInit( USBD_HANDLE_T hUsb, USB_CORE_DESCS_T *pDesc,
                         USBD_API_INIT_PARAM_T *pUsbParam ){
1a001dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001dce:	b093      	sub	sp, #76	; 0x4c
1a001dd0:	4604      	mov	r4, r0
1a001dd2:	460f      	mov	r7, r1
1a001dd4:	4615      	mov	r5, r2
	uint32_t ep_indx;
	USB_CDC_CTRL_T *pCDC;
	USB_CORE_CTRL_T *pCtrl = (USB_CORE_CTRL_T *) hUsb;

	/* Store USB stack handle for future use. */
	g_uCOM.hUsb = hUsb;
1a001dd6:	4e2e      	ldr	r6, [pc, #184]	; (1a001e90 <cdcUartLpcInit+0xc4>)
1a001dd8:	f846 0b04 	str.w	r0, [r6], #4
	/* Initi CDC params */
	memset((void *) &cdc_param, 0, sizeof(USBD_CDC_INIT_PARAM_T));
1a001ddc:	2248      	movs	r2, #72	; 0x48
1a001dde:	2100      	movs	r1, #0
1a001de0:	4668      	mov	r0, sp
1a001de2:	f000 fdd8 	bl	1a002996 <memset>
	cdc_param.mem_base = pUsbParam->mem_base;
1a001de6:	686b      	ldr	r3, [r5, #4]
1a001de8:	9300      	str	r3, [sp, #0]
	cdc_param.mem_size = pUsbParam->mem_size;
1a001dea:	68ab      	ldr	r3, [r5, #8]
1a001dec:	9301      	str	r3, [sp, #4]
	cdc_param.cif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_COMMUNICATION_INTERFACE_CLASS);
1a001dee:	2102      	movs	r1, #2
1a001df0:	68f8      	ldr	r0, [r7, #12]
1a001df2:	f000 f997 	bl	1a002124 <find_IntfDesc>
1a001df6:	9002      	str	r0, [sp, #8]
	cdc_param.dif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_DATA_INTERFACE_CLASS);
1a001df8:	210a      	movs	r1, #10
1a001dfa:	68f8      	ldr	r0, [r7, #12]
1a001dfc:	f000 f992 	bl	1a002124 <find_IntfDesc>
1a001e00:	9003      	str	r0, [sp, #12]
	cdc_param.SetLineCode = UCOM_SetLineCode;
1a001e02:	4b24      	ldr	r3, [pc, #144]	; (1a001e94 <cdcUartLpcInit+0xc8>)
1a001e04:	930f      	str	r3, [sp, #60]	; 0x3c

	/* Init CDC interface */
	ret = USBD_API->cdc->init(hUsb, &cdc_param, &g_uCOM.hCdc);
1a001e06:	4b24      	ldr	r3, [pc, #144]	; (1a001e98 <cdcUartLpcInit+0xcc>)
1a001e08:	681b      	ldr	r3, [r3, #0]
1a001e0a:	695b      	ldr	r3, [r3, #20]
1a001e0c:	685b      	ldr	r3, [r3, #4]
1a001e0e:	4632      	mov	r2, r6
1a001e10:	4669      	mov	r1, sp
1a001e12:	4620      	mov	r0, r4
1a001e14:	4798      	blx	r3

	if (ret == LPC_OK) {
1a001e16:	4603      	mov	r3, r0
1a001e18:	2800      	cmp	r0, #0
1a001e1a:	d135      	bne.n	1a001e88 <cdcUartLpcInit+0xbc>
		/* allocate transfer buffers */
		g_uCOM.txBuf = (uint8_t *) cdc_param.mem_base;
1a001e1c:	9a00      	ldr	r2, [sp, #0]
1a001e1e:	4b1c      	ldr	r3, [pc, #112]	; (1a001e90 <cdcUartLpcInit+0xc4>)
1a001e20:	60da      	str	r2, [r3, #12]
		cdc_param.mem_base += UCOM_TXBUF_SZ;
1a001e22:	f502 7100 	add.w	r1, r2, #512	; 0x200
		cdc_param.mem_size -= UCOM_TXBUF_SZ;
		g_uCOM.rxBuf = (uint8_t *) cdc_param.mem_base;
1a001e26:	6099      	str	r1, [r3, #8]
		cdc_param.mem_base += UCOM_RXBUF_SZ;
1a001e28:	f502 7210 	add.w	r2, r2, #576	; 0x240
1a001e2c:	9200      	str	r2, [sp, #0]
		cdc_param.mem_size -= UCOM_RXBUF_SZ;
1a001e2e:	9a01      	ldr	r2, [sp, #4]
1a001e30:	f5a2 7210 	sub.w	r2, r2, #576	; 0x240
1a001e34:	9201      	str	r2, [sp, #4]

		/* register endpoint interrupt handler */
		ep_indx = (((USB_CDC_IN_EP & 0x0F) << 1) + 1);
		ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a001e36:	4a18      	ldr	r2, [pc, #96]	; (1a001e98 <cdcUartLpcInit+0xcc>)
1a001e38:	6812      	ldr	r2, [r2, #0]
1a001e3a:	6852      	ldr	r2, [r2, #4]
1a001e3c:	6856      	ldr	r6, [r2, #4]
1a001e3e:	4a17      	ldr	r2, [pc, #92]	; (1a001e9c <cdcUartLpcInit+0xd0>)
1a001e40:	2103      	movs	r1, #3
1a001e42:	4620      	mov	r0, r4
1a001e44:	47b0      	blx	r6

		if (ret == LPC_OK) {
1a001e46:	4603      	mov	r3, r0
1a001e48:	b9d0      	cbnz	r0, 1a001e80 <cdcUartLpcInit+0xb4>
			    sending proper handshake after processing SET_REQUEST messages targeted
			    to CDC interfaces. The workaround will send the proper handshake to host.
			    Due to this bug some terminal applications such as Putty have problem
			    establishing connection.
			 */
			g_defaultCdcHdlr = pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1];
1a001e4a:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
1a001e4e:	332d      	adds	r3, #45	; 0x2d
1a001e50:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
1a001e54:	4a12      	ldr	r2, [pc, #72]	; (1a001ea0 <cdcUartLpcInit+0xd4>)
1a001e56:	6011      	str	r1, [r2, #0]
			/* store the default CDC handler and replace it with ours */
			pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1] = CDC_ep0_override_hdlr;
1a001e58:	4a12      	ldr	r2, [pc, #72]	; (1a001ea4 <cdcUartLpcInit+0xd8>)
1a001e5a:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

			/* register endpoint interrupt handler */
			ep_indx = ((USB_CDC_OUT_EP & 0x0F) << 1);
			ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a001e5e:	4b0e      	ldr	r3, [pc, #56]	; (1a001e98 <cdcUartLpcInit+0xcc>)
1a001e60:	681b      	ldr	r3, [r3, #0]
1a001e62:	685b      	ldr	r3, [r3, #4]
1a001e64:	685f      	ldr	r7, [r3, #4]
1a001e66:	4e0a      	ldr	r6, [pc, #40]	; (1a001e90 <cdcUartLpcInit+0xc4>)
1a001e68:	4633      	mov	r3, r6
1a001e6a:	4a0c      	ldr	r2, [pc, #48]	; (1a001e9c <cdcUartLpcInit+0xd0>)
1a001e6c:	2102      	movs	r1, #2
1a001e6e:	4620      	mov	r0, r4
1a001e70:	47b8      	blx	r7
1a001e72:	4603      	mov	r3, r0
         
//			UCOM_UartInit();


			/* Set the line coding values as per UART Settings */
			pCDC = (USB_CDC_CTRL_T *) g_uCOM.hCdc;
1a001e74:	6872      	ldr	r2, [r6, #4]
			pCDC->line_coding.dwDTERate = 115200;
1a001e76:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001e7a:	6111      	str	r1, [r2, #16]
			pCDC->line_coding.bDataBits = 8;
1a001e7c:	2108      	movs	r1, #8
1a001e7e:	7591      	strb	r1, [r2, #22]
		}

		/* update mem_base and size variables for cascading calls. */
		pUsbParam->mem_base = cdc_param.mem_base;
1a001e80:	9a00      	ldr	r2, [sp, #0]
1a001e82:	606a      	str	r2, [r5, #4]
		pUsbParam->mem_size = cdc_param.mem_size;
1a001e84:	9a01      	ldr	r2, [sp, #4]
1a001e86:	60aa      	str	r2, [r5, #8]
	}

	return ret;
}
1a001e88:	4618      	mov	r0, r3
1a001e8a:	b013      	add	sp, #76	; 0x4c
1a001e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001e8e:	bf00      	nop
1a001e90:	10000130 	.word	0x10000130
1a001e94:	1a001d3d 	.word	0x1a001d3d
1a001e98:	10000174 	.word	0x10000174
1a001e9c:	1a001c7d 	.word	0x1a001c7d
1a001ea0:	1000012c 	.word	0x1000012c
1a001ea4:	1a001bf9 	.word	0x1a001bf9

1a001ea8 <Keyboard_EpIN_Hdlr>:

/* HID interrupt IN endpoint handler */
static ErrorCode_t Keyboard_EpIN_Hdlr( USBD_HANDLE_T hUsb,
                                       void *data,
                                       uint32_t event ){
   switch (event) {
1a001ea8:	2a03      	cmp	r2, #3
1a001eaa:	d001      	beq.n	1a001eb0 <Keyboard_EpIN_Hdlr+0x8>
      case USB_EVT_IN:
         g_keyBoard.tx_busy = 0;
         break;
   }
   return LPC_OK;
}
1a001eac:	2000      	movs	r0, #0
1a001eae:	4770      	bx	lr
         g_keyBoard.tx_busy = 0;
1a001eb0:	4b01      	ldr	r3, [pc, #4]	; (1a001eb8 <Keyboard_EpIN_Hdlr+0x10>)
1a001eb2:	2200      	movs	r2, #0
1a001eb4:	731a      	strb	r2, [r3, #12]
         break;
1a001eb6:	e7f9      	b.n	1a001eac <Keyboard_EpIN_Hdlr+0x4>
1a001eb8:	10000148 	.word	0x10000148

1a001ebc <Keyboard_UpdateReport>:
static void Keyboard_UpdateReport(void){
1a001ebc:	b508      	push	{r3, lr}
   HID_KEYBOARD_CLEAR_REPORT(&g_keyBoard.report[0]);
1a001ebe:	4a05      	ldr	r2, [pc, #20]	; (1a001ed4 <Keyboard_UpdateReport+0x18>)
1a001ec0:	2300      	movs	r3, #0
1a001ec2:	6053      	str	r3, [r2, #4]
1a001ec4:	6093      	str	r3, [r2, #8]
   if( (keyboardCheckKeysFunction != NULL) ) {
1a001ec6:	4b04      	ldr	r3, [pc, #16]	; (1a001ed8 <Keyboard_UpdateReport+0x1c>)
1a001ec8:	681b      	ldr	r3, [r3, #0]
1a001eca:	b10b      	cbz	r3, 1a001ed0 <Keyboard_UpdateReport+0x14>
      (* keyboardCheckKeysFunction )( NULL );
1a001ecc:	2000      	movs	r0, #0
1a001ece:	4798      	blx	r3
}
1a001ed0:	bd08      	pop	{r3, pc}
1a001ed2:	bf00      	nop
1a001ed4:	10000148 	.word	0x10000148
1a001ed8:	10000158 	.word	0x10000158

1a001edc <Keyboard_SetReport>:
   if (length == 0) {
1a001edc:	b1d3      	cbz	r3, 1a001f14 <Keyboard_SetReport+0x38>
                                       uint16_t length){
1a001ede:	b508      	push	{r3, lr}
   switch (pSetup->wValue.WB.H){
1a001ee0:	78cb      	ldrb	r3, [r1, #3]
1a001ee2:	2b02      	cmp	r3, #2
1a001ee4:	d005      	beq.n	1a001ef2 <Keyboard_SetReport+0x16>
1a001ee6:	2b03      	cmp	r3, #3
1a001ee8:	d016      	beq.n	1a001f18 <Keyboard_SetReport+0x3c>
1a001eea:	2b01      	cmp	r3, #1
1a001eec:	d016      	beq.n	1a001f1c <Keyboard_SetReport+0x40>
   return LPC_OK;
1a001eee:	2000      	movs	r0, #0
}
1a001ef0:	bd08      	pop	{r3, pc}
         if (**pBuffer & 0x01) {
1a001ef2:	6813      	ldr	r3, [r2, #0]
1a001ef4:	781b      	ldrb	r3, [r3, #0]
1a001ef6:	f013 0f01 	tst.w	r3, #1
1a001efa:	d005      	beq.n	1a001f08 <Keyboard_SetReport+0x2c>
            gpioWrite( LED, ON );
1a001efc:	2101      	movs	r1, #1
1a001efe:	202a      	movs	r0, #42	; 0x2a
1a001f00:	f7ff fd18 	bl	1a001934 <gpioWrite>
   return LPC_OK;
1a001f04:	2000      	movs	r0, #0
1a001f06:	e7f3      	b.n	1a001ef0 <Keyboard_SetReport+0x14>
            gpioWrite( LED, OFF);
1a001f08:	2100      	movs	r1, #0
1a001f0a:	202a      	movs	r0, #42	; 0x2a
1a001f0c:	f7ff fd12 	bl	1a001934 <gpioWrite>
   return LPC_OK;
1a001f10:	2000      	movs	r0, #0
1a001f12:	e7ed      	b.n	1a001ef0 <Keyboard_SetReport+0x14>
      return LPC_OK;
1a001f14:	2000      	movs	r0, #0
}
1a001f16:	4770      	bx	lr
         return ERR_USBD_STALL;
1a001f18:	4801      	ldr	r0, [pc, #4]	; (1a001f20 <Keyboard_SetReport+0x44>)
1a001f1a:	e7e9      	b.n	1a001ef0 <Keyboard_SetReport+0x14>
1a001f1c:	4800      	ldr	r0, [pc, #0]	; (1a001f20 <Keyboard_SetReport+0x44>)
1a001f1e:	e7e7      	b.n	1a001ef0 <Keyboard_SetReport+0x14>
1a001f20:	00040003 	.word	0x00040003

1a001f24 <Keyboard_GetReport>:
                                       uint16_t *plength ){
1a001f24:	b538      	push	{r3, r4, r5, lr}
	switch (pSetup->wValue.WB.H) {
1a001f26:	78c9      	ldrb	r1, [r1, #3]
1a001f28:	2901      	cmp	r1, #1
1a001f2a:	d005      	beq.n	1a001f38 <Keyboard_GetReport+0x14>
1a001f2c:	b24b      	sxtb	r3, r1
1a001f2e:	b183      	cbz	r3, 1a001f52 <Keyboard_GetReport+0x2e>
1a001f30:	2903      	cmp	r1, #3
1a001f32:	d810      	bhi.n	1a001f56 <Keyboard_GetReport+0x32>
         return ERR_USBD_STALL;
1a001f34:	4809      	ldr	r0, [pc, #36]	; (1a001f5c <Keyboard_GetReport+0x38>)
}
1a001f36:	bd38      	pop	{r3, r4, r5, pc}
1a001f38:	461c      	mov	r4, r3
1a001f3a:	4615      	mov	r5, r2
         Keyboard_UpdateReport();
1a001f3c:	f7ff ffbe 	bl	1a001ebc <Keyboard_UpdateReport>
         memcpy(*pBuffer, &g_keyBoard.report[0], KEYBOARD_REPORT_SIZE);
1a001f40:	682a      	ldr	r2, [r5, #0]
1a001f42:	4b07      	ldr	r3, [pc, #28]	; (1a001f60 <Keyboard_GetReport+0x3c>)
1a001f44:	cb03      	ldmia	r3!, {r0, r1}
1a001f46:	6010      	str	r0, [r2, #0]
1a001f48:	6051      	str	r1, [r2, #4]
         *plength = KEYBOARD_REPORT_SIZE;
1a001f4a:	2308      	movs	r3, #8
1a001f4c:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a001f4e:	2000      	movs	r0, #0
      break;
1a001f50:	e7f1      	b.n	1a001f36 <Keyboard_GetReport+0x12>
	return LPC_OK;
1a001f52:	2000      	movs	r0, #0
1a001f54:	e7ef      	b.n	1a001f36 <Keyboard_GetReport+0x12>
1a001f56:	2000      	movs	r0, #0
1a001f58:	e7ed      	b.n	1a001f36 <Keyboard_GetReport+0x12>
1a001f5a:	bf00      	nop
1a001f5c:	00040003 	.word	0x00040003
1a001f60:	1000014c 	.word	0x1000014c

1a001f64 <usbDeviceKeyboardInit>:
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;

   /* Do a quick check of if the interface descriptor passed is the right one. */
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a001f64:	2900      	cmp	r1, #0
1a001f66:	d036      	beq.n	1a001fd6 <usbDeviceKeyboardInit+0x72>
{
1a001f68:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001f6a:	b091      	sub	sp, #68	; 0x44
1a001f6c:	460c      	mov	r4, r1
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a001f6e:	7949      	ldrb	r1, [r1, #5]
1a001f70:	2903      	cmp	r1, #3
1a001f72:	d133      	bne.n	1a001fdc <usbDeviceKeyboardInit+0x78>
1a001f74:	461f      	mov	r7, r3
1a001f76:	4616      	mov	r6, r2
1a001f78:	4605      	mov	r5, r0
       != USB_DEVICE_CLASS_HUMAN_INTERFACE)) {
      return ERR_FAILED;
   }

   /* Init HID params */
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a001f7a:	2238      	movs	r2, #56	; 0x38
1a001f7c:	2100      	movs	r1, #0
1a001f7e:	a802      	add	r0, sp, #8
1a001f80:	f000 fd09 	bl	1a002996 <memset>
   hid_param.max_reports = 1;
1a001f84:	2301      	movs	r3, #1
1a001f86:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a001f8a:	6833      	ldr	r3, [r6, #0]
1a001f8c:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a001f8e:	683b      	ldr	r3, [r7, #0]
1a001f90:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a001f92:	9405      	str	r4, [sp, #20]

   /* user defined functions */
   hid_param.HID_GetReport = Keyboard_GetReport;
1a001f94:	4b13      	ldr	r3, [pc, #76]	; (1a001fe4 <usbDeviceKeyboardInit+0x80>)
1a001f96:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Keyboard_SetReport;
1a001f98:	4b13      	ldr	r3, [pc, #76]	; (1a001fe8 <usbDeviceKeyboardInit+0x84>)
1a001f9a:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr  = Keyboard_EpIN_Hdlr;
1a001f9c:	4b13      	ldr	r3, [pc, #76]	; (1a001fec <usbDeviceKeyboardInit+0x88>)
1a001f9e:	930c      	str	r3, [sp, #48]	; 0x30

   /* Init reports_data */
   reports_data[0].len = Keyboard_ReportDescSize;
1a001fa0:	4b13      	ldr	r3, [pc, #76]	; (1a001ff0 <usbDeviceKeyboardInit+0x8c>)
1a001fa2:	881b      	ldrh	r3, [r3, #0]
1a001fa4:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a001fa8:	2400      	movs	r4, #0
1a001faa:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Keyboard_ReportDescriptor[0];
1a001fae:	4b11      	ldr	r3, [pc, #68]	; (1a001ff4 <usbDeviceKeyboardInit+0x90>)
1a001fb0:	9301      	str	r3, [sp, #4]
   hid_param.report_data  = reports_data;
1a001fb2:	f8cd d018 	str.w	sp, [sp, #24]

   ret = USBD_API->hid->init(hUsb, &hid_param);
1a001fb6:	4b10      	ldr	r3, [pc, #64]	; (1a001ff8 <usbDeviceKeyboardInit+0x94>)
1a001fb8:	681b      	ldr	r3, [r3, #0]
1a001fba:	691b      	ldr	r3, [r3, #16]
1a001fbc:	685b      	ldr	r3, [r3, #4]
1a001fbe:	a902      	add	r1, sp, #8
1a001fc0:	4628      	mov	r0, r5
1a001fc2:	4798      	blx	r3

   /* update memory variables */
   *mem_base = hid_param.mem_base;
1a001fc4:	9b02      	ldr	r3, [sp, #8]
1a001fc6:	6033      	str	r3, [r6, #0]
   *mem_size = hid_param.mem_size;
1a001fc8:	9b03      	ldr	r3, [sp, #12]
1a001fca:	603b      	str	r3, [r7, #0]

   /* store stack handle for later use. */
   g_keyBoard.hUsb = hUsb;
1a001fcc:	4b0b      	ldr	r3, [pc, #44]	; (1a001ffc <usbDeviceKeyboardInit+0x98>)
1a001fce:	601d      	str	r5, [r3, #0]
   g_keyBoard.tx_busy = 0;
1a001fd0:	731c      	strb	r4, [r3, #12]

   return ret;
}
1a001fd2:	b011      	add	sp, #68	; 0x44
1a001fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return ERR_FAILED;
1a001fd6:	f04f 30ff 	mov.w	r0, #4294967295
}
1a001fda:	4770      	bx	lr
      return ERR_FAILED;
1a001fdc:	f04f 30ff 	mov.w	r0, #4294967295
1a001fe0:	e7f7      	b.n	1a001fd2 <usbDeviceKeyboardInit+0x6e>
1a001fe2:	bf00      	nop
1a001fe4:	1a001f25 	.word	0x1a001f25
1a001fe8:	1a001edd 	.word	0x1a001edd
1a001fec:	1a001ea9 	.word	0x1a001ea9
1a001ff0:	1a002fba 	.word	0x1a002fba
1a001ff4:	1a002fbc 	.word	0x1a002fbc
1a001ff8:	10000174 	.word	0x10000174
1a001ffc:	10000148 	.word	0x10000148

1a002000 <EP0_patch>:
 * Private functions
 ****************************************************************************/

/* EP0_patch part of WORKAROUND for artf45032. */
ErrorCode_t EP0_patch(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a002000:	b510      	push	{r4, lr}
   switch (event) {
1a002002:	4613      	mov	r3, r2
1a002004:	b16a      	cbz	r2, 1a002022 <EP0_patch+0x22>
1a002006:	2a02      	cmp	r2, #2
1a002008:	d908      	bls.n	1a00201c <EP0_patch+0x1c>
1a00200a:	2a04      	cmp	r2, #4
1a00200c:	d109      	bne.n	1a002022 <EP0_patch+0x22>
   case USB_EVT_OUT_NAK:
      if (g_ep0RxBusy) {
1a00200e:	4a08      	ldr	r2, [pc, #32]	; (1a002030 <EP0_patch+0x30>)
1a002010:	6812      	ldr	r2, [r2, #0]
1a002012:	b95a      	cbnz	r2, 1a00202c <EP0_patch+0x2c>
         /* we already queued the buffer so ignore this NAK event. */
         return LPC_OK;
      }
      else {
         /* Mark EP0_RX buffer as busy and allow base handler to queue the buffer. */
         g_ep0RxBusy = 1;
1a002014:	4a06      	ldr	r2, [pc, #24]	; (1a002030 <EP0_patch+0x30>)
1a002016:	2401      	movs	r4, #1
1a002018:	6014      	str	r4, [r2, #0]
      }
      break;
1a00201a:	e002      	b.n	1a002022 <EP0_patch+0x22>

   case USB_EVT_SETUP:  /* reset the flag when new setup sequence starts */
   case USB_EVT_OUT:
      /* we received the packet so clear the flag. */
      g_ep0RxBusy = 0;
1a00201c:	4a04      	ldr	r2, [pc, #16]	; (1a002030 <EP0_patch+0x30>)
1a00201e:	2400      	movs	r4, #0
1a002020:	6014      	str	r4, [r2, #0]
      break;
1a002022:	461a      	mov	r2, r3
   }
   return g_Ep0BaseHdlr(hUsb, data, event);
1a002024:	4b03      	ldr	r3, [pc, #12]	; (1a002034 <EP0_patch+0x34>)
1a002026:	681b      	ldr	r3, [r3, #0]
1a002028:	4798      	blx	r3
}
1a00202a:	bd10      	pop	{r4, pc}
         return LPC_OK;
1a00202c:	2000      	movs	r0, #0
1a00202e:	e7fc      	b.n	1a00202a <EP0_patch+0x2a>
1a002030:	10000160 	.word	0x10000160
1a002034:	1000015c 	.word	0x1000015c

1a002038 <usbDeviceLpcInterruptPrioritySet>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a002038:	0140      	lsls	r0, r0, #5
1a00203a:	b2c0      	uxtb	r0, r0
1a00203c:	4b01      	ldr	r3, [pc, #4]	; (1a002044 <usbDeviceLpcInterruptPrioritySet+0xc>)
1a00203e:	f883 0308 	strb.w	r0, [r3, #776]	; 0x308
   return ret;
}

static void usbDeviceLpcInterruptPrioritySet( uint32_t priority ){
   NVIC_SetPriority( LPC_USB_IRQ, priority );
}
1a002042:	4770      	bx	lr
1a002044:	e000e100 	.word	0xe000e100

1a002048 <usbDeviceLpcInterruptInit>:

static void usbDeviceLpcInterruptInit( void ){
1a002048:	b508      	push	{r3, lr}
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a00204a:	4b06      	ldr	r3, [pc, #24]	; (1a002064 <usbDeviceLpcInterruptInit+0x1c>)
1a00204c:	f44f 7280 	mov.w	r2, #256	; 0x100
1a002050:	601a      	str	r2, [r3, #0]
    /*  enable USB interrupts */
   NVIC_EnableIRQ( LPC_USB_IRQ );
   /* now connect */
   USBD_API->hw->Connect( g_hUsb, 1 );
1a002052:	4b05      	ldr	r3, [pc, #20]	; (1a002068 <usbDeviceLpcInterruptInit+0x20>)
1a002054:	681b      	ldr	r3, [r3, #0]
1a002056:	681b      	ldr	r3, [r3, #0]
1a002058:	689b      	ldr	r3, [r3, #8]
1a00205a:	2101      	movs	r1, #1
1a00205c:	4a03      	ldr	r2, [pc, #12]	; (1a00206c <usbDeviceLpcInterruptInit+0x24>)
1a00205e:	6810      	ldr	r0, [r2, #0]
1a002060:	4798      	blx	r3
}
1a002062:	bd08      	pop	{r3, pc}
1a002064:	e000e100 	.word	0xe000e100
1a002068:	10000174 	.word	0x10000174
1a00206c:	10000164 	.word	0x10000164

1a002070 <usbDeviceLpcInit>:
                                    USBD_API_INIT_PARAM_T* usb_param){
1a002070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002072:	4604      	mov	r4, r0
1a002074:	460d      	mov	r5, r1
   USB_init_pin_clk();
1a002076:	f7fe ff1d 	bl	1a000eb4 <Chip_USB0_Init>
   g_pUsbApi = (const USBD_API_T *) LPC_ROM_API->usbdApiBase;
1a00207a:	4b18      	ldr	r3, [pc, #96]	; (1a0020dc <usbDeviceLpcInit+0x6c>)
1a00207c:	69db      	ldr	r3, [r3, #28]
1a00207e:	4e18      	ldr	r6, [pc, #96]	; (1a0020e0 <usbDeviceLpcInit+0x70>)
1a002080:	6033      	str	r3, [r6, #0]
   uint8_t max_num_ep = usb_param->max_num_ep;
1a002082:	4628      	mov	r0, r5
1a002084:	f810 7f0c 	ldrb.w	r7, [r0, #12]!
   memset((void *) usb_param, 0, sizeof(USBD_API_INIT_PARAM_T));   
1a002088:	2238      	movs	r2, #56	; 0x38
1a00208a:	2100      	movs	r1, #0
1a00208c:	f000 fc83 	bl	1a002996 <memset>
   usb_param->usb_reg_base = LPC_USB_BASE;
1a002090:	4b14      	ldr	r3, [pc, #80]	; (1a0020e4 <usbDeviceLpcInit+0x74>)
1a002092:	602b      	str	r3, [r5, #0]
   usb_param->mem_base = USB_STACK_MEM_BASE;
1a002094:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
1a002098:	606b      	str	r3, [r5, #4]
   usb_param->mem_size = USB_STACK_MEM_SIZE;   
1a00209a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a00209e:	60ab      	str	r3, [r5, #8]
   usb_param->max_num_ep = max_num_ep;
1a0020a0:	732f      	strb	r7, [r5, #12]
   desc->device_desc = (uint8_t *) USB_DeviceDescriptor;
1a0020a2:	4b11      	ldr	r3, [pc, #68]	; (1a0020e8 <usbDeviceLpcInit+0x78>)
1a0020a4:	6023      	str	r3, [r4, #0]
   desc->string_desc = (uint8_t *) USB_StringDescriptor;
1a0020a6:	4b11      	ldr	r3, [pc, #68]	; (1a0020ec <usbDeviceLpcInit+0x7c>)
1a0020a8:	6063      	str	r3, [r4, #4]
      desc->high_speed_desc = USB_HsConfigDescriptor;
1a0020aa:	4b11      	ldr	r3, [pc, #68]	; (1a0020f0 <usbDeviceLpcInit+0x80>)
1a0020ac:	60e3      	str	r3, [r4, #12]
      desc->full_speed_desc = USB_FsConfigDescriptor;
1a0020ae:	4b11      	ldr	r3, [pc, #68]	; (1a0020f4 <usbDeviceLpcInit+0x84>)
1a0020b0:	60a3      	str	r3, [r4, #8]
      desc->device_qualifier = (uint8_t *) USB_DeviceQualifier;
1a0020b2:	4b11      	ldr	r3, [pc, #68]	; (1a0020f8 <usbDeviceLpcInit+0x88>)
1a0020b4:	6123      	str	r3, [r4, #16]
   ret = USBD_API->hw->Init(&g_hUsb, desc, usb_param);
1a0020b6:	6833      	ldr	r3, [r6, #0]
1a0020b8:	681b      	ldr	r3, [r3, #0]
1a0020ba:	685b      	ldr	r3, [r3, #4]
1a0020bc:	462a      	mov	r2, r5
1a0020be:	4621      	mov	r1, r4
1a0020c0:	480e      	ldr	r0, [pc, #56]	; (1a0020fc <usbDeviceLpcInit+0x8c>)
1a0020c2:	4798      	blx	r3
   if (ret == LPC_OK) {      
1a0020c4:	4603      	mov	r3, r0
1a0020c6:	b930      	cbnz	r0, 1a0020d6 <usbDeviceLpcInit+0x66>
      pCtrl = (USB_CORE_CTRL_T *) g_hUsb; /* convert the handle to control structure */
1a0020c8:	4a0c      	ldr	r2, [pc, #48]	; (1a0020fc <usbDeviceLpcInit+0x8c>)
1a0020ca:	6812      	ldr	r2, [r2, #0]
      g_Ep0BaseHdlr = pCtrl->ep_event_hdlr[0];/* retrieve the default EP0_OUT handler */
1a0020cc:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a0020ce:	490c      	ldr	r1, [pc, #48]	; (1a002100 <usbDeviceLpcInit+0x90>)
1a0020d0:	6008      	str	r0, [r1, #0]
      pCtrl->ep_event_hdlr[0] = EP0_patch;/* set our patch routine as EP0_OUT handler */
1a0020d2:	490c      	ldr	r1, [pc, #48]	; (1a002104 <usbDeviceLpcInit+0x94>)
1a0020d4:	6591      	str	r1, [r2, #88]	; 0x58
}
1a0020d6:	4618      	mov	r0, r3
1a0020d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0020da:	bf00      	nop
1a0020dc:	10400100 	.word	0x10400100
1a0020e0:	10000174 	.word	0x10000174
1a0020e4:	40006000 	.word	0x40006000
1a0020e8:	1a002f18 	.word	0x1a002f18
1a0020ec:	1a002f38 	.word	0x1a002f38
1a0020f0:	10000024 	.word	0x10000024
1a0020f4:	10000000 	.word	0x10000000
1a0020f8:	1a002f2c 	.word	0x1a002f2c
1a0020fc:	10000164 	.word	0x10000164
1a002100:	1000015c 	.word	0x1000015c
1a002104:	1a002001 	.word	0x1a002001

1a002108 <USB0_IRQHandler>:
void USB_IRQHandler(void){
1a002108:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a00210a:	4b04      	ldr	r3, [pc, #16]	; (1a00211c <USB0_IRQHandler+0x14>)
1a00210c:	681b      	ldr	r3, [r3, #0]
1a00210e:	681b      	ldr	r3, [r3, #0]
1a002110:	68db      	ldr	r3, [r3, #12]
1a002112:	4a03      	ldr	r2, [pc, #12]	; (1a002120 <USB0_IRQHandler+0x18>)
1a002114:	6810      	ldr	r0, [r2, #0]
1a002116:	4798      	blx	r3
}
1a002118:	bd08      	pop	{r3, pc}
1a00211a:	bf00      	nop
1a00211c:	10000174 	.word	0x10000174
1a002120:	10000164 	.word	0x10000164

1a002124 <find_IntfDesc>:
   while (pD->bLength) {
1a002124:	e000      	b.n	1a002128 <find_IntfDesc+0x4>
      next_desc_adr = (uint32_t) pD + pD->bLength;
1a002126:	4418      	add	r0, r3
   while (pD->bLength) {
1a002128:	7803      	ldrb	r3, [r0, #0]
1a00212a:	b133      	cbz	r3, 1a00213a <find_IntfDesc+0x16>
      if (pD->bDescriptorType == USB_INTERFACE_DESCRIPTOR_TYPE) {
1a00212c:	7842      	ldrb	r2, [r0, #1]
1a00212e:	2a04      	cmp	r2, #4
1a002130:	d1f9      	bne.n	1a002126 <find_IntfDesc+0x2>
         if (pIntfDesc->bInterfaceClass == intfClass) {
1a002132:	7942      	ldrb	r2, [r0, #5]
1a002134:	428a      	cmp	r2, r1
1a002136:	d1f6      	bne.n	1a002126 <find_IntfDesc+0x2>
1a002138:	e000      	b.n	1a00213c <find_IntfDesc+0x18>
1a00213a:	2000      	movs	r0, #0
}
1a00213c:	4770      	bx	lr
1a00213e:	Address 0x1a00213e is out of bounds.


1a002140 <usbDeviceInit>:
bool_t usbDeviceInit( UsbSubClass_t subclass ){
1a002140:	b500      	push	{lr}
1a002142:	b097      	sub	sp, #92	; 0x5c
   switch(subclass){
1a002144:	2805      	cmp	r0, #5
1a002146:	d85c      	bhi.n	1a002202 <usbDeviceInit+0xc2>
1a002148:	e8df f000 	tbb	[pc, r0]
1a00214c:	37220a03 	.word	0x37220a03
1a002150:	563c      	.short	0x563c
         printf("USB_HID_MOUSE\r\n");
1a002152:	482e      	ldr	r0, [pc, #184]	; (1a00220c <usbDeviceInit+0xcc>)
1a002154:	f000 fd3e 	bl	1a002bd4 <puts>
   return FALSE;
1a002158:	2000      	movs	r0, #0
}
1a00215a:	b017      	add	sp, #92	; 0x5c
1a00215c:	f85d fb04 	ldr.w	pc, [sp], #4
         printf("USB_HID_KEYBOARD\r\n");
1a002160:	482b      	ldr	r0, [pc, #172]	; (1a002210 <usbDeviceInit+0xd0>)
1a002162:	f000 fd37 	bl	1a002bd4 <puts>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a002166:	2302      	movs	r3, #2
1a002168:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a00216c:	a905      	add	r1, sp, #20
1a00216e:	4668      	mov	r0, sp
1a002170:	f7ff ff7e 	bl	1a002070 <usbDeviceLpcInit>
         ret = usbDeviceKeyboardInit(
1a002174:	ab07      	add	r3, sp, #28
1a002176:	aa06      	add	r2, sp, #24
1a002178:	4926      	ldr	r1, [pc, #152]	; (1a002214 <usbDeviceInit+0xd4>)
1a00217a:	4827      	ldr	r0, [pc, #156]	; (1a002218 <usbDeviceInit+0xd8>)
1a00217c:	6800      	ldr	r0, [r0, #0]
1a00217e:	f7ff fef1 	bl	1a001f64 <usbDeviceKeyboardInit>
         if (ret == LPC_OK) {
1a002182:	b108      	cbz	r0, 1a002188 <usbDeviceInit+0x48>
   return FALSE;
1a002184:	2000      	movs	r0, #0
1a002186:	e7e8      	b.n	1a00215a <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a002188:	f7ff ff5e 	bl	1a002048 <usbDeviceLpcInterruptInit>
            return TRUE;
1a00218c:	2001      	movs	r0, #1
1a00218e:	e7e4      	b.n	1a00215a <usbDeviceInit+0x1a>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a002190:	2302      	movs	r3, #2
1a002192:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a002196:	a905      	add	r1, sp, #20
1a002198:	4668      	mov	r0, sp
1a00219a:	f7ff ff69 	bl	1a002070 <usbDeviceLpcInit>
         ret = usbDeviceGamepadInit(
1a00219e:	ab07      	add	r3, sp, #28
1a0021a0:	aa06      	add	r2, sp, #24
1a0021a2:	491c      	ldr	r1, [pc, #112]	; (1a002214 <usbDeviceInit+0xd4>)
1a0021a4:	481c      	ldr	r0, [pc, #112]	; (1a002218 <usbDeviceInit+0xd8>)
1a0021a6:	6800      	ldr	r0, [r0, #0]
1a0021a8:	f7fe f992 	bl	1a0004d0 <usbDeviceGamepadInit>
         if (ret == LPC_OK) {
1a0021ac:	b108      	cbz	r0, 1a0021b2 <usbDeviceInit+0x72>
   return FALSE;
1a0021ae:	2000      	movs	r0, #0
1a0021b0:	e7d3      	b.n	1a00215a <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a0021b2:	f7ff ff49 	bl	1a002048 <usbDeviceLpcInterruptInit>
            return TRUE;
1a0021b6:	2001      	movs	r0, #1
1a0021b8:	e7cf      	b.n	1a00215a <usbDeviceInit+0x1a>
         printf("USB_HID_GENERIC\r\n");
1a0021ba:	4818      	ldr	r0, [pc, #96]	; (1a00221c <usbDeviceInit+0xdc>)
1a0021bc:	f000 fd0a 	bl	1a002bd4 <puts>
   return FALSE;
1a0021c0:	2000      	movs	r0, #0
      break;
1a0021c2:	e7ca      	b.n	1a00215a <usbDeviceInit+0x1a>
         printf("USB_CDC_UART\r\n");
1a0021c4:	4816      	ldr	r0, [pc, #88]	; (1a002220 <usbDeviceInit+0xe0>)
1a0021c6:	f000 fd05 	bl	1a002bd4 <puts>
         usb_param.max_num_ep = 4; // CDC Uart has 4 endpoints
1a0021ca:	2304      	movs	r3, #4
1a0021cc:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a0021d0:	a905      	add	r1, sp, #20
1a0021d2:	4668      	mov	r0, sp
1a0021d4:	f7ff ff4c 	bl	1a002070 <usbDeviceLpcInit>
         ret = cdcUartLpcInit(g_hUsb, &desc, &usb_param);
1a0021d8:	aa05      	add	r2, sp, #20
1a0021da:	4669      	mov	r1, sp
1a0021dc:	4b0e      	ldr	r3, [pc, #56]	; (1a002218 <usbDeviceInit+0xd8>)
1a0021de:	6818      	ldr	r0, [r3, #0]
1a0021e0:	f7ff fdf4 	bl	1a001dcc <cdcUartLpcInit>
         if (ret == LPC_OK) {
1a0021e4:	b108      	cbz	r0, 1a0021ea <usbDeviceInit+0xaa>
   return FALSE;
1a0021e6:	2000      	movs	r0, #0
1a0021e8:	e7b7      	b.n	1a00215a <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptPrioritySet(5); // FreeRTOS Requiere prioridad>=5
1a0021ea:	2005      	movs	r0, #5
1a0021ec:	f7ff ff24 	bl	1a002038 <usbDeviceLpcInterruptPrioritySet>
            usbDeviceLpcInterruptInit();      
1a0021f0:	f7ff ff2a 	bl	1a002048 <usbDeviceLpcInterruptInit>
            return TRUE;   
1a0021f4:	2001      	movs	r0, #1
1a0021f6:	e7b0      	b.n	1a00215a <usbDeviceInit+0x1a>
         printf("USB_MSC_DRIVE\r\n");
1a0021f8:	480a      	ldr	r0, [pc, #40]	; (1a002224 <usbDeviceInit+0xe4>)
1a0021fa:	f000 fceb 	bl	1a002bd4 <puts>
         return TRUE;
1a0021fe:	2001      	movs	r0, #1
1a002200:	e7ab      	b.n	1a00215a <usbDeviceInit+0x1a>
         printf("Error, you must use a valid USB device class\r\n");
1a002202:	4809      	ldr	r0, [pc, #36]	; (1a002228 <usbDeviceInit+0xe8>)
1a002204:	f000 fce6 	bl	1a002bd4 <puts>
         return TRUE;
1a002208:	2001      	movs	r0, #1
1a00220a:	e7a6      	b.n	1a00215a <usbDeviceInit+0x1a>
1a00220c:	1a0032c0 	.word	0x1a0032c0
1a002210:	1a0032d0 	.word	0x1a0032d0
1a002214:	10000009 	.word	0x10000009
1a002218:	10000164 	.word	0x10000164
1a00221c:	1a0032e4 	.word	0x1a0032e4
1a002220:	1a0032f8 	.word	0x1a0032f8
1a002224:	1a003308 	.word	0x1a003308
1a002228:	1a003318 	.word	0x1a003318

1a00222c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a00222c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00222e:	f7fe fe5b 	bl	1a000ee8 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a002232:	4b1a      	ldr	r3, [pc, #104]	; (1a00229c <boardInit+0x70>)
1a002234:	6818      	ldr	r0, [r3, #0]
1a002236:	f7ff fa7f 	bl	1a001738 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a00223a:	2001      	movs	r0, #1
1a00223c:	2100      	movs	r1, #0
1a00223e:	f7ff fc49 	bl	1a001ad4 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a002242:	2105      	movs	r1, #5
1a002244:	2000      	movs	r0, #0
1a002246:	f7ff fa9f 	bl	1a001788 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a00224a:	2100      	movs	r1, #0
1a00224c:	2024      	movs	r0, #36	; 0x24
1a00224e:	f7ff fa9b 	bl	1a001788 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a002252:	2100      	movs	r1, #0
1a002254:	2025      	movs	r0, #37	; 0x25
1a002256:	f7ff fa97 	bl	1a001788 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a00225a:	2100      	movs	r1, #0
1a00225c:	2026      	movs	r0, #38	; 0x26
1a00225e:	f7ff fa93 	bl	1a001788 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a002262:	2100      	movs	r1, #0
1a002264:	2027      	movs	r0, #39	; 0x27
1a002266:	f7ff fa8f 	bl	1a001788 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a00226a:	2101      	movs	r1, #1
1a00226c:	2028      	movs	r0, #40	; 0x28
1a00226e:	f7ff fa8b 	bl	1a001788 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a002272:	2101      	movs	r1, #1
1a002274:	2029      	movs	r0, #41	; 0x29
1a002276:	f7ff fa87 	bl	1a001788 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a00227a:	2101      	movs	r1, #1
1a00227c:	202a      	movs	r0, #42	; 0x2a
1a00227e:	f7ff fa83 	bl	1a001788 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a002282:	2101      	movs	r1, #1
1a002284:	202b      	movs	r0, #43	; 0x2b
1a002286:	f7ff fa7f 	bl	1a001788 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a00228a:	2101      	movs	r1, #1
1a00228c:	202c      	movs	r0, #44	; 0x2c
1a00228e:	f7ff fa7b 	bl	1a001788 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a002292:	2101      	movs	r1, #1
1a002294:	202d      	movs	r0, #45	; 0x2d
1a002296:	f7ff fa77 	bl	1a001788 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a00229a:	bd08      	pop	{r3, pc}
1a00229c:	10000170 	.word	0x10000170

1a0022a0 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay( tick_t duration_ms )
{
1a0022a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0022a4:	4680      	mov	r8, r0
1a0022a6:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a0022a8:	f7ff fc02 	bl	1a001ab0 <tickRead>
1a0022ac:	4606      	mov	r6, r0
1a0022ae:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration_ms/tickRateMS );
1a0022b0:	f7ff fbfe 	bl	1a001ab0 <tickRead>
1a0022b4:	1b84      	subs	r4, r0, r6
1a0022b6:	eb61 0507 	sbc.w	r5, r1, r7
1a0022ba:	4b06      	ldr	r3, [pc, #24]	; (1a0022d4 <delay+0x34>)
1a0022bc:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0022c0:	4640      	mov	r0, r8
1a0022c2:	4649      	mov	r1, r9
1a0022c4:	f000 f808 	bl	1a0022d8 <__aeabi_uldivmod>
1a0022c8:	428d      	cmp	r5, r1
1a0022ca:	bf08      	it	eq
1a0022cc:	4284      	cmpeq	r4, r0
1a0022ce:	d3ef      	bcc.n	1a0022b0 <delay+0x10>
}
1a0022d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0022d4:	10000088 	.word	0x10000088

1a0022d8 <__aeabi_uldivmod>:
1a0022d8:	b953      	cbnz	r3, 1a0022f0 <__aeabi_uldivmod+0x18>
1a0022da:	b94a      	cbnz	r2, 1a0022f0 <__aeabi_uldivmod+0x18>
1a0022dc:	2900      	cmp	r1, #0
1a0022de:	bf08      	it	eq
1a0022e0:	2800      	cmpeq	r0, #0
1a0022e2:	bf1c      	itt	ne
1a0022e4:	f04f 31ff 	movne.w	r1, #4294967295
1a0022e8:	f04f 30ff 	movne.w	r0, #4294967295
1a0022ec:	f000 b974 	b.w	1a0025d8 <__aeabi_idiv0>
1a0022f0:	f1ad 0c08 	sub.w	ip, sp, #8
1a0022f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0022f8:	f000 f806 	bl	1a002308 <__udivmoddi4>
1a0022fc:	f8dd e004 	ldr.w	lr, [sp, #4]
1a002300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002304:	b004      	add	sp, #16
1a002306:	4770      	bx	lr

1a002308 <__udivmoddi4>:
1a002308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00230c:	9e08      	ldr	r6, [sp, #32]
1a00230e:	4604      	mov	r4, r0
1a002310:	4688      	mov	r8, r1
1a002312:	2b00      	cmp	r3, #0
1a002314:	f040 8085 	bne.w	1a002422 <__udivmoddi4+0x11a>
1a002318:	428a      	cmp	r2, r1
1a00231a:	4615      	mov	r5, r2
1a00231c:	d948      	bls.n	1a0023b0 <__udivmoddi4+0xa8>
1a00231e:	fab2 f282 	clz	r2, r2
1a002322:	b14a      	cbz	r2, 1a002338 <__udivmoddi4+0x30>
1a002324:	f1c2 0720 	rsb	r7, r2, #32
1a002328:	fa01 f302 	lsl.w	r3, r1, r2
1a00232c:	fa20 f707 	lsr.w	r7, r0, r7
1a002330:	4095      	lsls	r5, r2
1a002332:	ea47 0803 	orr.w	r8, r7, r3
1a002336:	4094      	lsls	r4, r2
1a002338:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00233c:	0c23      	lsrs	r3, r4, #16
1a00233e:	fbb8 f7fe 	udiv	r7, r8, lr
1a002342:	fa1f fc85 	uxth.w	ip, r5
1a002346:	fb0e 8817 	mls	r8, lr, r7, r8
1a00234a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00234e:	fb07 f10c 	mul.w	r1, r7, ip
1a002352:	4299      	cmp	r1, r3
1a002354:	d909      	bls.n	1a00236a <__udivmoddi4+0x62>
1a002356:	18eb      	adds	r3, r5, r3
1a002358:	f107 30ff 	add.w	r0, r7, #4294967295
1a00235c:	f080 80e3 	bcs.w	1a002526 <__udivmoddi4+0x21e>
1a002360:	4299      	cmp	r1, r3
1a002362:	f240 80e0 	bls.w	1a002526 <__udivmoddi4+0x21e>
1a002366:	3f02      	subs	r7, #2
1a002368:	442b      	add	r3, r5
1a00236a:	1a5b      	subs	r3, r3, r1
1a00236c:	b2a4      	uxth	r4, r4
1a00236e:	fbb3 f0fe 	udiv	r0, r3, lr
1a002372:	fb0e 3310 	mls	r3, lr, r0, r3
1a002376:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00237a:	fb00 fc0c 	mul.w	ip, r0, ip
1a00237e:	45a4      	cmp	ip, r4
1a002380:	d909      	bls.n	1a002396 <__udivmoddi4+0x8e>
1a002382:	192c      	adds	r4, r5, r4
1a002384:	f100 33ff 	add.w	r3, r0, #4294967295
1a002388:	f080 80cb 	bcs.w	1a002522 <__udivmoddi4+0x21a>
1a00238c:	45a4      	cmp	ip, r4
1a00238e:	f240 80c8 	bls.w	1a002522 <__udivmoddi4+0x21a>
1a002392:	3802      	subs	r0, #2
1a002394:	442c      	add	r4, r5
1a002396:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a00239a:	eba4 040c 	sub.w	r4, r4, ip
1a00239e:	2700      	movs	r7, #0
1a0023a0:	b11e      	cbz	r6, 1a0023aa <__udivmoddi4+0xa2>
1a0023a2:	40d4      	lsrs	r4, r2
1a0023a4:	2300      	movs	r3, #0
1a0023a6:	e9c6 4300 	strd	r4, r3, [r6]
1a0023aa:	4639      	mov	r1, r7
1a0023ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0023b0:	2a00      	cmp	r2, #0
1a0023b2:	d053      	beq.n	1a00245c <__udivmoddi4+0x154>
1a0023b4:	fab2 f282 	clz	r2, r2
1a0023b8:	2a00      	cmp	r2, #0
1a0023ba:	f040 80b6 	bne.w	1a00252a <__udivmoddi4+0x222>
1a0023be:	1b49      	subs	r1, r1, r5
1a0023c0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0023c4:	fa1f f885 	uxth.w	r8, r5
1a0023c8:	2701      	movs	r7, #1
1a0023ca:	fbb1 fcfe 	udiv	ip, r1, lr
1a0023ce:	0c23      	lsrs	r3, r4, #16
1a0023d0:	fb0e 111c 	mls	r1, lr, ip, r1
1a0023d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0023d8:	fb08 f10c 	mul.w	r1, r8, ip
1a0023dc:	4299      	cmp	r1, r3
1a0023de:	d907      	bls.n	1a0023f0 <__udivmoddi4+0xe8>
1a0023e0:	18eb      	adds	r3, r5, r3
1a0023e2:	f10c 30ff 	add.w	r0, ip, #4294967295
1a0023e6:	d202      	bcs.n	1a0023ee <__udivmoddi4+0xe6>
1a0023e8:	4299      	cmp	r1, r3
1a0023ea:	f200 80ec 	bhi.w	1a0025c6 <__udivmoddi4+0x2be>
1a0023ee:	4684      	mov	ip, r0
1a0023f0:	1a59      	subs	r1, r3, r1
1a0023f2:	b2a3      	uxth	r3, r4
1a0023f4:	fbb1 f0fe 	udiv	r0, r1, lr
1a0023f8:	fb0e 1410 	mls	r4, lr, r0, r1
1a0023fc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a002400:	fb08 f800 	mul.w	r8, r8, r0
1a002404:	45a0      	cmp	r8, r4
1a002406:	d907      	bls.n	1a002418 <__udivmoddi4+0x110>
1a002408:	192c      	adds	r4, r5, r4
1a00240a:	f100 33ff 	add.w	r3, r0, #4294967295
1a00240e:	d202      	bcs.n	1a002416 <__udivmoddi4+0x10e>
1a002410:	45a0      	cmp	r8, r4
1a002412:	f200 80dc 	bhi.w	1a0025ce <__udivmoddi4+0x2c6>
1a002416:	4618      	mov	r0, r3
1a002418:	eba4 0408 	sub.w	r4, r4, r8
1a00241c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a002420:	e7be      	b.n	1a0023a0 <__udivmoddi4+0x98>
1a002422:	428b      	cmp	r3, r1
1a002424:	d908      	bls.n	1a002438 <__udivmoddi4+0x130>
1a002426:	2e00      	cmp	r6, #0
1a002428:	d078      	beq.n	1a00251c <__udivmoddi4+0x214>
1a00242a:	2700      	movs	r7, #0
1a00242c:	e9c6 0100 	strd	r0, r1, [r6]
1a002430:	4638      	mov	r0, r7
1a002432:	4639      	mov	r1, r7
1a002434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002438:	fab3 f783 	clz	r7, r3
1a00243c:	b97f      	cbnz	r7, 1a00245e <__udivmoddi4+0x156>
1a00243e:	428b      	cmp	r3, r1
1a002440:	d302      	bcc.n	1a002448 <__udivmoddi4+0x140>
1a002442:	4282      	cmp	r2, r0
1a002444:	f200 80bd 	bhi.w	1a0025c2 <__udivmoddi4+0x2ba>
1a002448:	1a84      	subs	r4, r0, r2
1a00244a:	eb61 0303 	sbc.w	r3, r1, r3
1a00244e:	2001      	movs	r0, #1
1a002450:	4698      	mov	r8, r3
1a002452:	2e00      	cmp	r6, #0
1a002454:	d0a9      	beq.n	1a0023aa <__udivmoddi4+0xa2>
1a002456:	e9c6 4800 	strd	r4, r8, [r6]
1a00245a:	e7a6      	b.n	1a0023aa <__udivmoddi4+0xa2>
1a00245c:	deff      	udf	#255	; 0xff
1a00245e:	f1c7 0520 	rsb	r5, r7, #32
1a002462:	40bb      	lsls	r3, r7
1a002464:	fa22 fc05 	lsr.w	ip, r2, r5
1a002468:	ea4c 0c03 	orr.w	ip, ip, r3
1a00246c:	fa01 f407 	lsl.w	r4, r1, r7
1a002470:	fa20 f805 	lsr.w	r8, r0, r5
1a002474:	fa21 f305 	lsr.w	r3, r1, r5
1a002478:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a00247c:	ea48 0404 	orr.w	r4, r8, r4
1a002480:	fbb3 f9fe 	udiv	r9, r3, lr
1a002484:	0c21      	lsrs	r1, r4, #16
1a002486:	fb0e 3319 	mls	r3, lr, r9, r3
1a00248a:	fa1f f88c 	uxth.w	r8, ip
1a00248e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a002492:	fb09 fa08 	mul.w	sl, r9, r8
1a002496:	459a      	cmp	sl, r3
1a002498:	fa02 f207 	lsl.w	r2, r2, r7
1a00249c:	fa00 f107 	lsl.w	r1, r0, r7
1a0024a0:	d90b      	bls.n	1a0024ba <__udivmoddi4+0x1b2>
1a0024a2:	eb1c 0303 	adds.w	r3, ip, r3
1a0024a6:	f109 30ff 	add.w	r0, r9, #4294967295
1a0024aa:	f080 8088 	bcs.w	1a0025be <__udivmoddi4+0x2b6>
1a0024ae:	459a      	cmp	sl, r3
1a0024b0:	f240 8085 	bls.w	1a0025be <__udivmoddi4+0x2b6>
1a0024b4:	f1a9 0902 	sub.w	r9, r9, #2
1a0024b8:	4463      	add	r3, ip
1a0024ba:	eba3 030a 	sub.w	r3, r3, sl
1a0024be:	b2a4      	uxth	r4, r4
1a0024c0:	fbb3 f0fe 	udiv	r0, r3, lr
1a0024c4:	fb0e 3310 	mls	r3, lr, r0, r3
1a0024c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0024cc:	fb00 f808 	mul.w	r8, r0, r8
1a0024d0:	45a0      	cmp	r8, r4
1a0024d2:	d908      	bls.n	1a0024e6 <__udivmoddi4+0x1de>
1a0024d4:	eb1c 0404 	adds.w	r4, ip, r4
1a0024d8:	f100 33ff 	add.w	r3, r0, #4294967295
1a0024dc:	d26b      	bcs.n	1a0025b6 <__udivmoddi4+0x2ae>
1a0024de:	45a0      	cmp	r8, r4
1a0024e0:	d969      	bls.n	1a0025b6 <__udivmoddi4+0x2ae>
1a0024e2:	3802      	subs	r0, #2
1a0024e4:	4464      	add	r4, ip
1a0024e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0024ea:	eba4 0408 	sub.w	r4, r4, r8
1a0024ee:	fba0 8902 	umull	r8, r9, r0, r2
1a0024f2:	454c      	cmp	r4, r9
1a0024f4:	46c6      	mov	lr, r8
1a0024f6:	464b      	mov	r3, r9
1a0024f8:	d354      	bcc.n	1a0025a4 <__udivmoddi4+0x29c>
1a0024fa:	d051      	beq.n	1a0025a0 <__udivmoddi4+0x298>
1a0024fc:	2e00      	cmp	r6, #0
1a0024fe:	d069      	beq.n	1a0025d4 <__udivmoddi4+0x2cc>
1a002500:	ebb1 020e 	subs.w	r2, r1, lr
1a002504:	eb64 0403 	sbc.w	r4, r4, r3
1a002508:	fa04 f505 	lsl.w	r5, r4, r5
1a00250c:	fa22 f307 	lsr.w	r3, r2, r7
1a002510:	40fc      	lsrs	r4, r7
1a002512:	431d      	orrs	r5, r3
1a002514:	e9c6 5400 	strd	r5, r4, [r6]
1a002518:	2700      	movs	r7, #0
1a00251a:	e746      	b.n	1a0023aa <__udivmoddi4+0xa2>
1a00251c:	4637      	mov	r7, r6
1a00251e:	4630      	mov	r0, r6
1a002520:	e743      	b.n	1a0023aa <__udivmoddi4+0xa2>
1a002522:	4618      	mov	r0, r3
1a002524:	e737      	b.n	1a002396 <__udivmoddi4+0x8e>
1a002526:	4607      	mov	r7, r0
1a002528:	e71f      	b.n	1a00236a <__udivmoddi4+0x62>
1a00252a:	f1c2 0320 	rsb	r3, r2, #32
1a00252e:	fa20 f703 	lsr.w	r7, r0, r3
1a002532:	4095      	lsls	r5, r2
1a002534:	fa01 f002 	lsl.w	r0, r1, r2
1a002538:	fa21 f303 	lsr.w	r3, r1, r3
1a00253c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002540:	4338      	orrs	r0, r7
1a002542:	0c01      	lsrs	r1, r0, #16
1a002544:	fbb3 f7fe 	udiv	r7, r3, lr
1a002548:	fa1f f885 	uxth.w	r8, r5
1a00254c:	fb0e 3317 	mls	r3, lr, r7, r3
1a002550:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a002554:	fb07 f308 	mul.w	r3, r7, r8
1a002558:	428b      	cmp	r3, r1
1a00255a:	fa04 f402 	lsl.w	r4, r4, r2
1a00255e:	d907      	bls.n	1a002570 <__udivmoddi4+0x268>
1a002560:	1869      	adds	r1, r5, r1
1a002562:	f107 3cff 	add.w	ip, r7, #4294967295
1a002566:	d228      	bcs.n	1a0025ba <__udivmoddi4+0x2b2>
1a002568:	428b      	cmp	r3, r1
1a00256a:	d926      	bls.n	1a0025ba <__udivmoddi4+0x2b2>
1a00256c:	3f02      	subs	r7, #2
1a00256e:	4429      	add	r1, r5
1a002570:	1acb      	subs	r3, r1, r3
1a002572:	b281      	uxth	r1, r0
1a002574:	fbb3 f0fe 	udiv	r0, r3, lr
1a002578:	fb0e 3310 	mls	r3, lr, r0, r3
1a00257c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a002580:	fb00 f308 	mul.w	r3, r0, r8
1a002584:	428b      	cmp	r3, r1
1a002586:	d907      	bls.n	1a002598 <__udivmoddi4+0x290>
1a002588:	1869      	adds	r1, r5, r1
1a00258a:	f100 3cff 	add.w	ip, r0, #4294967295
1a00258e:	d210      	bcs.n	1a0025b2 <__udivmoddi4+0x2aa>
1a002590:	428b      	cmp	r3, r1
1a002592:	d90e      	bls.n	1a0025b2 <__udivmoddi4+0x2aa>
1a002594:	3802      	subs	r0, #2
1a002596:	4429      	add	r1, r5
1a002598:	1ac9      	subs	r1, r1, r3
1a00259a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a00259e:	e714      	b.n	1a0023ca <__udivmoddi4+0xc2>
1a0025a0:	4541      	cmp	r1, r8
1a0025a2:	d2ab      	bcs.n	1a0024fc <__udivmoddi4+0x1f4>
1a0025a4:	ebb8 0e02 	subs.w	lr, r8, r2
1a0025a8:	eb69 020c 	sbc.w	r2, r9, ip
1a0025ac:	3801      	subs	r0, #1
1a0025ae:	4613      	mov	r3, r2
1a0025b0:	e7a4      	b.n	1a0024fc <__udivmoddi4+0x1f4>
1a0025b2:	4660      	mov	r0, ip
1a0025b4:	e7f0      	b.n	1a002598 <__udivmoddi4+0x290>
1a0025b6:	4618      	mov	r0, r3
1a0025b8:	e795      	b.n	1a0024e6 <__udivmoddi4+0x1de>
1a0025ba:	4667      	mov	r7, ip
1a0025bc:	e7d8      	b.n	1a002570 <__udivmoddi4+0x268>
1a0025be:	4681      	mov	r9, r0
1a0025c0:	e77b      	b.n	1a0024ba <__udivmoddi4+0x1b2>
1a0025c2:	4638      	mov	r0, r7
1a0025c4:	e745      	b.n	1a002452 <__udivmoddi4+0x14a>
1a0025c6:	f1ac 0c02 	sub.w	ip, ip, #2
1a0025ca:	442b      	add	r3, r5
1a0025cc:	e710      	b.n	1a0023f0 <__udivmoddi4+0xe8>
1a0025ce:	3802      	subs	r0, #2
1a0025d0:	442c      	add	r4, r5
1a0025d2:	e721      	b.n	1a002418 <__udivmoddi4+0x110>
1a0025d4:	4637      	mov	r7, r6
1a0025d6:	e6e8      	b.n	1a0023aa <__udivmoddi4+0xa2>

1a0025d8 <__aeabi_idiv0>:
1a0025d8:	4770      	bx	lr
1a0025da:	bf00      	nop

1a0025dc <__sflush_r>:
1a0025dc:	898a      	ldrh	r2, [r1, #12]
1a0025de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0025e2:	4605      	mov	r5, r0
1a0025e4:	0710      	lsls	r0, r2, #28
1a0025e6:	460c      	mov	r4, r1
1a0025e8:	d458      	bmi.n	1a00269c <__sflush_r+0xc0>
1a0025ea:	684b      	ldr	r3, [r1, #4]
1a0025ec:	2b00      	cmp	r3, #0
1a0025ee:	dc05      	bgt.n	1a0025fc <__sflush_r+0x20>
1a0025f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a0025f2:	2b00      	cmp	r3, #0
1a0025f4:	dc02      	bgt.n	1a0025fc <__sflush_r+0x20>
1a0025f6:	2000      	movs	r0, #0
1a0025f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0025fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0025fe:	2e00      	cmp	r6, #0
1a002600:	d0f9      	beq.n	1a0025f6 <__sflush_r+0x1a>
1a002602:	2300      	movs	r3, #0
1a002604:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a002608:	682f      	ldr	r7, [r5, #0]
1a00260a:	602b      	str	r3, [r5, #0]
1a00260c:	d032      	beq.n	1a002674 <__sflush_r+0x98>
1a00260e:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a002610:	89a3      	ldrh	r3, [r4, #12]
1a002612:	075a      	lsls	r2, r3, #29
1a002614:	d505      	bpl.n	1a002622 <__sflush_r+0x46>
1a002616:	6863      	ldr	r3, [r4, #4]
1a002618:	1ac0      	subs	r0, r0, r3
1a00261a:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a00261c:	b10b      	cbz	r3, 1a002622 <__sflush_r+0x46>
1a00261e:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a002620:	1ac0      	subs	r0, r0, r3
1a002622:	2300      	movs	r3, #0
1a002624:	4602      	mov	r2, r0
1a002626:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a002628:	6a21      	ldr	r1, [r4, #32]
1a00262a:	4628      	mov	r0, r5
1a00262c:	47b0      	blx	r6
1a00262e:	1c43      	adds	r3, r0, #1
1a002630:	89a3      	ldrh	r3, [r4, #12]
1a002632:	d106      	bne.n	1a002642 <__sflush_r+0x66>
1a002634:	6829      	ldr	r1, [r5, #0]
1a002636:	291d      	cmp	r1, #29
1a002638:	d849      	bhi.n	1a0026ce <__sflush_r+0xf2>
1a00263a:	4a2a      	ldr	r2, [pc, #168]	; (1a0026e4 <__sflush_r+0x108>)
1a00263c:	40ca      	lsrs	r2, r1
1a00263e:	07d6      	lsls	r6, r2, #31
1a002640:	d545      	bpl.n	1a0026ce <__sflush_r+0xf2>
1a002642:	2200      	movs	r2, #0
1a002644:	6062      	str	r2, [r4, #4]
1a002646:	04d9      	lsls	r1, r3, #19
1a002648:	6922      	ldr	r2, [r4, #16]
1a00264a:	6022      	str	r2, [r4, #0]
1a00264c:	d504      	bpl.n	1a002658 <__sflush_r+0x7c>
1a00264e:	1c42      	adds	r2, r0, #1
1a002650:	d101      	bne.n	1a002656 <__sflush_r+0x7a>
1a002652:	682b      	ldr	r3, [r5, #0]
1a002654:	b903      	cbnz	r3, 1a002658 <__sflush_r+0x7c>
1a002656:	6560      	str	r0, [r4, #84]	; 0x54
1a002658:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00265a:	602f      	str	r7, [r5, #0]
1a00265c:	2900      	cmp	r1, #0
1a00265e:	d0ca      	beq.n	1a0025f6 <__sflush_r+0x1a>
1a002660:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002664:	4299      	cmp	r1, r3
1a002666:	d002      	beq.n	1a00266e <__sflush_r+0x92>
1a002668:	4628      	mov	r0, r5
1a00266a:	f000 f99d 	bl	1a0029a8 <_free_r>
1a00266e:	2000      	movs	r0, #0
1a002670:	6360      	str	r0, [r4, #52]	; 0x34
1a002672:	e7c1      	b.n	1a0025f8 <__sflush_r+0x1c>
1a002674:	6a21      	ldr	r1, [r4, #32]
1a002676:	2301      	movs	r3, #1
1a002678:	4628      	mov	r0, r5
1a00267a:	47b0      	blx	r6
1a00267c:	1c41      	adds	r1, r0, #1
1a00267e:	d1c7      	bne.n	1a002610 <__sflush_r+0x34>
1a002680:	682b      	ldr	r3, [r5, #0]
1a002682:	2b00      	cmp	r3, #0
1a002684:	d0c4      	beq.n	1a002610 <__sflush_r+0x34>
1a002686:	2b1d      	cmp	r3, #29
1a002688:	d001      	beq.n	1a00268e <__sflush_r+0xb2>
1a00268a:	2b16      	cmp	r3, #22
1a00268c:	d101      	bne.n	1a002692 <__sflush_r+0xb6>
1a00268e:	602f      	str	r7, [r5, #0]
1a002690:	e7b1      	b.n	1a0025f6 <__sflush_r+0x1a>
1a002692:	89a3      	ldrh	r3, [r4, #12]
1a002694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002698:	81a3      	strh	r3, [r4, #12]
1a00269a:	e7ad      	b.n	1a0025f8 <__sflush_r+0x1c>
1a00269c:	690f      	ldr	r7, [r1, #16]
1a00269e:	2f00      	cmp	r7, #0
1a0026a0:	d0a9      	beq.n	1a0025f6 <__sflush_r+0x1a>
1a0026a2:	0793      	lsls	r3, r2, #30
1a0026a4:	680e      	ldr	r6, [r1, #0]
1a0026a6:	bf08      	it	eq
1a0026a8:	694b      	ldreq	r3, [r1, #20]
1a0026aa:	600f      	str	r7, [r1, #0]
1a0026ac:	bf18      	it	ne
1a0026ae:	2300      	movne	r3, #0
1a0026b0:	eba6 0807 	sub.w	r8, r6, r7
1a0026b4:	608b      	str	r3, [r1, #8]
1a0026b6:	f1b8 0f00 	cmp.w	r8, #0
1a0026ba:	dd9c      	ble.n	1a0025f6 <__sflush_r+0x1a>
1a0026bc:	4643      	mov	r3, r8
1a0026be:	463a      	mov	r2, r7
1a0026c0:	6a21      	ldr	r1, [r4, #32]
1a0026c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0026c4:	4628      	mov	r0, r5
1a0026c6:	47b0      	blx	r6
1a0026c8:	2800      	cmp	r0, #0
1a0026ca:	dc06      	bgt.n	1a0026da <__sflush_r+0xfe>
1a0026cc:	89a3      	ldrh	r3, [r4, #12]
1a0026ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0026d2:	81a3      	strh	r3, [r4, #12]
1a0026d4:	f04f 30ff 	mov.w	r0, #4294967295
1a0026d8:	e78e      	b.n	1a0025f8 <__sflush_r+0x1c>
1a0026da:	4407      	add	r7, r0
1a0026dc:	eba8 0800 	sub.w	r8, r8, r0
1a0026e0:	e7e9      	b.n	1a0026b6 <__sflush_r+0xda>
1a0026e2:	bf00      	nop
1a0026e4:	20400001 	.word	0x20400001

1a0026e8 <_fflush_r>:
1a0026e8:	b538      	push	{r3, r4, r5, lr}
1a0026ea:	690b      	ldr	r3, [r1, #16]
1a0026ec:	4605      	mov	r5, r0
1a0026ee:	460c      	mov	r4, r1
1a0026f0:	b913      	cbnz	r3, 1a0026f8 <_fflush_r+0x10>
1a0026f2:	2500      	movs	r5, #0
1a0026f4:	4628      	mov	r0, r5
1a0026f6:	bd38      	pop	{r3, r4, r5, pc}
1a0026f8:	b118      	cbz	r0, 1a002702 <_fflush_r+0x1a>
1a0026fa:	6983      	ldr	r3, [r0, #24]
1a0026fc:	b90b      	cbnz	r3, 1a002702 <_fflush_r+0x1a>
1a0026fe:	f000 f887 	bl	1a002810 <__sinit>
1a002702:	4b14      	ldr	r3, [pc, #80]	; (1a002754 <_fflush_r+0x6c>)
1a002704:	429c      	cmp	r4, r3
1a002706:	d11b      	bne.n	1a002740 <_fflush_r+0x58>
1a002708:	686c      	ldr	r4, [r5, #4]
1a00270a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00270e:	2b00      	cmp	r3, #0
1a002710:	d0ef      	beq.n	1a0026f2 <_fflush_r+0xa>
1a002712:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a002714:	07d0      	lsls	r0, r2, #31
1a002716:	d404      	bmi.n	1a002722 <_fflush_r+0x3a>
1a002718:	0599      	lsls	r1, r3, #22
1a00271a:	d402      	bmi.n	1a002722 <_fflush_r+0x3a>
1a00271c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00271e:	f000 f938 	bl	1a002992 <__retarget_lock_acquire_recursive>
1a002722:	4628      	mov	r0, r5
1a002724:	4621      	mov	r1, r4
1a002726:	f7ff ff59 	bl	1a0025dc <__sflush_r>
1a00272a:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a00272c:	07da      	lsls	r2, r3, #31
1a00272e:	4605      	mov	r5, r0
1a002730:	d4e0      	bmi.n	1a0026f4 <_fflush_r+0xc>
1a002732:	89a3      	ldrh	r3, [r4, #12]
1a002734:	059b      	lsls	r3, r3, #22
1a002736:	d4dd      	bmi.n	1a0026f4 <_fflush_r+0xc>
1a002738:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00273a:	f000 f92b 	bl	1a002994 <__retarget_lock_release_recursive>
1a00273e:	e7d9      	b.n	1a0026f4 <_fflush_r+0xc>
1a002740:	4b05      	ldr	r3, [pc, #20]	; (1a002758 <_fflush_r+0x70>)
1a002742:	429c      	cmp	r4, r3
1a002744:	d101      	bne.n	1a00274a <_fflush_r+0x62>
1a002746:	68ac      	ldr	r4, [r5, #8]
1a002748:	e7df      	b.n	1a00270a <_fflush_r+0x22>
1a00274a:	4b04      	ldr	r3, [pc, #16]	; (1a00275c <_fflush_r+0x74>)
1a00274c:	429c      	cmp	r4, r3
1a00274e:	bf08      	it	eq
1a002750:	68ec      	ldreq	r4, [r5, #12]
1a002752:	e7da      	b.n	1a00270a <_fflush_r+0x22>
1a002754:	1a003368 	.word	0x1a003368
1a002758:	1a003388 	.word	0x1a003388
1a00275c:	1a003348 	.word	0x1a003348

1a002760 <std>:
1a002760:	2300      	movs	r3, #0
1a002762:	b510      	push	{r4, lr}
1a002764:	4604      	mov	r4, r0
1a002766:	e9c0 3300 	strd	r3, r3, [r0]
1a00276a:	6083      	str	r3, [r0, #8]
1a00276c:	8181      	strh	r1, [r0, #12]
1a00276e:	6643      	str	r3, [r0, #100]	; 0x64
1a002770:	81c2      	strh	r2, [r0, #14]
1a002772:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a002776:	6183      	str	r3, [r0, #24]
1a002778:	4619      	mov	r1, r3
1a00277a:	2208      	movs	r2, #8
1a00277c:	305c      	adds	r0, #92	; 0x5c
1a00277e:	f000 f90a 	bl	1a002996 <memset>
1a002782:	4b05      	ldr	r3, [pc, #20]	; (1a002798 <std+0x38>)
1a002784:	6263      	str	r3, [r4, #36]	; 0x24
1a002786:	4b05      	ldr	r3, [pc, #20]	; (1a00279c <std+0x3c>)
1a002788:	62a3      	str	r3, [r4, #40]	; 0x28
1a00278a:	4b05      	ldr	r3, [pc, #20]	; (1a0027a0 <std+0x40>)
1a00278c:	62e3      	str	r3, [r4, #44]	; 0x2c
1a00278e:	4b05      	ldr	r3, [pc, #20]	; (1a0027a4 <std+0x44>)
1a002790:	6224      	str	r4, [r4, #32]
1a002792:	6323      	str	r3, [r4, #48]	; 0x30
1a002794:	bd10      	pop	{r4, pc}
1a002796:	bf00      	nop
1a002798:	1a002be5 	.word	0x1a002be5
1a00279c:	1a002c07 	.word	0x1a002c07
1a0027a0:	1a002c3f 	.word	0x1a002c3f
1a0027a4:	1a002c63 	.word	0x1a002c63

1a0027a8 <_cleanup_r>:
1a0027a8:	4901      	ldr	r1, [pc, #4]	; (1a0027b0 <_cleanup_r+0x8>)
1a0027aa:	f000 b8af 	b.w	1a00290c <_fwalk_reent>
1a0027ae:	bf00      	nop
1a0027b0:	1a0026e9 	.word	0x1a0026e9

1a0027b4 <__sfmoreglue>:
1a0027b4:	b570      	push	{r4, r5, r6, lr}
1a0027b6:	1e4a      	subs	r2, r1, #1
1a0027b8:	2568      	movs	r5, #104	; 0x68
1a0027ba:	4355      	muls	r5, r2
1a0027bc:	460e      	mov	r6, r1
1a0027be:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0027c2:	f000 f93f 	bl	1a002a44 <_malloc_r>
1a0027c6:	4604      	mov	r4, r0
1a0027c8:	b140      	cbz	r0, 1a0027dc <__sfmoreglue+0x28>
1a0027ca:	2100      	movs	r1, #0
1a0027cc:	e9c0 1600 	strd	r1, r6, [r0]
1a0027d0:	300c      	adds	r0, #12
1a0027d2:	60a0      	str	r0, [r4, #8]
1a0027d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0027d8:	f000 f8dd 	bl	1a002996 <memset>
1a0027dc:	4620      	mov	r0, r4
1a0027de:	bd70      	pop	{r4, r5, r6, pc}

1a0027e0 <__sfp_lock_acquire>:
1a0027e0:	4801      	ldr	r0, [pc, #4]	; (1a0027e8 <__sfp_lock_acquire+0x8>)
1a0027e2:	f000 b8d6 	b.w	1a002992 <__retarget_lock_acquire_recursive>
1a0027e6:	bf00      	nop
1a0027e8:	10000180 	.word	0x10000180

1a0027ec <__sfp_lock_release>:
1a0027ec:	4801      	ldr	r0, [pc, #4]	; (1a0027f4 <__sfp_lock_release+0x8>)
1a0027ee:	f000 b8d1 	b.w	1a002994 <__retarget_lock_release_recursive>
1a0027f2:	bf00      	nop
1a0027f4:	10000180 	.word	0x10000180

1a0027f8 <__sinit_lock_acquire>:
1a0027f8:	4801      	ldr	r0, [pc, #4]	; (1a002800 <__sinit_lock_acquire+0x8>)
1a0027fa:	f000 b8ca 	b.w	1a002992 <__retarget_lock_acquire_recursive>
1a0027fe:	bf00      	nop
1a002800:	1000017b 	.word	0x1000017b

1a002804 <__sinit_lock_release>:
1a002804:	4801      	ldr	r0, [pc, #4]	; (1a00280c <__sinit_lock_release+0x8>)
1a002806:	f000 b8c5 	b.w	1a002994 <__retarget_lock_release_recursive>
1a00280a:	bf00      	nop
1a00280c:	1000017b 	.word	0x1000017b

1a002810 <__sinit>:
1a002810:	b510      	push	{r4, lr}
1a002812:	4604      	mov	r4, r0
1a002814:	f7ff fff0 	bl	1a0027f8 <__sinit_lock_acquire>
1a002818:	69a3      	ldr	r3, [r4, #24]
1a00281a:	b11b      	cbz	r3, 1a002824 <__sinit+0x14>
1a00281c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a002820:	f7ff bff0 	b.w	1a002804 <__sinit_lock_release>
1a002824:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a002828:	6523      	str	r3, [r4, #80]	; 0x50
1a00282a:	4b13      	ldr	r3, [pc, #76]	; (1a002878 <__sinit+0x68>)
1a00282c:	4a13      	ldr	r2, [pc, #76]	; (1a00287c <__sinit+0x6c>)
1a00282e:	681b      	ldr	r3, [r3, #0]
1a002830:	62a2      	str	r2, [r4, #40]	; 0x28
1a002832:	42a3      	cmp	r3, r4
1a002834:	bf04      	itt	eq
1a002836:	2301      	moveq	r3, #1
1a002838:	61a3      	streq	r3, [r4, #24]
1a00283a:	4620      	mov	r0, r4
1a00283c:	f000 f820 	bl	1a002880 <__sfp>
1a002840:	6060      	str	r0, [r4, #4]
1a002842:	4620      	mov	r0, r4
1a002844:	f000 f81c 	bl	1a002880 <__sfp>
1a002848:	60a0      	str	r0, [r4, #8]
1a00284a:	4620      	mov	r0, r4
1a00284c:	f000 f818 	bl	1a002880 <__sfp>
1a002850:	2200      	movs	r2, #0
1a002852:	60e0      	str	r0, [r4, #12]
1a002854:	2104      	movs	r1, #4
1a002856:	6860      	ldr	r0, [r4, #4]
1a002858:	f7ff ff82 	bl	1a002760 <std>
1a00285c:	2201      	movs	r2, #1
1a00285e:	2109      	movs	r1, #9
1a002860:	68a0      	ldr	r0, [r4, #8]
1a002862:	f7ff ff7d 	bl	1a002760 <std>
1a002866:	2202      	movs	r2, #2
1a002868:	2112      	movs	r1, #18
1a00286a:	68e0      	ldr	r0, [r4, #12]
1a00286c:	f7ff ff78 	bl	1a002760 <std>
1a002870:	2301      	movs	r3, #1
1a002872:	61a3      	str	r3, [r4, #24]
1a002874:	e7d2      	b.n	1a00281c <__sinit+0xc>
1a002876:	bf00      	nop
1a002878:	1a0033a8 	.word	0x1a0033a8
1a00287c:	1a0027a9 	.word	0x1a0027a9

1a002880 <__sfp>:
1a002880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002882:	4607      	mov	r7, r0
1a002884:	f7ff ffac 	bl	1a0027e0 <__sfp_lock_acquire>
1a002888:	4b1e      	ldr	r3, [pc, #120]	; (1a002904 <__sfp+0x84>)
1a00288a:	681e      	ldr	r6, [r3, #0]
1a00288c:	69b3      	ldr	r3, [r6, #24]
1a00288e:	b913      	cbnz	r3, 1a002896 <__sfp+0x16>
1a002890:	4630      	mov	r0, r6
1a002892:	f7ff ffbd 	bl	1a002810 <__sinit>
1a002896:	3648      	adds	r6, #72	; 0x48
1a002898:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a00289c:	3b01      	subs	r3, #1
1a00289e:	d503      	bpl.n	1a0028a8 <__sfp+0x28>
1a0028a0:	6833      	ldr	r3, [r6, #0]
1a0028a2:	b30b      	cbz	r3, 1a0028e8 <__sfp+0x68>
1a0028a4:	6836      	ldr	r6, [r6, #0]
1a0028a6:	e7f7      	b.n	1a002898 <__sfp+0x18>
1a0028a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a0028ac:	b9d5      	cbnz	r5, 1a0028e4 <__sfp+0x64>
1a0028ae:	4b16      	ldr	r3, [pc, #88]	; (1a002908 <__sfp+0x88>)
1a0028b0:	60e3      	str	r3, [r4, #12]
1a0028b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a0028b6:	6665      	str	r5, [r4, #100]	; 0x64
1a0028b8:	f000 f86a 	bl	1a002990 <__retarget_lock_init_recursive>
1a0028bc:	f7ff ff96 	bl	1a0027ec <__sfp_lock_release>
1a0028c0:	6025      	str	r5, [r4, #0]
1a0028c2:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a0028c6:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a0028ca:	61a5      	str	r5, [r4, #24]
1a0028cc:	2208      	movs	r2, #8
1a0028ce:	4629      	mov	r1, r5
1a0028d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a0028d4:	f000 f85f 	bl	1a002996 <memset>
1a0028d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a0028dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a0028e0:	4620      	mov	r0, r4
1a0028e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0028e4:	3468      	adds	r4, #104	; 0x68
1a0028e6:	e7d9      	b.n	1a00289c <__sfp+0x1c>
1a0028e8:	2104      	movs	r1, #4
1a0028ea:	4638      	mov	r0, r7
1a0028ec:	f7ff ff62 	bl	1a0027b4 <__sfmoreglue>
1a0028f0:	4604      	mov	r4, r0
1a0028f2:	6030      	str	r0, [r6, #0]
1a0028f4:	2800      	cmp	r0, #0
1a0028f6:	d1d5      	bne.n	1a0028a4 <__sfp+0x24>
1a0028f8:	f7ff ff78 	bl	1a0027ec <__sfp_lock_release>
1a0028fc:	230c      	movs	r3, #12
1a0028fe:	603b      	str	r3, [r7, #0]
1a002900:	e7ee      	b.n	1a0028e0 <__sfp+0x60>
1a002902:	bf00      	nop
1a002904:	1a0033a8 	.word	0x1a0033a8
1a002908:	ffff0001 	.word	0xffff0001

1a00290c <_fwalk_reent>:
1a00290c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a002910:	4680      	mov	r8, r0
1a002912:	4689      	mov	r9, r1
1a002914:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a002918:	2600      	movs	r6, #0
1a00291a:	b914      	cbnz	r4, 1a002922 <_fwalk_reent+0x16>
1a00291c:	4630      	mov	r0, r6
1a00291e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a002922:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a002926:	3f01      	subs	r7, #1
1a002928:	d501      	bpl.n	1a00292e <_fwalk_reent+0x22>
1a00292a:	6824      	ldr	r4, [r4, #0]
1a00292c:	e7f5      	b.n	1a00291a <_fwalk_reent+0xe>
1a00292e:	89ab      	ldrh	r3, [r5, #12]
1a002930:	2b01      	cmp	r3, #1
1a002932:	d907      	bls.n	1a002944 <_fwalk_reent+0x38>
1a002934:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a002938:	3301      	adds	r3, #1
1a00293a:	d003      	beq.n	1a002944 <_fwalk_reent+0x38>
1a00293c:	4629      	mov	r1, r5
1a00293e:	4640      	mov	r0, r8
1a002940:	47c8      	blx	r9
1a002942:	4306      	orrs	r6, r0
1a002944:	3568      	adds	r5, #104	; 0x68
1a002946:	e7ee      	b.n	1a002926 <_fwalk_reent+0x1a>

1a002948 <__libc_init_array>:
1a002948:	b570      	push	{r4, r5, r6, lr}
1a00294a:	4d0d      	ldr	r5, [pc, #52]	; (1a002980 <__libc_init_array+0x38>)
1a00294c:	4c0d      	ldr	r4, [pc, #52]	; (1a002984 <__libc_init_array+0x3c>)
1a00294e:	1b64      	subs	r4, r4, r5
1a002950:	10a4      	asrs	r4, r4, #2
1a002952:	2600      	movs	r6, #0
1a002954:	42a6      	cmp	r6, r4
1a002956:	d109      	bne.n	1a00296c <__libc_init_array+0x24>
1a002958:	4d0b      	ldr	r5, [pc, #44]	; (1a002988 <__libc_init_array+0x40>)
1a00295a:	4c0c      	ldr	r4, [pc, #48]	; (1a00298c <__libc_init_array+0x44>)
1a00295c:	f7fd fe7b 	bl	1a000656 <_init>
1a002960:	1b64      	subs	r4, r4, r5
1a002962:	10a4      	asrs	r4, r4, #2
1a002964:	2600      	movs	r6, #0
1a002966:	42a6      	cmp	r6, r4
1a002968:	d105      	bne.n	1a002976 <__libc_init_array+0x2e>
1a00296a:	bd70      	pop	{r4, r5, r6, pc}
1a00296c:	f855 3b04 	ldr.w	r3, [r5], #4
1a002970:	4798      	blx	r3
1a002972:	3601      	adds	r6, #1
1a002974:	e7ee      	b.n	1a002954 <__libc_init_array+0xc>
1a002976:	f855 3b04 	ldr.w	r3, [r5], #4
1a00297a:	4798      	blx	r3
1a00297c:	3601      	adds	r6, #1
1a00297e:	e7f2      	b.n	1a002966 <__libc_init_array+0x1e>
1a002980:	1a0033ac 	.word	0x1a0033ac
1a002984:	1a0033ac 	.word	0x1a0033ac
1a002988:	1a0033ac 	.word	0x1a0033ac
1a00298c:	1a0033b0 	.word	0x1a0033b0

1a002990 <__retarget_lock_init_recursive>:
1a002990:	4770      	bx	lr

1a002992 <__retarget_lock_acquire_recursive>:
1a002992:	4770      	bx	lr

1a002994 <__retarget_lock_release_recursive>:
1a002994:	4770      	bx	lr

1a002996 <memset>:
1a002996:	4402      	add	r2, r0
1a002998:	4603      	mov	r3, r0
1a00299a:	4293      	cmp	r3, r2
1a00299c:	d100      	bne.n	1a0029a0 <memset+0xa>
1a00299e:	4770      	bx	lr
1a0029a0:	f803 1b01 	strb.w	r1, [r3], #1
1a0029a4:	e7f9      	b.n	1a00299a <memset+0x4>
1a0029a6:	Address 0x1a0029a6 is out of bounds.


1a0029a8 <_free_r>:
1a0029a8:	b538      	push	{r3, r4, r5, lr}
1a0029aa:	4605      	mov	r5, r0
1a0029ac:	2900      	cmp	r1, #0
1a0029ae:	d045      	beq.n	1a002a3c <_free_r+0x94>
1a0029b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0029b4:	1f0c      	subs	r4, r1, #4
1a0029b6:	2b00      	cmp	r3, #0
1a0029b8:	bfb8      	it	lt
1a0029ba:	18e4      	addlt	r4, r4, r3
1a0029bc:	f000 fa7a 	bl	1a002eb4 <__malloc_lock>
1a0029c0:	4a1f      	ldr	r2, [pc, #124]	; (1a002a40 <_free_r+0x98>)
1a0029c2:	6813      	ldr	r3, [r2, #0]
1a0029c4:	4610      	mov	r0, r2
1a0029c6:	b933      	cbnz	r3, 1a0029d6 <_free_r+0x2e>
1a0029c8:	6063      	str	r3, [r4, #4]
1a0029ca:	6014      	str	r4, [r2, #0]
1a0029cc:	4628      	mov	r0, r5
1a0029ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0029d2:	f000 ba75 	b.w	1a002ec0 <__malloc_unlock>
1a0029d6:	42a3      	cmp	r3, r4
1a0029d8:	d90c      	bls.n	1a0029f4 <_free_r+0x4c>
1a0029da:	6821      	ldr	r1, [r4, #0]
1a0029dc:	1862      	adds	r2, r4, r1
1a0029de:	4293      	cmp	r3, r2
1a0029e0:	bf04      	itt	eq
1a0029e2:	681a      	ldreq	r2, [r3, #0]
1a0029e4:	685b      	ldreq	r3, [r3, #4]
1a0029e6:	6063      	str	r3, [r4, #4]
1a0029e8:	bf04      	itt	eq
1a0029ea:	1852      	addeq	r2, r2, r1
1a0029ec:	6022      	streq	r2, [r4, #0]
1a0029ee:	6004      	str	r4, [r0, #0]
1a0029f0:	e7ec      	b.n	1a0029cc <_free_r+0x24>
1a0029f2:	4613      	mov	r3, r2
1a0029f4:	685a      	ldr	r2, [r3, #4]
1a0029f6:	b10a      	cbz	r2, 1a0029fc <_free_r+0x54>
1a0029f8:	42a2      	cmp	r2, r4
1a0029fa:	d9fa      	bls.n	1a0029f2 <_free_r+0x4a>
1a0029fc:	6819      	ldr	r1, [r3, #0]
1a0029fe:	1858      	adds	r0, r3, r1
1a002a00:	42a0      	cmp	r0, r4
1a002a02:	d10b      	bne.n	1a002a1c <_free_r+0x74>
1a002a04:	6820      	ldr	r0, [r4, #0]
1a002a06:	4401      	add	r1, r0
1a002a08:	1858      	adds	r0, r3, r1
1a002a0a:	4282      	cmp	r2, r0
1a002a0c:	6019      	str	r1, [r3, #0]
1a002a0e:	d1dd      	bne.n	1a0029cc <_free_r+0x24>
1a002a10:	6810      	ldr	r0, [r2, #0]
1a002a12:	6852      	ldr	r2, [r2, #4]
1a002a14:	605a      	str	r2, [r3, #4]
1a002a16:	4401      	add	r1, r0
1a002a18:	6019      	str	r1, [r3, #0]
1a002a1a:	e7d7      	b.n	1a0029cc <_free_r+0x24>
1a002a1c:	d902      	bls.n	1a002a24 <_free_r+0x7c>
1a002a1e:	230c      	movs	r3, #12
1a002a20:	602b      	str	r3, [r5, #0]
1a002a22:	e7d3      	b.n	1a0029cc <_free_r+0x24>
1a002a24:	6820      	ldr	r0, [r4, #0]
1a002a26:	1821      	adds	r1, r4, r0
1a002a28:	428a      	cmp	r2, r1
1a002a2a:	bf04      	itt	eq
1a002a2c:	6811      	ldreq	r1, [r2, #0]
1a002a2e:	6852      	ldreq	r2, [r2, #4]
1a002a30:	6062      	str	r2, [r4, #4]
1a002a32:	bf04      	itt	eq
1a002a34:	1809      	addeq	r1, r1, r0
1a002a36:	6021      	streq	r1, [r4, #0]
1a002a38:	605c      	str	r4, [r3, #4]
1a002a3a:	e7c7      	b.n	1a0029cc <_free_r+0x24>
1a002a3c:	bd38      	pop	{r3, r4, r5, pc}
1a002a3e:	bf00      	nop
1a002a40:	10000168 	.word	0x10000168

1a002a44 <_malloc_r>:
1a002a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002a46:	1ccd      	adds	r5, r1, #3
1a002a48:	f025 0503 	bic.w	r5, r5, #3
1a002a4c:	3508      	adds	r5, #8
1a002a4e:	2d0c      	cmp	r5, #12
1a002a50:	bf38      	it	cc
1a002a52:	250c      	movcc	r5, #12
1a002a54:	2d00      	cmp	r5, #0
1a002a56:	4606      	mov	r6, r0
1a002a58:	db01      	blt.n	1a002a5e <_malloc_r+0x1a>
1a002a5a:	42a9      	cmp	r1, r5
1a002a5c:	d903      	bls.n	1a002a66 <_malloc_r+0x22>
1a002a5e:	230c      	movs	r3, #12
1a002a60:	6033      	str	r3, [r6, #0]
1a002a62:	2000      	movs	r0, #0
1a002a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002a66:	f000 fa25 	bl	1a002eb4 <__malloc_lock>
1a002a6a:	4921      	ldr	r1, [pc, #132]	; (1a002af0 <_malloc_r+0xac>)
1a002a6c:	680a      	ldr	r2, [r1, #0]
1a002a6e:	4614      	mov	r4, r2
1a002a70:	b99c      	cbnz	r4, 1a002a9a <_malloc_r+0x56>
1a002a72:	4f20      	ldr	r7, [pc, #128]	; (1a002af4 <_malloc_r+0xb0>)
1a002a74:	683b      	ldr	r3, [r7, #0]
1a002a76:	b923      	cbnz	r3, 1a002a82 <_malloc_r+0x3e>
1a002a78:	4621      	mov	r1, r4
1a002a7a:	4630      	mov	r0, r6
1a002a7c:	f7fd fe40 	bl	1a000700 <_sbrk_r>
1a002a80:	6038      	str	r0, [r7, #0]
1a002a82:	4629      	mov	r1, r5
1a002a84:	4630      	mov	r0, r6
1a002a86:	f7fd fe3b 	bl	1a000700 <_sbrk_r>
1a002a8a:	1c43      	adds	r3, r0, #1
1a002a8c:	d123      	bne.n	1a002ad6 <_malloc_r+0x92>
1a002a8e:	230c      	movs	r3, #12
1a002a90:	6033      	str	r3, [r6, #0]
1a002a92:	4630      	mov	r0, r6
1a002a94:	f000 fa14 	bl	1a002ec0 <__malloc_unlock>
1a002a98:	e7e3      	b.n	1a002a62 <_malloc_r+0x1e>
1a002a9a:	6823      	ldr	r3, [r4, #0]
1a002a9c:	1b5b      	subs	r3, r3, r5
1a002a9e:	d417      	bmi.n	1a002ad0 <_malloc_r+0x8c>
1a002aa0:	2b0b      	cmp	r3, #11
1a002aa2:	d903      	bls.n	1a002aac <_malloc_r+0x68>
1a002aa4:	6023      	str	r3, [r4, #0]
1a002aa6:	441c      	add	r4, r3
1a002aa8:	6025      	str	r5, [r4, #0]
1a002aaa:	e004      	b.n	1a002ab6 <_malloc_r+0x72>
1a002aac:	6863      	ldr	r3, [r4, #4]
1a002aae:	42a2      	cmp	r2, r4
1a002ab0:	bf0c      	ite	eq
1a002ab2:	600b      	streq	r3, [r1, #0]
1a002ab4:	6053      	strne	r3, [r2, #4]
1a002ab6:	4630      	mov	r0, r6
1a002ab8:	f000 fa02 	bl	1a002ec0 <__malloc_unlock>
1a002abc:	f104 000b 	add.w	r0, r4, #11
1a002ac0:	1d23      	adds	r3, r4, #4
1a002ac2:	f020 0007 	bic.w	r0, r0, #7
1a002ac6:	1ac2      	subs	r2, r0, r3
1a002ac8:	d0cc      	beq.n	1a002a64 <_malloc_r+0x20>
1a002aca:	1a1b      	subs	r3, r3, r0
1a002acc:	50a3      	str	r3, [r4, r2]
1a002ace:	e7c9      	b.n	1a002a64 <_malloc_r+0x20>
1a002ad0:	4622      	mov	r2, r4
1a002ad2:	6864      	ldr	r4, [r4, #4]
1a002ad4:	e7cc      	b.n	1a002a70 <_malloc_r+0x2c>
1a002ad6:	1cc4      	adds	r4, r0, #3
1a002ad8:	f024 0403 	bic.w	r4, r4, #3
1a002adc:	42a0      	cmp	r0, r4
1a002ade:	d0e3      	beq.n	1a002aa8 <_malloc_r+0x64>
1a002ae0:	1a21      	subs	r1, r4, r0
1a002ae2:	4630      	mov	r0, r6
1a002ae4:	f7fd fe0c 	bl	1a000700 <_sbrk_r>
1a002ae8:	3001      	adds	r0, #1
1a002aea:	d1dd      	bne.n	1a002aa8 <_malloc_r+0x64>
1a002aec:	e7cf      	b.n	1a002a8e <_malloc_r+0x4a>
1a002aee:	bf00      	nop
1a002af0:	10000168 	.word	0x10000168
1a002af4:	1000016c 	.word	0x1000016c

1a002af8 <_puts_r>:
1a002af8:	b570      	push	{r4, r5, r6, lr}
1a002afa:	460e      	mov	r6, r1
1a002afc:	4605      	mov	r5, r0
1a002afe:	b118      	cbz	r0, 1a002b08 <_puts_r+0x10>
1a002b00:	6983      	ldr	r3, [r0, #24]
1a002b02:	b90b      	cbnz	r3, 1a002b08 <_puts_r+0x10>
1a002b04:	f7ff fe84 	bl	1a002810 <__sinit>
1a002b08:	69ab      	ldr	r3, [r5, #24]
1a002b0a:	68ac      	ldr	r4, [r5, #8]
1a002b0c:	b913      	cbnz	r3, 1a002b14 <_puts_r+0x1c>
1a002b0e:	4628      	mov	r0, r5
1a002b10:	f7ff fe7e 	bl	1a002810 <__sinit>
1a002b14:	4b2c      	ldr	r3, [pc, #176]	; (1a002bc8 <_puts_r+0xd0>)
1a002b16:	429c      	cmp	r4, r3
1a002b18:	d120      	bne.n	1a002b5c <_puts_r+0x64>
1a002b1a:	686c      	ldr	r4, [r5, #4]
1a002b1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002b1e:	07db      	lsls	r3, r3, #31
1a002b20:	d405      	bmi.n	1a002b2e <_puts_r+0x36>
1a002b22:	89a3      	ldrh	r3, [r4, #12]
1a002b24:	0598      	lsls	r0, r3, #22
1a002b26:	d402      	bmi.n	1a002b2e <_puts_r+0x36>
1a002b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002b2a:	f7ff ff32 	bl	1a002992 <__retarget_lock_acquire_recursive>
1a002b2e:	89a3      	ldrh	r3, [r4, #12]
1a002b30:	0719      	lsls	r1, r3, #28
1a002b32:	d51d      	bpl.n	1a002b70 <_puts_r+0x78>
1a002b34:	6923      	ldr	r3, [r4, #16]
1a002b36:	b1db      	cbz	r3, 1a002b70 <_puts_r+0x78>
1a002b38:	3e01      	subs	r6, #1
1a002b3a:	68a3      	ldr	r3, [r4, #8]
1a002b3c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a002b40:	3b01      	subs	r3, #1
1a002b42:	60a3      	str	r3, [r4, #8]
1a002b44:	bb39      	cbnz	r1, 1a002b96 <_puts_r+0x9e>
1a002b46:	2b00      	cmp	r3, #0
1a002b48:	da38      	bge.n	1a002bbc <_puts_r+0xc4>
1a002b4a:	4622      	mov	r2, r4
1a002b4c:	210a      	movs	r1, #10
1a002b4e:	4628      	mov	r0, r5
1a002b50:	f000 f88c 	bl	1a002c6c <__swbuf_r>
1a002b54:	3001      	adds	r0, #1
1a002b56:	d011      	beq.n	1a002b7c <_puts_r+0x84>
1a002b58:	250a      	movs	r5, #10
1a002b5a:	e011      	b.n	1a002b80 <_puts_r+0x88>
1a002b5c:	4b1b      	ldr	r3, [pc, #108]	; (1a002bcc <_puts_r+0xd4>)
1a002b5e:	429c      	cmp	r4, r3
1a002b60:	d101      	bne.n	1a002b66 <_puts_r+0x6e>
1a002b62:	68ac      	ldr	r4, [r5, #8]
1a002b64:	e7da      	b.n	1a002b1c <_puts_r+0x24>
1a002b66:	4b1a      	ldr	r3, [pc, #104]	; (1a002bd0 <_puts_r+0xd8>)
1a002b68:	429c      	cmp	r4, r3
1a002b6a:	bf08      	it	eq
1a002b6c:	68ec      	ldreq	r4, [r5, #12]
1a002b6e:	e7d5      	b.n	1a002b1c <_puts_r+0x24>
1a002b70:	4621      	mov	r1, r4
1a002b72:	4628      	mov	r0, r5
1a002b74:	f000 f8cc 	bl	1a002d10 <__swsetup_r>
1a002b78:	2800      	cmp	r0, #0
1a002b7a:	d0dd      	beq.n	1a002b38 <_puts_r+0x40>
1a002b7c:	f04f 35ff 	mov.w	r5, #4294967295
1a002b80:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002b82:	07da      	lsls	r2, r3, #31
1a002b84:	d405      	bmi.n	1a002b92 <_puts_r+0x9a>
1a002b86:	89a3      	ldrh	r3, [r4, #12]
1a002b88:	059b      	lsls	r3, r3, #22
1a002b8a:	d402      	bmi.n	1a002b92 <_puts_r+0x9a>
1a002b8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002b8e:	f7ff ff01 	bl	1a002994 <__retarget_lock_release_recursive>
1a002b92:	4628      	mov	r0, r5
1a002b94:	bd70      	pop	{r4, r5, r6, pc}
1a002b96:	2b00      	cmp	r3, #0
1a002b98:	da04      	bge.n	1a002ba4 <_puts_r+0xac>
1a002b9a:	69a2      	ldr	r2, [r4, #24]
1a002b9c:	429a      	cmp	r2, r3
1a002b9e:	dc06      	bgt.n	1a002bae <_puts_r+0xb6>
1a002ba0:	290a      	cmp	r1, #10
1a002ba2:	d004      	beq.n	1a002bae <_puts_r+0xb6>
1a002ba4:	6823      	ldr	r3, [r4, #0]
1a002ba6:	1c5a      	adds	r2, r3, #1
1a002ba8:	6022      	str	r2, [r4, #0]
1a002baa:	7019      	strb	r1, [r3, #0]
1a002bac:	e7c5      	b.n	1a002b3a <_puts_r+0x42>
1a002bae:	4622      	mov	r2, r4
1a002bb0:	4628      	mov	r0, r5
1a002bb2:	f000 f85b 	bl	1a002c6c <__swbuf_r>
1a002bb6:	3001      	adds	r0, #1
1a002bb8:	d1bf      	bne.n	1a002b3a <_puts_r+0x42>
1a002bba:	e7df      	b.n	1a002b7c <_puts_r+0x84>
1a002bbc:	6823      	ldr	r3, [r4, #0]
1a002bbe:	250a      	movs	r5, #10
1a002bc0:	1c5a      	adds	r2, r3, #1
1a002bc2:	6022      	str	r2, [r4, #0]
1a002bc4:	701d      	strb	r5, [r3, #0]
1a002bc6:	e7db      	b.n	1a002b80 <_puts_r+0x88>
1a002bc8:	1a003368 	.word	0x1a003368
1a002bcc:	1a003388 	.word	0x1a003388
1a002bd0:	1a003348 	.word	0x1a003348

1a002bd4 <puts>:
1a002bd4:	4b02      	ldr	r3, [pc, #8]	; (1a002be0 <puts+0xc>)
1a002bd6:	4601      	mov	r1, r0
1a002bd8:	6818      	ldr	r0, [r3, #0]
1a002bda:	f7ff bf8d 	b.w	1a002af8 <_puts_r>
1a002bde:	bf00      	nop
1a002be0:	10000090 	.word	0x10000090

1a002be4 <__sread>:
1a002be4:	b510      	push	{r4, lr}
1a002be6:	460c      	mov	r4, r1
1a002be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002bec:	f7fd fd4c 	bl	1a000688 <_read_r>
1a002bf0:	2800      	cmp	r0, #0
1a002bf2:	bfab      	itete	ge
1a002bf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a002bf6:	89a3      	ldrhlt	r3, [r4, #12]
1a002bf8:	181b      	addge	r3, r3, r0
1a002bfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002bfe:	bfac      	ite	ge
1a002c00:	6563      	strge	r3, [r4, #84]	; 0x54
1a002c02:	81a3      	strhlt	r3, [r4, #12]
1a002c04:	bd10      	pop	{r4, pc}

1a002c06 <__swrite>:
1a002c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002c0a:	461f      	mov	r7, r3
1a002c0c:	898b      	ldrh	r3, [r1, #12]
1a002c0e:	05db      	lsls	r3, r3, #23
1a002c10:	4605      	mov	r5, r0
1a002c12:	460c      	mov	r4, r1
1a002c14:	4616      	mov	r6, r2
1a002c16:	d505      	bpl.n	1a002c24 <__swrite+0x1e>
1a002c18:	2302      	movs	r3, #2
1a002c1a:	2200      	movs	r2, #0
1a002c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002c20:	f7fd fd2d 	bl	1a00067e <_lseek_r>
1a002c24:	89a3      	ldrh	r3, [r4, #12]
1a002c26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002c2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a002c2e:	81a3      	strh	r3, [r4, #12]
1a002c30:	4632      	mov	r2, r6
1a002c32:	463b      	mov	r3, r7
1a002c34:	4628      	mov	r0, r5
1a002c36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002c3a:	f7fd bd4c 	b.w	1a0006d6 <_write_r>

1a002c3e <__sseek>:
1a002c3e:	b510      	push	{r4, lr}
1a002c40:	460c      	mov	r4, r1
1a002c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002c46:	f7fd fd1a 	bl	1a00067e <_lseek_r>
1a002c4a:	1c43      	adds	r3, r0, #1
1a002c4c:	89a3      	ldrh	r3, [r4, #12]
1a002c4e:	bf15      	itete	ne
1a002c50:	6560      	strne	r0, [r4, #84]	; 0x54
1a002c52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a002c56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a002c5a:	81a3      	strheq	r3, [r4, #12]
1a002c5c:	bf18      	it	ne
1a002c5e:	81a3      	strhne	r3, [r4, #12]
1a002c60:	bd10      	pop	{r4, pc}

1a002c62 <__sclose>:
1a002c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002c66:	f7fd bcf7 	b.w	1a000658 <_close_r>
1a002c6a:	Address 0x1a002c6a is out of bounds.


1a002c6c <__swbuf_r>:
1a002c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002c6e:	460e      	mov	r6, r1
1a002c70:	4614      	mov	r4, r2
1a002c72:	4605      	mov	r5, r0
1a002c74:	b118      	cbz	r0, 1a002c7e <__swbuf_r+0x12>
1a002c76:	6983      	ldr	r3, [r0, #24]
1a002c78:	b90b      	cbnz	r3, 1a002c7e <__swbuf_r+0x12>
1a002c7a:	f7ff fdc9 	bl	1a002810 <__sinit>
1a002c7e:	4b21      	ldr	r3, [pc, #132]	; (1a002d04 <__swbuf_r+0x98>)
1a002c80:	429c      	cmp	r4, r3
1a002c82:	d12b      	bne.n	1a002cdc <__swbuf_r+0x70>
1a002c84:	686c      	ldr	r4, [r5, #4]
1a002c86:	69a3      	ldr	r3, [r4, #24]
1a002c88:	60a3      	str	r3, [r4, #8]
1a002c8a:	89a3      	ldrh	r3, [r4, #12]
1a002c8c:	071a      	lsls	r2, r3, #28
1a002c8e:	d52f      	bpl.n	1a002cf0 <__swbuf_r+0x84>
1a002c90:	6923      	ldr	r3, [r4, #16]
1a002c92:	b36b      	cbz	r3, 1a002cf0 <__swbuf_r+0x84>
1a002c94:	6923      	ldr	r3, [r4, #16]
1a002c96:	6820      	ldr	r0, [r4, #0]
1a002c98:	1ac0      	subs	r0, r0, r3
1a002c9a:	6963      	ldr	r3, [r4, #20]
1a002c9c:	b2f6      	uxtb	r6, r6
1a002c9e:	4283      	cmp	r3, r0
1a002ca0:	4637      	mov	r7, r6
1a002ca2:	dc04      	bgt.n	1a002cae <__swbuf_r+0x42>
1a002ca4:	4621      	mov	r1, r4
1a002ca6:	4628      	mov	r0, r5
1a002ca8:	f7ff fd1e 	bl	1a0026e8 <_fflush_r>
1a002cac:	bb30      	cbnz	r0, 1a002cfc <__swbuf_r+0x90>
1a002cae:	68a3      	ldr	r3, [r4, #8]
1a002cb0:	3b01      	subs	r3, #1
1a002cb2:	60a3      	str	r3, [r4, #8]
1a002cb4:	6823      	ldr	r3, [r4, #0]
1a002cb6:	1c5a      	adds	r2, r3, #1
1a002cb8:	6022      	str	r2, [r4, #0]
1a002cba:	701e      	strb	r6, [r3, #0]
1a002cbc:	6963      	ldr	r3, [r4, #20]
1a002cbe:	3001      	adds	r0, #1
1a002cc0:	4283      	cmp	r3, r0
1a002cc2:	d004      	beq.n	1a002cce <__swbuf_r+0x62>
1a002cc4:	89a3      	ldrh	r3, [r4, #12]
1a002cc6:	07db      	lsls	r3, r3, #31
1a002cc8:	d506      	bpl.n	1a002cd8 <__swbuf_r+0x6c>
1a002cca:	2e0a      	cmp	r6, #10
1a002ccc:	d104      	bne.n	1a002cd8 <__swbuf_r+0x6c>
1a002cce:	4621      	mov	r1, r4
1a002cd0:	4628      	mov	r0, r5
1a002cd2:	f7ff fd09 	bl	1a0026e8 <_fflush_r>
1a002cd6:	b988      	cbnz	r0, 1a002cfc <__swbuf_r+0x90>
1a002cd8:	4638      	mov	r0, r7
1a002cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002cdc:	4b0a      	ldr	r3, [pc, #40]	; (1a002d08 <__swbuf_r+0x9c>)
1a002cde:	429c      	cmp	r4, r3
1a002ce0:	d101      	bne.n	1a002ce6 <__swbuf_r+0x7a>
1a002ce2:	68ac      	ldr	r4, [r5, #8]
1a002ce4:	e7cf      	b.n	1a002c86 <__swbuf_r+0x1a>
1a002ce6:	4b09      	ldr	r3, [pc, #36]	; (1a002d0c <__swbuf_r+0xa0>)
1a002ce8:	429c      	cmp	r4, r3
1a002cea:	bf08      	it	eq
1a002cec:	68ec      	ldreq	r4, [r5, #12]
1a002cee:	e7ca      	b.n	1a002c86 <__swbuf_r+0x1a>
1a002cf0:	4621      	mov	r1, r4
1a002cf2:	4628      	mov	r0, r5
1a002cf4:	f000 f80c 	bl	1a002d10 <__swsetup_r>
1a002cf8:	2800      	cmp	r0, #0
1a002cfa:	d0cb      	beq.n	1a002c94 <__swbuf_r+0x28>
1a002cfc:	f04f 37ff 	mov.w	r7, #4294967295
1a002d00:	e7ea      	b.n	1a002cd8 <__swbuf_r+0x6c>
1a002d02:	bf00      	nop
1a002d04:	1a003368 	.word	0x1a003368
1a002d08:	1a003388 	.word	0x1a003388
1a002d0c:	1a003348 	.word	0x1a003348

1a002d10 <__swsetup_r>:
1a002d10:	4b32      	ldr	r3, [pc, #200]	; (1a002ddc <__swsetup_r+0xcc>)
1a002d12:	b570      	push	{r4, r5, r6, lr}
1a002d14:	681d      	ldr	r5, [r3, #0]
1a002d16:	4606      	mov	r6, r0
1a002d18:	460c      	mov	r4, r1
1a002d1a:	b125      	cbz	r5, 1a002d26 <__swsetup_r+0x16>
1a002d1c:	69ab      	ldr	r3, [r5, #24]
1a002d1e:	b913      	cbnz	r3, 1a002d26 <__swsetup_r+0x16>
1a002d20:	4628      	mov	r0, r5
1a002d22:	f7ff fd75 	bl	1a002810 <__sinit>
1a002d26:	4b2e      	ldr	r3, [pc, #184]	; (1a002de0 <__swsetup_r+0xd0>)
1a002d28:	429c      	cmp	r4, r3
1a002d2a:	d10f      	bne.n	1a002d4c <__swsetup_r+0x3c>
1a002d2c:	686c      	ldr	r4, [r5, #4]
1a002d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002d32:	b29a      	uxth	r2, r3
1a002d34:	0715      	lsls	r5, r2, #28
1a002d36:	d42c      	bmi.n	1a002d92 <__swsetup_r+0x82>
1a002d38:	06d0      	lsls	r0, r2, #27
1a002d3a:	d411      	bmi.n	1a002d60 <__swsetup_r+0x50>
1a002d3c:	2209      	movs	r2, #9
1a002d3e:	6032      	str	r2, [r6, #0]
1a002d40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002d44:	81a3      	strh	r3, [r4, #12]
1a002d46:	f04f 30ff 	mov.w	r0, #4294967295
1a002d4a:	e03e      	b.n	1a002dca <__swsetup_r+0xba>
1a002d4c:	4b25      	ldr	r3, [pc, #148]	; (1a002de4 <__swsetup_r+0xd4>)
1a002d4e:	429c      	cmp	r4, r3
1a002d50:	d101      	bne.n	1a002d56 <__swsetup_r+0x46>
1a002d52:	68ac      	ldr	r4, [r5, #8]
1a002d54:	e7eb      	b.n	1a002d2e <__swsetup_r+0x1e>
1a002d56:	4b24      	ldr	r3, [pc, #144]	; (1a002de8 <__swsetup_r+0xd8>)
1a002d58:	429c      	cmp	r4, r3
1a002d5a:	bf08      	it	eq
1a002d5c:	68ec      	ldreq	r4, [r5, #12]
1a002d5e:	e7e6      	b.n	1a002d2e <__swsetup_r+0x1e>
1a002d60:	0751      	lsls	r1, r2, #29
1a002d62:	d512      	bpl.n	1a002d8a <__swsetup_r+0x7a>
1a002d64:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002d66:	b141      	cbz	r1, 1a002d7a <__swsetup_r+0x6a>
1a002d68:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002d6c:	4299      	cmp	r1, r3
1a002d6e:	d002      	beq.n	1a002d76 <__swsetup_r+0x66>
1a002d70:	4630      	mov	r0, r6
1a002d72:	f7ff fe19 	bl	1a0029a8 <_free_r>
1a002d76:	2300      	movs	r3, #0
1a002d78:	6363      	str	r3, [r4, #52]	; 0x34
1a002d7a:	89a3      	ldrh	r3, [r4, #12]
1a002d7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a002d80:	81a3      	strh	r3, [r4, #12]
1a002d82:	2300      	movs	r3, #0
1a002d84:	6063      	str	r3, [r4, #4]
1a002d86:	6923      	ldr	r3, [r4, #16]
1a002d88:	6023      	str	r3, [r4, #0]
1a002d8a:	89a3      	ldrh	r3, [r4, #12]
1a002d8c:	f043 0308 	orr.w	r3, r3, #8
1a002d90:	81a3      	strh	r3, [r4, #12]
1a002d92:	6923      	ldr	r3, [r4, #16]
1a002d94:	b94b      	cbnz	r3, 1a002daa <__swsetup_r+0x9a>
1a002d96:	89a3      	ldrh	r3, [r4, #12]
1a002d98:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a002d9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a002da0:	d003      	beq.n	1a002daa <__swsetup_r+0x9a>
1a002da2:	4621      	mov	r1, r4
1a002da4:	4630      	mov	r0, r6
1a002da6:	f000 f845 	bl	1a002e34 <__smakebuf_r>
1a002daa:	89a2      	ldrh	r2, [r4, #12]
1a002dac:	f012 0301 	ands.w	r3, r2, #1
1a002db0:	d00c      	beq.n	1a002dcc <__swsetup_r+0xbc>
1a002db2:	2300      	movs	r3, #0
1a002db4:	60a3      	str	r3, [r4, #8]
1a002db6:	6963      	ldr	r3, [r4, #20]
1a002db8:	425b      	negs	r3, r3
1a002dba:	61a3      	str	r3, [r4, #24]
1a002dbc:	6923      	ldr	r3, [r4, #16]
1a002dbe:	b953      	cbnz	r3, 1a002dd6 <__swsetup_r+0xc6>
1a002dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002dc4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a002dc8:	d1ba      	bne.n	1a002d40 <__swsetup_r+0x30>
1a002dca:	bd70      	pop	{r4, r5, r6, pc}
1a002dcc:	0792      	lsls	r2, r2, #30
1a002dce:	bf58      	it	pl
1a002dd0:	6963      	ldrpl	r3, [r4, #20]
1a002dd2:	60a3      	str	r3, [r4, #8]
1a002dd4:	e7f2      	b.n	1a002dbc <__swsetup_r+0xac>
1a002dd6:	2000      	movs	r0, #0
1a002dd8:	e7f7      	b.n	1a002dca <__swsetup_r+0xba>
1a002dda:	bf00      	nop
1a002ddc:	10000090 	.word	0x10000090
1a002de0:	1a003368 	.word	0x1a003368
1a002de4:	1a003388 	.word	0x1a003388
1a002de8:	1a003348 	.word	0x1a003348

1a002dec <__swhatbuf_r>:
1a002dec:	b570      	push	{r4, r5, r6, lr}
1a002dee:	460e      	mov	r6, r1
1a002df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002df4:	2900      	cmp	r1, #0
1a002df6:	b096      	sub	sp, #88	; 0x58
1a002df8:	4614      	mov	r4, r2
1a002dfa:	461d      	mov	r5, r3
1a002dfc:	da07      	bge.n	1a002e0e <__swhatbuf_r+0x22>
1a002dfe:	2300      	movs	r3, #0
1a002e00:	602b      	str	r3, [r5, #0]
1a002e02:	89b3      	ldrh	r3, [r6, #12]
1a002e04:	061a      	lsls	r2, r3, #24
1a002e06:	d410      	bmi.n	1a002e2a <__swhatbuf_r+0x3e>
1a002e08:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a002e0c:	e00e      	b.n	1a002e2c <__swhatbuf_r+0x40>
1a002e0e:	466a      	mov	r2, sp
1a002e10:	f7fd fc27 	bl	1a000662 <_fstat_r>
1a002e14:	2800      	cmp	r0, #0
1a002e16:	dbf2      	blt.n	1a002dfe <__swhatbuf_r+0x12>
1a002e18:	9a01      	ldr	r2, [sp, #4]
1a002e1a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a002e1e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a002e22:	425a      	negs	r2, r3
1a002e24:	415a      	adcs	r2, r3
1a002e26:	602a      	str	r2, [r5, #0]
1a002e28:	e7ee      	b.n	1a002e08 <__swhatbuf_r+0x1c>
1a002e2a:	2340      	movs	r3, #64	; 0x40
1a002e2c:	2000      	movs	r0, #0
1a002e2e:	6023      	str	r3, [r4, #0]
1a002e30:	b016      	add	sp, #88	; 0x58
1a002e32:	bd70      	pop	{r4, r5, r6, pc}

1a002e34 <__smakebuf_r>:
1a002e34:	898b      	ldrh	r3, [r1, #12]
1a002e36:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a002e38:	079d      	lsls	r5, r3, #30
1a002e3a:	4606      	mov	r6, r0
1a002e3c:	460c      	mov	r4, r1
1a002e3e:	d507      	bpl.n	1a002e50 <__smakebuf_r+0x1c>
1a002e40:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a002e44:	6023      	str	r3, [r4, #0]
1a002e46:	6123      	str	r3, [r4, #16]
1a002e48:	2301      	movs	r3, #1
1a002e4a:	6163      	str	r3, [r4, #20]
1a002e4c:	b002      	add	sp, #8
1a002e4e:	bd70      	pop	{r4, r5, r6, pc}
1a002e50:	ab01      	add	r3, sp, #4
1a002e52:	466a      	mov	r2, sp
1a002e54:	f7ff ffca 	bl	1a002dec <__swhatbuf_r>
1a002e58:	9900      	ldr	r1, [sp, #0]
1a002e5a:	4605      	mov	r5, r0
1a002e5c:	4630      	mov	r0, r6
1a002e5e:	f7ff fdf1 	bl	1a002a44 <_malloc_r>
1a002e62:	b948      	cbnz	r0, 1a002e78 <__smakebuf_r+0x44>
1a002e64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002e68:	059a      	lsls	r2, r3, #22
1a002e6a:	d4ef      	bmi.n	1a002e4c <__smakebuf_r+0x18>
1a002e6c:	f023 0303 	bic.w	r3, r3, #3
1a002e70:	f043 0302 	orr.w	r3, r3, #2
1a002e74:	81a3      	strh	r3, [r4, #12]
1a002e76:	e7e3      	b.n	1a002e40 <__smakebuf_r+0xc>
1a002e78:	4b0d      	ldr	r3, [pc, #52]	; (1a002eb0 <__smakebuf_r+0x7c>)
1a002e7a:	62b3      	str	r3, [r6, #40]	; 0x28
1a002e7c:	89a3      	ldrh	r3, [r4, #12]
1a002e7e:	6020      	str	r0, [r4, #0]
1a002e80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002e84:	81a3      	strh	r3, [r4, #12]
1a002e86:	9b00      	ldr	r3, [sp, #0]
1a002e88:	6163      	str	r3, [r4, #20]
1a002e8a:	9b01      	ldr	r3, [sp, #4]
1a002e8c:	6120      	str	r0, [r4, #16]
1a002e8e:	b15b      	cbz	r3, 1a002ea8 <__smakebuf_r+0x74>
1a002e90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002e94:	4630      	mov	r0, r6
1a002e96:	f7fd fbe9 	bl	1a00066c <_isatty_r>
1a002e9a:	b128      	cbz	r0, 1a002ea8 <__smakebuf_r+0x74>
1a002e9c:	89a3      	ldrh	r3, [r4, #12]
1a002e9e:	f023 0303 	bic.w	r3, r3, #3
1a002ea2:	f043 0301 	orr.w	r3, r3, #1
1a002ea6:	81a3      	strh	r3, [r4, #12]
1a002ea8:	89a3      	ldrh	r3, [r4, #12]
1a002eaa:	431d      	orrs	r5, r3
1a002eac:	81a5      	strh	r5, [r4, #12]
1a002eae:	e7cd      	b.n	1a002e4c <__smakebuf_r+0x18>
1a002eb0:	1a0027a9 	.word	0x1a0027a9

1a002eb4 <__malloc_lock>:
1a002eb4:	4801      	ldr	r0, [pc, #4]	; (1a002ebc <__malloc_lock+0x8>)
1a002eb6:	f7ff bd6c 	b.w	1a002992 <__retarget_lock_acquire_recursive>
1a002eba:	bf00      	nop
1a002ebc:	1000017c 	.word	0x1000017c

1a002ec0 <__malloc_unlock>:
1a002ec0:	4801      	ldr	r0, [pc, #4]	; (1a002ec8 <__malloc_unlock+0x8>)
1a002ec2:	f7ff bd67 	b.w	1a002994 <__retarget_lock_release_recursive>
1a002ec6:	bf00      	nop
1a002ec8:	1000017c 	.word	0x1000017c

1a002ecc <Gamepad_ReportDescSize>:
1a002ecc:	ffff0048                                H...

1a002ed0 <Gamepad_ReportDescriptor>:
1a002ed0:	05090105 010501a1 31093009 35093209     .........0.1.2.5
1a002ee0:	34093309 7f258115 08750695 01050681     .3.4..%...u.....
1a002ef0:	01153909 00350825 95013b46 81087501     .9..%.5.F;...u..
1a002f00:	19090502 15062901 95012500 81017506     .....)...%...u..
1a002f10:	75019502 c0018102                       ...u....

1a002f18 <USB_DeviceDescriptor>:
1a002f18:	02000112 40000000 00861fc9 02010100     .......@........
1a002f28:	ffff0103                                ....

1a002f2c <USB_DeviceQualifier>:
1a002f2c:	0200060a 40000000 ffff0001              .......@....

1a002f38 <USB_StringDescriptor>:
1a002f38:	04090304 004e0326 00500058 00530020     ....&.N.X.P. .S.
1a002f48:	006d0065 00630069 006e006f 00750064     e.m.i.c.o.n.d.u.
1a002f58:	00740063 0072006f 03220073 0050004c     c.t.o.r.s.".L.P.
1a002f68:	00310043 00780038 00200078 00410047     C.1.8.x.x. .G.A.
1a002f78:	0045004d 00410050 00200044 0041031c     M.E.P.A.D. ...A.
1a002f88:	00430042 00310044 00330032 00350034     B.C.D.1.2.3.4.5.
1a002f98:	00370036 00390038 0048031a 00440049     6.7.8.9...H.I.D.
1a002fa8:	00470020 004d0041 00500045 00440041      .G.A.M.E.P.A.D.
1a002fb8:	                                          .

1a002fba <Keyboard_ReportDescSize>:
1a002fba:	                                         ?.

1a002fbc <Keyboard_ReportDescriptor>:
1a002fbc:	06090105 070501a1 e729e019 01250015     ..........)...%.
1a002fcc:	08950175 01950281 01810875 01750595     u.......u.....u.
1a002fdc:	01190805 02910529 03750195 06950191     ....).....u.....
1a002fec:	00150875 07056525 65290019 ffc00081     u...%e....)e....

1a002ffc <InitClkStates>:
1a002ffc:	01010f01                                ....

1a003000 <pinmuxing>:
1a003000:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a003010:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a003020:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a003030:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a003040:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a003050:	00d50301 00d50401 00160107 00560207     ..............V.
1a003060:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a003070:	00570206                                ..W.

1a003074 <ExtRateIn>:
1a003074:	00000000                                ....

1a003078 <GpioButtons>:
1a003078:	08000400 09010900                       ........

1a003080 <GpioLeds>:
1a003080:	01050005 0e000205 0c010b01              ............

1a00308c <GpioPorts>:
1a00308c:	03030003 0f050403 05031005 07030603     ................
1a00309c:	ffff0802                                ....

1a0030a0 <OscRateIn>:
1a0030a0:	00b71b00                                ....

1a0030a4 <InitClkStates>:
1a0030a4:	00010100 00010909 0001090a 01010701     ................
1a0030b4:	00010902 00010906 0101090c 0001090d     ................
1a0030c4:	0001090e 0001090f 00010910 00010911     ................
1a0030d4:	00010912 00010913 00011114 00011119     ................
1a0030e4:	0001111a 0001111b                       ........

1a0030ec <usbPLLSetup>:
1a0030ec:	0000601d 06167ffa 00000000 00000000     .`..............
1a0030fc:	1c9c3800 08040201 0f0f0f03 ffff00ff     .8..............

1a00310c <periph_to_base>:
1a00310c:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a00311c:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a00312c:	000100e0 01000100 01200003 00060120     .......... . ...
1a00313c:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a00314c:	01820013 00120182 01a201a2 01c20011     ................
1a00315c:	001001c2 01e201e2 0202000f 000e0202     ................
1a00316c:	02220222 0223000d 001c0223              "."...#.#...

1a003178 <UART_BClock>:
1a003178:	01a201c2 01620182                       ......b.

1a003180 <UART_PClock>:
1a003180:	00820081 00a200a1                       ........

1a003188 <gpioPinsInit>:
1a003188:	02000104 00050701 05010d03 04080100     ................
1a003198:	02020002 02000304 00000403 04070002     ................
1a0031a8:	030c0300 09050402 05040103 04030208     ................
1a0031b8:	04020305 06040504 0802000c 03000b06     ................
1a0031c8:	00090607 07060503 060f0504 03030004     ................
1a0031d8:	02000404 00050404 06040502 04060200     ................
1a0031e8:	0c050408 05040a04 0003010e 14010a00     ................
1a0031f8:	010f0000 0d000012 00001101 0010010c     ................
1a003208:	07070300 000f0300 01000001 00000000     ................
1a003218:	000a0600 08060603 06100504 04030005     ................
1a003228:	03000106 04090400 04010d05 010b0000     ................
1a003238:	0200000f 00000001 00010104 02010800     ................
1a003248:	01090000 09010006 05040002 04010200     ................
1a003258:	02020105 02020504 0e00000a 01000b02     ................
1a003268:	000c020b ffff0c01 00061a80 0000000a     ................

1a003278 <lpcUarts>:
1a003278:	40081000 06020406 00180205 40081000     ...@...........@
1a003288:	09070509 00180706 40082000 00000000     ......... .@....
1a003298:	00190000 400c1000 07060107 001a0602     .......@........
1a0032a8:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0032b8:	02020302 001b0204 5f425355 5f444948     ........USB_HID_
1a0032c8:	53554f4d 00000d45 5f425355 5f444948     MOUSE...USB_HID_
1a0032d8:	4259454b 4452414f 0000000d 5f425355     KEYBOARD....USB_
1a0032e8:	5f444948 454e4547 0d434952 00000000     HID_GENERIC.....
1a0032f8:	5f425355 5f434443 54524155 0000000d     USB_CDC_UART....
1a003308:	5f425355 5f43534d 56495244 00000d45     USB_MSC_DRIVE...
1a003318:	6f727245 79202c72 6d20756f 20747375     Error, you must 
1a003328:	20657375 61762061 2064696c 20425355     use a valid USB 
1a003338:	69766564 63206563 7373616c 0000000d     device class....

1a003348 <__sf_fake_stderr>:
	...

1a003368 <__sf_fake_stdin>:
	...

1a003388 <__sf_fake_stdout>:
	...

1a0033a8 <_global_impure_ptr>:
1a0033a8:	10000094                                ....
