

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Software Manager &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../../../search.html" />
    <link rel="next" title="TX DMA Calypte" href="../../../tx/readme.html" />
    <link rel="prev" title="Address Manager" href="../hdr_manager/addr_manager/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../readme.html">DMA Calypte</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../readme.html#supported-pcie-configurations">Supported PCIe Configurations</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../readme.html#local-subcomponents">Local Subcomponents</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="../../readme.html">RX DMA Calypte</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../tx/readme.html">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../../../pcie.html">PCIe Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../readme.html">DMA Calypte</a></li>
          <li class="breadcrumb-item"><a href="../../readme.html">RX DMA Calypte</a></li>
      <li class="breadcrumb-item active">Software Manager</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../../../_sources/comp/dma/dma_calypte/comp/rx/comp/software_manager/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="software-manager">
<span id="rx-dma-calypte-sw-manager"></span><h1>Software Manager<a class="headerlink" href="#software-manager" title="Link to this heading">ÔÉÅ</a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-rx_dma_calypte_sw_manager">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">RX_DMA_CALYPTE_SW_MANAGER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-rx_dma_calypte_sw_manager" title="Link to this definition">ÔÉÅ</a></dt>
<dd><p>This entity initializes configuration and status registers for RX DMA Calypte controller. Its generic
implementation allows to create configuration space for arbitrary number of channels. It also
provides the access to registers from MI interface connected to designated software driver.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>‚ÄúSTRATIX10‚Äù</p></td>
<td><p>Traget device</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-channels"><td><p>CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Total number of DMA Channels within this DMA Endpoint</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-pointer_width"><td><p>POINTER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><ul class="simple">
<li><p>Width of Software and Hardware Descriptor/Header Pointer</p></li>
<li><p>Defines width of signals used for these values in DMA Module</p></li>
<li><p>Affects logic complexity</p></li>
<li><p>Maximum value: 32 (restricted by size of pointer MI registers)</p></li>
</ul>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-sw_addr_width"><td><p>SW_ADDR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Width of RAM address</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-recv_pkt_cnt_width"><td><p>RECV_PKT_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Actual width of packet and byte counters</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-recv_bts_cnt_width"><td><p>RECV_BTS_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-disc_pkt_cnt_width"><td><p>DISC_PKT_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-disc_bts_cnt_width"><td><p>DISC_BTS_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-pkt_size_max"><td><p>PKT_SIZE_MAX</p></td>
<td><p>natural</p></td>
<td><p>2**12</p></td>
<td><ul class="simple">
<li><p>Maximum size of a packet (in bytes)</p></li>
<li><p>Defines width of Packet length signals.</p></li>
</ul>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_sw_manager-mi_width"><td><p>MI_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>Width of MI bus</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Clock and Reset</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MI interface for SW access</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(MI_WIDTH/8-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Input packet discart/sent interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-pkt_sent_chan"><td><p>PKT_SENT_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-pkt_sent_inc"><td><p>PKT_SENT_INC</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-pkt_sent_bytes"><td><p>PKT_SENT_BYTES</p></td>
<td><p>std_logic_vector(log2(PKT_SIZE_MAX+1)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-pkt_discard_chan"><td><p>PKT_DISCARD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-pkt_discard_inc"><td><p>PKT_DISCARD_INC</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-pkt_discard_bytes"><td><p>PKT_DISCARD_BYTES</p></td>
<td><p>std_logic_vector(log2(PKT_SIZE_MAX+1)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Channel status interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-start_req_chan"><td><p>START_REQ_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-start_req_vld"><td><p>START_REQ_VLD</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-start_req_ack"><td><p>START_REQ_ACK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-stop_force_chan"><td><p>STOP_FORCE_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-stop_force"><td><p>STOP_FORCE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-stop_req_chan"><td><p>STOP_REQ_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-stop_req_vld"><td><p>STOP_REQ_VLD</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-stop_req_ack"><td><p>STOP_REQ_ACK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-enabled_chan"><td><p>ENABLED_CHAN</p></td>
<td><p>std_logic_vector(CHANNELS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Header manager interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-sdp_rd_chan"><td><p>SDP_RD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Software pointers reading interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-sdp_rd_data"><td><p>SDP_RD_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-shp_rd_chan"><td><p>SHP_RD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-shp_rd_data"><td><p>SHP_RD_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hdp_wr_chan"><td><p>HDP_WR_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Hardware pointers writing interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hdp_wr_data"><td><p>HDP_WR_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hdp_wr_en"><td><p>HDP_WR_EN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hhp_wr_chan"><td><p>HHP_WR_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hhp_wr_data"><td><p>HHP_WR_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hhp_wr_en"><td><p>HHP_WR_EN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-dba_rd_chan"><td><p>DBA_RD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Base addresses reading interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-dba_rd_data"><td><p>DBA_RD_DATA</p></td>
<td><p>std_logic_vector(SW_ADDR_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hba_rd_chan"><td><p>HBA_RD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hba_rd_data"><td><p>HBA_RD_DATA</p></td>
<td><p>std_logic_vector(SW_ADDR_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-dpm_rd_chan"><td><p>DPM_RD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Pointers‚Äô masks reading interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-dpm_rd_data"><td><p>DPM_RD_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hpm_rd_chan"><td><p>HPM_RD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_sw_manager-hpm_rd_data"><td><p>HPM_RD_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../hdr_manager/addr_manager/readme.html" class="btn btn-neutral float-left" title="Address Manager" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../../tx/readme.html" class="btn btn-neutral float-right" title="TX DMA Calypte" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>