{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694506558434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694506558435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 02:15:58 2023 " "Processing started: Tue Sep 12 02:15:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694506558435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694506558435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694506558435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694506558794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694506558794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitAdder " "Found entity 1: NBitAdder" {  } { { "NBitAdder.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/NBitAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compxor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compxor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompXor " "Found entity 1: CompXor" {  } { { "CompXor.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/CompXor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompOr " "Found entity 1: CompOr" {  } { { "CompOr.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/CompOr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compand.sv 1 1 " "Found 1 design units, including 1 entities, in source file compand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompAnd " "Found entity 1: CompAnd" {  } { { "CompAnd.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/CompAnd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compinv.sv 1 1 " "Found 1 design units, including 1 entities, in source file compinv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompInv " "Found entity 1: CompInv" {  } { { "CompInv.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/CompInv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comp2 " "Found entity 1: Comp2" {  } { { "Comp2.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/Comp2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 resta " "Found entity 1: resta" {  } { { "resta.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftL " "Found entity 1: ShiftL" {  } { { "ShiftL.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/ShiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftR " "Found entity 1: ShiftR" {  } { { "ShiftR.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/ShiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.sv 1 1 " "Found 1 design units, including 1 entities, in source file div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694506566577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694506566577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mod " "Elaborating entity \"mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694506566603 ""}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 mod.sv(14) " "Verilog HDL Loop Statement error at mod.sv(14): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "mod.sv" "" { Text "C:/Users/gabri/OneDrive/Documents/GitHub/squesada_ylopez_gchacon_digital_design_lab_2023/Laboratorio_3/Debug ALU/mod.sv" 14 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Design Software" 0 -1 1694506566612 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1694506566617 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694506566652 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 12 02:16:06 2023 " "Processing ended: Tue Sep 12 02:16:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694506566652 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694506566652 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694506566652 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694506566652 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694506567300 ""}
