Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'adc12_vect' [F:/Xilinx/Projects/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:66]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'adc12_vect' [F:/Xilinx/Projects/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:67]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'adc12_vect' [F:/Xilinx/Projects/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.synchro_module_v2 [\synchro_module_v2(const_clk_sys...]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_encodeur [septsegments_encodeur_default]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_refreshPmod [septsegments_refreshpmod_default]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_Top [septsegments_top_default]
Compiling architecture behavioral of entity xil_defaultlib.ThermoBitCounter [thermobitcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bitB [add1bitb_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ThermoValid [thermovalid_default]
Compiling architecture behavioral of entity xil_defaultlib.Thermo2Bin [thermo2bin_default]
Compiling architecture behavioral of entity xil_defaultlib.Fct2_3 [fct2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodeur3_8 [decodeur3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Parite [parite_default]
Compiling architecture behavioral of entity xil_defaultlib.Moins_5 [moins_5_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD_S [bin2dualbcd_s_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD_NS [bin2dualbcd_ns_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD [bin2dualbcd_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.AppCombi_top [appcombi_top_default]
Compiling architecture behavioral of entity xil_defaultlib.appcombi_top_tb
Built simulation snapshot AppCombi_top_tb_behav
