Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Altera\Software\Test08_project_NIOSS_II_Basic\nios_ii.qsys --block-symbol-file --output-directory=E:\Altera\Software\Test08_project_NIOSS_II_Basic\nios_ii --family="Cyclone V" --part=5CEFA2F23C8
Progress: Loading Test08_project_NIOSS_II_Basic/nios_ii.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ii.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: nios_ii.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Altera\Software\Test08_project_NIOSS_II_Basic\nios_ii.qsys --synthesis=VERILOG --output-directory=E:\Altera\Software\Test08_project_NIOSS_II_Basic\nios_ii\synthesis --family="Cyclone V" --part=5CEFA2F23C8
Progress: Loading Test08_project_NIOSS_II_Basic/nios_ii.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ii.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: nios_ii.pll_0: Able to implement PLL with user settings
Info: nios_ii: Generating nios_ii "nios_ii" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'nios_ii_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_ii_jtag_uart_0 --dir=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0001_jtag_uart_0_gen//nios_ii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_ii_jtag_uart_0'
Info: jtag_uart_0: "nios_ii" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'nios_ii_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_ii_new_sdram_controller_0 --dir=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0002_new_sdram_controller_0_gen//nios_ii_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'nios_ii_new_sdram_controller_0'
Info: new_sdram_controller_0: "nios_ii" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "nios_ii" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_ii_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_ii_onchip_memory2_0 --dir=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0003_onchip_memory2_0_gen//nios_ii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_ii_onchip_memory2_0'
Info: onchip_memory2_0: "nios_ii" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "nios_ii" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_ii" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_ii" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_ii" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_ii_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.1/quartus/bin64//eperlcmd.exe -I C:/altera/15.1/quartus/bin64//perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_ii_nios2_gen2_0_cpu --dir=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0007_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/EVELOV~1/AppData/Local/Temp/alt7503_3698531002341151456.dir/0007_cpu_gen//nios_ii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.03 20:10:49 (*) Starting Nios II generation
Info: cpu: # 2017.12.03 20:10:49 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.03 20:10:53 (*)   Plaintext license not found.
Info: cpu: # 2017.12.03 20:10:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.03 20:10:58 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.12.03 20:10:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.03 20:10:58 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.03 20:10:58 (*)     Testbench
Info: cpu: # 2017.12.03 20:10:58 (*)     Instruction decoding
Info: cpu: # 2017.12.03 20:10:58 (*)       Instruction fields
Info: cpu: # 2017.12.03 20:10:58 (*)       Instruction decodes
Info: cpu: # 2017.12.03 20:10:59 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.03 20:10:59 (*)       Instruction controls
Info: cpu: # 2017.12.03 20:10:59 (*)     Pipeline frontend
Info: cpu: # 2017.12.03 20:10:59 (*)     Pipeline backend
Info: cpu: # 2017.12.03 20:11:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.03 20:11:04 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.03 20:11:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_ii_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file E:/Altera/Software/Test08_project_NIOSS_II_Basic/nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file E:/Altera/Software/Test08_project_NIOSS_II_Basic/nios_ii/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/Altera/Software/Test08_project_NIOSS_II_Basic/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Altera/Software/Test08_project_NIOSS_II_Basic/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Altera/Software/Test08_project_NIOSS_II_Basic/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file E:/Altera/Software/Test08_project_NIOSS_II_Basic/nios_ii/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Altera/Software/Test08_project_NIOSS_II_Basic/nios_ii/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: nios_ii: Done "nios_ii" with 35 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
