

================================================================
== Vivado HLS Report for 'Game_logic'
================================================================
* Date:           Sun Apr 21 17:01:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Game_logic
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.881|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  3 ~ 69  |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    157|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     678|    394|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    392|
|Register         |        -|      -|     181|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     859|    943|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Game_logic_urem_1cud_U2  |Game_logic_urem_1cud  |        0|      0|  142|   78|
    |Game_logic_urem_1cud_U3  |Game_logic_urem_1cud  |        0|      0|  142|   78|
    |Game_logic_urem_3bkb_U1  |Game_logic_urem_3bkb  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  678|  394|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |Game_logic_mac_mudEe_U4  |Game_logic_mac_mudEe  | i0 + i1 * i2 |
    |Game_logic_mac_mueOg_U5  |Game_logic_mac_mueOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_i_i_fu_180_p2               |     *    |      0|  0|  20|           4|          32|
    |grp_fu_197_p0                   |     +    |      0|  0|  39|           7|          32|
    |tmp_1_fu_274_p2                 |     +    |      0|  0|  39|           2|          32|
    |ssdm_int_V_write_ass_fu_166_p2  |     -    |      0|  0|  14|          10|          10|
    |tmp_3_i1_fu_262_p2              |   icmp   |      0|  0|  11|           7|           6|
    |tmp_3_i6_fu_231_p2              |   icmp   |      0|  0|  11|           7|           6|
    |tmp_3_i_fu_207_p2               |   icmp   |      0|  0|  11|           7|           6|
    |or_cond3_i_fu_319_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_313_p2                   |    or    |      0|  0|   2|           1|           1|
    |not_or_cond3_i_fu_325_p2        |    xor   |      0|  0|   2|           1|           2|
    |tmp1_i_fu_299_p2                |    xor   |      0|  0|   2|           1|           1|
    |tmp2_i_fu_308_p2                |    xor   |      0|  0|   2|           1|           1|
    |tmp_i1_fu_290_p2                |    xor   |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 157|          50|         131|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  317|         71|    1|         71|
    |btn1_verify                |    9|          2|    1|          2|
    |btn2_verify                |    9|          2|    1|          2|
    |btn3_verify                |    9|          2|    1|          2|
    |decrement_value            |    9|          2|   32|         64|
    |newRound                   |   15|          3|    1|          3|
    |time_remaining_out_V       |   15|          3|   10|         30|
    |time_remaining_out_V_preg  |    9|          2|   10|         20|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  392|         87|   57|        194|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |RandSeed                   |  11|   0|   32|         21|
    |ap_CS_fsm                  |  70|   0|   70|          0|
    |btn1_verify                |   1|   0|    1|          0|
    |btn2_verify                |   1|   0|    1|          0|
    |btn3_verify                |   1|   0|    1|          0|
    |decrement_value            |  32|   0|   32|          0|
    |last_num_assign_1_reg_395  |  11|   0|   11|          0|
    |last_num_assign_2_reg_405  |  11|   0|   11|          0|
    |lose_preg                  |   0|   0|    1|          1|
    |newRound                   |   1|   0|    1|          0|
    |time_remaining_out_V_preg  |  10|   0|   10|          0|
    |tmp_i_i_reg_385            |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 181|   0|  203|         22|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      Game_logic      | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      Game_logic      | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      Game_logic      | return value |
|ap_done               | out |    1| ap_ctrl_hs |      Game_logic      | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      Game_logic      | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      Game_logic      | return value |
|rst                   |  in |    1|   ap_none  |          rst         |    scalar    |
|btn1                  |  in |    1|   ap_none  |         btn1         |    scalar    |
|btn2                  |  in |    1|   ap_none  |         btn2         |    scalar    |
|btn3                  |  in |    1|   ap_none  |         btn3         |    scalar    |
|slow_clk              |  in |    1|   ap_none  |       slow_clk       |    scalar    |
|lose                  | out |    1|   ap_none  |         lose         |    pointer   |
|time_remaining_out_V  | out |   10|   ap_none  | time_remaining_out_V |    pointer   |
|time_remaining_in_V   |  in |   10|   ap_none  |  time_remaining_in_V |    scalar    |
|verify1_out           |  in |    1|   ap_none  |      verify1_out     |    pointer   |
|verify2_out           |  in |    1|   ap_none  |      verify2_out     |    pointer   |
|verify3_out           |  in |    1|   ap_none  |      verify3_out     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

